{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413883542621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413883542637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 11:25:42 2014 " "Processing started: Tue Oct 21 11:25:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413883542637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413883542637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stepper-Motor-Control -c Stepper-Motor-Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stepper-Motor-Control -c Stepper-Motor-Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413883542637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1413883543823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/interface/keydetect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/interface/keydetect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyDetect-mykeydetect " "Found design unit 1: keyDetect-mykeydetect" {  } { { "IP/Interface/keyDetect.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/Interface/keyDetect.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544743 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyDetect " "Found entity 1: keyDetect" {  } { { "IP/Interface/keyDetect.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/Interface/keyDetect.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883544743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/interface/interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/interface/interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface-myinterface " "Found design unit 1: interface-myinterface" {  } { { "IP/Interface/interface.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/Interface/interface.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544759 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "IP/Interface/interface.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/Interface/interface.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883544759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/steppermotorcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/steppermotorcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StepperMotorControl-rtl " "Found design unit 1: StepperMotorControl-rtl" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544790 ""} { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl " "Found entity 1: StepperMotorControl" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883544790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/steppermotorcontrol_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/steppermotorcontrol_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 steppermotorcontrol_rst_controller-rtl " "Found design unit 1: steppermotorcontrol_rst_controller-rtl" {  } { { "IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544805 ""} { "Info" "ISGN_ENTITY_NAME" "1 steppermotorcontrol_rst_controller " "Found entity 1: steppermotorcontrol_rst_controller" {  } { { "IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883544805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/steppermotorcontrol_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/steppermotorcontrol_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 steppermotorcontrol_rst_controller_001-rtl " "Found design unit 1: steppermotorcontrol_rst_controller_001-rtl" {  } { { "IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller_001.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544837 ""} { "Info" "ISGN_ENTITY_NAME" "1 steppermotorcontrol_rst_controller_001 " "Found entity 1: steppermotorcontrol_rst_controller_001" {  } { { "IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller_001.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883544837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_reset_controller.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883544852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883544868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_irq_mapper " "Found entity 1: StepperMotorControl_irq_mapper" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_irq_mapper.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883544899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_mm_interconnect_0 " "Found entity 1: StepperMotorControl_mm_interconnect_0" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883544946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883544977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883544993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883544993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545039 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_mm_interconnect_0_rsp_mux_001 " "Found entity 1: StepperMotorControl_mm_interconnect_0_rsp_mux_001" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_rsp_mux_001.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_mm_interconnect_0_rsp_mux " "Found entity 1: StepperMotorControl_mm_interconnect_0_rsp_mux" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_rsp_mux.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_mm_interconnect_0_rsp_demux_002 " "Found entity 1: StepperMotorControl_mm_interconnect_0_rsp_demux_002" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_rsp_demux_002.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_mm_interconnect_0_cmd_mux_002 " "Found entity 1: StepperMotorControl_mm_interconnect_0_cmd_mux_002" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_cmd_mux_002.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_cmd_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_mm_interconnect_0_cmd_mux " "Found entity 1: StepperMotorControl_mm_interconnect_0_cmd_mux" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_cmd_mux.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_mm_interconnect_0_cmd_demux_001 " "Found entity 1: StepperMotorControl_mm_interconnect_0_cmd_demux_001" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_cmd_demux_001.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_mm_interconnect_0_cmd_demux " "Found entity 1: StepperMotorControl_mm_interconnect_0_cmd_demux" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_cmd_demux.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545211 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545211 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545211 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545211 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545211 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545211 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413883545258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545273 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545273 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545273 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545273 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545273 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413883545289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel StepperMotorControl_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at StepperMotorControl_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_004.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413883545398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel StepperMotorControl_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at StepperMotorControl_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_004.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413883545398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_mm_interconnect_0_router_004_default_decode " "Found entity 1: StepperMotorControl_mm_interconnect_0_router_004_default_decode" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_004.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545398 ""} { "Info" "ISGN_ENTITY_NAME" "2 StepperMotorControl_mm_interconnect_0_router_004 " "Found entity 2: StepperMotorControl_mm_interconnect_0_router_004" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_004.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel StepperMotorControl_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at StepperMotorControl_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_003.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413883545414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel StepperMotorControl_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at StepperMotorControl_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_003.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413883545414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_mm_interconnect_0_router_003_default_decode " "Found entity 1: StepperMotorControl_mm_interconnect_0_router_003_default_decode" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_003.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545414 ""} { "Info" "ISGN_ENTITY_NAME" "2 StepperMotorControl_mm_interconnect_0_router_003 " "Found entity 2: StepperMotorControl_mm_interconnect_0_router_003" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_003.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel StepperMotorControl_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at StepperMotorControl_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_002.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413883545429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel StepperMotorControl_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at StepperMotorControl_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_002.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413883545429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_mm_interconnect_0_router_002_default_decode " "Found entity 1: StepperMotorControl_mm_interconnect_0_router_002_default_decode" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_002.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545429 ""} { "Info" "ISGN_ENTITY_NAME" "2 StepperMotorControl_mm_interconnect_0_router_002 " "Found entity 2: StepperMotorControl_mm_interconnect_0_router_002" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_002.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel StepperMotorControl_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at StepperMotorControl_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_001.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413883545461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel StepperMotorControl_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at StepperMotorControl_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_001.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413883545461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_mm_interconnect_0_router_001_default_decode " "Found entity 1: StepperMotorControl_mm_interconnect_0_router_001_default_decode" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_001.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545461 ""} { "Info" "ISGN_ENTITY_NAME" "2 StepperMotorControl_mm_interconnect_0_router_001 " "Found entity 2: StepperMotorControl_mm_interconnect_0_router_001" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_001.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel StepperMotorControl_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at StepperMotorControl_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413883545476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel StepperMotorControl_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at StepperMotorControl_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413883545476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_mm_interconnect_0_router_default_decode " "Found entity 1: StepperMotorControl_mm_interconnect_0_router_default_decode" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545476 ""} { "Info" "ISGN_ENTITY_NAME" "2 StepperMotorControl_mm_interconnect_0_router " "Found entity 2: StepperMotorControl_mm_interconnect_0_router" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/interface.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/interface.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/keydetect.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/keydetect.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_sram_pinsharer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_sram_pinsharer.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_SRAM_PinSharer " "Found entity 1: StepperMotorControl_SRAM_PinSharer" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545663 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_sram_pinsharer_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_sram_pinsharer_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_SRAM_PinSharer_arbiter " "Found entity 1: StepperMotorControl_SRAM_PinSharer_arbiter" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer_arbiter.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_sram_pinsharer_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_sram_pinsharer_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_SRAM_PinSharer_pin_sharer " "Found entity 1: StepperMotorControl_SRAM_PinSharer_pin_sharer" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer_pin_sharer.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_pll_100mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_pll_100mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_pll_100MHz " "Found entity 1: StepperMotorControl_pll_100MHz" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_pll_100MHz.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_pll_100MHz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_sram_conduit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_sram_conduit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_SRAM_Conduit " "Found entity 1: StepperMotorControl_SRAM_Conduit" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_Conduit.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_Conduit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_sram_cvgx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_sram_cvgx.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_SRAM_CVGX " "Found entity 1: StepperMotorControl_SRAM_CVGX" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_CVGX.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_CVGX.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_rtx_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_rtx_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_RTX_Timer " "Found entity 1: StepperMotorControl_RTX_Timer" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_RTX_Timer.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_RTX_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_jtag_uart_sim_scfifo_w " "Found entity 1: StepperMotorControl_jtag_uart_sim_scfifo_w" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545851 ""} { "Info" "ISGN_ENTITY_NAME" "2 StepperMotorControl_jtag_uart_scfifo_w " "Found entity 2: StepperMotorControl_jtag_uart_scfifo_w" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545851 ""} { "Info" "ISGN_ENTITY_NAME" "3 StepperMotorControl_jtag_uart_sim_scfifo_r " "Found entity 3: StepperMotorControl_jtag_uart_sim_scfifo_r" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545851 ""} { "Info" "ISGN_ENTITY_NAME" "4 StepperMotorControl_jtag_uart_scfifo_r " "Found entity 4: StepperMotorControl_jtag_uart_scfifo_r" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545851 ""} { "Info" "ISGN_ENTITY_NAME" "5 StepperMotorControl_jtag_uart " "Found entity 5: StepperMotorControl_jtag_uart" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_sysid_qsys_0 " "Found entity 1: StepperMotorControl_sysid_qsys_0" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_sysid_qsys_0.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_CPU_register_bank_a_module " "Found entity 1: StepperMotorControl_CPU_register_bank_a_module" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "2 StepperMotorControl_CPU_register_bank_b_module " "Found entity 2: StepperMotorControl_CPU_register_bank_b_module" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "3 StepperMotorControl_CPU_nios2_oci_debug " "Found entity 3: StepperMotorControl_CPU_nios2_oci_debug" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "4 StepperMotorControl_CPU_ociram_sp_ram_module " "Found entity 4: StepperMotorControl_CPU_ociram_sp_ram_module" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "5 StepperMotorControl_CPU_nios2_ocimem " "Found entity 5: StepperMotorControl_CPU_nios2_ocimem" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "6 StepperMotorControl_CPU_nios2_avalon_reg " "Found entity 6: StepperMotorControl_CPU_nios2_avalon_reg" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "7 StepperMotorControl_CPU_nios2_oci_break " "Found entity 7: StepperMotorControl_CPU_nios2_oci_break" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "8 StepperMotorControl_CPU_nios2_oci_xbrk " "Found entity 8: StepperMotorControl_CPU_nios2_oci_xbrk" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "9 StepperMotorControl_CPU_nios2_oci_dbrk " "Found entity 9: StepperMotorControl_CPU_nios2_oci_dbrk" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "10 StepperMotorControl_CPU_nios2_oci_itrace " "Found entity 10: StepperMotorControl_CPU_nios2_oci_itrace" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "11 StepperMotorControl_CPU_nios2_oci_td_mode " "Found entity 11: StepperMotorControl_CPU_nios2_oci_td_mode" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "12 StepperMotorControl_CPU_nios2_oci_dtrace " "Found entity 12: StepperMotorControl_CPU_nios2_oci_dtrace" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "13 StepperMotorControl_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 13: StepperMotorControl_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "14 StepperMotorControl_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 14: StepperMotorControl_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "15 StepperMotorControl_CPU_nios2_oci_fifo_cnt_inc " "Found entity 15: StepperMotorControl_CPU_nios2_oci_fifo_cnt_inc" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "16 StepperMotorControl_CPU_nios2_oci_fifo " "Found entity 16: StepperMotorControl_CPU_nios2_oci_fifo" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "17 StepperMotorControl_CPU_nios2_oci_pib " "Found entity 17: StepperMotorControl_CPU_nios2_oci_pib" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "18 StepperMotorControl_CPU_nios2_oci_im " "Found entity 18: StepperMotorControl_CPU_nios2_oci_im" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "19 StepperMotorControl_CPU_nios2_performance_monitors " "Found entity 19: StepperMotorControl_CPU_nios2_performance_monitors" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "20 StepperMotorControl_CPU_nios2_oci " "Found entity 20: StepperMotorControl_CPU_nios2_oci" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""} { "Info" "ISGN_ENTITY_NAME" "21 StepperMotorControl_CPU " "Found entity 21: StepperMotorControl_CPU" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_CPU_jtag_debug_module_sysclk " "Found entity 1: StepperMotorControl_CPU_jtag_debug_module_sysclk" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_sysclk.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_CPU_jtag_debug_module_tck " "Found entity 1: StepperMotorControl_CPU_jtag_debug_module_tck" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_tck.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_CPU_jtag_debug_module_wrapper " "Found entity 1: StepperMotorControl_CPU_jtag_debug_module_wrapper" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883545991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883545991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_CPU_oci_test_bench " "Found entity 1: StepperMotorControl_CPU_oci_test_bench" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_oci_test_bench.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883546022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883546022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/steppermotorcontrolcyv/synthesis/submodules/steppermotorcontrol_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepperMotorControl_CPU_test_bench " "Found entity 1: StepperMotorControl_CPU_test_bench" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_test_bench.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883546038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883546038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/soc04/stepper-motor-control/rtx_vhdl_base/interface_rtx_base.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /soc04/stepper-motor-control/rtx_vhdl_base/interface_rtx_base.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_RTX_Base-a1 " "Found design unit 1: interface_RTX_Base-a1" {  } { { "../RTX_VHDL_Base/interface_RTX_Base.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/RTX_VHDL_Base/interface_RTX_Base.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883546069 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_RTX_Base " "Found entity 1: interface_RTX_Base" {  } { { "../RTX_VHDL_Base/interface_RTX_Base.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/RTX_VHDL_Base/interface_RTX_Base.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883546069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883546069 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "StepperMotorControl_CPU.v(1605) " "Verilog HDL or VHDL warning at StepperMotorControl_CPU.v(1605): conditional expression evaluates to a constant" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1413883546131 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "StepperMotorControl_CPU.v(1607) " "Verilog HDL or VHDL warning at StepperMotorControl_CPU.v(1607): conditional expression evaluates to a constant" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1413883546131 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "StepperMotorControl_CPU.v(1763) " "Verilog HDL or VHDL warning at StepperMotorControl_CPU.v(1763): conditional expression evaluates to a constant" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1413883546131 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "StepperMotorControl_CPU.v(2587) " "Verilog HDL or VHDL warning at StepperMotorControl_CPU.v(2587): conditional expression evaluates to a constant" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1413883546131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface_RTX_Base " "Elaborating entity \"interface_RTX_Base\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1413883547052 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "sram_conduit_out_SRAM_A 1 19 interface_RTX_Base.vhd(78) " "VHDL Incomplete Partial Association warning at interface_RTX_Base.vhd(78): port or argument \"sram_conduit_out_SRAM_A\" has 1/19 unassociated elements" {  } { { "../RTX_VHDL_Base/interface_RTX_Base.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/RTX_VHDL_Base/interface_RTX_Base.vhd" 78 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1413883547067 "|interface_RTX_Base"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl StepperMotorControl:u0 " "Elaborating entity \"StepperMotorControl\" for hierarchy \"StepperMotorControl:u0\"" {  } { { "../RTX_VHDL_Base/interface_RTX_Base.vhd" "u0" { Text "S:/SoC04/Stepper-Motor-Control/RTX_VHDL_Base/interface_RTX_Base.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU StepperMotorControl:u0\|StepperMotorControl_CPU:cpu " "Elaborating entity \"StepperMotorControl_CPU\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\"" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "cpu" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_test_bench StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_test_bench:the_StepperMotorControl_CPU_test_bench " "Elaborating entity \"StepperMotorControl_CPU_test_bench\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_test_bench:the_StepperMotorControl_CPU_test_bench\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_test_bench" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_register_bank_a_module StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_a_module:StepperMotorControl_CPU_register_bank_a " "Elaborating entity \"StepperMotorControl_CPU_register_bank_a_module\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_a_module:StepperMotorControl_CPU_register_bank_a\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "StepperMotorControl_CPU_register_bank_a" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_a_module:StepperMotorControl_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_a_module:StepperMotorControl_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_altsyncram" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_a_module:StepperMotorControl_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_a_module:StepperMotorControl_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_a_module:StepperMotorControl_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_a_module:StepperMotorControl_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file StepperMotorControl_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"StepperMotorControl_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547239 ""}  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413883547239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mn1 " "Found entity 1: altsyncram_6mn1" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/altsyncram_6mn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883547333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883547333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mn1 StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_a_module:StepperMotorControl_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mn1:auto_generated " "Elaborating entity \"altsyncram_6mn1\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_a_module:StepperMotorControl_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_register_bank_b_module StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_b_module:StepperMotorControl_CPU_register_bank_b " "Elaborating entity \"StepperMotorControl_CPU_register_bank_b_module\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_b_module:StepperMotorControl_CPU_register_bank_b\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "StepperMotorControl_CPU_register_bank_b" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_b_module:StepperMotorControl_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_b_module:StepperMotorControl_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_altsyncram" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_b_module:StepperMotorControl_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_b_module:StepperMotorControl_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_b_module:StepperMotorControl_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_b_module:StepperMotorControl_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file StepperMotorControl_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"StepperMotorControl_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547520 ""}  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413883547520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mn1 " "Found entity 1: altsyncram_7mn1" {  } { { "db/altsyncram_7mn1.tdf" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/altsyncram_7mn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883547613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883547613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7mn1 StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_b_module:StepperMotorControl_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7mn1:auto_generated " "Elaborating entity \"altsyncram_7mn1\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_register_bank_b_module:StepperMotorControl_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7mn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_oci" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci_debug StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_debug:the_StepperMotorControl_CPU_nios2_oci_debug " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci_debug\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_debug:the_StepperMotorControl_CPU_nios2_oci_debug\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_oci_debug" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_debug:the_StepperMotorControl_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_debug:the_StepperMotorControl_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_altera_std_synchronizer" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_debug:the_StepperMotorControl_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_debug:the_StepperMotorControl_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413883547847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_debug:the_StepperMotorControl_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_debug:the_StepperMotorControl_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547847 ""}  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413883547847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_ocimem StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem " "Elaborating entity \"StepperMotorControl_CPU_nios2_ocimem\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_ocimem" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_ociram_sp_ram_module StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram " "Elaborating entity \"StepperMotorControl_CPU_ociram_sp_ram_module\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "StepperMotorControl_CPU_ociram_sp_ram" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_altsyncram" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413883547894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file StepperMotorControl_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"StepperMotorControl_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547894 ""}  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413883547894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_psf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_psf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_psf1 " "Found entity 1: altsyncram_psf1" {  } { { "db/altsyncram_psf1.tdf" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/altsyncram_psf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883547988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883547988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_psf1 StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_psf1:auto_generated " "Elaborating entity \"altsyncram_psf1\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_psf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883547988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_avalon_reg StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_avalon_reg:the_StepperMotorControl_CPU_nios2_avalon_reg " "Elaborating entity \"StepperMotorControl_CPU_nios2_avalon_reg\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_avalon_reg:the_StepperMotorControl_CPU_nios2_avalon_reg\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_avalon_reg" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci_break StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_break:the_StepperMotorControl_CPU_nios2_oci_break " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci_break\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_break:the_StepperMotorControl_CPU_nios2_oci_break\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_oci_break" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci_xbrk StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_xbrk:the_StepperMotorControl_CPU_nios2_oci_xbrk " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci_xbrk\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_xbrk:the_StepperMotorControl_CPU_nios2_oci_xbrk\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_oci_xbrk" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci_dbrk StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_dbrk:the_StepperMotorControl_CPU_nios2_oci_dbrk " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci_dbrk\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_dbrk:the_StepperMotorControl_CPU_nios2_oci_dbrk\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_oci_dbrk" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci_itrace StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_itrace:the_StepperMotorControl_CPU_nios2_oci_itrace " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci_itrace\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_itrace:the_StepperMotorControl_CPU_nios2_oci_itrace\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_oci_itrace" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci_dtrace StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_dtrace:the_StepperMotorControl_CPU_nios2_oci_dtrace " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci_dtrace\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_dtrace:the_StepperMotorControl_CPU_nios2_oci_dtrace\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_oci_dtrace" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci_td_mode StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_dtrace:the_StepperMotorControl_CPU_nios2_oci_dtrace\|StepperMotorControl_CPU_nios2_oci_td_mode:StepperMotorControl_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci_td_mode\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_dtrace:the_StepperMotorControl_CPU_nios2_oci_dtrace\|StepperMotorControl_CPU_nios2_oci_td_mode:StepperMotorControl_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "StepperMotorControl_CPU_nios2_oci_trc_ctrl_td_mode" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci_fifo StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_fifo:the_StepperMotorControl_CPU_nios2_oci_fifo " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci_fifo\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_fifo:the_StepperMotorControl_CPU_nios2_oci_fifo\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_oci_fifo" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci_compute_input_tm_cnt StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_fifo:the_StepperMotorControl_CPU_nios2_oci_fifo\|StepperMotorControl_CPU_nios2_oci_compute_input_tm_cnt:the_StepperMotorControl_CPU_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci_compute_input_tm_cnt\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_fifo:the_StepperMotorControl_CPU_nios2_oci_fifo\|StepperMotorControl_CPU_nios2_oci_compute_input_tm_cnt:the_StepperMotorControl_CPU_nios2_oci_compute_input_tm_cnt\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_oci_compute_input_tm_cnt" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci_fifo_wrptr_inc StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_fifo:the_StepperMotorControl_CPU_nios2_oci_fifo\|StepperMotorControl_CPU_nios2_oci_fifo_wrptr_inc:the_StepperMotorControl_CPU_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci_fifo_wrptr_inc\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_fifo:the_StepperMotorControl_CPU_nios2_oci_fifo\|StepperMotorControl_CPU_nios2_oci_fifo_wrptr_inc:the_StepperMotorControl_CPU_nios2_oci_fifo_wrptr_inc\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_oci_fifo_wrptr_inc" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci_fifo_cnt_inc StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_fifo:the_StepperMotorControl_CPU_nios2_oci_fifo\|StepperMotorControl_CPU_nios2_oci_fifo_cnt_inc:the_StepperMotorControl_CPU_nios2_oci_fifo_cnt_inc " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci_fifo_cnt_inc\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_fifo:the_StepperMotorControl_CPU_nios2_oci_fifo\|StepperMotorControl_CPU_nios2_oci_fifo_cnt_inc:the_StepperMotorControl_CPU_nios2_oci_fifo_cnt_inc\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_oci_fifo_cnt_inc" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_oci_test_bench StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_fifo:the_StepperMotorControl_CPU_nios2_oci_fifo\|StepperMotorControl_CPU_oci_test_bench:the_StepperMotorControl_CPU_oci_test_bench " "Elaborating entity \"StepperMotorControl_CPU_oci_test_bench\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_fifo:the_StepperMotorControl_CPU_nios2_oci_fifo\|StepperMotorControl_CPU_oci_test_bench:the_StepperMotorControl_CPU_oci_test_bench\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_oci_test_bench" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci_pib StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_pib:the_StepperMotorControl_CPU_nios2_oci_pib " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci_pib\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_pib:the_StepperMotorControl_CPU_nios2_oci_pib\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_oci_pib" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_nios2_oci_im StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_im:the_StepperMotorControl_CPU_nios2_oci_im " "Elaborating entity \"StepperMotorControl_CPU_nios2_oci_im\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_oci_im:the_StepperMotorControl_CPU_nios2_oci_im\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_nios2_oci_im" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_jtag_debug_module_wrapper StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper " "Elaborating entity \"StepperMotorControl_CPU_jtag_debug_module_wrapper\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" "the_StepperMotorControl_CPU_jtag_debug_module_wrapper" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_jtag_debug_module_tck StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|StepperMotorControl_CPU_jtag_debug_module_tck:the_StepperMotorControl_CPU_jtag_debug_module_tck " "Elaborating entity \"StepperMotorControl_CPU_jtag_debug_module_tck\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|StepperMotorControl_CPU_jtag_debug_module_tck:the_StepperMotorControl_CPU_jtag_debug_module_tck\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" "the_StepperMotorControl_CPU_jtag_debug_module_tck" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_CPU_jtag_debug_module_sysclk StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|StepperMotorControl_CPU_jtag_debug_module_sysclk:the_StepperMotorControl_CPU_jtag_debug_module_sysclk " "Elaborating entity \"StepperMotorControl_CPU_jtag_debug_module_sysclk\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|StepperMotorControl_CPU_jtag_debug_module_sysclk:the_StepperMotorControl_CPU_jtag_debug_module_sysclk\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" "the_StepperMotorControl_CPU_jtag_debug_module_sysclk" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:StepperMotorControl_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:StepperMotorControl_CPU_jtag_debug_module_phy\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" "StepperMotorControl_CPU_jtag_debug_module_phy" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:StepperMotorControl_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:StepperMotorControl_CPU_jtag_debug_module_phy\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413883548487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:StepperMotorControl_CPU_jtag_debug_module_phy " "Instantiated megafunction \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:StepperMotorControl_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548487 ""}  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413883548487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:StepperMotorControl_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:StepperMotorControl_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548487 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:StepperMotorControl_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:StepperMotorControl_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:StepperMotorControl_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_jtag_debug_module_wrapper:the_StepperMotorControl_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:StepperMotorControl_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_sysid_qsys_0 StepperMotorControl:u0\|StepperMotorControl_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"StepperMotorControl_sysid_qsys_0\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_sysid_qsys_0:sysid_qsys_0\"" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "sysid_qsys_0" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_jtag_uart StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart " "Elaborating entity \"StepperMotorControl_jtag_uart\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\"" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "jtag_uart" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_jtag_uart_scfifo_w StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w " "Elaborating entity \"StepperMotorControl_jtag_uart_scfifo_w\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" "the_StepperMotorControl_jtag_uart_scfifo_w" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" "wfifo" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413883548659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548659 ""}  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413883548659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883548737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883548737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883548783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883548783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883548830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883548830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883548924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883548924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883548924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883549017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883549017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883549111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883549111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413883549205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413883549205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_w:the_StepperMotorControl_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "S:/SoC04/Stepper-Motor-Control/quartus/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_jtag_uart_scfifo_r StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_r:the_StepperMotorControl_jtag_uart_scfifo_r " "Elaborating entity \"StepperMotorControl_jtag_uart_scfifo_r\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|StepperMotorControl_jtag_uart_scfifo_r:the_StepperMotorControl_jtag_uart_scfifo_r\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" "the_StepperMotorControl_jtag_uart_scfifo_r" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|alt_jtag_atlantic:StepperMotorControl_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|alt_jtag_atlantic:StepperMotorControl_jtag_uart_alt_jtag_atlantic\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" "StepperMotorControl_jtag_uart_alt_jtag_atlantic" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|alt_jtag_atlantic:StepperMotorControl_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|alt_jtag_atlantic:StepperMotorControl_jtag_uart_alt_jtag_atlantic\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413883549392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|alt_jtag_atlantic:StepperMotorControl_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"StepperMotorControl:u0\|StepperMotorControl_jtag_uart:jtag_uart\|alt_jtag_atlantic:StepperMotorControl_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549407 ""}  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413883549407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_RTX_Timer StepperMotorControl:u0\|StepperMotorControl_RTX_Timer:rtx_timer " "Elaborating entity \"StepperMotorControl_RTX_Timer\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_RTX_Timer:rtx_timer\"" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "rtx_timer" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_SRAM_CVGX StepperMotorControl:u0\|StepperMotorControl_SRAM_CVGX:sram_cvgx " "Elaborating entity \"StepperMotorControl_SRAM_CVGX\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_SRAM_CVGX:sram_cvgx\"" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "sram_cvgx" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator StepperMotorControl:u0\|StepperMotorControl_SRAM_CVGX:sram_cvgx\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_SRAM_CVGX:sram_cvgx\|altera_tristate_controller_translator:tdt\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_CVGX.v" "tdt" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_CVGX.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413883549439 "|interface_RTX_Base|StepperMotorControl:u0|StepperMotorControl_SRAM_CVGX:sram_cvgx|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator StepperMotorControl:u0\|StepperMotorControl_SRAM_CVGX:sram_cvgx\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_SRAM_CVGX:sram_cvgx\|altera_merlin_slave_translator:slave_translator\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_CVGX.v" "slave_translator" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_CVGX.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator StepperMotorControl:u0\|StepperMotorControl_SRAM_CVGX:sram_cvgx\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_SRAM_CVGX:sram_cvgx\|altera_tristate_controller_aggregator:tda\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_CVGX.v" "tda" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_CVGX.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_SRAM_Conduit StepperMotorControl:u0\|StepperMotorControl_SRAM_Conduit:sram_conduit " "Elaborating entity \"StepperMotorControl_SRAM_Conduit\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_SRAM_Conduit:sram_conduit\"" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "sram_conduit" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_pll_100MHz StepperMotorControl:u0\|StepperMotorControl_pll_100MHz:pll_100mhz " "Elaborating entity \"StepperMotorControl_pll_100MHz\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_pll_100MHz:pll_100mhz\"" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "pll_100mhz" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll StepperMotorControl:u0\|StepperMotorControl_pll_100MHz:pll_100mhz\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_pll_100MHz:pll_100mhz\|altera_pll:altera_pll_i\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_pll_100MHz.v" "altera_pll_i" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_pll_100MHz.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1413883549579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StepperMotorControl:u0\|StepperMotorControl_pll_100MHz:pll_100mhz\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"StepperMotorControl:u0\|StepperMotorControl_pll_100MHz:pll_100mhz\|altera_pll:altera_pll_i\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_pll_100MHz.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_pll_100MHz.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StepperMotorControl:u0\|StepperMotorControl_pll_100MHz:pll_100mhz\|altera_pll:altera_pll_i " "Instantiated megafunction \"StepperMotorControl:u0\|StepperMotorControl_pll_100MHz:pll_100mhz\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""}  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_pll_100MHz.v" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_pll_100MHz.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413883549579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_SRAM_PinSharer StepperMotorControl:u0\|StepperMotorControl_SRAM_PinSharer:sram_pinsharer " "Elaborating entity \"StepperMotorControl_SRAM_PinSharer\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_SRAM_PinSharer:sram_pinsharer\"" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "sram_pinsharer" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_SRAM_PinSharer_pin_sharer StepperMotorControl:u0\|StepperMotorControl_SRAM_PinSharer:sram_pinsharer\|StepperMotorControl_SRAM_PinSharer_pin_sharer:pin_sharer " "Elaborating entity \"StepperMotorControl_SRAM_PinSharer_pin_sharer\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_SRAM_PinSharer:sram_pinsharer\|StepperMotorControl_SRAM_PinSharer_pin_sharer:pin_sharer\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer.v" "pin_sharer" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 StepperMotorControl_SRAM_PinSharer_pin_sharer.sv(82) " "Verilog HDL assignment warning at StepperMotorControl_SRAM_PinSharer_pin_sharer.sv(82): truncated value with size 32 to match size of target (1)" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer_pin_sharer.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer_pin_sharer.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413883549610 "|interface_RTX_Base|StepperMotorControl:u0|StepperMotorControl_SRAM_PinSharer:sram_pinsharer|StepperMotorControl_SRAM_PinSharer_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_SRAM_PinSharer_arbiter StepperMotorControl:u0\|StepperMotorControl_SRAM_PinSharer:sram_pinsharer\|StepperMotorControl_SRAM_PinSharer_arbiter:arbiter " "Elaborating entity \"StepperMotorControl_SRAM_PinSharer_arbiter\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_SRAM_PinSharer:sram_pinsharer\|StepperMotorControl_SRAM_PinSharer_arbiter:arbiter\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer.v" "arbiter" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core StepperMotorControl:u0\|StepperMotorControl_SRAM_PinSharer:sram_pinsharer\|StepperMotorControl_SRAM_PinSharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_SRAM_PinSharer:sram_pinsharer\|StepperMotorControl_SRAM_PinSharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer_arbiter.sv" "arb" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_SRAM_PinSharer_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder StepperMotorControl:u0\|StepperMotorControl_SRAM_PinSharer:sram_pinsharer\|StepperMotorControl_SRAM_PinSharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_SRAM_PinSharer:sram_pinsharer\|StepperMotorControl_SRAM_PinSharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface StepperMotorControl:u0\|interface:interface_comp_0 " "Elaborating entity \"interface\" for hierarchy \"StepperMotorControl:u0\|interface:interface_comp_0\"" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "interface_comp_0" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyDetect StepperMotorControl:u0\|interface:interface_comp_0\|keyDetect:key0_inst " "Elaborating entity \"keyDetect\" for hierarchy \"StepperMotorControl:u0\|interface:interface_comp_0\|keyDetect:key0_inst\"" {  } { { "IP/Interface/interface.vhd" "key0_inst" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/Interface/interface.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0 StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"StepperMotorControl_mm_interconnect_0\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\"" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "mm_interconnect_0" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "cpu_data_master_translator" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_cvgx_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_cvgx_uas_translator\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "sram_cvgx_uas_translator" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rtx_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rtx_timer_s1_translator\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "rtx_timer_s1_translator" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interface_comp_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interface_comp_0_avalon_slave_0_translator\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "interface_comp_0_avalon_slave_0_translator" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "cpu_data_master_agent" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_agent\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "cpu_jtag_debug_module_agent" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "cpu_jtag_debug_module_agent_rsp_fifo" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_cvgx_uas_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_cvgx_uas_agent\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "sram_cvgx_uas_agent" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_cvgx_uas_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_cvgx_uas_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_cvgx_uas_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_cvgx_uas_agent_rsp_fifo\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "sram_cvgx_uas_agent_rsp_fifo" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_cvgx_uas_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_cvgx_uas_agent_rdata_fifo\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "sram_cvgx_uas_agent_rdata_fifo" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_router StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router:router " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_router\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router:router\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "router" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 1968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_router_default_decode StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router:router\|StepperMotorControl_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_router_default_decode\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router:router\|StepperMotorControl_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router.sv" "the_default_decode" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_router_001 StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_router_001\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_001:router_001\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "router_001" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_router_001_default_decode StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_001:router_001\|StepperMotorControl_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_router_001_default_decode\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_001:router_001\|StepperMotorControl_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_router_002 StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_router_002\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_002:router_002\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "router_002" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_router_002_default_decode StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_002:router_002\|StepperMotorControl_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_router_002_default_decode\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_002:router_002\|StepperMotorControl_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_router_003 StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_router_003\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_003:router_003\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "router_003" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 2016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883549985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_router_003_default_decode StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_003:router_003\|StepperMotorControl_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_router_003_default_decode\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_003:router_003\|StepperMotorControl_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_router_004 StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_router_004\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_004:router_004\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "router_004" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_router_004_default_decode StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_004:router_004\|StepperMotorControl_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_router_004_default_decode\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_router_004:router_004\|StepperMotorControl_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_cvgx_uas_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_cvgx_uas_burst_adapter\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "sram_cvgx_uas_burst_adapter" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 2130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_cvgx_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_cvgx_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only_13_1 StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_cvgx_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only_13_1\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_cvgx_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_cmd_demux StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_cmd_demux\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "cmd_demux" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_cmd_demux_001 StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_cmd_demux_001\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "cmd_demux_001" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 2200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_cmd_mux StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_cmd_mux\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "cmd_mux" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_cmd_mux.sv" "arb" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_cmd_mux_002 StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_cmd_mux_002\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "cmd_mux_002" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 2263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_rsp_demux_002 StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_rsp_demux_002\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "rsp_demux_002" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 2377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_rsp_mux StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_rsp_mux\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "rsp_mux" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_rsp_mux.sv" "arb" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_rsp_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_mm_interconnect_0_rsp_mux_001 StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"StepperMotorControl_mm_interconnect_0_rsp_mux_001\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "rsp_mux_001" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 2498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0_rsp_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|StepperMotorControl_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_cvgx_uas_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_cvgx_uas_rsp_width_adapter\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "sram_cvgx_uas_rsp_width_adapter" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413883550234 "|interface_RTX_Base|StepperMotorControl:u0|StepperMotorControl_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_cvgx_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413883550234 "|interface_RTX_Base|StepperMotorControl:u0|StepperMotorControl_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_cvgx_uas_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_cvgx_uas_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_cvgx_uas_cmd_width_adapter\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" "sram_cvgx_uas_cmd_width_adapter" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_mm_interconnect_0.v" 2628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepperMotorControl_irq_mapper StepperMotorControl:u0\|StepperMotorControl_irq_mapper:irq_mapper " "Elaborating entity \"StepperMotorControl_irq_mapper\" for hierarchy \"StepperMotorControl:u0\|StepperMotorControl_irq_mapper:irq_mapper\"" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "irq_mapper" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "steppermotorcontrol_rst_controller StepperMotorControl:u0\|steppermotorcontrol_rst_controller:rst_controller " "Elaborating entity \"steppermotorcontrol_rst_controller\" for hierarchy \"StepperMotorControl:u0\|steppermotorcontrol_rst_controller:rst_controller\"" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "rst_controller" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller StepperMotorControl:u0\|steppermotorcontrol_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"StepperMotorControl:u0\|steppermotorcontrol_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller.vhd" "rst_controller" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer StepperMotorControl:u0\|steppermotorcontrol_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"StepperMotorControl:u0\|steppermotorcontrol_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer StepperMotorControl:u0\|steppermotorcontrol_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"StepperMotorControl:u0\|steppermotorcontrol_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "IP/StepperMotorControlCyV/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "steppermotorcontrol_rst_controller_001 StepperMotorControl:u0\|steppermotorcontrol_rst_controller_001:rst_controller_001 " "Elaborating entity \"steppermotorcontrol_rst_controller_001\" for hierarchy \"StepperMotorControl:u0\|steppermotorcontrol_rst_controller_001:rst_controller_001\"" {  } { { "IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" "rst_controller_001" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/StepperMotorControl.vhd" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550297 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req steppermotorcontrol_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at steppermotorcontrol_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller_001.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1413883550297 "|interface_RTX_Base|StepperMotorControl:u0|steppermotorcontrol_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller StepperMotorControl:u0\|steppermotorcontrol_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"StepperMotorControl:u0\|steppermotorcontrol_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller_001.vhd" "rst_controller_001" { Text "S:/SoC04/Stepper-Motor-Control/quartus/IP/StepperMotorControlCyV/synthesis/steppermotorcontrol_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413883550297 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1413883557239 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413883561794 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "197 " "197 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1413883563915 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/SoC04/Stepper-Motor-Control/quartus/output_files/Stepper-Motor-Control.map.smsg " "Generated suppressed messages file S:/SoC04/Stepper-Motor-Control/quartus/output_files/Stepper-Motor-Control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1413883564243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1413883566442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413883566442 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../RTX_VHDL_Base/interface_RTX_Base.vhd" "" { Text "S:/SoC04/Stepper-Motor-Control/RTX_VHDL_Base/interface_RTX_Base.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413883567051 "|interface_RTX_Base|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1413883567051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2193 " "Implemented 2193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1413883567082 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1413883567082 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1413883567082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2014 " "Implemented 2014 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1413883567082 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1413883567082 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1413883567082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1413883567082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413883567737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 11:26:07 2014 " "Processing ended: Tue Oct 21 11:26:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413883567737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413883567737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413883567737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413883567737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413883573603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413883573618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 11:26:12 2014 " "Processing started: Tue Oct 21 11:26:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413883573618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1413883573618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Stepper-Motor-Control -c Stepper-Motor-Control " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Stepper-Motor-Control -c Stepper-Motor-Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1413883573618 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1413883573728 ""}
{ "Info" "0" "" "Project  = Stepper-Motor-Control" {  } {  } 0 0 "Project  = Stepper-Motor-Control" 0 0 "Fitter" 0 0 1413883573728 ""}
{ "Info" "0" "" "Revision = Stepper-Motor-Control" {  } {  } 0 0 "Revision = Stepper-Motor-Control" 0 0 "Fitter" 0 0 1413883573728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1413883574617 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Stepper-Motor-Control 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"Stepper-Motor-Control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1413883574913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1413883574991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1413883574991 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK StepperMotorControl:u0\|StepperMotorControl_pll_100MHz:pll_100mhz\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"StepperMotorControl:u0\|StepperMotorControl_pll_100MHz:pll_100mhz\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1413883575163 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1413883575818 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1413883576099 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1413883576192 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1413883585147 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "StepperMotorControl:u0\|StepperMotorControl_pll_100MHz:pll_100mhz\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1315 global CLKCTRL_G5 " "StepperMotorControl:u0\|StepperMotorControl_pll_100MHz:pll_100mhz\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1315 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1413883585942 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1413883585942 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B5B~inputCLKENA0 3 global CLKCTRL_G9 " "CLOCK_50_B5B~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1413883585942 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1413883585942 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413883586254 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413883588251 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1413883588251 ""}
{ "Info" "ISTA_SDC_FOUND" "IP/StepperMotorControlCyV/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'IP/StepperMotorControlCyV/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1413883588282 ""}
{ "Info" "ISTA_SDC_FOUND" "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.sdc " "Reading SDC File: 'IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1413883588329 ""}
{ "Info" "ISTA_SDC_FOUND" "Stepper-Motor-Control.sdc " "Reading SDC File: 'Stepper-Motor-Control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1413883588360 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588360 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588360 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1413883588360 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1413883588360 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588392 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588392 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588392 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1413883588392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1413883588454 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1413883588454 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588454 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588454 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588454 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000         Takt " "  20.000         Takt" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588454 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588454 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1413883588454 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1413883588454 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1413883588516 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1413883588532 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1413883588548 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1413883588563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1413883588563 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1413883588579 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1413883589016 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1413883589031 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1413883589031 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_125_n " "Node \"CLOCK_125_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_125_p " "Node \"CLOCK_125_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_125_p(n) " "Node \"CLOCK_125_p(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_B3B " "Node \"CLOCK_50_B3B\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B3B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_B6A " "Node \"CLOCK_50_B6A\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B6A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_B7A " "Node \"CLOCK_50_B7A\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B7A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_B8A " "Node \"CLOCK_50_B8A\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B8A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[0\] " "Node \"DDR2LP_CA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[1\] " "Node \"DDR2LP_CA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[2\] " "Node \"DDR2LP_CA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[3\] " "Node \"DDR2LP_CA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[4\] " "Node \"DDR2LP_CA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[5\] " "Node \"DDR2LP_CA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[6\] " "Node \"DDR2LP_CA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[7\] " "Node \"DDR2LP_CA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[8\] " "Node \"DDR2LP_CA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[9\] " "Node \"DDR2LP_CA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CKE\[0\] " "Node \"DDR2LP_CKE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CKE\[1\] " "Node \"DDR2LP_CKE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CK_n " "Node \"DDR2LP_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CK_p " "Node \"DDR2LP_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CS_n\[0\] " "Node \"DDR2LP_CS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CS_n\[1\] " "Node \"DDR2LP_CS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[0\] " "Node \"DDR2LP_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[1\] " "Node \"DDR2LP_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[2\] " "Node \"DDR2LP_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[3\] " "Node \"DDR2LP_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[0\] " "Node \"DDR2LP_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[1\] " "Node \"DDR2LP_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[2\] " "Node \"DDR2LP_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[3\] " "Node \"DDR2LP_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[0\] " "Node \"DDR2LP_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[1\] " "Node \"DDR2LP_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[2\] " "Node \"DDR2LP_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[3\] " "Node \"DDR2LP_DQS_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[0\] " "Node \"DDR2LP_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[10\] " "Node \"DDR2LP_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[11\] " "Node \"DDR2LP_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[12\] " "Node \"DDR2LP_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[13\] " "Node \"DDR2LP_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[14\] " "Node \"DDR2LP_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[15\] " "Node \"DDR2LP_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[16\] " "Node \"DDR2LP_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[17\] " "Node \"DDR2LP_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[18\] " "Node \"DDR2LP_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[19\] " "Node \"DDR2LP_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[1\] " "Node \"DDR2LP_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[20\] " "Node \"DDR2LP_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[21\] " "Node \"DDR2LP_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[22\] " "Node \"DDR2LP_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[23\] " "Node \"DDR2LP_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[24\] " "Node \"DDR2LP_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[25\] " "Node \"DDR2LP_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[26\] " "Node \"DDR2LP_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[27\] " "Node \"DDR2LP_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[28\] " "Node \"DDR2LP_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[29\] " "Node \"DDR2LP_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[2\] " "Node \"DDR2LP_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[30\] " "Node \"DDR2LP_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[31\] " "Node \"DDR2LP_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[3\] " "Node \"DDR2LP_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[4\] " "Node \"DDR2LP_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[5\] " "Node \"DDR2LP_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[6\] " "Node \"DDR2LP_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[7\] " "Node \"DDR2LP_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[8\] " "Node \"DDR2LP_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[9\] " "Node \"DDR2LP_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_OCT_RZQ " "Node \"DDR2LP_OCT_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_OCT_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_CLK " "Node \"HDMI_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_DE " "Node \"HDMI_TX_DE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_DE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[0\] " "Node \"HDMI_TX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[10\] " "Node \"HDMI_TX_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[11\] " "Node \"HDMI_TX_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[12\] " "Node \"HDMI_TX_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[13\] " "Node \"HDMI_TX_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[14\] " "Node \"HDMI_TX_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[15\] " "Node \"HDMI_TX_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[16\] " "Node \"HDMI_TX_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[17\] " "Node \"HDMI_TX_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[18\] " "Node \"HDMI_TX_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[19\] " "Node \"HDMI_TX_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[1\] " "Node \"HDMI_TX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[20\] " "Node \"HDMI_TX_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[21\] " "Node \"HDMI_TX_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[22\] " "Node \"HDMI_TX_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[23\] " "Node \"HDMI_TX_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[2\] " "Node \"HDMI_TX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[3\] " "Node \"HDMI_TX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[4\] " "Node \"HDMI_TX_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[5\] " "Node \"HDMI_TX_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[6\] " "Node \"HDMI_TX_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[7\] " "Node \"HDMI_TX_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[8\] " "Node \"HDMI_TX_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[9\] " "Node \"HDMI_TX_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_HS " "Node \"HDMI_TX_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_INT " "Node \"HDMI_TX_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_VS " "Node \"HDMI_TX_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_n\[1\] " "Node \"HSMC_CLKIN_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_n\[2\] " "Node \"HSMC_CLKIN_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_p\[1\] " "Node \"HSMC_CLKIN_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_p\[2\] " "Node \"HSMC_CLKIN_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_n\[1\] " "Node \"HSMC_CLKOUT_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_n\[2\] " "Node \"HSMC_CLKOUT_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_p\[1\] " "Node \"HSMC_CLKOUT_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_p\[2\] " "Node \"HSMC_CLKOUT_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[0\] " "Node \"HSMC_GXB_RX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[0\](n) " "Node \"HSMC_GXB_RX_p\[0\](n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[0\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[1\] " "Node \"HSMC_GXB_RX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[1\](n) " "Node \"HSMC_GXB_RX_p\[1\](n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[1\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[2\] " "Node \"HSMC_GXB_RX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[2\](n) " "Node \"HSMC_GXB_RX_p\[2\](n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[2\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[3\] " "Node \"HSMC_GXB_RX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[3\](n) " "Node \"HSMC_GXB_RX_p\[3\](n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[3\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[0\] " "Node \"HSMC_GXB_TX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[0\](n) " "Node \"HSMC_GXB_TX_p\[0\](n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[0\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[1\] " "Node \"HSMC_GXB_TX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[1\](n) " "Node \"HSMC_GXB_TX_p\[1\](n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[1\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[2\] " "Node \"HSMC_GXB_TX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[2\](n) " "Node \"HSMC_GXB_TX_p\[2\](n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[2\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[3\] " "Node \"HSMC_GXB_TX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[3\](n) " "Node \"HSMC_GXB_TX_p\[3\](n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[3\](n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[0\] " "Node \"HSMC_RX_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[10\] " "Node \"HSMC_RX_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[11\] " "Node \"HSMC_RX_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[12\] " "Node \"HSMC_RX_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[13\] " "Node \"HSMC_RX_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[14\] " "Node \"HSMC_RX_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[15\] " "Node \"HSMC_RX_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[16\] " "Node \"HSMC_RX_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[1\] " "Node \"HSMC_RX_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[2\] " "Node \"HSMC_RX_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[3\] " "Node \"HSMC_RX_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[4\] " "Node \"HSMC_RX_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[5\] " "Node \"HSMC_RX_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[6\] " "Node \"HSMC_RX_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[7\] " "Node \"HSMC_RX_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[8\] " "Node \"HSMC_RX_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_N\[9\] " "Node \"HSMC_RX_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[0\] " "Node \"HSMC_RX_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[10\] " "Node \"HSMC_RX_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[11\] " "Node \"HSMC_RX_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[12\] " "Node \"HSMC_RX_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[13\] " "Node \"HSMC_RX_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[14\] " "Node \"HSMC_RX_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[15\] " "Node \"HSMC_RX_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[16\] " "Node \"HSMC_RX_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[1\] " "Node \"HSMC_RX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[2\] " "Node \"HSMC_RX_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[3\] " "Node \"HSMC_RX_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[4\] " "Node \"HSMC_RX_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[5\] " "Node \"HSMC_RX_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[6\] " "Node \"HSMC_RX_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[7\] " "Node \"HSMC_RX_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[8\] " "Node \"HSMC_RX_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_P\[9\] " "Node \"HSMC_RX_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[0\] " "Node \"HSMC_RX_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[10\] " "Node \"HSMC_RX_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[11\] " "Node \"HSMC_RX_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[12\] " "Node \"HSMC_RX_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[13\] " "Node \"HSMC_RX_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[14\] " "Node \"HSMC_RX_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[15\] " "Node \"HSMC_RX_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[16\] " "Node \"HSMC_RX_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[1\] " "Node \"HSMC_RX_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[2\] " "Node \"HSMC_RX_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[3\] " "Node \"HSMC_RX_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[4\] " "Node \"HSMC_RX_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[5\] " "Node \"HSMC_RX_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[6\] " "Node \"HSMC_RX_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[7\] " "Node \"HSMC_RX_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[8\] " "Node \"HSMC_RX_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n\[9\] " "Node \"HSMC_RX_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[0\] " "Node \"HSMC_RX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[10\] " "Node \"HSMC_RX_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[11\] " "Node \"HSMC_RX_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[12\] " "Node \"HSMC_RX_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[13\] " "Node \"HSMC_RX_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[14\] " "Node \"HSMC_RX_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[15\] " "Node \"HSMC_RX_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[16\] " "Node \"HSMC_RX_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[1\] " "Node \"HSMC_RX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[2\] " "Node \"HSMC_RX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[3\] " "Node \"HSMC_RX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[4\] " "Node \"HSMC_RX_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[5\] " "Node \"HSMC_RX_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[6\] " "Node \"HSMC_RX_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[7\] " "Node \"HSMC_RX_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[8\] " "Node \"HSMC_RX_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p\[9\] " "Node \"HSMC_RX_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[0\] " "Node \"HSMC_TX_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[10\] " "Node \"HSMC_TX_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[11\] " "Node \"HSMC_TX_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[12\] " "Node \"HSMC_TX_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[13\] " "Node \"HSMC_TX_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[14\] " "Node \"HSMC_TX_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[15\] " "Node \"HSMC_TX_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[16\] " "Node \"HSMC_TX_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[1\] " "Node \"HSMC_TX_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[2\] " "Node \"HSMC_TX_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[3\] " "Node \"HSMC_TX_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[4\] " "Node \"HSMC_TX_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[5\] " "Node \"HSMC_TX_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[6\] " "Node \"HSMC_TX_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[7\] " "Node \"HSMC_TX_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[8\] " "Node \"HSMC_TX_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_N\[9\] " "Node \"HSMC_TX_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[0\] " "Node \"HSMC_TX_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[10\] " "Node \"HSMC_TX_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[11\] " "Node \"HSMC_TX_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[12\] " "Node \"HSMC_TX_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[13\] " "Node \"HSMC_TX_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[14\] " "Node \"HSMC_TX_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[15\] " "Node \"HSMC_TX_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[16\] " "Node \"HSMC_TX_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[1\] " "Node \"HSMC_TX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[2\] " "Node \"HSMC_TX_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[3\] " "Node \"HSMC_TX_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[4\] " "Node \"HSMC_TX_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[5\] " "Node \"HSMC_TX_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[6\] " "Node \"HSMC_TX_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[7\] " "Node \"HSMC_TX_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[8\] " "Node \"HSMC_TX_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_P\[9\] " "Node \"HSMC_TX_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[0\] " "Node \"HSMC_TX_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[10\] " "Node \"HSMC_TX_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[11\] " "Node \"HSMC_TX_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[12\] " "Node \"HSMC_TX_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[13\] " "Node \"HSMC_TX_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[14\] " "Node \"HSMC_TX_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[15\] " "Node \"HSMC_TX_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[16\] " "Node \"HSMC_TX_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[1\] " "Node \"HSMC_TX_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[2\] " "Node \"HSMC_TX_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[3\] " "Node \"HSMC_TX_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[4\] " "Node \"HSMC_TX_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[5\] " "Node \"HSMC_TX_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[6\] " "Node \"HSMC_TX_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[7\] " "Node \"HSMC_TX_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[8\] " "Node \"HSMC_TX_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n\[9\] " "Node \"HSMC_TX_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[0\] " "Node \"HSMC_TX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[10\] " "Node \"HSMC_TX_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[11\] " "Node \"HSMC_TX_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[12\] " "Node \"HSMC_TX_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[13\] " "Node \"HSMC_TX_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[14\] " "Node \"HSMC_TX_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[15\] " "Node \"HSMC_TX_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[16\] " "Node \"HSMC_TX_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[1\] " "Node \"HSMC_TX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[2\] " "Node \"HSMC_TX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[3\] " "Node \"HSMC_TX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[4\] " "Node \"HSMC_TX_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[5\] " "Node \"HSMC_TX_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[6\] " "Node \"HSMC_TX_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[7\] " "Node \"HSMC_TX_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[8\] " "Node \"HSMC_TX_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p\[9\] " "Node \"HSMC_TX_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_CPU_RESET_n " "Node \"KEY_CPU_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_CPU_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DQ\[0\] " "Node \"LCD_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DQ\[1\] " "Node \"LCD_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DQ\[2\] " "Node \"LCD_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DQ\[3\] " "Node \"LCD_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DQ\[4\] " "Node \"LCD_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DQ\[5\] " "Node \"LCD_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DQ\[6\] " "Node \"LCD_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DQ\[7\] " "Node \"LCD_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p0 " "Node \"REFCLK_p0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REFCLK_p0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p0(n) " "Node \"REFCLK_p0(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REFCLK_p0(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p1 " "Node \"REFCLK_p1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REFCLK_p1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p1(n) " "Node \"REFCLK_p1(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REFCLK_p1(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_RX_p " "Node \"SMA_GXB_RX_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_RX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_RX_p(n) " "Node \"SMA_GXB_RX_p(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_RX_p(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_TX_p " "Node \"SMA_GXB_TX_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_TX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_TX_p(n) " "Node \"SMA_GXB_TX_p(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_TX_p(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_n " "Node \"SRAM_CE_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_n " "Node \"SRAM_LB_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_n " "Node \"SRAM_OE_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_n " "Node \"SRAM_UB_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_n " "Node \"SRAM_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RX " "Node \"UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TX " "Node \"UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413883589390 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1413883589390 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413883589421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1413883594881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413883597096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1413883597205 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1413883602416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413883602431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1413883606051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "S:/SoC04/Stepper-Motor-Control/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 11 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1413883615535 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1413883615535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413883624298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1413883624298 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1413883624298 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.22 " "Total time spent on timing analysis during the Fitter is 5.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1413883628472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1413883628814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1413883630982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1413883631200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1413883634744 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413883645540 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1413883645945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/SoC04/Stepper-Motor-Control/quartus/output_files/Stepper-Motor-Control.fit.smsg " "Generated suppressed messages file S:/SoC04/Stepper-Motor-Control/quartus/output_files/Stepper-Motor-Control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1413883646351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 388 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 388 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2602 " "Peak virtual memory: 2602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413883650483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 11:27:30 2014 " "Processing ended: Tue Oct 21 11:27:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413883650483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413883650483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413883650483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1413883650483 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1413883655615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413883655615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 11:27:35 2014 " "Processing started: Tue Oct 21 11:27:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413883655615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1413883655615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Stepper-Motor-Control -c Stepper-Motor-Control " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Stepper-Motor-Control -c Stepper-Motor-Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1413883655615 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1413883664672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413883667743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 11:27:47 2014 " "Processing ended: Tue Oct 21 11:27:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413883667743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413883667743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413883667743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1413883667743 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1413883669885 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1413883672209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413883672209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 11:27:51 2014 " "Processing started: Tue Oct 21 11:27:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413883672209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413883672209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Stepper-Motor-Control -c Stepper-Motor-Control " "Command: quartus_sta Stepper-Motor-Control -c Stepper-Motor-Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413883672209 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1413883672303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1413883673831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1413883673909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1413883673909 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413883676187 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1413883676187 ""}
{ "Info" "ISTA_SDC_FOUND" "IP/StepperMotorControlCyV/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'IP/StepperMotorControlCyV/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1413883676203 ""}
{ "Info" "ISTA_SDC_FOUND" "IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.sdc " "Reading SDC File: 'IP/StepperMotorControlCyV/synthesis/submodules/StepperMotorControl_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1413883676249 ""}
{ "Info" "ISTA_SDC_FOUND" "Stepper-Motor-Control.sdc " "Reading SDC File: 'Stepper-Motor-Control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1413883676281 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676296 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676296 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1413883676296 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|the_StepperMotorControl_CPU_nios2_oci\|the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_psf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|the_StepperMotorControl_CPU_nios2_oci\|the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_psf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676343 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1413883676343 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676546 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1413883676546 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1413883676624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.585 " "Worst-case setup slack is 2.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.585               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.585               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.124               0.000 altera_reserved_tck  " "   12.124               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.964               0.000 Takt  " "   18.964               0.000 Takt " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883676780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 altera_reserved_tck  " "    0.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.413               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Takt  " "    0.454               0.000 Takt " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883676811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.325 " "Worst-case recovery slack is 5.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.325               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.325               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.470               0.000 altera_reserved_tck  " "   14.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883676842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.843 " "Worst-case removal slack is 0.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 altera_reserved_tck  " "    0.843               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.300               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883676873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.558               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.558               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.237               0.000 Takt  " "    9.237               0.000 Takt " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.638               0.000 altera_reserved_tck  " "   15.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883676889 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.472 ns " "Worst Case Available Settling Time: 17.472 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676998 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883676998 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1413883677029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1413883677107 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1413883681834 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|the_StepperMotorControl_CPU_nios2_oci\|the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_psf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|the_StepperMotorControl_CPU_nios2_oci\|the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_psf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682505 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1413883682505 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.590 " "Worst-case setup slack is 2.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.590               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.590               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.272               0.000 altera_reserved_tck  " "   12.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.939               0.000 Takt  " "   18.939               0.000 Takt " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883682817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 altera_reserved_tck  " "    0.142               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.397               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 Takt  " "    0.455               0.000 Takt " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883682864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.542 " "Worst-case recovery slack is 5.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.542               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.542               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.643               0.000 altera_reserved_tck  " "   14.643               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883682895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.795 " "Worst-case removal slack is 0.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 altera_reserved_tck  " "    0.795               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.147               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883682926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.511               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.511               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.317               0.000 Takt  " "    9.317               0.000 Takt " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.636               0.000 altera_reserved_tck  " "   15.636               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883682957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883682957 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883683051 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883683051 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883683051 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883683051 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883683051 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.433 ns " "Worst Case Available Settling Time: 17.433 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883683051 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883683051 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883683051 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883683051 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883683051 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883683051 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883683051 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1413883683082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1413883683675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1413883686764 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|the_StepperMotorControl_CPU_nios2_oci\|the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_psf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|the_StepperMotorControl_CPU_nios2_oci\|the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_psf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687185 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1413883687185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.198 " "Worst-case setup slack is 6.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.198               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.198               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.516               0.000 altera_reserved_tck  " "   14.516               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.465               0.000 Takt  " "   19.465               0.000 Takt " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883687434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.030 " "Worst-case hold slack is 0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 altera_reserved_tck  " "    0.030               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.176               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 Takt  " "    0.244               0.000 Takt " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883687481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.086 " "Worst-case recovery slack is 7.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.086               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.086               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.853               0.000 altera_reserved_tck  " "   15.853               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883687512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.316 " "Worst-case removal slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 altera_reserved_tck  " "    0.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.675               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883687559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.876               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.876               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.100               0.000 Takt  " "    9.100               0.000 Takt " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.662               0.000 altera_reserved_tck  " "   15.662               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883687590 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.710 ns " "Worst Case Available Settling Time: 18.710 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687684 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687684 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883687684 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1413883687715 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|the_StepperMotorControl_CPU_nios2_oci\|the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_psf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|the_StepperMotorControl_CPU_nios2_oci\|the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: StepperMotorControl:u0\|StepperMotorControl_CPU:cpu\|StepperMotorControl_CPU_nios2_oci:the_StepperMotorControl_CPU_nios2_oci\|StepperMotorControl_CPU_nios2_ocimem:the_StepperMotorControl_CPU_nios2_ocimem\|StepperMotorControl_CPU_ociram_sp_ram_module:StepperMotorControl_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_psf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883688948 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883688948 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883688948 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1413883688948 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1413883688948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.721 " "Worst-case setup slack is 6.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.721               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.721               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.752               0.000 altera_reserved_tck  " "   14.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.488               0.000 Takt  " "   19.488               0.000 Takt " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883689166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.018 " "Worst-case hold slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 altera_reserved_tck  " "    0.018               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.167               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 Takt  " "    0.231               0.000 Takt " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883689213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.472 " "Worst-case recovery slack is 7.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.472               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.472               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.966               0.000 altera_reserved_tck  " "   15.966               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883689244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.274 " "Worst-case removal slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 altera_reserved_tck  " "    0.274               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.544               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883689275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.877               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.877               0.000 u0\|pll_100mhz\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.061               0.000 Takt  " "    9.061               0.000 Takt " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.701               0.000 altera_reserved_tck  " "   15.701               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413883689291 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.783 ns " "Worst Case Available Settling Time: 18.783 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689384 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1413883689384 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1413883692252 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1413883692252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1193 " "Peak virtual memory: 1193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413883693047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 11:28:13 2014 " "Processing ended: Tue Oct 21 11:28:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413883693047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413883693047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413883693047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413883693047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413883698060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413883698075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 11:28:17 2014 " "Processing started: Tue Oct 21 11:28:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413883698075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413883698075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Stepper-Motor-Control -c Stepper-Motor-Control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Stepper-Motor-Control -c Stepper-Motor-Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413883698075 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1413883699713 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Stepper-Motor-Control.vho S:/SoC04/Stepper-Motor-Control/quartus/simulation/modelsim/ simulation " "Generated file Stepper-Motor-Control.vho in folder \"S:/SoC04/Stepper-Motor-Control/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1413883701616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413883702443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 11:28:22 2014 " "Processing ended: Tue Oct 21 11:28:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413883702443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413883702443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413883702443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413883702443 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 402 s " "Quartus II Full Compilation was successful. 0 errors, 402 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413883704752 ""}
