ISim log file
Running: C:\Users\kmd17\Documents\GitHub\FPGACODE\tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/kmd17/Documents/GitHub/FPGACODE/tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/kmd17/Documents/GitHub/FPGACODE/system.v" Line 31.  For instance sys0/reg_0/, width 8 of formal port datain is not equal to width 9 of actual signal adder2reg.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
