{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577641075411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577641075411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 01:37:55 2019 " "Processing started: Mon Dec 30 01:37:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577641075411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577641075411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off End -c End " "Command: quartus_eda --read_settings_files=off --write_settings_files=off End -c End" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577641075411 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_7_1200mv_85c_slow.vo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_7_1200mv_85c_slow.vo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577641076645 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_7_1200mv_0c_slow.vo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_7_1200mv_0c_slow.vo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577641076868 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_min_1200mv_0c_fast.vo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_min_1200mv_0c_fast.vo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577641077145 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End.vo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End.vo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577641077369 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_7_1200mv_85c_v_slow.sdo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_7_1200mv_85c_v_slow.sdo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577641077597 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_7_1200mv_0c_v_slow.sdo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_7_1200mv_0c_v_slow.sdo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577641077770 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_min_1200mv_0c_v_fast.sdo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_min_1200mv_0c_v_fast.sdo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577641077932 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "End_v.sdo D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/ simulation " "Generated file End_v.sdo in folder \"D:/Code/school/Sophomore/verilog2/End/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577641078171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577641078302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 01:37:58 2019 " "Processing ended: Mon Dec 30 01:37:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577641078302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577641078302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577641078302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577641078302 ""}
