$date
	Tue Aug 19 03:48:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_link_top $end
$var wire 1 ! done $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ req $end
$var wire 8 % last_byte [7:0] $end
$var wire 1 ! done $end
$var wire 8 & data [7:0] $end
$var wire 1 ' ack $end
$scope module master_inst $end
$var wire 1 " clk $end
$var wire 8 ( data [7:0] $end
$var wire 1 ! done $end
$var wire 1 $ req $end
$var wire 1 # rst $end
$var wire 1 ' ack $end
$var parameter 3 ) S_DONE $end
$var parameter 3 * S_IDLE $end
$var parameter 3 + S_REQ $end
$var parameter 3 , S_WAIT_ACK_DROP $end
$var reg 2 - byte_idx [1:0] $end
$var reg 8 . data_r [7:0] $end
$var reg 1 / done_r $end
$var reg 1 0 req_r $end
$var reg 3 1 state [2:0] $end
$upscope $end
$scope module slave_inst $end
$var wire 1 ' ack $end
$var wire 1 " clk $end
$var wire 8 2 data_in [7:0] $end
$var wire 8 3 last_byte [7:0] $end
$var wire 1 $ req $end
$var wire 1 # rst $end
$var parameter 2 4 ASSERT1 $end
$var parameter 2 5 ASSERT2 $end
$var parameter 2 6 WAITDROP $end
$var parameter 2 7 WAITREQ $end
$var reg 2 8 ack_cnt [1:0] $end
$var reg 1 9 ack_r $end
$var reg 8 : last_byte_r [7:0] $end
$var reg 2 ; state [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 7
b11 6
b10 5
b1 4
b1 ,
b0 +
b11 *
b10 )
$end
#0
$dumpvars
bx ;
bx :
x9
bx 8
bx 3
bx 2
bx 1
x0
x/
bx .
bx -
bx (
x'
bx &
bx %
x$
1#
0"
x!
$end
#5000
b0 1
b0 -
0!
0/
b10100000 &
b10100000 (
b10100000 2
b10100000 .
0$
00
b0 ;
b0 8
b0 %
b0 3
b0 :
0'
09
1"
#10000
0"
#15000
1"
#20000
0"
0#
#25000
1$
10
1"
#30000
0"
#35000
b10 ;
b1 8
1'
19
b10100000 %
b10100000 3
b10100000 :
1"
#40000
0"
#45000
b1 1
b11 ;
b10 8
1"
#50000
0"
#55000
0$
00
1"
#60000
0"
#65000
b0 ;
b0 8
0'
09
1"
#70000
0"
#75000
b0 1
b1 -
1"
#80000
0"
#85000
b10100001 &
b10100001 (
b10100001 2
b10100001 .
1$
10
1"
#90000
0"
#95000
b10 ;
b1 8
1'
19
b10100001 %
b10100001 3
b10100001 :
1"
#100000
0"
#105000
b1 1
b11 ;
b10 8
1"
#110000
0"
#115000
0$
00
1"
#120000
0"
#125000
b0 ;
b0 8
0'
09
1"
#130000
0"
#135000
b0 1
b10 -
1"
#140000
0"
#145000
b10100010 &
b10100010 (
b10100010 2
b10100010 .
1$
10
1"
#150000
0"
#155000
b10 ;
b1 8
1'
19
b10100010 %
b10100010 3
b10100010 :
1"
#160000
0"
#165000
b1 1
b11 ;
b10 8
1"
#170000
0"
#175000
0$
00
1"
#180000
0"
#185000
b0 ;
b0 8
0'
09
1"
#190000
0"
#195000
b0 1
b11 -
1"
#200000
0"
#205000
b10100011 &
b10100011 (
b10100011 2
b10100011 .
1$
10
1"
#210000
0"
#215000
b10 ;
b1 8
1'
19
b10100011 %
b10100011 3
b10100011 :
1"
#220000
0"
#225000
b1 1
b11 ;
b10 8
1"
#230000
0"
#235000
0$
00
1"
#240000
0"
#245000
b0 ;
b0 8
0'
09
1"
#250000
0"
#255000
b10 1
1"
#260000
0"
#265000
b11 1
1!
1/
1"
#270000
0"
#275000
0!
0/
1"
#280000
0"
#285000
1"
