

  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
18.1.2-s132 Thu May 10 00:43:37 PDT 2018
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2018 Cadence Design Systems,
Inc.



INFO (EXTQRCXOPT-243) : For Assura inputs, if the "output_setup -directory_name" option was not
specified, it is automatically set to the input directory.
INFO (LBRCXU-108): Starting

 /home/install/ASSURA41/tools.lnx86/assura/bin/rcxToDfII /home/ec03/Desktop/01JST18EC055/inverter/__qrc.rcx_cmd -t -f /home/ec03/Desktop/01JST18EC055/inverter/extview.tmp -w /home/ec03/Desktop/01JST18EC055/inverter
WARNING (LBRCXU-172): m2write fd 10, 1 tries, bytes -1 of 14, errno 9 Bad file descriptor

Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.07s.
@(#)$CDS: rcxToDfII_64 version av4.1:Production:dfII6.1.7-64b:IC6.1.7-64b.500.12 05/03/2018 22:02 (sjfhw625) $
sub-version 4.1_USR5_HF15, integ signature 2018-05-03-2129

run on cad03 from /home/install/ASSURA41/tools.lnx86/assura/bin/64bit/rcxToDfII on Mon Mar 22 11:22:41 2021


Loading tech rule set file : /home/install/FOUNDRY/analog/180nm/pv/assura/techRuleSets
Loading gpdk180/libInit.il ...
	Loading gpdk180/loadCxt.ile ... done!
	Loading context 'gpdk180' from library 'gpdk180' ... done!
	Loading context 'pdkUtils' from library 'gpdk180' ... done!
	Loading gpdk180/.cdsenv ... *WARNING* Cannot find /home/install/ASSURA41/tools.lnx86/dfII/etc/tools/spectre directory to load environment variables
done!
	Loading gpdk180/libInitCustomExit.il ... 
  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 180nm PDK                      *           
  *                        (gpdk180)                          *           
  *                                                           *           
  *                       Version 3.2                         *           
  *                                                           *           
  *************************************************************           
done!
Loaded gpdk180/libInit.il successfully!
*WARNING* Cannot find /home/install/ASSURA41/tools.lnx86/dfII/etc/tools/hspiceD directory to load environment variables
INFO (LBRCXU-114): Finished /home/install/ASSURA41/tools.lnx86/assura/bin/rcxToDfII

INFO (LBRCXM-642): Constructing the RCX run script

INFO (LBMISC-215205): 
*** Cadence Quantus QRC Extraction Techgen -trans VERSION 18.1.2 Linux 64 bit - (Thu May 10 00:43:37 PDT 2018)  ***


INFO (CAPGEN-41199): 


Techgen -trans results will be written to directory: /home/ec03/Desktop/01JST18EC055/inverter

INFO (CAPGEN-41737): Lvs layers CapMetal INDterm1 INDterm2 JVARanode JVARterm are not mapped in layer_setup file

WARNING (RCXSPIC-27104): p2lvsfile in tech directory does not have resistance 
 temperature coefficients (TC1, TC2). ?temperature is ignored 

rcxspice took  0.05 user, 0.02 sys, 0.00 elapsed, 8260.0 kbytes
Forking:  /home/install/EXT181/tools/extraction/bin/64bit//capgen -techdir /home/install/FOUNDRY/analog/180nm/pv/assura/rcx -inc /home/ec03/Desktop/01JST18EC055/inverter.elf -lvs /home/ec03/Desktop/01JST18EC055/inverter.xcn -lvsvia -p2lvs /home/install/FOUNDRY/analog/180nm/pv/assura/rcx/qrcTechFile -reseqn -blocking JVARNF:1,sub,diff,mt1 -blocking JVARW40:1,sub,diff,mt1 -p poly,allGate,diff -canonical_res_caps -length_units meters -exclude_gate_res -cap_ground_layer PSUB /home/ec03/Desktop/01JST18EC055/inverter

Successfully created RCX script '/home/ec03/Desktop/01JST18EC055/inverter/rcx.sh'
WARNING (LBRCXM-617): Unable to obtain 1 license(s) for Virtuoso_QRC_Extraction_L 18.10

INFO (LBRCXM-581): Checked out '1' license(s) for Virtuoso_QRC_Extraction_XL 18.10

INFO (LBRCXM-608): Executing command
   /bin/ksh  /home/ec03/Desktop/01JST18EC055/inverter/rcx.sh

##=======================================================
##ADD_EXPLICIT_VIAS=N
##ADD_BULK_TERMINAL=N
##AGDS_FILE=/dev/null
##AGDS_LAYER_MAP_FILE=/dev/null
##HCCI_DEV_PROP_FILE=/dev/null
##AGDS_SPICE_FILE=/dev/null
##AGDS_TEXT_LAYERS=
##ARRAY_VIAS_SPACING=
##ASSURA_RUN_DIR=/home/ec03/Desktop/01JST18EC055
##ASSURA_RUN_NAME=inverter
##BLACK_BOX_CELLS=/dev/null
##BREAK_WIDTH=
##CAP_COUPLING_FACTOR=1.0
##CAP_EXTRACT_MODE=decoupled
##CAP_GROUND=gnd!
##CAP_MODELS=no
##DANGLINGR=N
##DENSITY_CHECK_METHOD=P
##DELETE_OUTPUT_FILE=N
##DEVICE_FINGER_DELIMITER='@'
##DF2=Y
##DRACULA_RUN_DIR=
##DRACULA_RUN_NAME=
##ENABLESENSITIVITYEXTRACTION=N
##EXCLUDE_FLOAT_LIMIT=
##EXCLUDE_FLOAT_DECOPULING_FACTOR=
##EXCLUDE_FLOATING_NETS=N
##EXCLUDE_NETS_REDUCERC=/dev/null
##EXCLUDE_SELF_CAPS=N
##IGNORE_GATE_DIFFUSION_FRINGING_CAP=Y
##EXTRACT=both
##EXTRACT_MOS_DIFFUSION_AP=N
##EXTRACT_MOS_DIFFUSION_HIGH=
##EXTRACT_MOS_DIFFUSION_RES=N
##FILTER_SIZE=2.0
##FIXED_NETS_FILE=/dev/null
##FMAX=
##FRACTURE_LENGTH_UNITS=MICRONS
##FREQUENCY_FILE=/dev/null
##GROUND_NETS=
##GROUND_NETS_FILE=/dev/null
##GROUND_SUBSTRATE_FLOATING_NETS=N
##HCCI_DEV_PROP=7
##HCCI_INST_PROP=6
##HCCI_NET_PROP=5
##HCCI_RULE_FILE=
##HCCI_RUN_DIR=
##HCCI_RUN_NAME=
##HEADER_FILE=/dev/null
##HIERARCHY_DELIMITER='/'
##OUTPUT_HIERARCHY_DELIMITER='/'
##HRCX_CELLS_FILE=/dev/null
##IMPORT_GLOBALS=Y
##LADDER_NETWORK=N
##LVS_SOURCE=assura
##M_FACTORR=infinite
##M_FACTORW=N
##MACRO_CELL=Y
##MAX_FRACTURE_LENGTH=infinite
##MAX_SIGNALS=
##MERGE_PARALLEL_R=N
##MERGE_PARALLEL_VIA=N
##MINC=
##MINC_BY_PERCENTAGE=
##MINR=0.001
##NET_NAME_SPACE=layout
##NETS_FILE=/dev/null
##OUTPUT=/home/ec03/Desktop/01JST18EC055/inverter/extview.tmp
##OUTPUT_NET_NAME_SPACE=layout
##PARASITIC_BLOCKING_DEVICE_CELLS_TYPE=gray
##PARASITIC_CAP_MODELS=yes
##PARASITIC_RES_MODELS=comment
##PARASITIC_RES_LENGTH=N
##PARASITIC_RES_WIDTH=N
##PARASITIC_RES_WIDTH_DRAWN=N
##PARASITIC_RES_UNIT=N
##PARTIAL_CAP_BLOCKING=N
##PEEC=N
##PIN_ORDER_FILE=/dev/null
##PIPE_ADVGEN=
##PIPE_SPICE2DB=
##POWER_NETS=
##POWER_NETS_FILE=/dev/null
##RC_FREQUENCY=
##RCXDIR=/home/ec03/Desktop/01JST18EC055/inverter
##RCXFS_HIGH=N
##RCXFS_NETS_FILE=/dev/null
##RCXFS_TYPE=none
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_VIA_OFF=N
##REDUCERC=N
##REGION_LIMIT=
##RES_MODELS=no
##RISE_TIME=
##SAVE_FILL_SHAPES=N
##SINGLE_CAP_EDSPF=N
##SHOW_DIODES=N
##SKIN_FREQUENCY=
##SPEF=N
##SPEF_UNITS=
##SPLIT_PINS=N
##FORCE_SUBCELL_PIN_ORDERS=N
##SPLIT_PINS_DISTANCE=
##SUB_NODE_CHAR='#'
##SUBSTRATE_PROFILE=/dev/null
##SUBSTRATE_STAMPING_OFF=N
##TEMPDIR=/home/ec03/Desktop/01JST18EC055/inverter/rcx_temp
##TEMPERATURE=25.0
##TYPE=full
##USER_REGION=/dev/null
##VARIANT_CELL_FILE=/dev/null
##VIA_EFFECT_OFF=N
##VIRTUAL_FILL=
##XREF=/dev/null,/dev/null
##XY_COORDINATES=c,r
##=======================================================

CASE_SENSITIVE=TRUE
export CASE_SENSITIVE
QRC_MOS_LW_PRECISION=y
export QRC_MOS_LW_PRECISION
TEMPDIR=`setTempDir /home/ec03/Desktop/01JST18EC055/inverter/rcx_temp`
setTempDir /home/ec03/Desktop/01JST18EC055/inverter/rcx_temp
export TEMPDIR
DEVICE_FINGER_DELIMITER='@'
HIERARCHY_DELIMITER='/'
OUTPUT_HIERARCHY_DELIMITER='/'
cd /home/ec03/Desktop/01JST18EC055/inverter
cat <<ENDCAT> caps2dversion
* caps2d version: 10
ENDCAT
cat <<ENDCAT> flattransUnit.info
meters
ENDCAT
QRC=Y
export QRC
cat <<ENDCAT> topcellxcn.info
/home/ec03/Desktop/01JST18EC055/inverter.xcn
ENDCAT

#==========================================================#
# Generate RCX input data from Assura LVS database
#==========================================================#

GOALIE2DIR=/home/install/EXT181/tools/extraction/bin
export GOALIE2DIR
vdbToRcx /home/ec03/Desktop/01JST18EC055 inverter -unit meters -mFactorR -- \
	-V1 -H satfile -r /home/ec03/Desktop/01JST18EC055/inverter.xcn -df2 \
	-xgl
@(#)$CDS: vdbToRcx_64 version av4.1:Production:dfII6.1.7-64b:IC6.1.7-64b.500.12 05/03/2018 22:02 (sjfhw625) $
16.1.1 Linux 64 bit - (Fri Mar 17 16:46:12 PDT 2017)
Opening LVS data for inverter in /home/ec03/Desktop/01JST18EC055
Open time is 0.0 sec.
Build pins/attributes took 0.0 sec.
Processing Metal1_pintext                        4 shapes 0.0 sec.
create satfile took  0.02 user, 0.00 sys, 0.00 elapsed, 132940.0 kbytes
write edge Metal1_pintext took  0.00 user, 0.00 sys, 0.00 elapsed, 132996.0 kbytes
Building net map file.		0.0 sec.
create netmap file took 0.00 user, 0.00 sys, 0.00 elapsed, 133044.0 kbytes
create net file took 0.00 user, 0.00 sys, 0.00 elapsed, 133072.0 kbytes
WARNING (LBCLV-5663): No bipolar models provided. Can't create bipolar files

WARNING (LBCLV-5660): No resistor models provided. Can't create resistor files

WARNING (LBCLV-5654): No capacitor models provided. Can't create capacitor file

WARNING (LBCLV-5657): No diode models provided. Can't create diode files

WARNING (LBCLV-5706): no generic models in rule file

Device creation took 0.0 sec
Processing PSDcont                               9 shapes 0.0 sec.
write edge PSDcont took  0.00 user, 0.00 sys, 0.00 elapsed, 133672.0 kbytes
Processing NSDcont                               9 shapes 0.0 sec.
write edge NSDcont took  0.00 user, 0.00 sys, 0.00 elapsed, 133828.0 kbytes
Processing POLYcont                              1 shapes 0.0 sec.
write edge POLYcont took  0.00 user, 0.00 sys, 0.00 elapsed, 133968.0 kbytes
write edge PMOS_MOS_27 took  0.00 user, 0.00 sys, 0.00 elapsed, 134120.0 kbytes
write edge NMOS_MOS_21 took  0.00 user, 0.00 sys, 0.00 elapsed, 134260.0 kbytes
Processing PMOS_MOS_27                           1 shapes 0.0 sec.
Processing NMOS_MOS_21                           1 shapes 0.0 sec.
Processing SUBVIA                                1 shapes 0.0 sec.
write edge SUBVIA took  0.00 user, 0.00 sys, 0.00 elapsed, 134404.0 kbytes
Processing PSUB                                  1 shapes 0.0 sec.
write edge PSUB took  0.00 user, 0.01 sys, 0.00 elapsed, 134604.0 kbytes
Processing PSDterm                               3 shapes 0.0 sec.
write edge PSDterm took  0.00 user, 0.00 sys, 0.00 elapsed, 134744.0 kbytes
Processing POLYterm                              1 shapes 0.0 sec.
write edge POLYterm took  0.00 user, 0.00 sys, 0.00 elapsed, 134900.0 kbytes
Processing NWVIA                                 1 shapes 0.0 sec.
write edge NWVIA took  0.00 user, 0.00 sys, 0.00 elapsed, 135044.0 kbytes
Processing NWELLterm                             1 shapes 0.0 sec.
write edge NWELLterm took  0.00 user, 0.00 sys, 0.00 elapsed, 135200.0 kbytes
Processing NSDterm                               3 shapes 0.0 sec.
write edge NSDterm took  0.00 user, 0.00 sys, 0.00 elapsed, 135340.0 kbytes
Processing M1term                                4 shapes 0.0 sec.
write edge M1term took  0.00 user, 0.00 sys, 0.00 elapsed, 135496.0 kbytes
sort edges took  0.01 user, 0.02 sys, 0.00 elapsed, 3700.0 kbytes
sort edges and labels took  0.07 user, 0.03 sys, 0.00 elapsed, 135504.0 kbytes

	vdbToRcx System Usage:
	Elapsed:     0 seconds.
	CPU:         0.1 seconds
	Memory      20 Meg
GOALIE2DIR=/home/install/EXT181/tools/extraction/bin/64bit/
export GOALIE2DIR
geom NMOS_MOS_21 NSDterm - NMOS_MOS_21,10,i,1
geom PMOS_MOS_27 PSDterm - PMOS_MOS_27,10,i,1

#==========================================================#
# Generate power list
#==========================================================#

cat global.net > power_list

#==========================================================#
# Ensure vias do not extend beyond routing
#==========================================================#

geom -V POLYcont M1term POLYterm - POLYcont,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2280.0 kbytes
geom -V PSDcont M1term PSDterm - PSDcont,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2276.0 kbytes
geom -V NSDcont M1term NSDterm - NSDcont,111,i,2

geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2280.0 kbytes
#==========================================================#
# Flatten net file, routing, via and device layers
#==========================================================#

SAVEDIR=`beginFlattenInputs`
beginFlattenInputs
export SAVEDIR
/bin/mv -f NET h_NET
flatnet -V -li -h '/' h_NET NET
flatnet took 0.00 user, 0.00 sys, 0.00 elapsed, 14504.0 kbytes
netprint -V -N1 power_list:power_list_nums NET
flattenTransistorData NMOS_MOS_21 meters
flattub took  0.00 user, 0.00 sys, 0.00 elapsed, 8900.0 kbytes
flatnet took 0.00 user, 0.00 sys, 0.00 elapsed, 16252.0 kbytes
flattenTransistorData PMOS_MOS_27 meters
flattub took  0.00 user, 0.00 sys, 0.00 elapsed, 8908.0 kbytes
flatnet took 0.00 user, 0.00 sys, 0.00 elapsed, 16244.0 kbytes
flattenLayers -m M1term POLYterm PSDterm NSDterm PSUB NWELLterm POLYcont \
	PSDcont NSDcont NWVIA SUBVIA
flattub took  0.00 user, 0.00 sys, 0.00 elapsed, 2868.0 kbytes
endFlattenInputs

#==========================================================#
# Initialize CAP_GROUND variable
#==========================================================#

CAP_GROUND=`findCapGround -g gnd! -l PSUB NET`
findCapGround -g gnd! -l PSUB NET
INFO (FINDCAP-88018): The cap ground node specified,'gnd!', is not present in the design. The node,'2',has been selected as the cap ground node from specified layer,'PSUB'

echo "CAP_GROUND=" ${CAP_GROUND}
CAP_GROUND= 2
export CAP_GROUND
reconnect -cgnd ${CAP_GROUND} -float floatlvsnetsfile -tf \
	NMOS_MOS_21,PMOS_MOS_27 -probe \
	Metal1_pintext:M1term:Metal1_pintext_fvia
geom NMOS_MOS_21,PMOS_MOS_27 - qrcgate,1,i,1
iprint -imerge power_list_nums floatlvsnetsfile power_list_nums2
mv power_list_nums power_list_nums_orig
cp power_list_nums2 power_list_nums 

#==========================================================#
# Segregate interconnect into resistive and non-resistive
#==========================================================#

selectNetsByNumber power_list_nums M1term p_rM1term np_rM1term
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1716.0 kbytes
selectNetsByNumber power_list_nums NSDterm p_rNSDterm np_rNSDterm
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1716.0 kbytes
selectNetsByNumber power_list_nums POLYterm p_rPOLYterm np_rPOLYterm
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1716.0 kbytes
selectNetsByNumber power_list_nums PSDterm p_rPSDterm np_rPSDterm
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1716.0 kbytes
selectNetsByNumber power_list_nums NWVIA p_rNWVIA np_rNWVIA
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1716.0 kbytes
selectNetsByNumber power_list_nums NWELLterm p_rNWELLterm np_rNWELLterm
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1720.0 kbytes
selectNetsByNumber power_list_nums SUBVIA p_rSUBVIA np_rSUBVIA
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1716.0 kbytes
selectNetsByNumber power_list_nums PSUB p_rPSUB np_rPSUB
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1716.0 kbytes
selectNetsByNumber power_list_nums POLYcont p_rPOLYcont np_rPOLYcont
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1716.0 kbytes
mv power_list_nums_orig power_list_nums

#==========================================================#
# Create resistor cut regions between resistive
# interconnect levels
#==========================================================#

mergevia -V -tech /home/install/FOUNDRY/analog/180nm/pv/assura/rcx -cnt \
	np_rPOLYcont rPOLYcont - np_rM1term np_rPOLYterm

mergevia took 0.00 user, 0.00 sys, 0.00 elapsed, 6372.0 kbytes
#==========================================================#
# Create resistive interconnect MOSFET terminals
#==========================================================#

createNRMosfetGateTerminal NMOS_MOS_21 np_rPOLYterm NMOS_MOS_21_mgvia
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2500.0 kbytes
createNRMosfetGateTerminal PMOS_MOS_27 np_rPOLYterm PMOS_MOS_27_mgvia

geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2500.0 kbytes
#==========================================================#
# Assign net numbers to cut regions
#==========================================================#

connect -V -relocate NET np_rPSDterm:np_rPSDterm.conn \
	np_rNSDterm:np_rNSDterm.conn rPOLYcont NMOS_MOS_21_mgvia \
	PMOS_MOS_27_mgvia - -

connect took  0.00 user, 0.00 sys, 0.00 elapsed, 138788.0 kbytes
#==========================================================#
# Assign net numbers to resistor vias
#==========================================================#

geom -V NSDcont np_rNSDterm.conn - tmp_rNSDcont,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2516.0 kbytes
mergevia -V -i -tech /home/install/FOUNDRY/analog/180nm/pv/assura/rcx -cnt \
	tmp_rNSDcont rNSDcont - np_rM1term np_rNSDterm
mergevia took 0.05 user, 0.01 sys, 1.00 elapsed, 6372.0 kbytes
/bin/rm -f tmp_rNSDcont
geom -V PSDcont np_rPSDterm.conn - tmp_rPSDcont,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2516.0 kbytes
mergevia -V -i -tech /home/install/FOUNDRY/analog/180nm/pv/assura/rcx -cnt \
	tmp_rPSDcont rPSDcont - np_rM1term np_rPSDterm
mergevia took 0.05 user, 0.01 sys, 0.00 elapsed, 6372.0 kbytes
/bin/rm -f tmp_rPSDcont

#==========================================================#
# Assign net numbers to nonresistive layers
#==========================================================#

epick -V -reo -e rNSDcont -e rPSDcont np_rPSDterm.conn tmp_PSDterm
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1696.0 kbytes
epick -V -reo -e tmp_PSDterm -c np_rPSDterm.conn tmp1_PSDterm
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1696.0 kbytes
geom -V tmp1_PSDterm np_rPSDterm - tmp1_PSDterm,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2468.0 kbytes
geom -V tmp_PSDterm,tmp1_PSDterm - np_rPSDterm,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2512.0 kbytes
/bin/rm -f tmp_PSDterm tmp1_PSDterm
epick -V -reo -e rNSDcont -e rPSDcont np_rNSDterm.conn tmp_NSDterm
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1696.0 kbytes
epick -V -reo -e tmp_NSDterm -c np_rNSDterm.conn tmp1_NSDterm
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1696.0 kbytes
geom -V tmp1_NSDterm np_rNSDterm - tmp1_NSDterm,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2468.0 kbytes
geom -V tmp_NSDterm,tmp1_NSDterm - np_rNSDterm,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2516.0 kbytes
/bin/rm -f tmp_NSDterm tmp1_NSDterm

#==========================================================#
# Process text layers
#==========================================================#

flatlabel -V  -tc -F -l flatlabel.info Metal1_pintext L1T0
INFO (FLTLBL-89003): exec labsort -V L1T0

# 1 np_rPOLYterm
# 2 np_rM1term

#==========================================================#
# Parasitic R extraction with default precision
#==========================================================#

rex -V -m -pd -I'#' -tech /home/install/FOUNDRY/analog/180nm/pv/assura/rcx \
	-map p2elayermapfile -N NET -e2 -Ply np_rPOLYterm -rP res.mod \
	np_rPOLYterm::poly_cut np_rM1term::mt1_cut - rNSDcont,2,t \
	rPOLYcont,1,2,t rPSDcont,2,t NMOS_MOS_21_mgvia,1,z \
	PMOS_MOS_27_mgvia,1,z - L1T0,2,I

rex took  0.01 user, 0.02 sys, 0.00 elapsed, 10312.0 kbytes
#==========================================================#
# Form resistive via layers
#==========================================================#

stamp -V -B -i np_rM1term np_rPOLYcont
stamp took  0.06 user, 0.01 sys, 0.00 elapsed, 138200.0 kbytes
geom -V np_rPOLYcont,p_rPOLYcont - rPOLYcont,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2512.0 kbytes
stamp -V -B -i np_rM1term NSDcont
stamp took  0.05 user, 0.01 sys, 0.00 elapsed, 138204.0 kbytes
/bin/cp -f NSDcont rNSDcont
stamp -V -B -i np_rM1term PSDcont
stamp took  0.05 user, 0.01 sys, 0.00 elapsed, 138204.0 kbytes
/bin/cp -f PSDcont rPSDcont

#==========================================================#
# Perform stamp operations
#==========================================================#

stamp -V -cntr -i -B np_rNSDterm np_rNWVIA
stamp took  0.05 user, 0.01 sys, 0.00 elapsed, 138200.0 kbytes
stamp -V -maxnet -i -mV -B np_rNWVIA np_rNWELLterm
stamp took  0.05 user, 0.01 sys, 0.00 elapsed, 138220.0 kbytes
stamp -V -cntr -i -B np_rPSDterm np_rSUBVIA
stamp took  0.05 user, 0.00 sys, 0.00 elapsed, 138208.0 kbytes
stamp -V -maxnet -i -mV -B np_rSUBVIA np_rPSUB

stamp took  0.05 user, 0.01 sys, 0.00 elapsed, 138220.0 kbytes
#==========================================================#
# Combine power non-power
#==========================================================#

/bin/rm -f NSDterm
geom np_rNSDterm,p_rNSDterm - NSDterm,1,i,1
/bin/rm -f POLYterm
geom np_rPOLYterm,p_rPOLYterm - POLYterm,1,i,1
/bin/rm -f PSDterm
geom np_rPSDterm,p_rPSDterm - PSDterm,1,i,1
/bin/rm -f NWELLterm
emerge np_rNWELLterm p_rNWELLterm  NWELLterm
/bin/rm -f PSUB
emerge np_rPSUB p_rPSUB  PSUB

#==========================================================#
# Reconnect MOSFET devices
#==========================================================#

reconnect -V -mbg -n NET -se2 mwires.res -mf -t \
	NMOS_MOS_21.trans:NMOS_MOS_21.transr NMOS_MOS_21 \
	NSDterm,NMOS_MOS_21_mgvia,PSUB -t \
	PMOS_MOS_27.trans:PMOS_MOS_27.transr PMOS_MOS_27 \
	PSDterm,PMOS_MOS_27_mgvia,NWELLterm
reconnect took 0.06 user, 0.01 sys, 0.00 elapsed, 145104.0 kbytes
changeTransFileNameAP NMOS_MOS_21.trans NMOS_MOS_21.transr
changeTransFileNameAP PMOS_MOS_27.trans PMOS_MOS_27.transr

#==========================================================#
# Form capacitance layers for resistive process layers
#==========================================================#

geom -V -i p_rPOLYterm,np_rPOLYterm - so_poly,1,n
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2584.0 kbytes
geom -V p_rPOLYterm,np_rPOLYterm - poly,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2508.0 kbytes
geom -V -i p_rM1term,np_rM1term - so_mt1,1,n
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2596.0 kbytes
geom -V p_rM1term,np_rM1term - mt1,1,i,1

geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2516.0 kbytes
#==========================================================#
# Form capacitance layers for non-resistive process layers
#==========================================================#

grow -V .001 PSDterm mask
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 1908.0 kbytes
geom -V NSDterm mask - NSDterm,10,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2532.0 kbytes
geom -V PSDterm,NSDterm - diff,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2512.0 kbytes
createEmptyLayer mt6
createEmptyLayer mt5
createEmptyLayer mt4
createEmptyLayer mt3
createEmptyLayer mt2

#==========================================================#
# Form substrate
#==========================================================#

geom -V p_rPSUB,np_rPSUB - PSUB,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2536.0 kbytes
geom -V p_rNWELLterm,np_rNWELLterm - NWELLterm,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2524.0 kbytes
/bin/cp -f NWELLterm NWELLterm.df2
xytoebbox -V -g 7.362 -e mt6,mt5,mt4,mt3,mt2,mt1,poly,diff,PSUB,NWELLterm xg_NWELLterm
grow -V 0.001 NWELLterm g_NWELLterm
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 1904.0 kbytes
geom -V xg_NWELLterm g_NWELLterm - tmp_NWELLterm,10
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2512.0 kbytes
epick -V -reo -D ${CAP_GROUND} tmp_NWELLterm pick_NWELLterm
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 1692.0 kbytes
grow -V -m 0.002 NWELLterm g_NWELLterm
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 1904.0 kbytes
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2728.0 kbytes
stamp -i g_NWELLterm pick_NWELLterm
emerge -V pick_NWELLterm NWELLterm tmp1_NWELLterm
emerge took 0.00 user, 0.00 sys, 0.00 elapsed, 1652.0 kbytes
geom -V tmp1_NWELLterm - NWELLterm,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2524.0 kbytes
/bin/rm -f g_NWELLterm xg_NWELLterm tmp_NWELLterm tmp1_NWELLterm
grow -V 0.001 PSUB g_PSUB
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 1908.0 kbytes
geom -V NWELLterm g_PSUB - NWELLterm,10,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2532.0 kbytes
geom -V PSUB,NWELLterm - sub,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2516.0 kbytes
geom -V sub diff - sub,10,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2536.0 kbytes
geom NMOS_MOS_21,PMOS_MOS_27 - qrcgate,1,i,1

#==========================================================#
# Create sip/sw3d/cn3d capacitance data files
#==========================================================#

cat <<ENDCAT> sip.cmd
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc poly,mt1 -n 3 -i 0,3.001 -b \
	mt1,poly,diff,sub -t mt3,mt4,mt5,mt6 -j 0.3 -Maxw 4.5 -p mt2,key 0,3 \
	- mt2.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc mt1,mt2 -n 3 -i 0,3.001 -b \
	mt2,mt1,poly,diff,sub -t mt4,mt5,mt6 -j 0.3 -Maxw 4.5 -p mt3,key 0,3 \
	- mt3.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc mt2,mt3 -n 3 -i 0,3.001 -b \
	mt3,mt2,mt1,poly,diff,sub -t mt5,mt6 -j 0.3 -Maxw 4.5 -p mt4,key 0,3 \
	- mt4.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc mt3,mt4 -n 3 -i 0,3.001 -b \
	mt4,mt3,mt2,mt1,poly,diff,sub -t mt6 -j 0.3 -Maxw 4.5 -p mt5,key 0,3 \
	- mt5.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc mt4,mt5 -n 3.68 -i 0,3.681 -b \
	mt5,mt4,mt3,mt2,mt1,poly,diff,sub -j 0.44 -Maxw 5.28 -p mt6,key \
	0,3.68 - mt6.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -cp poly,allGate,diff -n 3 -i 0,3.001 \
	-b diff,sub -t mt1,mt2,mt3,mt4,mt5,mt6 -j 0.18 -Maxw 2.7 -p poly,key \
	0,3 - poly.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc poly -n 3 -i 0,3.001 -b \
	poly,diff,sub -t mt2,mt3,mt4,mt5,mt6 -j 0.3 -Maxw 4.5 -p mt1,key 0,3 \
	- mt1.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -b mt4,mt3,mt2,mt1,poly,diff,sub \
	-Maxw 5.28 -p mt5,key,mt6,key 0,3,0 - mt5_mt6.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R mt6 -b \
	mt3,mt2,mt1,poly,diff,sub -Maxw 5.28 -p mt4,key,mt6,key 0,3,0 - \
	mt4_mt6.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b mt3,mt2,mt1,poly,diff,sub -t mt6 \
	-Maxw 4.5 -p mt4,key,mt5,key 0,3,0 - mt4_mt5.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R mt5 -b mt2,mt1,poly,diff,sub \
	-t mt6 -Maxw 4.5 -p mt3,key,mt5,key 0,3,0 - mt3_mt5.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b mt2,mt1,poly,diff,sub -t mt5,mt6 \
	-Maxw 4.5 -p mt3,key,mt4,key 0,3,0 - mt3_mt4.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R mt4 -b mt1,poly,diff,sub -t \
	mt5,mt6 -Maxw 4.5 -p mt2,key,mt4,key 0,3,0 - mt2_mt4.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b mt1,poly,diff,sub -t mt4,mt5,mt6 \
	-Maxw 4.5 -p mt2,key,mt3,key 0,3,0 - mt2_mt3.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R mt3 -b poly,diff,sub -t \
	mt4,mt5,mt6 -Maxw 4.5 -p mt1:mt1_cut,key,mt3,key 0,3,0 - mt1_mt3.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b poly,diff,sub -t mt3,mt4,mt5,mt6 \
	-Maxw 4.5 -p mt1:mt1_cut,key,mt2,key 0,3,0 - mt1_mt2.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R mt2 -b diff,sub -t \
	mt3,mt4,mt5,mt6 -k mt1:0.53 -Maxw 4.5 -p poly:poly_cut,key,mt2,key \
	0,3,0 - poly_mt2.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -R mt1,poly -b diff,sub -t \
	mt2,mt3,mt4,mt5,mt6 -Maxw 4.5 -p poly:poly_cut,key,mt1:mt1_cut,key \
	0,3,0 - poly_mt1.sip
ENDCAT

#==========================================================#
# Prepare gate capacitance blocking layers
#==========================================================#

emerge -V NMOS_MOS_21 PMOS_MOS_27 allGate

emerge took 0.00 user, 0.00 sys, 0.00 elapsed, 1648.0 kbytes
#==========================================================#
# Run pax16 to generate capfile
#==========================================================#

pax16 -V -lee_off -gnd ${CAP_GROUND} -ignore_cf_table -scf sip.cmd -cgnd \
	${CAP_GROUND},1.0 -rP np_rM1term.res,np_rPOLYterm.res,mwires.res \
	-M_perim_off -c \
	/home/install/FOUNDRY/analog/180nm/pv/assura/rcx/qrcTechFile -f sub \
	diff poly:poly_cut mt1:mt1_cut mt2 mt3 mt4 mt5 mt6 allGate - \
	/home/install/FOUNDRY/analog/180nm/pv/assura/rcx/qrcTechFile - - NET \
	- capfile

pax16_rdpaxcmd took  0.01 user, 0.00 sys, 0.00 elapsed, 14920.0 kbytes
pax16 took  0.01 user, 0.02 sys, 0.00 elapsed, 38492.0 kbytes
#==========================================================#
# Generate netlister data files
#==========================================================#


#==========================================================#
# Perform RC reduction
#==========================================================#

xreduce -V -mergecap -n NET -tech \
	/home/install/FOUNDRY/analog/180nm/pv/assura/rcx -d1 -e \
	mt6,mt5,mt4,mt3,mt2,mt1,poly,diff,sub,np_rPSDterm,np_rNSDterm,np_rPSUB,np_rNWELLterm,rPOLYcont \
	-mfactorR infinite -decoupled -sr -minR 0.001 -rP \
	np_rM1term.res,np_rPOLYterm.res,mwires.res -cap capfile L1T0 \
	NMOS_MOS_21.transr PMOS_MOS_27.transr

INFO (XREDUCE-199097): mFactorR set to infinite

INFO (XREDUCE-199128): mfactorR option to keep resistors is disabled

INFO (XREDUCE-199107): Total number of resistors is 13

INFO (XREDUCE-199109): minR option removed 0 resistors (0%)

INFO (XREDUCE-199054): Total number of capacitors in capfile is 17

INFO (XREDUCE-199052): mergecap required for 0 (0%) of 17 nets

INFO (XREDUCE-199114): mfactorR option merged 0 groups of parallel transistors

INFO (XREDUCE-199107): Total number of resistors is 13

INFO (XREDUCE-199108): d1 option renamed 0 nets

INFO (XREDUCE-199054): Total number of capacitors in capfile is 16

xreduce took 0.06 user, 0.25 sys, 1.00 elapsed, 7120.0 kbytes
#==========================================================#
# Generate HSPICE file
#==========================================================#

advgen -V -g0 -li -f -n -o HSPICE -TL L1T0 -cgnd ${CAP_GROUND},1.0 -sc \
	caps2dversion -mMx capfile mt6,mt5,mt4,mt3,mt2,mt1,poly,diff,sub -rPm \
	res.mod np_rM1term.res,Rnp_rM1term.dev2 \
	np_rPOLYterm.res,Rnp_rPOLYterm.dev2 -rPm mwires.mod \
	mwires.res,mwires.dev2 -ta lvsmos.mod,NMOS_MOS_21.net \
	NMOS_MOS_21.transr -ta lvsmos.mod,PMOS_MOS_27.net PMOS_MOS_27.transr \
	- NET - /home/ec03/Desktop/01JST18EC055/inverter/extview.tmp

process netfile took 0.00 user, 0.00 sys, 0.00 elapsed, 7380.0 kbytes
advgen took:  0.14 user, 0.06 sys, 0.00 elapsed, 7664.0 kbytes
#==========================================================#
# Create _save_layers file for Assura extracted view
#==========================================================#

geom mt1 np_rM1term - np_rM1term,11,i,1
geom poly np_rPOLYterm - np_rPOLYterm,11,i,1
stamp -i2 np_rM1term rPOLYcont np_rPOLYcont
ereduce  rNSDcont rNSDcont.reduce
stamp -i  np_rM1term rNSDcont.reduce
stamp -i  rNSDcont.reduce rNSDcont
stamp -i  rNSDcont NSDcont
/bin/rm -f rNSDcont.reduce
ereduce  rPSDcont rPSDcont.reduce
stamp -i  np_rM1term rPSDcont.reduce
stamp -i  rPSDcont.reduce rPSDcont
stamp -i  rPSDcont PSDcont
/bin/rm -f rPSDcont.reduce
cat <<ENDCAT> _save_layers
sub NWELLterm PSUB
mt2 mt2
mt3 mt3
mt4 mt4
mt5 mt5
mt6 mt6
diff np_rNSDterm p_rNSDterm np_rPSDterm p_rPSDterm
M1term np_rM1term p_rM1term
POLYterm np_rPOLYterm p_rPOLYterm
PSDterm np_rPSDterm p_rPSDterm
NSDterm np_rNSDterm p_rNSDterm
PSUB np_rPSUB p_rPSUB
NWELLterm NWELLterm
POLYcont np_rPOLYcont p_rPOLYcont
PSDcont PSDcont
NSDcont NSDcont
NWVIA np_rNWVIA p_rNWVIA
SUBVIA np_rSUBVIA p_rSUBVIA
ENDCAT
INFO (LBRCXM-610): Extraction finished.

INFO (LBRCXU-108): Starting

 /home/install/ASSURA41/tools.lnx86/assura/bin/rcxToDfII /home/ec03/Desktop/01JST18EC055/inverter/__qrc.rcx_cmd -f /home/ec03/Desktop/01JST18EC055/inverter/extview.tmp -w /home/ec03/Desktop/01JST18EC055/inverter
Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.05s.
@(#)$CDS: rcxToDfII_64 version av4.1:Production:dfII6.1.7-64b:IC6.1.7-64b.500.12 05/03/2018 22:02 (sjfhw625) $
sub-version 4.1_USR5_HF15, integ signature 2018-05-03-2129

run on cad03 from /home/install/ASSURA41/tools.lnx86/assura/bin/64bit/rcxToDfII on Mon Mar 22 11:22:45 2021


Loading tech rule set file : /home/install/FOUNDRY/analog/180nm/pv/assura/techRuleSets
Loading gpdk180/libInit.il ...
	Loading gpdk180/loadCxt.ile ... done!
	Loading context 'gpdk180' from library 'gpdk180' ... done!
	Loading context 'pdkUtils' from library 'gpdk180' ... done!
	Loading gpdk180/.cdsenv ... *WARNING* Cannot find /home/install/ASSURA41/tools.lnx86/dfII/etc/tools/spectre directory to load environment variables
done!
	Loading gpdk180/libInitCustomExit.il ... 
  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 180nm PDK                      *           
  *                        (gpdk180)                          *           
  *                                                           *           
  *                       Version 3.2                         *           
  *                                                           *           
  *************************************************************           
done!
Loaded gpdk180/libInit.il successfully!
*WARNING* Cannot find /home/install/ASSURA41/tools.lnx86/dfII/etc/tools/hspiceD directory to load environment variables

Creating extracted view for simulation inverter layout

Schematic cell -  inverter schematic simulation
Copying layer Nburied
Layer Nburied has 0 shapes.
Copying layer ISOPWELL
Layer ISOPWELL has 0 shapes.
Copying layer Pwell
Layer Pwell has 0 shapes.
Copying layer JVARanode
Layer JVARanode has 0 shapes.
Copying layer POLYterm
Layer POLYterm has 4 shapes.
Copying layer INDterm2
Layer INDterm2 has 0 shapes.
Copying layer INDterm1
Layer INDterm1 has 0 shapes.
Copying layer CapMetal
Layer CapMetal has 0 shapes.
Copying layer NWELLterm
Layer NWELLterm has 2 shapes.
Copying layer PSDterm
Layer PSDterm has 3 shapes.
Copying layer NSDterm
Layer NSDterm has 3 shapes.
Copying layer M1term
Layer M1term has 14 shapes.
Copying layer M2term
Layer M2term has 0 shapes.
Copying layer M3term
Layer M3term has 0 shapes.
Copying layer M4term
Layer M4term has 0 shapes.
Copying layer M5term
Layer M5term has 0 shapes.
Copying layer M6term
Layer M6term has 0 shapes.
Loading techComp.cxt 


Summary for simulation/inverter/av_extracted

instance count totals:

    lib              cell             view                    total
    analogLib        pcapacitor       symbol                     13
    analogLib        presistor        symbol                     13
    gpdk180          nmos             ivpcell                     1
    gpdk180          pmos             ivpcell                     1

extracted view creation completed
cpu: 0.08  elap: 0  pf: 1  in: 0  out: 224  virt: 411M  phys: 805M
INFO (LBRCXU-114): Finished /home/install/ASSURA41/tools.lnx86/assura/bin/rcxToDfII

INFO (LBRCXM-582): Checking in license for Virtuoso_QRC_Extraction_XL 18.10

INFO (LBRCXM-702): Run ended: Mon Mar 22 11:22:45 2021


INFO (LBRCXM-805): Run took: 4s elapsed

INFO (LBRCXM-708): *****  Quantus QRC terminated normally  *****


