INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:24:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.768ns  (required time - arrival time)
  Source:                 buffer34/outs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer35/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.578ns (30.267%)  route 3.636ns (69.733%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1136, unset)         0.508     0.508    buffer34/clk
    SLICE_X16Y148        FDRE                                         r  buffer34/outs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y148        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer34/outs_reg[8]/Q
                         net (fo=10, routed)          0.527     1.267    addi4/i__i_34_0[6]
    SLICE_X15Y149        LUT4 (Prop_lut4_I2_O)        0.119     1.386 r  addi4/a_loadAddr[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.386    addi4/a_loadAddr[8]_INST_0_i_8_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     1.574 r  addi4/a_loadAddr[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.574    addi4/a_loadAddr[8]_INST_0_i_1_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.727 r  addi4/i__i_49/O[1]
                         net (fo=1, routed)           0.375     2.102    init12/control/i__i_23[3]
    SLICE_X19Y152        LUT5 (Prop_lut5_I4_O)        0.119     2.221 r  init12/control/i__i_104/O
                         net (fo=1, routed)           0.311     2.532    cmpi4/i__i_40_0
    SLICE_X17Y153        LUT6 (Prop_lut6_I5_O)        0.043     2.575 r  cmpi4/i__i_72/O
                         net (fo=1, routed)           0.242     2.817    cmpi4/i__i_72_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I5_O)        0.043     2.860 r  cmpi4/i__i_40/O
                         net (fo=1, routed)           0.000     2.860    cmpi4/i__i_40_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     3.047 r  cmpi4/i__i_29/CO[3]
                         net (fo=1, routed)           0.000     3.047    cmpi4/i__i_29_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.096 r  cmpi4/i__i_22/CO[3]
                         net (fo=1, routed)           0.000     3.096    cmpi4/i__i_22_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.203 r  cmpi4/i__i_13/CO[2]
                         net (fo=7, routed)           0.242     3.445    buffer48/result[0]
    SLICE_X12Y156        LUT2 (Prop_lut2_I1_O)        0.123     3.568 f  buffer48/i__i_8__0/O
                         net (fo=1, routed)           0.225     3.793    init12/control/Empty_reg_10
    SLICE_X13Y158        LUT6 (Prop_lut6_I0_O)        0.043     3.836 f  init12/control/i__i_2__0/O
                         net (fo=6, routed)           0.314     4.150    init12/control/fullReg_reg_7
    SLICE_X12Y159        LUT6 (Prop_lut6_I1_O)        0.043     4.193 f  init12/control/fullReg_i_3__18/O
                         net (fo=2, routed)           0.098     4.291    init12/control/gate2_outs_ready
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.043     4.334 r  init12/control/transmitValue_i_2__48/O
                         net (fo=5, routed)           0.616     4.950    init12/control/transmitValue_reg_7
    SLICE_X12Y149        LUT6 (Prop_lut6_I0_O)        0.043     4.993 r  init12/control/dataReg[31]_i_2__3/O
                         net (fo=1, routed)           0.308     5.302    buffer34/control/dataReg_reg[0]_0
    SLICE_X13Y151        LUT5 (Prop_lut5_I1_O)        0.043     5.345 r  buffer34/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.377     5.722    buffer35/E[0]
    SLICE_X17Y149        FDRE                                         r  buffer35/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1136, unset)         0.483     5.183    buffer35/clk
    SLICE_X17Y149        FDRE                                         r  buffer35/dataReg_reg[1]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X17Y149        FDRE (Setup_fdre_C_CE)      -0.194     4.953    buffer35/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                 -0.768    




