# Generated by Yosys 0.50 (git sha1 b5170e139, clang++ 18.1.3 -fPIC -O3)
autoidx 5796
attribute \dynports 1
attribute \hdlname "ibex_csr"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:1.1-39.10"
module $paramod$0132d82664ec5574a1e366e06bd1625554150da4\ibex_csr
  parameter \Width 32
  parameter \ShadowCopy 1'0
  parameter \ResetValue 0
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  wire width 32 $0\rdata_q[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5657_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:12.13-12.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:16.28-16.37"
  wire width 32 output 5 \rd_data_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:17.14-17.24"
  wire output 6 \rd_error_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:18.20-18.27"
  wire width 32 \rdata_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:13.13-13.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:14.27-14.36"
  wire width 32 input 3 \wr_data_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:15.13-15.20"
  wire input 4 \wr_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5657_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19$5656
    assign $0\rdata_q[31:0] \rdata_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.3-23.25"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5657_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
      case 1'1
        assign $0\rdata_q[31:0] 0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.3-22.7"
      case 
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.8-23.25"
        switch \wr_en_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.12-22.19"
          case 1'1
            assign $0\rdata_q[31:0] \wr_data_i
          case 
        end
    end
    sync posedge \clk_i
      update \rdata_q $0\rdata_q[31:0]
    sync negedge \rst_ni
      update \rdata_q $0\rdata_q[31:0]
  end
  connect \rd_data_o \rdata_q
  connect \rd_error_o 1'0
end
attribute \dynports 1
attribute \hdlname "ibex_csr"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:1.1-39.10"
module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
  parameter \Width 3
  parameter \ShadowCopy 1'0
  parameter \ResetValue 3'100
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  wire width 3 $0\rdata_q[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5659_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:12.13-12.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:16.28-16.37"
  wire width 3 output 5 \rd_data_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:17.14-17.24"
  wire output 6 \rd_error_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:18.20-18.27"
  wire width 3 \rdata_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:13.13-13.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:14.27-14.36"
  wire width 3 input 3 \wr_data_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:15.13-15.20"
  wire input 4 \wr_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5659_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19$5658
    assign $0\rdata_q[2:0] \rdata_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.3-23.25"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5659_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
      case 1'1
        assign $0\rdata_q[2:0] 3'100
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.3-22.7"
      case 
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.8-23.25"
        switch \wr_en_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.12-22.19"
          case 1'1
            assign $0\rdata_q[2:0] \wr_data_i
          case 
        end
    end
    sync posedge \clk_i
      update \rdata_q $0\rdata_q[2:0]
    sync negedge \rst_ni
      update \rdata_q $0\rdata_q[2:0]
  end
  connect \rd_data_o \rdata_q
  connect \rd_error_o 1'0
end
attribute \dynports 1
attribute \hdlname "ibex_csr"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:1.1-39.10"
module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
  parameter \Width 32
  parameter \ShadowCopy 1'0
  parameter \ResetValue 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  wire width 32 $0\rdata_q[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5663_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:12.13-12.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:16.28-16.37"
  wire width 32 output 5 \rd_data_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:17.14-17.24"
  wire output 6 \rd_error_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:18.20-18.27"
  wire width 32 \rdata_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:13.13-13.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:14.27-14.36"
  wire width 32 input 3 \wr_data_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:15.13-15.20"
  wire input 4 \wr_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5663_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19$5662
    assign $0\rdata_q[31:0] \rdata_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.3-23.25"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5663_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
      case 1'1
        assign $0\rdata_q[31:0] 1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.3-22.7"
      case 
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.8-23.25"
        switch \wr_en_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.12-22.19"
          case 1'1
            assign $0\rdata_q[31:0] \wr_data_i
          case 
        end
    end
    sync posedge \clk_i
      update \rdata_q $0\rdata_q[31:0]
    sync negedge \rst_ni
      update \rdata_q $0\rdata_q[31:0]
  end
  connect \rd_data_o \rdata_q
  connect \rd_error_o 1'0
end
attribute \dynports 1
attribute \hdlname "ibex_csr"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:1.1-39.10"
module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
  parameter \Width 6
  parameter \ShadowCopy 1'0
  parameter \ResetValue 6'010000
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  wire width 6 $0\rdata_q[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5667_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:12.13-12.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:16.28-16.37"
  wire width 6 output 5 \rd_data_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:17.14-17.24"
  wire output 6 \rd_error_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:18.20-18.27"
  wire width 6 \rdata_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:13.13-13.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:14.27-14.36"
  wire width 6 input 3 \wr_data_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:15.13-15.20"
  wire input 4 \wr_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5667_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19$5666
    assign $0\rdata_q[5:0] \rdata_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.3-23.25"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5667_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
      case 1'1
        assign $0\rdata_q[5:0] 6'010000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.3-22.7"
      case 
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.8-23.25"
        switch \wr_en_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.12-22.19"
          case 1'1
            assign $0\rdata_q[5:0] \wr_data_i
          case 
        end
    end
    sync posedge \clk_i
      update \rdata_q $0\rdata_q[5:0]
    sync negedge \rst_ni
      update \rdata_q $0\rdata_q[5:0]
  end
  connect \rd_data_o \rdata_q
  connect \rd_error_o 1'0
end
attribute \dynports 1
attribute \hdlname "ibex_csr"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:1.1-39.10"
module $paramod$798a254c6337829ae6c1a6eb733eb2413df9fff0\ibex_csr
  parameter \Width 6
  parameter \ShadowCopy 1'0
  parameter \ResetValue 6'000000
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  wire width 6 $0\rdata_q[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5650_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:12.13-12.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:16.28-16.37"
  wire width 6 output 5 \rd_data_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:17.14-17.24"
  wire output 6 \rd_error_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:18.20-18.27"
  wire width 6 \rdata_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:13.13-13.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:14.27-14.36"
  wire width 6 input 3 \wr_data_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:15.13-15.20"
  wire input 4 \wr_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5650_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19$5649
    assign $0\rdata_q[5:0] \rdata_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.3-23.25"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5650_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
      case 1'1
        assign $0\rdata_q[5:0] 6'000000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.3-22.7"
      case 
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.8-23.25"
        switch \wr_en_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.12-22.19"
          case 1'1
            assign $0\rdata_q[5:0] \wr_data_i
          case 
        end
    end
    sync posedge \clk_i
      update \rdata_q $0\rdata_q[5:0]
    sync negedge \rst_ni
      update \rdata_q $0\rdata_q[5:0]
  end
  connect \rd_data_o \rdata_q
  connect \rd_error_o 1'0
end
attribute \dynports 1
attribute \hdlname "ibex_csr"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:1.1-39.10"
module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
  parameter \Width 32
  parameter \ShadowCopy 1'0
  parameter \ResetValue 1073741827
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  wire width 32 $0\rdata_q[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5661_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:12.13-12.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:16.28-16.37"
  wire width 32 output 5 \rd_data_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:17.14-17.24"
  wire output 6 \rd_error_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:18.20-18.27"
  wire width 32 \rdata_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:13.13-13.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:14.27-14.36"
  wire width 32 input 3 \wr_data_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:15.13-15.20"
  wire input 4 \wr_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5661_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19$5660
    assign $0\rdata_q[31:0] \rdata_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.3-23.25"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5661_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
      case 1'1
        assign $0\rdata_q[31:0] 1073741827
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.3-22.7"
      case 
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.8-23.25"
        switch \wr_en_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.12-22.19"
          case 1'1
            assign $0\rdata_q[31:0] \wr_data_i
          case 
        end
    end
    sync posedge \clk_i
      update \rdata_q $0\rdata_q[31:0]
    sync negedge \rst_ni
      update \rdata_q $0\rdata_q[31:0]
  end
  connect \rd_data_o \rdata_q
  connect \rd_error_o 1'0
end
attribute \dynports 1
attribute \hdlname "ibex_csr"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:1.1-39.10"
module $paramod$9ea54a48cc9628bf1663475182d340b6fda961f1\ibex_csr
  parameter \Width 18
  parameter \ShadowCopy 1'0
  parameter \ResetValue 18'000000000000000000
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  wire width 18 $0\rdata_q[17:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5665_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:12.13-12.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:16.28-16.37"
  wire width 18 output 5 \rd_data_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:17.14-17.24"
  wire output 6 \rd_error_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:18.20-18.27"
  wire width 18 \rdata_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:13.13-13.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:14.27-14.36"
  wire width 18 input 3 \wr_data_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:15.13-15.20"
  wire input 4 \wr_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5665_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19.2-23.25"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:19$5664
    assign $0\rdata_q[17:0] \rdata_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.3-23.25"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20$5665_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:20.7-20.14"
      case 1'1
        assign $0\rdata_q[17:0] 18'000000000000000000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.3-22.7"
      case 
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.8-23.25"
        switch \wr_en_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_csr.v:22.12-22.19"
          case 1'1
            assign $0\rdata_q[17:0] \wr_data_i
          case 
        end
    end
    sync posedge \clk_i
      update \rdata_q $0\rdata_q[17:0]
    sync negedge \rst_ni
      update \rdata_q $0\rdata_q[17:0]
  end
  connect \rd_data_o \rdata_q
  connect \rd_error_o 1'0
end
attribute \dynports 1
attribute \hdlname "ibex_cs_registers"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1.1-1191.10"
module $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers
  parameter \DbgTriggerEn 1'0
  parameter \DbgHwBreakNum 1
  parameter \DataIndTiming 1'0
  parameter \DummyInstructions 1'0
  parameter \ShadowCSR 1'0
  parameter \ICache 1'0
  parameter \MHPMCounterNum 0
  parameter \MHPMCounterWidth 40
  parameter \PMPEnable 1'0
  parameter \PMPGranularity 0
  parameter \PMPNumRegions 4
  parameter \RV32E 1'0
  parameter \RV32M 2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 5 $0$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5718
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 5 $0$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5719
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 5 $0$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5698
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 64 $0$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5699
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 5 $0$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5700
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 64 $0$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5701
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 5 $0$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5696
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 32 $0$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5697
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\cpuctrl_we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 32 $0\csr_rdata_int[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:634.2-641.10"
  wire width 32 $0\csr_wdata_int[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $0\dcsr_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\dcsr_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $0\depc_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\depc_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\dscratch0_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\dscratch1_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $0\exception_pc[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:959.2-980.5"
  wire width 32 $0\gen_mhpmcounter_incr.sv2v_autoblock_7.i[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\gen_mhpmevent.sv2v_autoblock_8.i[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\gen_mhpmevent.sv2v_autoblock_9.i[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire $0\illegal_csr[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 6 $0\mcause_d[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\mcause_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:953.2-958.5"
  wire width 3 $0\mcountinhibit_d[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1054.2-1058.39"
  wire width 3 $0\mcountinhibit_q[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\mcountinhibit_we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $0\mepc_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\mepc_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[0][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[10][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[11][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[12][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[13][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[14][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[15][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[16][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[17][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[18][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[19][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[1][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[20][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[21][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[22][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[23][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[24][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[25][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[26][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[27][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[28][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[29][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[2][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[30][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[31][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[3][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[4][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[5][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[6][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[7][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[8][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $0\mhpmcounter[9][63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:959.2-980.5"
  wire width 32 $0\mhpmcounter_incr[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $0\mhpmcounter_we[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $0\mhpmcounterh_we[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[0][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[10][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[11][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[12][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[13][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[14][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[15][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[16][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[17][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[18][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[19][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[1][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[20][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[21][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[22][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[23][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[24][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[25][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[26][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[27][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[28][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[29][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[2][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[30][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[31][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[3][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[4][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[5][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[6][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[7][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[8][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  wire width 32 $0\mhpmevent[9][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\mie_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\mscratch_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 6 $0\mstack_cause_d[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 3 $0\mstack_d[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\mstack_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $0\mstack_epc_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 6 $0\mstatus_d[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\mstatus_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $0\mtval_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\mtval_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $0\mtvec_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $0\mtvec_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[0][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[10][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[11][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[12][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[13][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[14][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[15][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[1][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[2][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[3][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[4][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[5][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[6][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[7][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[8][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  wire width 32 $0\pmp_addr_rdata[9][31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[0][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[10][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[11][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[12][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[13][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[14][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[15][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[1][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[2][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[3][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[4][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[5][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[6][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[7][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[8][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 8 $0\pmp_cfg_rdata[9][7:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 2 $0\priv_lvl_d[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:622.2-626.29"
  wire width 2 $0\priv_lvl_q[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 2 $0\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5716
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 2 $0\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5717
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 5 $1$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5723
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 5 $1$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5724
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 5 $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 64 $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 5 $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 64 $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 5 $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 32 $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\cpuctrl_we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 32 $1\csr_rdata_int[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:634.2-641.10"
  wire width 32 $1\csr_wdata_int[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $1\dcsr_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\dcsr_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $1\depc_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\depc_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\dscratch0_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\dscratch1_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $1\exception_pc[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire $1\illegal_csr[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 6 $1\mcause_d[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\mcause_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:953.2-958.5"
  wire width 3 $1\mcountinhibit_d[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\mcountinhibit_we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $1\mepc_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\mepc_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $1\mhpmcounter_we[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $1\mhpmcounterh_we[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\mie_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\mscratch_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\mstack_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 6 $1\mstatus_d[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\mstatus_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $1\mtval_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\mtval_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $1\mtvec_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 2 $1\priv_lvl_d[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 2 $1\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5721
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 2 $1\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5722
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 5 $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 5 $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 64 $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 64 $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  wire width 32 $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\cpuctrl_we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $2\dcsr_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\dcsr_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $2\depc_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\depc_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\dscratch0_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\dscratch1_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $2\exception_pc[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 6 $2\mcause_d[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\mcause_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\mcountinhibit_we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $2\mepc_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\mepc_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $2\mhpmcounter_we[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $2\mhpmcounterh_we[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\mie_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\mscratch_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\mstack_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 6 $2\mstatus_d[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\mstatus_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $2\mtval_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\mtval_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $2\mtvec_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 2 $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 2 $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 2 $3\dcsr_d[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $3\dcsr_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $3\depc_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 6 $3\mcause_d[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $3\mcause_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $3\mepc_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $3\mepc_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $3\mstack_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 2 $3\mstatus_d[3:2]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $3\mstatus_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $3\mtval_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $3\mtval_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 2 $4\dcsr_d[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $4\dcsr_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $4\depc_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 6 $4\mcause_d[5:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $4\mcause_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 32 $4\mepc_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $4\mepc_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 4 $4\mstatus_d[5:2]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $4\mstatus_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $4\mtval_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 3 $5\dcsr_d[8:6]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $5\mcause_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $5\mepc_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 4 $5\mstatus_d[5:2]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $5\mstatus_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $5\mtval_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 2 $6\dcsr_d[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $6\mcause_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire $6\mepc_en[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 4 $6\mstatus_d[5:2]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 3 $7\dcsr_d[8:6]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  wire width 3 $7\mstatus_d[4:2]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 32 $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5738_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 32 $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5745_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1002.18-1002.57"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1002$5792_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1011.18-1011.57"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1011$5794_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241.30-241.99"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241$5694_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:638.43-638.69"
  wire width 32 $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:638$5756_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642.20-642.138"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5761_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:643.22-643.52"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:643$5763_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:653.18-653.29"
  wire width 18 $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:653$5764_Y
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 5 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 5 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:240.30-240.54"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:240$5690_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642.104-642.137"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5757_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642.71-642.102"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5758_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642.36-642.69"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5759_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:954.7-954.31"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:954$5767_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:239.28-239.56"
  wire $gt$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:239$5689_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire $indirect$\counter_inc_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1008$5682
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire $indirect$\counter_inc_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:999$5678
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $indirect$\counter_val_o$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1008$5685
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $indirect$\counter_val_o$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:999$5681
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire $indirect$\counter_we_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1008$5684
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire $indirect$\counter_we_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:999$5680
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire $indirect$\counterh_we_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1008$5683
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire $indirect$\counterh_we_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:999$5679
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:240.29-240.67"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:240$5691_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535.10-535.94"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535$5731_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547.10-547.88"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547$5734_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1055.7-1055.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1055$5771_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:586.14-586.27"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:586$5749_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:623.7-623.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:623$5751_Y
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 5 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 5 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 64 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 5 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 32 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535.11-535.49"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535$5729_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535.55-535.93"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535$5730_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547.11-547.46"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547$5732_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547.52-547.87"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547$5733_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 6 signed $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5735_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 6 signed $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5739_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 6 signed $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5742_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 6 signed $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5746_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 32 $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5737_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 32 $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5744_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1002.40-1002.57"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1002$5791_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1011.40-1011.57"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1011$5793_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:446.19-446.32"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:446$5708_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:450.19-450.32"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:450$5709_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:454.19-454.32"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:454$5710_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:458.19-458.32"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:458$5711_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:638.43-638.55"
  wire width 32 $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:638$5755_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:643.33-643.52"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:643$5762_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 32 $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5741_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 32 $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5748_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190.30-1190.53"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190$5772_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190.29-1190.68"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190$5773_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190.28-1190.83"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190$5774_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241.47-241.78"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241$5692_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241.46-241.98"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241$5693_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:637.41-637.66"
  wire width 32 $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:637$5754_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642.34-642.138"
  wire $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5760_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:654.25-654.32"
  wire $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:654$5765_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 32 $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5736_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 32 $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5740_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 32 $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5743_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 32 $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5747_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:514.14-514.112"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:514$5720_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:629.28-629.71"
  wire width 2 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:629$5752_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:91.20-91.31"
  wire width 32 input 10 \boot_addr_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:140.13-140.21"
  wire input 59 \branch_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:141.13-141.27"
  wire input 60 \branch_taken_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:82.13-82.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:221.13-221.22"
  wire width 6 \cpuctrl_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:224.7-224.18"
  wire \cpuctrl_err
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:220.13-220.22"
  wire width 6 \cpuctrl_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:222.13-222.26"
  wire width 6 \cpuctrl_wdata
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:223.6-223.16"
  wire \cpuctrl_we
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:92.13-92.25"
  wire input 11 \csr_access_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:235.14-235.22"
  wire width 12 \csr_addr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:93.20-93.30"
  wire width 12 input 12 \csr_addr_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:112.21-112.31"
  wire width 32 output 31 \csr_depc_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:133.19-133.31"
  wire width 6 input 52 \csr_mcause_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:106.21-106.31"
  wire width 32 output 25 \csr_mepc_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:105.14-105.31"
  wire output 24 \csr_mstatus_mie_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:88.14-88.30"
  wire output 7 \csr_mstatus_tw_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:134.20-134.31"
  wire width 32 input 53 \csr_mtval_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:90.13-90.29"
  wire input 9 \csr_mtvec_init_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:89.21-89.32"
  wire width 32 output 8 \csr_mtvec_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:96.8-96.19"
  wire input 15 \csr_op_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:95.19-95.27"
  wire width 2 input 14 \csr_op_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:108.192-108.206"
  wire width 136 output 27 \csr_pmp_addr_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:107.188-107.201"
  wire width 24 output 26 \csr_pmp_cfg_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:226.13-226.26"
  wire width 32 \csr_rdata_int
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:97.21-97.32"
  wire width 32 output 16 \csr_rdata_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:131.13-131.31"
  wire input 50 \csr_restore_dret_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:130.13-130.31"
  wire input 49 \csr_restore_mret_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:132.13-132.29"
  wire input 51 \csr_save_cause_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:128.13-128.26"
  wire input 47 \csr_save_id_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:127.13-127.26"
  wire input 46 \csr_save_if_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:129.13-129.26"
  wire input 48 \csr_save_wb_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:126.14-126.30"
  wire output 45 \csr_shadow_err_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:94.20-94.31"
  wire width 32 input 13 \csr_wdata_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:225.13-225.26"
  wire width 32 \csr_wdata_int
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:227.7-227.17"
  wire \csr_we_int
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:228.7-228.15"
  wire \csr_wreq
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:120.14-120.31"
  wire output 39 \data_ind_timing_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:183.13-183.19"
  wire width 32 \dcsr_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:184.6-184.13"
  wire \dcsr_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:182.14-182.20"
  wire width 32 \dcsr_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:110.19-110.32"
  wire width 3 input 29 \debug_cause_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:111.13-111.29"
  wire input 30 \debug_csr_save_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:114.14-114.29"
  wire output 33 \debug_ebreakm_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:115.14-115.29"
  wire output 34 \debug_ebreaku_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:109.13-109.25"
  wire input 28 \debug_mode_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:113.14-113.33"
  wire output 32 \debug_single_step_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:186.13-186.19"
  wire width 32 \depc_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:187.6-187.13"
  wire \depc_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:185.14-185.20"
  wire width 32 \depc_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:146.13-146.23"
  wire input 65 \div_wait_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:190.6-190.18"
  wire \dscratch0_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:188.14-188.25"
  wire width 32 \dscratch0_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:191.6-191.18"
  wire \dscratch1_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:189.14-189.25"
  wire width 32 \dscratch1_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:144.13-144.25"
  wire input 63 \dside_wait_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:121.14-121.30"
  wire output 40 \dummy_instr_en_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:122.20-122.38"
  wire width 3 output 41 \dummy_instr_mask_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:123.14-123.35"
  wire output 42 \dummy_instr_seed_en_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:124.21-124.39"
  wire width 32 output 43 \dummy_instr_seed_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:156.13-156.25"
  wire width 32 \exception_pc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1044.39-1044.62"
  wire width 29 \g_mcountinhibit_reduced.unused_mhphcounter_incr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1042.39-1042.60"
  wire width 29 \g_mcountinhibit_reduced.unused_mhphcounter_we
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1043.39-1043.61"
  wire width 29 \g_mcountinhibit_reduced.unused_mhphcounterh_we
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[0].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[10].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[11].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[12].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[13].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[14].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[15].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[1].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[2].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[3].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[4].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[5].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[6].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[7].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[8].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:937.17-937.31"
  wire width 32 offset 1 \g_no_pmp_tieoffs.g_rdata[9].sv2v_tmp_313D8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:961.15-961.16"
  wire width 32 \gen_mhpmcounter_incr.sv2v_autoblock_7.i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:983.22-983.23"
  wire width 32 signed \gen_mhpmevent.sv2v_autoblock_8.i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:992.15-992.16"
  wire width 32 \gen_mhpmevent.sv2v_autoblock_9.i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1141.9-1141.19"
  wire \gen_no_dit.unused_dit
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1155.9-1155.24"
  wire \gen_no_dummy.unused_dummy_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1156.15-1156.32"
  wire width 3 \gen_no_dummy.unused_dummy_mask
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1172.9-1172.20"
  wire \gen_no_icache.unused_icen
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:84.20-84.29"
  wire width 32 input 3 \hart_id_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:125.14-125.29"
  wire output 44 \icache_enable_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:229.6-229.17"
  wire \illegal_csr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:135.14-135.32"
  wire output 54 \illegal_csr_insn_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:230.7-230.23"
  wire \illegal_csr_priv
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:231.7-231.24"
  wire \illegal_csr_write
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:137.13-137.35"
  wire input 56 \instr_ret_compressed_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:136.13-136.24"
  wire input 55 \instr_ret_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:100.13-100.27"
  wire input 19 \irq_external_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:101.20-101.30"
  wire width 15 input 20 \irq_fast_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:103.14-103.27"
  wire output 22 \irq_pending_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:98.13-98.27"
  wire input 17 \irq_software_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:99.13-99.24"
  wire input 18 \irq_timer_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:104.21-104.27"
  wire width 18 output 23 \irqs_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:138.13-138.25"
  wire input 57 \iside_wait_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:139.13-139.19"
  wire input 58 \jump_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:172.12-172.20"
  wire width 6 \mcause_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:173.6-173.15"
  wire \mcause_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:171.13-171.21"
  wire width 6 \mcause_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:204.14-204.27"
  wire width 32 \mcountinhibit
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:205.29-205.44"
  wire width 3 \mcountinhibit_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:206.29-206.44"
  wire width 3 \mcountinhibit_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:207.6-207.22"
  wire \mcountinhibit_we
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:142.13-142.23"
  wire input 61 \mem_load_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:143.13-143.24"
  wire input 62 \mem_store_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:169.13-169.19"
  wire width 32 \mepc_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:170.6-170.13"
  wire \mepc_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:168.14-168.20"
  wire width 32 \mepc_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[10]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[11]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[12]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[13]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[14]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[15]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[16]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[17]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[18]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[19]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[1]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[20]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[21]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[22]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[23]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[24]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[25]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[26]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[27]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[28]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[29]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[2]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[30]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[31]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[3]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[4]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[5]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[6]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[7]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[8]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:208.14-208.25"
  wire width 64 \mhpmcounter[9]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:213.13-213.28"
  wire width 5 \mhpmcounter_idx
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:211.13-211.29"
  wire width 32 \mhpmcounter_incr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:209.13-209.27"
  wire width 32 \mhpmcounter_we
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:210.13-210.28"
  wire width 32 \mhpmcounterh_we
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[10]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[11]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[12]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[13]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[14]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[15]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[16]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[17]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[18]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[19]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[1]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[20]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[21]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[22]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[23]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[24]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[25]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[26]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[27]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[28]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[29]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[2]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[30]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[31]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[3]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[4]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[5]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[6]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[7]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[8]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:212.13-212.22"
  wire width 32 \mhpmevent[9]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:164.14-164.19"
  wire width 18 \mie_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:165.6-165.12"
  wire \mie_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:163.14-163.19"
  wire width 18 \mie_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:181.14-181.17"
  wire width 18 \mip
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:167.6-167.17"
  wire \mscratch_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:166.14-166.24"
  wire width 32 \mscratch_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:198.12-198.26"
  wire width 6 \mstack_cause_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:197.13-197.27"
  wire width 6 \mstack_cause_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:193.12-193.20"
  wire width 3 \mstack_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:194.6-194.15"
  wire \mstack_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:196.13-196.25"
  wire width 32 \mstack_epc_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:195.14-195.26"
  wire width 32 \mstack_epc_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:192.13-192.21"
  wire width 3 \mstack_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:160.12-160.21"
  wire width 6 \mstatus_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:162.6-162.16"
  wire \mstatus_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:161.7-161.18"
  wire \mstatus_err
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:159.13-159.22"
  wire width 6 \mstatus_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:175.13-175.20"
  wire width 32 \mtval_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:176.6-176.14"
  wire \mtval_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:174.14-174.21"
  wire width 32 \mtval_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:178.13-178.20"
  wire width 32 \mtvec_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:180.6-180.14"
  wire \mtvec_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:179.7-179.16"
  wire \mtvec_err
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:177.14-177.21"
  wire width 32 \mtvec_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:145.13-145.23"
  wire input 64 \mul_wait_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:102.13-102.23"
  wire input 21 \nmi_mode_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:118.20-118.27"
  wire width 32 input 37 \pc_id_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:117.20-117.27"
  wire width 32 input 36 \pc_if_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:119.20-119.27"
  wire width 32 input 38 \pc_wb_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[10]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[11]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[12]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[13]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[14]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[15]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[1]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[2]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[3]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[4]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[5]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[6]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[7]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[8]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:200.13-200.27"
  wire width 32 \pmp_addr_rdata[9]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[10]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[11]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[12]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[13]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[14]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[15]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[1]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[2]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[3]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[4]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[5]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[6]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[7]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[8]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:202.34-202.47"
  wire width 8 \pmp_cfg_rdata[9]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:203.7-203.18"
  wire \pmp_csr_err
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:158.12-158.22"
  wire width 2 \priv_lvl_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:157.12-157.22"
  wire width 2 \priv_lvl_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:85.20-85.34"
  wire width 2 output 4 \priv_mode_id_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:86.20-86.34"
  wire width 2 output 5 \priv_mode_if_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:87.20-87.35"
  wire width 2 output 6 \priv_mode_lsu_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:83.13-83.19"
  wire input 2 \rst_ni
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  wire width 2 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:497.19-497.22"
  wire width 2 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:218.14-218.34"
  wire width 32 \tmatch_control_rdata
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:219.14-219.32"
  wire width 32 \tmatch_value_rdata
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:116.14-116.29"
  wire output 35 \trigger_match_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:217.14-217.27"
  wire width 32 \tselect_rdata
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:232.13-232.29"
  wire width 8 \unused_boot_addr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:233.13-233.28"
  wire width 3 \unused_csr_addr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:216.7-216.32"
  wire \unused_mhpmcounter_incr_1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:214.7-214.30"
  wire \unused_mhpmcounter_we_1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:215.7-215.31"
  wire \unused_mhpmcounterh_we_1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 0
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5737_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5738_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 0
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5744_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5745_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1002.18-1002.57"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1002$5792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mhpmcounter_incr [0]
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1002$5791_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1002$5792_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1011.18-1011.57"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1011$5794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mhpmcounter_incr [2]
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1011$5793_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1011$5794_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241.30-241.99"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241$5694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_access_i
    connect \B $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241$5693_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241$5694_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:638.43-638.69"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:638$5756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:638$5755_Y
    connect \B \csr_rdata_o
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:638$5756_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642.20-642.138"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_op_en_i
    connect \B $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5760_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5761_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:643.22-643.52"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:643$5763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_wreq
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:643$5762_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:643$5763_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:653.18-653.29"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:653$5764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 18
    parameter \B_SIGNED 0
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 18
    connect \A \mip
    connect \B \mie_q
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:653$5764_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:240.30-240.54"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:240$5690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_addr [11:10]
    connect \B 2'11
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:240$5690_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642.104-642.137"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_i
    connect \B 2'11
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5757_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642.71-642.102"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_i
    connect \B 2'10
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5758_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642.36-642.69"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_i
    connect \B 2'01
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5759_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:954.7-954.31"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:954$5767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mcountinhibit_we
    connect \B 1'1
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:954$5767_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:239.28-239.56"
  cell $gt $gt$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:239$5689
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_addr [9:8]
    connect \B \priv_lvl_q
    connect \Y $gt$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:239$5689_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:240.29-240.67"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:240$5691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:240$5690_Y
    connect \B \csr_wreq
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:240$5691_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535.10-535.94"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535$5731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535$5729_Y
    connect \B $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535$5730_Y
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535$5731_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547.10-547.88"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547$5734
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547$5732_Y
    connect \B $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547$5733_Y
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547$5734_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1055.7-1055.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1055$5771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1055$5771_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:586.14-586.27"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:586$5749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_i
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:586$5749_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:623.7-623.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:623$5751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:623$5751_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535.11-535.49"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535$5729
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_wdata_int [12:11]
    connect \B 2'11
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535$5729_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535.55-535.93"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535$5730
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_wdata_int [12:11]
    connect \B 2'00
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535$5730_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547.11-547.46"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547$5732
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_wdata_int [1:0]
    connect \B 2'11
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547$5732_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547.52-547.87"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547$5733
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_wdata_int [1:0]
    connect \B 2'00
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547$5733_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $neg $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5735
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A { 1'0 \mhpmcounter_idx }
    connect \Y $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5735_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $neg $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5739
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A { 1'0 \mhpmcounter_idx }
    connect \Y $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5739_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $neg $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5742
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A { 1'0 \mhpmcounter_idx }
    connect \Y $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5742_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $neg $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5746
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A { 1'0 \mhpmcounter_idx }
    connect \Y $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5746_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5736_Y
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5737_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5744
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5743_Y
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5744_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1002.40-1002.57"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1002$5791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mcountinhibit [0]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1002$5791_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1011.40-1011.57"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1011$5793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mcountinhibit [2]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1011$5793_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:446.19-446.32"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:446$5708
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:446$5708_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:450.19-450.32"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:450$5709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:450$5709_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:454.19-454.32"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:454$5710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:454$5710_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:458.19-458.32"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:458$5711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:458$5711_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:638.43-638.55"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:638$5755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \csr_wdata_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:638$5755_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:643.33-643.52"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:643$5762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_csr_insn_o
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:643$5762_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5738_Y
    connect \B $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5740_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5741_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5745_Y
    connect \B $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5747_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5748_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190.30-1190.53"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190$5772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mstatus_err
    connect \B \mtvec_err
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190$5772_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190.29-1190.68"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190$5773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190$5772_Y
    connect \B \pmp_csr_err
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190$5773_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190.28-1190.83"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190$5774
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190$5773_Y
    connect \B \cpuctrl_err
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190$5774_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241.47-241.78"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241$5692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_csr
    connect \B \illegal_csr_write
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241$5692_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241.46-241.98"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241$5693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241$5692_Y
    connect \B \illegal_csr_priv
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241$5693_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:637.41-637.66"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:637$5754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \csr_wdata_i
    connect \B \csr_rdata_o
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:637$5754_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642.34-642.138"
  cell $reduce_or $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5759_Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5758_Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5757_Y }
    connect \Y $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5760_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:654.25-654.32"
  cell $reduce_or $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:654$5765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 18
    parameter \Y_WIDTH 1
    connect \A \irqs_o
    connect \Y $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:654$5765_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $shift $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5736
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5735_Y
    connect \Y $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5736_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $shift $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5739_Y
    connect \Y $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5740_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $shift $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5743
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5742_Y
    connect \Y $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5743_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  cell $shift $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5746_Y
    connect \Y $shift$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5747_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:514.14-514.112"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:514$5720
    parameter \WIDTH 32
    connect \A { \csr_wdata_int [31:8] 8'00000001 }
    connect \B { \boot_addr_i [31:8] 8'00000001 }
    connect \S \csr_mtvec_init_i
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:514$5720_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:629.28-629.71"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:629$5752
    parameter \WIDTH 2
    connect \A \priv_lvl_q
    connect \B \mstatus_q [3:2]
    connect \S \mstatus_q [1]
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:629$5752_Y
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:999.36-1007.3"
  cell $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000 \mcycle_counter_i
    connect \clk_i \clk_i
    connect \counter_inc_i $indirect$\counter_inc_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:999$5678
    connect \counter_val_i \csr_wdata_int
    connect \counter_val_o $indirect$\counter_val_o$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:999$5681
    connect \counter_we_i $indirect$\counter_we_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:999$5680
    connect \counterh_we_i $indirect$\counterh_we_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:999$5679
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1008.36-1016.3"
  cell $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000 \minstret_counter_i
    connect \clk_i \clk_i
    connect \counter_inc_i $indirect$\counter_inc_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1008$5682
    connect \counter_val_i \csr_wdata_int
    connect \counter_val_o $indirect$\counter_val_o$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1008$5685
    connect \counter_we_i $indirect$\counter_we_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1008$5684
    connect \counterh_we_i $indirect$\counterh_we_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1008$5683
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1182.4-1189.3"
  cell $paramod$798a254c6337829ae6c1a6eb733eb2413df9fff0\ibex_csr \u_cpuctrl_csr
    connect \clk_i \clk_i
    connect \rd_data_o \cpuctrl_q
    connect \rd_error_o \cpuctrl_err
    connect \rst_ni \rst_ni
    connect \wr_data_i \cpuctrl_d
    connect \wr_en_i \cpuctrl_we
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:750.4-757.3"
  cell $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr \u_dcsr_csr
    connect \clk_i \clk_i
    connect \rd_data_o \dcsr_q
    connect \rd_error_o { }
    connect \rst_ni \rst_ni
    connect \wr_data_i \dcsr_d
    connect \wr_en_i \dcsr_en
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:762.4-769.3"
  cell $paramod$0132d82664ec5574a1e366e06bd1625554150da4\ibex_csr \u_depc_csr
    connect \clk_i \clk_i
    connect \rd_data_o \depc_q
    connect \rd_error_o { }
    connect \rst_ni \rst_ni
    connect \wr_data_i \depc_d
    connect \wr_en_i \depc_en
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:774.4-781.3"
  cell $paramod$0132d82664ec5574a1e366e06bd1625554150da4\ibex_csr \u_dscratch0_csr
    connect \clk_i \clk_i
    connect \rd_data_o \dscratch0_q
    connect \rd_error_o { }
    connect \rst_ni \rst_ni
    connect \wr_data_i \csr_wdata_int
    connect \wr_en_i \dscratch0_en
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:786.4-793.3"
  cell $paramod$0132d82664ec5574a1e366e06bd1625554150da4\ibex_csr \u_dscratch1_csr
    connect \clk_i \clk_i
    connect \rd_data_o \dscratch1_q
    connect \rd_error_o { }
    connect \rst_ni \rst_ni
    connect \wr_data_i \csr_wdata_int
    connect \wr_en_i \dscratch1_en
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:712.4-719.3"
  cell $paramod$798a254c6337829ae6c1a6eb733eb2413df9fff0\ibex_csr \u_mcause_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mcause_q
    connect \rd_error_o { }
    connect \rst_ni \rst_ni
    connect \wr_data_i \mcause_d
    connect \wr_en_i \mcause_en
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:672.4-679.3"
  cell $paramod$0132d82664ec5574a1e366e06bd1625554150da4\ibex_csr \u_mepc_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mepc_q
    connect \rd_error_o { }
    connect \rst_ni \rst_ni
    connect \wr_data_i \mepc_d
    connect \wr_en_i \mepc_en
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:688.4-695.3"
  cell $paramod$9ea54a48cc9628bf1663475182d340b6fda961f1\ibex_csr \u_mie_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mie_q
    connect \rd_error_o { }
    connect \rst_ni \rst_ni
    connect \wr_data_i \mie_d
    connect \wr_en_i \mie_en
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:700.4-707.3"
  cell $paramod$0132d82664ec5574a1e366e06bd1625554150da4\ibex_csr \u_mscratch_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mscratch_q
    connect \rd_error_o { }
    connect \rst_ni \rst_ni
    connect \wr_data_i \csr_wdata_int
    connect \wr_en_i \mscratch_en
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:823.4-830.3"
  cell $paramod$798a254c6337829ae6c1a6eb733eb2413df9fff0\ibex_csr \u_mstack_cause_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mstack_cause_q
    connect \rd_error_o { }
    connect \rst_ni \rst_ni
    connect \wr_data_i \mstack_cause_d
    connect \wr_en_i \mstack_en
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:799.4-806.3"
  cell $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr \u_mstack_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mstack_q
    connect \rd_error_o { }
    connect \rst_ni \rst_ni
    connect \wr_data_i \mstack_d
    connect \wr_en_i \mstack_en
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:811.4-818.3"
  cell $paramod$0132d82664ec5574a1e366e06bd1625554150da4\ibex_csr \u_mstack_epc_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mstack_epc_q
    connect \rd_error_o { }
    connect \rst_ni \rst_ni
    connect \wr_data_i \mstack_epc_d
    connect \wr_en_i \mstack_en
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:660.4-667.3"
  cell $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr \u_mstatus_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mstatus_q
    connect \rd_error_o \mstatus_err
    connect \rst_ni \rst_ni
    connect \wr_data_i \mstatus_d
    connect \wr_en_i \mstatus_en
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:724.4-731.3"
  cell $paramod$0132d82664ec5574a1e366e06bd1625554150da4\ibex_csr \u_mtval_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mtval_q
    connect \rd_error_o { }
    connect \rst_ni \rst_ni
    connect \wr_data_i \mtval_d
    connect \wr_en_i \mtval_en
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:736.4-743.3"
  cell $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr \u_mtvec_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mtvec_q
    connect \rd_error_o \mtvec_err
    connect \rst_ni \rst_ni
    connect \wr_data_i \mtvec_d
    connect \wr_en_i \mtvec_en
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5795
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\mhpmcounter[1][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\pmp_cfg_rdata[0][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[1][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[2][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[3][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[4][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[5][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[6][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[7][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[8][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[9][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[10][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[11][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[12][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[13][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[14][7:0] 8'00000000
    assign $0\pmp_cfg_rdata[15][7:0] 8'00000000
    assign $0\mhpmcounter[0][63:0] $indirect$\counter_val_o$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:999$5681
    assign $0\mhpmcounter[2][63:0] $indirect$\counter_val_o$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1008$5685
    assign $0\mhpmcounter[3][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[4][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[5][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[6][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[7][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[8][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[9][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[10][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[11][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[12][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[13][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[14][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[15][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[16][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[17][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[18][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[19][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[20][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[21][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[22][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[23][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[24][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[25][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[26][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[27][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[28][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[29][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[30][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\mhpmcounter[31][63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
      update \pmp_cfg_rdata[0] $0\pmp_cfg_rdata[0][7:0]
      update \pmp_cfg_rdata[1] $0\pmp_cfg_rdata[1][7:0]
      update \pmp_cfg_rdata[2] $0\pmp_cfg_rdata[2][7:0]
      update \pmp_cfg_rdata[3] $0\pmp_cfg_rdata[3][7:0]
      update \pmp_cfg_rdata[4] $0\pmp_cfg_rdata[4][7:0]
      update \pmp_cfg_rdata[5] $0\pmp_cfg_rdata[5][7:0]
      update \pmp_cfg_rdata[6] $0\pmp_cfg_rdata[6][7:0]
      update \pmp_cfg_rdata[7] $0\pmp_cfg_rdata[7][7:0]
      update \pmp_cfg_rdata[8] $0\pmp_cfg_rdata[8][7:0]
      update \pmp_cfg_rdata[9] $0\pmp_cfg_rdata[9][7:0]
      update \pmp_cfg_rdata[10] $0\pmp_cfg_rdata[10][7:0]
      update \pmp_cfg_rdata[11] $0\pmp_cfg_rdata[11][7:0]
      update \pmp_cfg_rdata[12] $0\pmp_cfg_rdata[12][7:0]
      update \pmp_cfg_rdata[13] $0\pmp_cfg_rdata[13][7:0]
      update \pmp_cfg_rdata[14] $0\pmp_cfg_rdata[14][7:0]
      update \pmp_cfg_rdata[15] $0\pmp_cfg_rdata[15][7:0]
      update \mhpmcounter[0] $0\mhpmcounter[0][63:0]
      update \mhpmcounter[1] $0\mhpmcounter[1][63:0]
      update \mhpmcounter[2] $0\mhpmcounter[2][63:0]
      update \mhpmcounter[3] $0\mhpmcounter[3][63:0]
      update \mhpmcounter[4] $0\mhpmcounter[4][63:0]
      update \mhpmcounter[5] $0\mhpmcounter[5][63:0]
      update \mhpmcounter[6] $0\mhpmcounter[6][63:0]
      update \mhpmcounter[7] $0\mhpmcounter[7][63:0]
      update \mhpmcounter[8] $0\mhpmcounter[8][63:0]
      update \mhpmcounter[9] $0\mhpmcounter[9][63:0]
      update \mhpmcounter[10] $0\mhpmcounter[10][63:0]
      update \mhpmcounter[11] $0\mhpmcounter[11][63:0]
      update \mhpmcounter[12] $0\mhpmcounter[12][63:0]
      update \mhpmcounter[13] $0\mhpmcounter[13][63:0]
      update \mhpmcounter[14] $0\mhpmcounter[14][63:0]
      update \mhpmcounter[15] $0\mhpmcounter[15][63:0]
      update \mhpmcounter[16] $0\mhpmcounter[16][63:0]
      update \mhpmcounter[17] $0\mhpmcounter[17][63:0]
      update \mhpmcounter[18] $0\mhpmcounter[18][63:0]
      update \mhpmcounter[19] $0\mhpmcounter[19][63:0]
      update \mhpmcounter[20] $0\mhpmcounter[20][63:0]
      update \mhpmcounter[21] $0\mhpmcounter[21][63:0]
      update \mhpmcounter[22] $0\mhpmcounter[22][63:0]
      update \mhpmcounter[23] $0\mhpmcounter[23][63:0]
      update \mhpmcounter[24] $0\mhpmcounter[24][63:0]
      update \mhpmcounter[25] $0\mhpmcounter[25][63:0]
      update \mhpmcounter[26] $0\mhpmcounter[26][63:0]
      update \mhpmcounter[27] $0\mhpmcounter[27][63:0]
      update \mhpmcounter[28] $0\mhpmcounter[28][63:0]
      update \mhpmcounter[29] $0\mhpmcounter[29][63:0]
      update \mhpmcounter[30] $0\mhpmcounter[30][63:0]
      update \mhpmcounter[31] $0\mhpmcounter[31][63:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1054.2-1058.39"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1054$5770
    assign $0\mcountinhibit_q[2:0] \mcountinhibit_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1055.3-1058.39"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1055$5771_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1055.7-1055.14"
      case 1'1
        assign $0\mcountinhibit_q[2:0] 3'000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1057.3-1057.7"
      case 
        assign $0\mcountinhibit_q[2:0] \mcountinhibit_d
    end
    sync posedge \clk_i
      update \mcountinhibit_q $0\mcountinhibit_q[2:0]
    sync negedge \rst_ni
      update \mcountinhibit_q $0\mcountinhibit_q[2:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391.2-492.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:391$5695
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\csr_rdata_int[31:0] $1\csr_rdata_int[31:0]
    assign $0\illegal_csr[0:0] $1\illegal_csr[0:0]
    assign $0$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5696 $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702
    assign $0$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5697 $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703
    assign $0$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5698 $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704
    assign $0$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5699 $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705
    assign $0$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5700 $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706
    assign $0$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5701 $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:394.3-491.10"
    switch \csr_addr_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'111100010100
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \hart_id_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001100000000
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign { $1\csr_rdata_int[31:0] [31:22] $1\csr_rdata_int[31:0] [20:18] $1\csr_rdata_int[31:0] [16:13] $1\csr_rdata_int[31:0] [10:8] $1\csr_rdata_int[31:0] [6:4] $1\csr_rdata_int[31:0] [2:0] } 26'00000000000000000000000000
        assign $1\csr_rdata_int[31:0] [3] \mstatus_q [5]
        assign $1\csr_rdata_int[31:0] [7] \mstatus_q [4]
        assign $1\csr_rdata_int[31:0] [12:11] \mstatus_q [3:2]
        assign $1\csr_rdata_int[31:0] [17] \mstatus_q [1]
        assign $1\csr_rdata_int[31:0] [21] \mstatus_q [0]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001100000001
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] 1074794756
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001100000100
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign { $1\csr_rdata_int[31:0] [31] $1\csr_rdata_int[31:0] [15:12] $1\csr_rdata_int[31:0] [10:8] $1\csr_rdata_int[31:0] [6:4] $1\csr_rdata_int[31:0] [2:0] } 14'00000000000000
        assign $1\csr_rdata_int[31:0] [3] \mie_q [17]
        assign $1\csr_rdata_int[31:0] [7] \mie_q [16]
        assign $1\csr_rdata_int[31:0] [11] \mie_q [15]
        assign $1\csr_rdata_int[31:0] [30:16] \mie_q [14:0]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001101000000
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \mscratch_q
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001100000101
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \mtvec_q
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001101000001
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \mepc_q
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001101000010
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] { \mcause_q [5] 26'00000000000000000000000000 \mcause_q [4:0] }
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001101000011
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \mtval_q
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001101000100
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign { $1\csr_rdata_int[31:0] [31] $1\csr_rdata_int[31:0] [15:12] $1\csr_rdata_int[31:0] [10:8] $1\csr_rdata_int[31:0] [6:4] $1\csr_rdata_int[31:0] [2:0] } 14'00000000000000
        assign $1\csr_rdata_int[31:0] [3] \mip [17]
        assign $1\csr_rdata_int[31:0] [7] \mip [16]
        assign $1\csr_rdata_int[31:0] [11] \mip [15]
        assign $1\csr_rdata_int[31:0] [30:16] \mip [14:0]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110100000
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] { \pmp_cfg_rdata[3] \pmp_cfg_rdata[2] \pmp_cfg_rdata[1] \pmp_cfg_rdata[0] }
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110100001
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] { \pmp_cfg_rdata[7] \pmp_cfg_rdata[6] \pmp_cfg_rdata[5] \pmp_cfg_rdata[4] }
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110100010
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] { \pmp_cfg_rdata[11] \pmp_cfg_rdata[10] \pmp_cfg_rdata[9] \pmp_cfg_rdata[8] }
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110100011
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] { \pmp_cfg_rdata[15] \pmp_cfg_rdata[14] \pmp_cfg_rdata[13] \pmp_cfg_rdata[12] }
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110110000
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[0]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110110001
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[1]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110110010
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[2]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110110011
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[3]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110110100
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[4]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110110101
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[5]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110110110
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[6]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110110111
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[7]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110111000
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[8]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110111001
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[9]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110111010
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[10]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110111011
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[11]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110111100
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[12]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110111101
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[13]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110111110
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[14]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001110111111
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \pmp_addr_rdata[15]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'011110110000
        assign { } { }
        assign { } { }
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \dcsr_q
        assign $1\illegal_csr[0:0] $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:446$5708_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'011110110001
        assign { } { }
        assign { } { }
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \depc_q
        assign $1\illegal_csr[0:0] $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:450$5709_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'011110110010
        assign { } { }
        assign { } { }
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \dscratch0_q
        assign $1\illegal_csr[0:0] $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:454$5710_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'011110110011
        assign { } { }
        assign { } { }
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \dscratch1_q
        assign $1\illegal_csr[0:0] $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:458$5711_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001100100000
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \mcountinhibit
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'001100100011 , 12'001100100100 , 12'001100100101 , 12'001100100110 , 12'001100100111 , 12'001100101000 , 12'001100101001 , 12'001100101010 , 12'001100101011 , 12'001100101100 , 12'001100101101 , 12'001100101110 , 12'001100101111 , 12'001100110000 , 12'001100110001 , 12'001100110010 , 12'001100110011 , 12'001100110100 , 12'001100110101 , 12'001100110110 , 12'001100110111 , 12'001100111000 , 12'001100111001 , 12'001100111010 , 12'001100111011 , 12'001100111100 , 12'001100111101 , 12'001100111110 , 12'001100111111
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 \mhpmcounter_idx
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712
        assign $1\csr_rdata_int[31:0] $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
        switch \mhpmcounter_idx
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00000
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[0]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00001
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[1]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00010
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[2]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00011
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[3]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00100
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[4]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00101
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[5]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00110
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[6]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00111
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[7]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01000
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[8]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01001
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[9]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01010
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[10]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01011
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[11]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01100
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[12]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01101
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[13]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01110
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[14]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01111
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[15]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10000
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[16]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10001
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[17]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10010
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[18]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10011
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[19]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10100
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[20]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10101
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[21]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10110
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[22]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10111
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[23]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11000
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[24]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11001
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[25]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11010
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[26]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11011
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[27]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11100
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[28]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11101
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[29]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11110
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[30]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11111
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 \mhpmevent[31]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 
            assign { } { }
            assign $2$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5712 32'x
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'101100000000 , 12'101100000010 , 12'101100000011 , 12'101100000100 , 12'101100000101 , 12'101100000110 , 12'101100000111 , 12'101100001000 , 12'101100001001 , 12'101100001010 , 12'101100001011 , 12'101100001100 , 12'101100001101 , 12'101100001110 , 12'101100001111 , 12'101100010000 , 12'101100010001 , 12'101100010010 , 12'101100010011 , 12'101100010100 , 12'101100010101 , 12'101100010110 , 12'101100010111 , 12'101100011000 , 12'101100011001 , 12'101100011010 , 12'101100011011 , 12'101100011100 , 12'101100011101 , 12'101100011110 , 12'101100011111
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign { } { }
        assign { } { }
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 \mhpmcounter_idx
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713
        assign $1\csr_rdata_int[31:0] $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 [31:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
        switch \mhpmcounter_idx
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00000
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[0]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00001
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[1]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00010
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[2]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00011
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[3]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00100
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[4]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00101
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[5]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00110
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[6]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00111
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[7]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01000
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[8]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01001
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[9]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01010
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[10]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01011
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[11]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01100
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[12]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01101
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[13]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01110
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[14]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01111
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[15]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10000
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[16]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10001
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[17]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10010
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[18]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10011
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[19]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10100
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[20]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10101
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[21]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10110
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[22]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10111
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[23]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11000
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[24]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11001
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[25]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11010
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[26]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11011
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[27]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11100
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[28]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11101
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[29]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11110
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[30]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11111
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 \mhpmcounter[31]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5713 64'x
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'101110000000 , 12'101110000010 , 12'101110000011 , 12'101110000100 , 12'101110000101 , 12'101110000110 , 12'101110000111 , 12'101110001000 , 12'101110001001 , 12'101110001010 , 12'101110001011 , 12'101110001100 , 12'101110001101 , 12'101110001110 , 12'101110001111 , 12'101110010000 , 12'101110010001 , 12'101110010010 , 12'101110010011 , 12'101110010100 , 12'101110010101 , 12'101110010110 , 12'101110010111 , 12'101110011000 , 12'101110011001 , 12'101110011010 , 12'101110011011 , 12'101110011100 , 12'101110011101 , 12'101110011110 , 12'101110011111
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign { } { }
        assign { } { }
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 \mhpmcounter_idx
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714
        assign $1\csr_rdata_int[31:0] $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 [63:32]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
        switch \mhpmcounter_idx
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00000
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[0]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00001
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[1]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00010
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[2]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00011
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[3]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00100
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[4]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00101
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[5]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00110
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[6]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'00111
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[7]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01000
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[8]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01001
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[9]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01010
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[10]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01011
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[11]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01100
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[12]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01101
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[13]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01110
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[14]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'01111
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[15]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10000
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[16]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10001
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[17]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10010
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[18]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10011
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[19]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10100
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[20]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10101
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[21]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10110
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[22]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'10111
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[23]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11000
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[24]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11001
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[25]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11010
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[26]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11011
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[27]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11100
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[28]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11101
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[29]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11110
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[30]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 5'11111
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 \mhpmcounter[31]
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 
            assign { } { }
            assign $2$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5714 64'x
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'011110100000
        assign { } { }
        assign { } { }
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \tselect_rdata
        assign $1\illegal_csr[0:0] 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'011110100001
        assign { } { }
        assign { } { }
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \tmatch_control_rdata
        assign $1\illegal_csr[0:0] 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'011110100010
        assign { } { }
        assign { } { }
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] \tmatch_value_rdata
        assign $1\illegal_csr[0:0] 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'011110100011
        assign { } { }
        assign { } { }
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] 0
        assign $1\illegal_csr[0:0] 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'011110101000
        assign { } { }
        assign { } { }
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] 0
        assign $1\illegal_csr[0:0] 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'011110101010
        assign { } { }
        assign { } { }
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] 0
        assign $1\illegal_csr[0:0] 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'011111000000
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] { 26'00000000000000000000000000 \cpuctrl_q }
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 12'011111000001
        assign { } { }
        assign $1\illegal_csr[0:0] 1'0
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\csr_rdata_int[31:0] 0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 
        assign $1\csr_rdata_int[31:0] 0
        assign { } { }
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR[4:0]$5702 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR
        assign $1$mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA[31:0]$5703 $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR[4:0]$5704 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA[63:0]$5705 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR[4:0]$5706 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR
        assign $1$mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA[63:0]$5707 $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA
        assign $1\illegal_csr[0:0] 1'1
    end
    sync always
      update \csr_rdata_int $0\csr_rdata_int[31:0]
      update \illegal_csr $0\illegal_csr[0:0]
      update $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_ADDR 5'x
      update $mem2reg_rd$\mhpmevent$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:461$5686_DATA 32'x
      update $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_ADDR 5'x
      update $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:462$5687_DATA 64'x
      update $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_ADDR 5'x
      update $mem2reg_rd$\mhpmcounter$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:463$5688_DATA 64'x
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500.2-621.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:500$5715
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\mtvec_d[31:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:514$5720_Y
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\mstack_d[2:0] [2] \mstatus_q [4]
    assign $0\mstack_d[2:0] [1:0] \mstatus_q [3:2]
    assign $0\mstack_epc_d[31:0] \mepc_q
    assign $0\mstack_cause_d[5:0] \mcause_q
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\mstatus_d[5:0] [1:0] $1\mstatus_d[5:0] [1:0]
    assign { } { }
    assign $0\mie_en[0:0] $1\mie_en[0:0]
    assign $0\mscratch_en[0:0] $1\mscratch_en[0:0]
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\mtvec_en[0:0] $1\mtvec_en[0:0]
    assign { $0\dcsr_d[31:0] [31:9] $0\dcsr_d[31:0] [5:2] } { $1\dcsr_d[31:0] [31:9] $1\dcsr_d[31:0] [5:2] }
    assign { } { }
    assign { } { }
    assign $0\dscratch0_en[0:0] $1\dscratch0_en[0:0]
    assign $0\dscratch1_en[0:0] $1\dscratch1_en[0:0]
    assign $0\mcountinhibit_we[0:0] $1\mcountinhibit_we[0:0]
    assign $0\mhpmcounter_we[31:0] $1\mhpmcounter_we[31:0]
    assign $0\mhpmcounterh_we[31:0] $1\mhpmcounterh_we[31:0]
    assign $0\cpuctrl_we[0:0] $1\cpuctrl_we[0:0]
    assign $0\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5716 $1\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5721
    assign $0\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5717 $1\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5722
    assign $0$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5718 $1$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5723
    assign $0$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5719 $1$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5724
    assign $0\exception_pc[31:0] $1\exception_pc[31:0]
    assign $0\priv_lvl_d[1:0] $1\priv_lvl_d[1:0]
    assign $0\mstatus_d[5:0] [5:2] $4\mstatus_d[5:2]
    assign $0\mstatus_en[0:0] $3\mstatus_en[0:0]
    assign $0\mepc_d[31:0] $1\mepc_d[31:0]
    assign $0\mepc_en[0:0] $3\mepc_en[0:0]
    assign $0\mcause_d[5:0] $1\mcause_d[5:0]
    assign $0\mcause_en[0:0] $3\mcause_en[0:0]
    assign $0\mtval_d[31:0] $1\mtval_d[31:0]
    assign $0\mtval_en[0:0] $3\mtval_en[0:0]
    assign $0\dcsr_d[31:0] [1:0] $4\dcsr_d[1:0]
    assign $0\dcsr_d[31:0] [8:6] $5\dcsr_d[8:6]
    assign $0\dcsr_en[0:0] $3\dcsr_en[0:0]
    assign $0\depc_d[31:0] $1\depc_d[31:0]
    assign $0\depc_en[0:0] $3\depc_en[0:0]
    assign $0\mstack_en[0:0] $1\mstack_en[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:530.3-568.11"
    switch \csr_we_int
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:530.7-530.17"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\mstatus_d[5:0] $2\mstatus_d[5:0]
        assign $1\mstatus_en[0:0] $2\mstatus_en[0:0]
        assign $1\mie_en[0:0] $2\mie_en[0:0]
        assign $1\mscratch_en[0:0] $2\mscratch_en[0:0]
        assign $1\mepc_en[0:0] $2\mepc_en[0:0]
        assign $1\mcause_en[0:0] $2\mcause_en[0:0]
        assign $1\mtval_en[0:0] $2\mtval_en[0:0]
        assign $1\mtvec_en[0:0] $2\mtvec_en[0:0]
        assign $1\dcsr_d[31:0] $2\dcsr_d[31:0]
        assign $1\dcsr_en[0:0] $2\dcsr_en[0:0]
        assign $1\depc_en[0:0] $2\depc_en[0:0]
        assign $1\dscratch0_en[0:0] $2\dscratch0_en[0:0]
        assign $1\dscratch1_en[0:0] $2\dscratch1_en[0:0]
        assign $1\mcountinhibit_we[0:0] $2\mcountinhibit_we[0:0]
        assign $1\mhpmcounter_we[31:0] $2\mhpmcounter_we[31:0]
        assign $1\mhpmcounterh_we[31:0] $2\mhpmcounterh_we[31:0]
        assign $1\cpuctrl_we[0:0] $2\cpuctrl_we[0:0]
        assign $1\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5721 $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725
        assign $1\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5722 $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726
        assign $1$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5723 $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727
        assign $1$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5724 $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:531.4-568.11"
        switch \csr_addr_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'001100000000
            assign { } { }
            assign { } { }
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign { } { }
            assign { } { }
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign $2\mstatus_en[0:0] 1'1
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \csr_wdata_int [12:11]
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \csr_wdata_int [12:11]
            assign { $2\mstatus_d[5:0] [5:4] $2\mstatus_d[5:0] [1:0] } { \csr_wdata_int [3] \csr_wdata_int [7] \csr_wdata_int [17] \csr_wdata_int [21] }
            assign $2\mstatus_d[5:0] [3:2] $3\mstatus_d[3:2]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535.6-536.45"
            switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535$5731_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:535.10-535.94"
              case 1'1
                assign { } { }
                assign $3\mstatus_d[3:2] 2'11
              case 
                assign $3\mstatus_d[3:2] \csr_wdata_int [12:11]
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'001100000100
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign { } { }
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign $2\mie_en[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'001101000000
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign { } { }
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign $2\mscratch_en[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'001101000001
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign { } { }
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign $2\mepc_en[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'001101000010
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign { } { }
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign $2\mcause_en[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'001101000011
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign { } { }
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign $2\mtval_en[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'001100000101
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign { } { }
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign $2\mtvec_en[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'011110110000
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign { } { }
            assign { } { }
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign { $2\dcsr_d[31:0] [15] $2\dcsr_d[31:0] [13:11] $2\dcsr_d[31:0] [2] } { \csr_wdata_int [15] \csr_wdata_int [13:11] \csr_wdata_int [2] }
            assign $2\dcsr_d[31:0] [31:28] 4'0100
            assign $2\dcsr_d[31:0] [1:0] $3\dcsr_d[1:0]
            assign $2\dcsr_d[31:0] [8:6] \dcsr_q [8:6]
            assign $2\dcsr_d[31:0] [3] 1'0
            assign $2\dcsr_d[31:0] [4] 1'0
            assign $2\dcsr_d[31:0] [10] 1'0
            assign $2\dcsr_d[31:0] [9] 1'0
            assign $2\dcsr_d[31:0] [5] 1'0
            assign $2\dcsr_d[31:0] [14] 1'0
            assign $2\dcsr_d[31:0] [27:16] 12'000000000000
            assign $2\dcsr_en[0:0] 1'1
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547.6-548.42"
            switch $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547$5734_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:547.10-547.88"
              case 1'1
                assign { } { }
                assign $3\dcsr_d[1:0] 2'11
              case 
                assign $3\dcsr_d[1:0] \csr_wdata_int [1:0]
            end
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'011110110001
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign { } { }
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign $2\depc_en[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'011110110010
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign { } { }
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign $2\dscratch0_en[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'011110110011
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign { } { }
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign $2\dscratch1_en[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'001100100000
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign { } { }
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign $2\mcountinhibit_we[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'101100000000 , 12'101100000010 , 12'101100000011 , 12'101100000100 , 12'101100000101 , 12'101100000110 , 12'101100000111 , 12'101100001000 , 12'101100001001 , 12'101100001010 , 12'101100001011 , 12'101100001100 , 12'101100001101 , 12'101100001110 , 12'101100001111 , 12'101100010000 , 12'101100010001 , 12'101100010010 , 12'101100010011 , 12'101100010100 , 12'101100010101 , 12'101100010110 , 12'101100010111 , 12'101100011000 , 12'101100011001 , 12'101100011010 , 12'101100011011 , 12'101100011100 , 12'101100011101 , 12'101100011110 , 12'101100011111
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign { } { }
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign { } { }
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 \mhpmcounter_idx
            assign $2\mhpmcounter_we[31:0] $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5741_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'101110000000 , 12'101110000010 , 12'101110000011 , 12'101110000100 , 12'101110000101 , 12'101110000110 , 12'101110000111 , 12'101110001000 , 12'101110001001 , 12'101110001010 , 12'101110001011 , 12'101110001100 , 12'101110001101 , 12'101110001110 , 12'101110001111 , 12'101110010000 , 12'101110010001 , 12'101110010010 , 12'101110010011 , 12'101110010100 , 12'101110010101 , 12'101110010110 , 12'101110010111 , 12'101110011000 , 12'101110011001 , 12'101110011010 , 12'101110011011 , 12'101110011100 , 12'101110011101 , 12'101110011110 , 12'101110011111
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign { } { }
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign { } { }
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 \mhpmcounter_idx
            assign $2\mhpmcounterh_we[31:0] $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0$5748_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 12'011111000000
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign { } { }
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
            assign $2\cpuctrl_we[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 
            assign $2\mstatus_d[5:0] \mstatus_q
            assign $2\mstatus_en[0:0] 1'0
            assign $2\mie_en[0:0] 1'0
            assign $2\mscratch_en[0:0] 1'0
            assign $2\mepc_en[0:0] 1'0
            assign $2\mcause_en[0:0] 1'0
            assign $2\mtval_en[0:0] 1'0
            assign $2\mtvec_en[0:0] \csr_mtvec_init_i
            assign $2\dcsr_d[31:0] \dcsr_q
            assign $2\dcsr_en[0:0] 1'0
            assign $2\depc_en[0:0] 1'0
            assign $2\dscratch0_en[0:0] 1'0
            assign $2\dscratch1_en[0:0] 1'0
            assign $2\mcountinhibit_we[0:0] 1'0
            assign $2\mhpmcounter_we[31:0] 0
            assign $2\mhpmcounterh_we[31:0] 0
            assign $2\cpuctrl_we[0:0] 1'0
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5725 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
            assign $2\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5726 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5727 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
            assign $2$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5728 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
        end
      case 
        assign $1\mstatus_d[5:0] \mstatus_q
        assign $1\mstatus_en[0:0] 1'0
        assign $1\mie_en[0:0] 1'0
        assign $1\mscratch_en[0:0] 1'0
        assign $1\mepc_en[0:0] 1'0
        assign $1\mcause_en[0:0] 1'0
        assign $1\mtval_en[0:0] 1'0
        assign $1\mtvec_en[0:0] \csr_mtvec_init_i
        assign $1\dcsr_d[31:0] \dcsr_q
        assign $1\dcsr_en[0:0] 1'0
        assign $1\depc_en[0:0] 1'0
        assign $1\dscratch0_en[0:0] 1'0
        assign $1\dscratch1_en[0:0] 1'0
        assign $1\mcountinhibit_we[0:0] 1'0
        assign $1\mhpmcounter_we[31:0] 0
        assign $1\mhpmcounterh_we[31:0] 0
        assign $1\cpuctrl_we[0:0] 1'0
        assign $1\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result[1:0]$5721 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result
        assign $1\sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp[1:0]$5722 \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp
        assign $1$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672[4:0]$5723 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672
        assign $1$bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673[4:0]$5724 $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673
    end
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:569.3-620.10"
    switch 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case \csr_save_cause_i
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\exception_pc[31:0] $2\exception_pc[31:0]
        assign $1\priv_lvl_d[1:0] 2'11
        assign $4\mstatus_d[5:2] $5\mstatus_d[5:2]
        assign $3\mstatus_en[0:0] $4\mstatus_en[0:0]
        assign $1\mepc_d[31:0] $2\mepc_d[31:0]
        assign $3\mepc_en[0:0] $4\mepc_en[0:0]
        assign $1\mcause_d[5:0] $2\mcause_d[5:0]
        assign $3\mcause_en[0:0] $4\mcause_en[0:0]
        assign $1\mtval_d[31:0] $2\mtval_d[31:0]
        assign $3\mtval_en[0:0] $4\mtval_en[0:0]
        assign $4\dcsr_d[1:0] $6\dcsr_d[1:0]
        assign $5\dcsr_d[8:6] $7\dcsr_d[8:6]
        assign $3\dcsr_en[0:0] $4\dcsr_en[0:0]
        assign $1\depc_d[31:0] $2\depc_d[31:0]
        assign $3\depc_en[0:0] $4\depc_en[0:0]
        assign $1\mstack_en[0:0] $2\mstack_en[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:571.5-577.12"
        switch 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case \csr_save_if_i
            assign { } { }
            assign $2\exception_pc[31:0] \pc_if_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case \csr_save_id_i
            assign { } { }
            assign $2\exception_pc[31:0] \pc_id_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case \csr_save_wb_i
            assign { } { }
            assign $2\exception_pc[31:0] \pc_wb_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
          case 
            assign $2\exception_pc[31:0] \pc_id_i
        end
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:579.5-598.8"
        switch \debug_csr_save_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:579.9-579.25"
          case 1'1
            assign $5\mstatus_d[5:2] $1\mstatus_d[5:0] [5:2]
            assign $4\mstatus_en[0:0] $1\mstatus_en[0:0]
            assign $2\mepc_d[31:0] { \csr_wdata_int [31:1] 1'0 }
            assign $4\mepc_en[0:0] $1\mepc_en[0:0]
            assign $2\mcause_d[5:0] { \csr_wdata_int [31] \csr_wdata_int [4:0] }
            assign $4\mcause_en[0:0] $1\mcause_en[0:0]
            assign $2\mtval_d[31:0] \csr_wdata_int
            assign $4\mtval_en[0:0] $1\mtval_en[0:0]
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\mstack_en[0:0] 1'0
            assign $6\dcsr_d[1:0] \priv_lvl_q
            assign $7\dcsr_d[8:6] \debug_cause_i
            assign $4\dcsr_en[0:0] 1'1
            assign $2\depc_d[31:0] $2\exception_pc[31:0]
            assign $4\depc_en[0:0] 1'1
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:586.5-586.9"
          case 
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $6\dcsr_d[1:0] $1\dcsr_d[31:0] [1:0]
            assign $7\dcsr_d[8:6] $1\dcsr_d[31:0] [8:6]
            assign $4\dcsr_en[0:0] $1\dcsr_en[0:0]
            assign $2\depc_d[31:0] { \csr_wdata_int [31:1] 1'0 }
            assign $4\depc_en[0:0] $1\depc_en[0:0]
            assign { } { }
            assign $5\mstatus_d[5:2] $6\mstatus_d[5:2]
            assign $4\mstatus_en[0:0] $5\mstatus_en[0:0]
            assign $2\mepc_d[31:0] $3\mepc_d[31:0]
            assign $4\mepc_en[0:0] $5\mepc_en[0:0]
            assign $2\mcause_d[5:0] $3\mcause_d[5:0]
            assign $4\mcause_en[0:0] $5\mcause_en[0:0]
            assign $2\mtval_d[31:0] $3\mtval_d[31:0]
            assign $4\mtval_en[0:0] $5\mtval_en[0:0]
            assign $2\mstack_en[0:0] $3\mstack_en[0:0]
            attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:586.10-598.8"
            switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:586$5749_Y
              attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:586.14-586.27"
              case 1'1
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign $5\mtval_en[0:0] 1'1
                assign $3\mtval_d[31:0] \csr_mtval_i
                assign $5\mstatus_en[0:0] 1'1
                assign $6\mstatus_d[5:2] [3] 1'0
                assign $6\mstatus_d[5:2] [2] \mstatus_q [5]
                assign $6\mstatus_d[5:2] [1:0] \priv_lvl_q
                assign $5\mepc_en[0:0] 1'1
                assign $3\mepc_d[31:0] $2\exception_pc[31:0]
                assign $5\mcause_en[0:0] 1'1
                assign $3\mcause_d[5:0] \csr_mcause_i
                assign $3\mstack_en[0:0] 1'1
              case 
                assign $6\mstatus_d[5:2] $1\mstatus_d[5:0] [5:2]
                assign $5\mstatus_en[0:0] $1\mstatus_en[0:0]
                assign $3\mepc_d[31:0] { \csr_wdata_int [31:1] 1'0 }
                assign $5\mepc_en[0:0] $1\mepc_en[0:0]
                assign $3\mcause_d[5:0] { \csr_wdata_int [31] \csr_wdata_int [4:0] }
                assign $5\mcause_en[0:0] $1\mcause_en[0:0]
                assign $3\mtval_d[31:0] \csr_wdata_int
                assign $5\mtval_en[0:0] $1\mtval_en[0:0]
                assign $3\mstack_en[0:0] 1'0
            end
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case \csr_restore_dret_i
        assign $1\exception_pc[31:0] \pc_id_i
        assign { } { }
        assign $4\mstatus_d[5:2] $1\mstatus_d[5:0] [5:2]
        assign $3\mstatus_en[0:0] $1\mstatus_en[0:0]
        assign $1\mepc_d[31:0] { \csr_wdata_int [31:1] 1'0 }
        assign $3\mepc_en[0:0] $1\mepc_en[0:0]
        assign $1\mcause_d[5:0] { \csr_wdata_int [31] \csr_wdata_int [4:0] }
        assign $3\mcause_en[0:0] $1\mcause_en[0:0]
        assign $1\mtval_d[31:0] \csr_wdata_int
        assign $3\mtval_en[0:0] $1\mtval_en[0:0]
        assign $4\dcsr_d[1:0] $1\dcsr_d[31:0] [1:0]
        assign $5\dcsr_d[8:6] $1\dcsr_d[31:0] [8:6]
        assign $3\dcsr_en[0:0] $1\dcsr_en[0:0]
        assign $1\depc_d[31:0] { \csr_wdata_int [31:1] 1'0 }
        assign $3\depc_en[0:0] $1\depc_en[0:0]
        assign $1\mstack_en[0:0] 1'0
        assign $1\priv_lvl_d[1:0] \dcsr_q [1:0]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case \csr_restore_mret_i
        assign $1\exception_pc[31:0] \pc_id_i
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\mtval_d[31:0] \csr_wdata_int
        assign $3\mtval_en[0:0] $1\mtval_en[0:0]
        assign $4\dcsr_d[1:0] $1\dcsr_d[31:0] [1:0]
        assign $5\dcsr_d[8:6] $1\dcsr_d[31:0] [8:6]
        assign $3\dcsr_en[0:0] $1\dcsr_en[0:0]
        assign $1\depc_d[31:0] { \csr_wdata_int [31:1] 1'0 }
        assign $3\depc_en[0:0] $1\depc_en[0:0]
        assign $1\mstack_en[0:0] 1'0
        assign $1\priv_lvl_d[1:0] \mstatus_q [3:2]
        assign $3\mstatus_en[0:0] 1'1
        assign $4\mstatus_d[5:2] [3] \mstatus_q [4]
        assign $4\mstatus_d[5:2] [2:0] $7\mstatus_d[4:2]
        assign $1\mepc_d[31:0] $4\mepc_d[31:0]
        assign $3\mepc_en[0:0] $6\mepc_en[0:0]
        assign $1\mcause_d[5:0] $4\mcause_d[5:0]
        assign $3\mcause_en[0:0] $6\mcause_en[0:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:605.5-616.8"
        switch \nmi_mode_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:605.9-605.19"
          case 1'1
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $7\mstatus_d[4:2] [2] \mstack_q [2]
            assign $7\mstatus_d[4:2] [1:0] \mstack_q [1:0]
            assign $6\mepc_en[0:0] 1'1
            assign $4\mepc_d[31:0] \mstack_epc_q
            assign $6\mcause_en[0:0] 1'1
            assign $4\mcause_d[5:0] \mstack_cause_q
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:613.5-613.9"
          case 
            assign { } { }
            assign $4\mepc_d[31:0] { \csr_wdata_int [31:1] 1'0 }
            assign $6\mepc_en[0:0] $1\mepc_en[0:0]
            assign $4\mcause_d[5:0] { \csr_wdata_int [31] \csr_wdata_int [4:0] }
            assign $6\mcause_en[0:0] $1\mcause_en[0:0]
            assign $7\mstatus_d[4:2] [2] 1'1
            assign $7\mstatus_d[4:2] [1:0] 2'00
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 
        assign $1\exception_pc[31:0] \pc_id_i
        assign $1\priv_lvl_d[1:0] \priv_lvl_q
        assign $4\mstatus_d[5:2] $1\mstatus_d[5:0] [5:2]
        assign $3\mstatus_en[0:0] $1\mstatus_en[0:0]
        assign $1\mepc_d[31:0] { \csr_wdata_int [31:1] 1'0 }
        assign $3\mepc_en[0:0] $1\mepc_en[0:0]
        assign $1\mcause_d[5:0] { \csr_wdata_int [31] \csr_wdata_int [4:0] }
        assign $3\mcause_en[0:0] $1\mcause_en[0:0]
        assign $1\mtval_d[31:0] \csr_wdata_int
        assign $3\mtval_en[0:0] $1\mtval_en[0:0]
        assign $4\dcsr_d[1:0] $1\dcsr_d[31:0] [1:0]
        assign $5\dcsr_d[8:6] $1\dcsr_d[31:0] [8:6]
        assign $3\dcsr_en[0:0] $1\dcsr_en[0:0]
        assign $1\depc_d[31:0] { \csr_wdata_int [31:1] 1'0 }
        assign $3\depc_en[0:0] $1\depc_en[0:0]
        assign $1\mstack_en[0:0] 1'0
    end
    sync always
      update \exception_pc $0\exception_pc[31:0]
      update \priv_lvl_d $0\priv_lvl_d[1:0]
      update \mstatus_d $0\mstatus_d[5:0]
      update \mstatus_en $0\mstatus_en[0:0]
      update \mie_en $0\mie_en[0:0]
      update \mscratch_en $0\mscratch_en[0:0]
      update \mepc_d $0\mepc_d[31:0]
      update \mepc_en $0\mepc_en[0:0]
      update \mcause_d $0\mcause_d[5:0]
      update \mcause_en $0\mcause_en[0:0]
      update \mtval_d $0\mtval_d[31:0]
      update \mtval_en $0\mtval_en[0:0]
      update \mtvec_d $0\mtvec_d[31:0]
      update \mtvec_en $0\mtvec_en[0:0]
      update \dcsr_d $0\dcsr_d[31:0]
      update \dcsr_en $0\dcsr_en[0:0]
      update \depc_d $0\depc_d[31:0]
      update \depc_en $0\depc_en[0:0]
      update \dscratch0_en $0\dscratch0_en[0:0]
      update \dscratch1_en $0\dscratch1_en[0:0]
      update \mstack_d $0\mstack_d[2:0]
      update \mstack_en $0\mstack_en[0:0]
      update \mstack_epc_d $0\mstack_epc_d[31:0]
      update \mstack_cause_d $0\mstack_cause_d[5:0]
      update \mcountinhibit_we $0\mcountinhibit_we[0:0]
      update \mhpmcounter_we $0\mhpmcounter_we[31:0]
      update \mhpmcounterh_we $0\mhpmcounterh_we[31:0]
      update \cpuctrl_we $0\cpuctrl_we[0:0]
      update \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.$result 2'x
      update \sv2v_cast_2$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:534$5671.inp 2'x
      update $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:563$5672 5'x
      update $bitselwrite$pos$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:564$5673 5'x
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:622.2-626.29"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:622$5750
    assign $0\priv_lvl_q[1:0] \priv_lvl_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:623.3-626.29"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:623$5751_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:623.7-623.14"
      case 1'1
        assign $0\priv_lvl_q[1:0] 2'11
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:625.3-625.7"
      case 
        assign $0\priv_lvl_q[1:0] \priv_lvl_d
    end
    sync posedge \clk_i
      update \priv_lvl_q $0\priv_lvl_q[1:0]
    sync negedge \rst_ni
      update \priv_lvl_q $0\priv_lvl_q[1:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:634.2-641.10"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:634$5753
    assign { } { }
    assign $0\csr_wdata_int[31:0] $1\csr_wdata_int[31:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:635.3-641.10"
    switch \csr_op_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 2'01
        assign { } { }
        assign $1\csr_wdata_int[31:0] \csr_wdata_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 2'10
        assign { } { }
        assign $1\csr_wdata_int[31:0] $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:637$5754_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 2'11
        assign { } { }
        assign $1\csr_wdata_int[31:0] $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:638$5756_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 2'00
        assign { } { }
        assign $1\csr_wdata_int[31:0] \csr_wdata_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\csr_wdata_int[31:0] \csr_wdata_i
    end
    sync always
      update \csr_wdata_int $0\csr_wdata_int[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5775
    assign { } { }
    assign $0\pmp_addr_rdata[0][31:0] \g_no_pmp_tieoffs.g_rdata[0].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[0] $0\pmp_addr_rdata[0][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5776
    assign { } { }
    assign $0\pmp_addr_rdata[1][31:0] \g_no_pmp_tieoffs.g_rdata[1].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[1] $0\pmp_addr_rdata[1][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5777
    assign { } { }
    assign $0\pmp_addr_rdata[2][31:0] \g_no_pmp_tieoffs.g_rdata[2].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[2] $0\pmp_addr_rdata[2][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5778
    assign { } { }
    assign $0\pmp_addr_rdata[3][31:0] \g_no_pmp_tieoffs.g_rdata[3].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[3] $0\pmp_addr_rdata[3][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5779
    assign { } { }
    assign $0\pmp_addr_rdata[4][31:0] \g_no_pmp_tieoffs.g_rdata[4].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[4] $0\pmp_addr_rdata[4][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5780
    assign { } { }
    assign $0\pmp_addr_rdata[5][31:0] \g_no_pmp_tieoffs.g_rdata[5].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[5] $0\pmp_addr_rdata[5][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5781
    assign { } { }
    assign $0\pmp_addr_rdata[6][31:0] \g_no_pmp_tieoffs.g_rdata[6].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[6] $0\pmp_addr_rdata[6][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5782
    assign { } { }
    assign $0\pmp_addr_rdata[7][31:0] \g_no_pmp_tieoffs.g_rdata[7].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[7] $0\pmp_addr_rdata[7][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5783
    assign { } { }
    assign $0\pmp_addr_rdata[8][31:0] \g_no_pmp_tieoffs.g_rdata[8].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[8] $0\pmp_addr_rdata[8][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5784
    assign { } { }
    assign $0\pmp_addr_rdata[9][31:0] \g_no_pmp_tieoffs.g_rdata[9].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[9] $0\pmp_addr_rdata[9][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5785
    assign { } { }
    assign $0\pmp_addr_rdata[10][31:0] \g_no_pmp_tieoffs.g_rdata[10].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[10] $0\pmp_addr_rdata[10][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5786
    assign { } { }
    assign $0\pmp_addr_rdata[11][31:0] \g_no_pmp_tieoffs.g_rdata[11].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[11] $0\pmp_addr_rdata[11][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5787
    assign { } { }
    assign $0\pmp_addr_rdata[12][31:0] \g_no_pmp_tieoffs.g_rdata[12].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[12] $0\pmp_addr_rdata[12][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5788
    assign { } { }
    assign $0\pmp_addr_rdata[13][31:0] \g_no_pmp_tieoffs.g_rdata[13].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[13] $0\pmp_addr_rdata[13][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5789
    assign { } { }
    assign $0\pmp_addr_rdata[14][31:0] \g_no_pmp_tieoffs.g_rdata[14].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[14] $0\pmp_addr_rdata[14][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939.5-939.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:939$5790
    assign { } { }
    assign $0\pmp_addr_rdata[15][31:0] \g_no_pmp_tieoffs.g_rdata[15].sv2v_tmp_313D8
    sync always
      update \pmp_addr_rdata[15] $0\pmp_addr_rdata[15][31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:953.2-958.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:953$5766
    assign { } { }
    assign $0\mcountinhibit_d[2:0] $1\mcountinhibit_d[2:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:954.3-957.38"
    switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:954$5767_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:954.7-954.31"
      case 1'1
        assign { } { }
        assign $1\mcountinhibit_d[2:0] { \csr_wdata_int [2] 1'0 \csr_wdata_int [0] }
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:956.3-956.7"
      case 
        assign { } { }
        assign $1\mcountinhibit_d[2:0] \mcountinhibit_q
    end
    sync always
      update \mcountinhibit_d $0\mcountinhibit_d[2:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:959.2-980.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:959$5768
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\mhpmcounter_incr[31:0] [13] 1'0
    assign $0\mhpmcounter_incr[31:0] [14] 1'0
    assign $0\mhpmcounter_incr[31:0] [15] 1'0
    assign $0\mhpmcounter_incr[31:0] [16] 1'0
    assign $0\mhpmcounter_incr[31:0] [17] 1'0
    assign $0\mhpmcounter_incr[31:0] [18] 1'0
    assign $0\mhpmcounter_incr[31:0] [19] 1'0
    assign $0\mhpmcounter_incr[31:0] [20] 1'0
    assign $0\mhpmcounter_incr[31:0] [21] 1'0
    assign $0\mhpmcounter_incr[31:0] [22] 1'0
    assign $0\mhpmcounter_incr[31:0] [23] 1'0
    assign $0\mhpmcounter_incr[31:0] [24] 1'0
    assign $0\mhpmcounter_incr[31:0] [25] 1'0
    assign $0\mhpmcounter_incr[31:0] [26] 1'0
    assign $0\mhpmcounter_incr[31:0] [27] 1'0
    assign $0\mhpmcounter_incr[31:0] [28] 1'0
    assign $0\mhpmcounter_incr[31:0] [29] 1'0
    assign $0\mhpmcounter_incr[31:0] [30] 1'0
    assign $0\mhpmcounter_incr[31:0] [31] 1'0
    assign $0\gen_mhpmcounter_incr.sv2v_autoblock_7.i[31:0] 32
    assign $0\mhpmcounter_incr[31:0] [0] 1'1
    assign $0\mhpmcounter_incr[31:0] [1] 1'0
    assign $0\mhpmcounter_incr[31:0] [2] \instr_ret_i
    assign $0\mhpmcounter_incr[31:0] [3] \dside_wait_i
    assign $0\mhpmcounter_incr[31:0] [4] \iside_wait_i
    assign $0\mhpmcounter_incr[31:0] [5] \mem_load_i
    assign $0\mhpmcounter_incr[31:0] [6] \mem_store_i
    assign $0\mhpmcounter_incr[31:0] [7] \jump_i
    assign $0\mhpmcounter_incr[31:0] [8] \branch_i
    assign $0\mhpmcounter_incr[31:0] [9] \branch_taken_i
    assign $0\mhpmcounter_incr[31:0] [10] \instr_ret_compressed_i
    assign $0\mhpmcounter_incr[31:0] [11] \mul_wait_i
    assign $0\mhpmcounter_incr[31:0] [12] \div_wait_i
    sync always
      update \mhpmcounter_incr $0\mhpmcounter_incr[31:0]
      update \gen_mhpmcounter_incr.sv2v_autoblock_7.i $0\gen_mhpmcounter_incr.sv2v_autoblock_7.i[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981.2-998.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:981$5769
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\mhpmevent[0][31:0] [31:1] 31'0000000000000000000000000000000
    assign $0\mhpmevent[0][31:0] [0] 1'1
    assign { } { }
    assign { } { }
    assign { $0\mhpmevent[2][31:0] [31:3] $0\mhpmevent[2][31:0] [1:0] } 31'0000000000000000000000000000000
    assign $0\mhpmevent[2][31:0] [2] 1'1
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\gen_mhpmevent.sv2v_autoblock_8.i[31:0] 32
    assign $0\mhpmevent[1][31:0] 0
    assign $0\mhpmevent[3][31:0] 0
    assign $0\mhpmevent[4][31:0] 0
    assign $0\mhpmevent[5][31:0] 0
    assign $0\mhpmevent[6][31:0] 0
    assign $0\mhpmevent[7][31:0] 0
    assign $0\mhpmevent[8][31:0] 0
    assign $0\mhpmevent[9][31:0] 0
    assign $0\mhpmevent[10][31:0] 0
    assign $0\mhpmevent[11][31:0] 0
    assign $0\mhpmevent[12][31:0] 0
    assign $0\mhpmevent[13][31:0] 0
    assign $0\mhpmevent[14][31:0] 0
    assign $0\mhpmevent[15][31:0] 0
    assign $0\mhpmevent[16][31:0] 0
    assign $0\mhpmevent[17][31:0] 0
    assign $0\mhpmevent[18][31:0] 0
    assign $0\mhpmevent[19][31:0] 0
    assign $0\mhpmevent[20][31:0] 0
    assign $0\mhpmevent[21][31:0] 0
    assign $0\mhpmevent[22][31:0] 0
    assign $0\mhpmevent[23][31:0] 0
    assign $0\mhpmevent[24][31:0] 0
    assign $0\mhpmevent[25][31:0] 0
    assign $0\mhpmevent[26][31:0] 0
    assign $0\mhpmevent[27][31:0] 0
    assign $0\mhpmevent[28][31:0] 0
    assign $0\mhpmevent[29][31:0] 0
    assign $0\mhpmevent[30][31:0] 0
    assign $0\mhpmevent[31][31:0] 0
    assign $0\gen_mhpmevent.sv2v_autoblock_9.i[31:0] 32
    sync always
      update \gen_mhpmevent.sv2v_autoblock_8.i $0\gen_mhpmevent.sv2v_autoblock_8.i[31:0]
      update \gen_mhpmevent.sv2v_autoblock_9.i $0\gen_mhpmevent.sv2v_autoblock_9.i[31:0]
      update \mhpmevent[0] $0\mhpmevent[0][31:0]
      update \mhpmevent[1] $0\mhpmevent[1][31:0]
      update \mhpmevent[2] $0\mhpmevent[2][31:0]
      update \mhpmevent[3] $0\mhpmevent[3][31:0]
      update \mhpmevent[4] $0\mhpmevent[4][31:0]
      update \mhpmevent[5] $0\mhpmevent[5][31:0]
      update \mhpmevent[6] $0\mhpmevent[6][31:0]
      update \mhpmevent[7] $0\mhpmevent[7][31:0]
      update \mhpmevent[8] $0\mhpmevent[8][31:0]
      update \mhpmevent[9] $0\mhpmevent[9][31:0]
      update \mhpmevent[10] $0\mhpmevent[10][31:0]
      update \mhpmevent[11] $0\mhpmevent[11][31:0]
      update \mhpmevent[12] $0\mhpmevent[12][31:0]
      update \mhpmevent[13] $0\mhpmevent[13][31:0]
      update \mhpmevent[14] $0\mhpmevent[14][31:0]
      update \mhpmevent[15] $0\mhpmevent[15][31:0]
      update \mhpmevent[16] $0\mhpmevent[16][31:0]
      update \mhpmevent[17] $0\mhpmevent[17][31:0]
      update \mhpmevent[18] $0\mhpmevent[18][31:0]
      update \mhpmevent[19] $0\mhpmevent[19][31:0]
      update \mhpmevent[20] $0\mhpmevent[20][31:0]
      update \mhpmevent[21] $0\mhpmevent[21][31:0]
      update \mhpmevent[22] $0\mhpmevent[22][31:0]
      update \mhpmevent[23] $0\mhpmevent[23][31:0]
      update \mhpmevent[24] $0\mhpmevent[24][31:0]
      update \mhpmevent[25] $0\mhpmevent[25][31:0]
      update \mhpmevent[26] $0\mhpmevent[26][31:0]
      update \mhpmevent[27] $0\mhpmevent[27][31:0]
      update \mhpmevent[28] $0\mhpmevent[28][31:0]
      update \mhpmevent[29] $0\mhpmevent[29][31:0]
      update \mhpmevent[30] $0\mhpmevent[30][31:0]
      update \mhpmevent[31] $0\mhpmevent[31][31:0]
  end
  connect \unused_boot_addr \boot_addr_i [7:0]
  connect \csr_addr \csr_addr_i
  connect \unused_csr_addr \csr_addr [7:5]
  connect \mhpmcounter_idx \csr_addr [4:0]
  connect \illegal_csr_priv $gt$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:239$5689_Y
  connect \illegal_csr_write $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:240$5691_Y
  connect \illegal_csr_insn_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:241$5694_Y
  connect \mip [17] \irq_software_i
  connect \mip [16] \irq_timer_i
  connect \mip [15] \irq_external_i
  connect \mip [14:0] \irq_fast_i
  connect \priv_mode_id_o \priv_lvl_q
  connect \priv_mode_if_o \priv_lvl_d
  connect \priv_mode_lsu_o $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:629$5752_Y
  connect \csr_wreq $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:642$5761_Y
  connect \csr_we_int $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:643$5763_Y
  connect \csr_rdata_o \csr_rdata_int
  connect \csr_mepc_o \mepc_q
  connect \csr_depc_o \depc_q
  connect \csr_mtvec_o \mtvec_q
  connect \csr_mstatus_mie_o \mstatus_q [5]
  connect \csr_mstatus_tw_o \mstatus_q [0]
  connect \debug_single_step_o \dcsr_q [2]
  connect \debug_ebreakm_o \dcsr_q [15]
  connect \debug_ebreaku_o \dcsr_q [12]
  connect \irqs_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:653$5764_Y
  connect \irq_pending_o $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:654$5765_Y
  connect \mie_d [17] \csr_wdata_int [3]
  connect \mie_d [16] \csr_wdata_int [7]
  connect \mie_d [15] \csr_wdata_int [11]
  connect \mie_d [14:0] \csr_wdata_int [30:16]
  connect \unused_mhpmcounter_we_1 \mhpmcounter_we [1]
  connect \unused_mhpmcounterh_we_1 \mhpmcounterh_we [1]
  connect \unused_mhpmcounter_incr_1 \mhpmcounter_incr [1]
  connect \cpuctrl_wdata \csr_wdata_int [5:0]
  connect \data_ind_timing_o \cpuctrl_q [1]
  connect \dummy_instr_en_o \cpuctrl_q [2]
  connect \dummy_instr_mask_o \cpuctrl_q [5:3]
  connect \icache_enable_o \cpuctrl_q [0]
  connect \csr_shadow_err_o $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1190$5774_Y
  connect \g_no_pmp_tieoffs.g_rdata[0].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[1].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[2].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[3].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[4].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[5].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[6].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[7].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[8].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[9].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[10].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[11].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[12].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[13].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[14].sv2v_tmp_313D8 0
  connect \g_no_pmp_tieoffs.g_rdata[15].sv2v_tmp_313D8 0
  connect \csr_pmp_cfg_o [23:18] 6'000000
  connect \csr_pmp_addr_o [135:102] 34'0000000000000000000000000000000000
  connect \csr_pmp_cfg_o [17:12] 6'000000
  connect \csr_pmp_addr_o [101:68] 34'0000000000000000000000000000000000
  connect \csr_pmp_cfg_o [11:6] 6'000000
  connect \csr_pmp_addr_o [67:34] 34'0000000000000000000000000000000000
  connect \csr_pmp_cfg_o [5:0] 6'000000
  connect \csr_pmp_addr_o [33:0] 34'0000000000000000000000000000000000
  connect \pmp_csr_err 1'0
  connect $indirect$\counter_inc_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:999$5678 $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1002$5792_Y
  connect $indirect$\counterh_we_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:999$5679 \mhpmcounterh_we [0]
  connect $indirect$\counter_we_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:999$5680 \mhpmcounter_we [0]
  connect $indirect$\counter_inc_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1008$5682 $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1011$5794_Y
  connect $indirect$\counterh_we_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1008$5683 \mhpmcounterh_we [2]
  connect $indirect$\counter_we_i$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_cs_registers.v:1008$5684 \mhpmcounter_we [2]
  connect \mcountinhibit { 29'11111111111111111111111111111 \mcountinhibit_q }
  connect \g_mcountinhibit_reduced.unused_mhphcounter_we \mhpmcounter_we [31:3]
  connect \g_mcountinhibit_reduced.unused_mhphcounterh_we \mhpmcounterh_we [31:3]
  connect \g_mcountinhibit_reduced.unused_mhphcounter_incr \mhpmcounter_incr [31:3]
  connect \tselect_rdata 0
  connect \tmatch_control_rdata 0
  connect \tmatch_value_rdata 0
  connect \trigger_match_o 1'0
  connect \gen_no_dit.unused_dit \cpuctrl_wdata [1]
  connect \cpuctrl_d [1] 1'0
  connect \gen_no_dummy.unused_dummy_en \cpuctrl_wdata [2]
  connect \gen_no_dummy.unused_dummy_mask \cpuctrl_wdata [5:3]
  connect \cpuctrl_d [2] 1'0
  connect \cpuctrl_d [5:3] 3'000
  connect \dummy_instr_seed_en_o 1'0
  connect \dummy_instr_seed_o 0
  connect \gen_no_icache.unused_icen \cpuctrl_wdata [0]
  connect \cpuctrl_d [0] 1'0
end
attribute \dynports 1
attribute \hdlname "ibex_counter"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:1.1-57.10"
module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
  parameter \CounterWidth 64
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:23.2-38.5"
  wire width 64 $0\counter_d[63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:23.2-38.5"
  wire width 64 $0\counter_load[63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:40.2-44.27"
  wire width 64 $0\counter_q[63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:23.2-38.5"
  wire width 64 $0\counter_upd[63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:23.2-38.5"
  wire $0\we[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:23.2-38.5"
  wire width 64 $1\counter_d[63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:23.2-38.5"
  wire width 64 $1\counter_load[63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:23.2-38.5"
  wire width 64 $2\counter_d[63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:31.17-31.80"
  wire width 64 $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:31$5653_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:41.7-41.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:41$5655_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:24.8-24.36"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:24$5652_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:11.13-11.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:18.14-18.21"
  wire width 64 \counter
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:22.27-22.36"
  wire width 64 \counter_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:13.13-13.26"
  wire input 3 \counter_inc_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:20.13-20.25"
  wire width 64 \counter_load
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:39.27-39.36"
  wire width 64 \counter_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:19.27-19.38"
  wire width 64 \counter_upd
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:16.20-16.33"
  wire width 32 input 6 \counter_val_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:17.21-17.34"
  wire width 64 output 7 \counter_val_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:15.13-15.25"
  wire input 5 \counter_we_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:14.13-14.26"
  wire input 4 \counterh_we_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:12.13-12.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:21.6-21.8"
  wire \we
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:31.17-31.80"
  cell $add $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:31$5653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \counter
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:31$5653_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:41.7-41.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:41$5655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:41$5655_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:24.8-24.36"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:24$5652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \counter_we_i
    connect \B \counterh_we_i
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:24$5652_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:23.2-38.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:23$5651
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\we[0:0] $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:24$5652_Y
    assign { } { }
    assign { } { }
    assign $0\counter_load[63:0] $1\counter_load[63:0]
    assign $0\counter_upd[63:0] $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:31$5653_Y
    assign $0\counter_d[63:0] $1\counter_d[63:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:27.3-30.6"
    switch \counterh_we_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:27.7-27.20"
      case 1'1
        assign { } { }
        assign $1\counter_load[63:0] [63:32] \counter_val_i
        assign $1\counter_load[63:0] [31:0] \counter [31:0]
      case 
        assign $1\counter_load[63:0] { \counter [63:32] \counter_val_i }
    end
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:32.3-37.44"
    switch $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:24$5652_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:32.7-32.9"
      case 1'1
        assign { } { }
        assign $1\counter_d[63:0] $1\counter_load[63:0]
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:34.3-34.7"
      case 
        assign { } { }
        assign $1\counter_d[63:0] $2\counter_d[63:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:34.8-37.44"
        switch \counter_inc_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:34.12-34.25"
          case 1'1
            assign { } { }
            assign $2\counter_d[63:0] $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:31$5653_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:36.3-36.7"
          case 
            assign { } { }
            assign $2\counter_d[63:0] \counter
        end
    end
    sync always
      update \counter_upd $0\counter_upd[63:0]
      update \counter_load $0\counter_load[63:0]
      update \we $0\we[0:0]
      update \counter_d $0\counter_d[63:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:40.2-44.27"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:40$5654
    assign $0\counter_q[63:0] \counter_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:41.3-44.27"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:41$5655_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:41.7-41.14"
      case 1'1
        assign $0\counter_q[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_counter.v:43.3-43.7"
      case 
        assign $0\counter_q[63:0] \counter_d
    end
    sync posedge \clk_i
      update \counter_q $0\counter_q[63:0]
    sync negedge \rst_ni
      update \counter_q $0\counter_q[63:0]
  end
  connect \counter_val_o \counter
  connect \counter \counter_q
end
attribute \hdlname "ibex_core"
attribute \dynports 1
attribute \top 1
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:1.1-757.10"
module \ibex_core
  parameter \PMPEnable 1'0
  parameter \PMPGranularity 0
  parameter \PMPNumRegions 4
  parameter \MHPMCounterNum 0
  parameter \MHPMCounterWidth 40
  parameter \RV32E 1'0
  parameter \RV32M 2
  parameter \RV32B 0
  parameter \RegFile 0
  parameter \BranchTargetALU 1'0
  parameter \WritebackStage 1'0
  parameter \ICache 1'0
  parameter \ICacheECC 1'0
  parameter \BranchPredictor 1'0
  parameter \DbgTriggerEn 1'0
  parameter \DbgHwBreakNum 1
  parameter \SecureIbex 1'0
  parameter \DmHaltAddr 437323776
  parameter \DmExceptionAddr 437323784
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:245.2-249.31"
  wire $0\core_busy_q[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:251.2-255.27"
  wire $0\fetch_enable_q[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:0.0-0.0"
  wire width 12 $0\sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5498.$result[11:0]$5521
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:0.0-0.0"
  wire width 12 $0\sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5499.$result[11:0]$5522
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:0.0-0.0"
  wire width 12 $0\sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5499.inp[11:0]$5523
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256.20-256.93"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5509_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:312.27-312.56"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:312$5512_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:313.23-313.67"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:313$5514_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:457.22-457.65"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:457$5516_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:246.7-246.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:246$5503_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:252.7-252.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:252$5505_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:257.24-257.33"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:257$5510_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:312.41-312.56"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:312$5511_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:313.39-313.67"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:313$5513_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:457.37-457.65"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:457$5515_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:244.24-244.43"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:244$5500_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:244.23-244.55"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:244$5501_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256.40-256.65"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5506_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256.39-256.80"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5507_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256.38-256.92"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5508_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:458.24-458.52"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:458$5517_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:623.26-623.61"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:623$5518_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:623.25-623.79"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:623$5519_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629.34-629.88"
  wire width 12 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5524_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:83.14-83.27"
  wire output 29 \alert_major_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:82.14-82.27"
  wire output 28 \alert_minor_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:161.14-161.33"
  wire width 32 \alu_adder_result_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:157.14-157.30"
  wire width 32 \alu_operand_a_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:158.14-158.30"
  wire width 32 \alu_operand_b_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:156.13-156.28"
  wire width 6 \alu_operator_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:59.20-59.31"
  wire width 32 input 5 \boot_addr_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:133.7-133.22"
  wire \branch_decision
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:132.14-132.30"
  wire width 32 \branch_target_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:159.14-159.26"
  wire width 32 \bt_a_operand
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:160.14-160.26"
  wire width 32 \bt_b_operand
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:242.7-242.10"
  wire \clk
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:55.13-55.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:243.7-243.15"
  wire \clock_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:137.7-137.18"
  wire \core_busy_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:138.6-138.17"
  wire \core_busy_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:84.14-84.26"
  wire output 30 \core_sleep_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:172.7-172.17"
  wire \csr_access
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:175.14-175.22"
  wire width 12 \csr_addr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:201.14-201.22"
  wire width 32 \csr_depc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:200.14-200.22"
  wire width 32 \csr_mepc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:199.7-199.22"
  wire \csr_mstatus_mie
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:216.7-216.21"
  wire \csr_mstatus_tw
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:215.14-215.23"
  wire width 32 \csr_mtval
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:214.14-214.23"
  wire width 32 \csr_mtvec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:213.7-213.21"
  wire \csr_mtvec_init
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:173.13-173.19"
  wire width 2 \csr_op
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:174.7-174.16"
  wire \csr_op_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:202.185-202.197"
  wire width 136 \csr_pmp_addr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:203.181-203.192"
  wire width 24 \csr_pmp_cfg
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:176.14-176.23"
  wire width 32 \csr_rdata
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:211.7-211.26"
  wire \csr_restore_dret_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:210.7-210.26"
  wire \csr_restore_mret_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:212.7-212.21"
  wire \csr_save_cause
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:208.7-208.18"
  wire \csr_save_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:207.7-207.18"
  wire \csr_save_if
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:209.7-209.18"
  wire \csr_save_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:119.7-119.21"
  wire \csr_shadow_err
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:177.14-177.23"
  wire width 32 \csr_wdata
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:134.7-134.16"
  wire \ctrl_busy
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:71.21-71.32"
  wire width 32 output 17 \data_addr_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:70.20-70.29"
  wire width 4 output 16 \data_be_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:74.13-74.23"
  wire input 20 \data_err_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:67.13-67.23"
  wire input 13 \data_gnt_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:111.7-111.22"
  wire \data_ind_timing
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:73.20-73.32"
  wire width 32 input 19 \data_rdata_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:66.14-66.24"
  wire output 12 \data_req_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:206.7-206.19"
  wire \data_req_out
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:68.13-68.26"
  wire input 14 \data_rvalid_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:72.21-72.33"
  wire width 32 output 18 \data_wdata_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:69.14-69.23"
  wire output 15 \data_we_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:221.13-221.24"
  wire width 3 \debug_cause
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:222.7-222.21"
  wire \debug_csr_save
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:224.7-224.20"
  wire \debug_ebreakm
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:225.7-225.20"
  wire \debug_ebreaku
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:220.7-220.17"
  wire \debug_mode
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:80.13-80.24"
  wire input 26 \debug_req_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:223.7-223.24"
  wire \debug_single_step
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:164.7-164.16"
  wire \div_en_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:166.7-166.17"
  wire \div_sel_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:112.7-112.21"
  wire \dummy_instr_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:93.7-93.21"
  wire \dummy_instr_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:113.13-113.29"
  wire width 3 \dummy_instr_mask
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:115.14-115.30"
  wire width 32 \dummy_instr_seed
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:114.7-114.26"
  wire \dummy_instr_seed_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:190.7-190.12"
  wire \en_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:186.7-186.15"
  wire \ex_valid
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:127.13-127.22"
  wire width 6 \exc_cause
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:126.13-126.26"
  wire width 2 \exc_pc_mux_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:81.13-81.27"
  wire input 27 \fetch_enable_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:250.6-250.20"
  wire \fetch_enable_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:743.187-743.206"
  wire width 136 \g_no_pmp.unused_csr_pmp_addr
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:744.183-744.201"
  wire width 24 \g_no_pmp.unused_csr_pmp_cfg
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:741.15-741.33"
  wire width 2 \g_no_pmp.unused_priv_lvl_if
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:742.15-742.33"
  wire width 2 \g_no_pmp.unused_priv_lvl_ls
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:553.9-553.32"
  wire \gen_no_regfile_ecc.unused_rf_rd_a_wb_match
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:554.9-554.32"
  wire \gen_no_regfile_ecc.unused_rf_rd_b_wb_match
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:551.9-551.24"
  wire \gen_no_regfile_ecc.unused_rf_ren_a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:552.9-552.24"
  wire \gen_no_regfile_ecc.unused_rf_ren_b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:58.20-58.29"
  wire width 32 input 4 \hart_id_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:116.7-116.20"
  wire \icache_enable
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:117.7-117.19"
  wire \icache_inval
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:185.7-185.18"
  wire \id_in_ready
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:135.7-135.14"
  wire \if_busy
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:104.7-104.24"
  wire \illegal_c_insn_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:178.7-178.26"
  wire \illegal_csr_insn_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:240.7-240.22"
  wire \illegal_insn_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:108.14-108.26"
  wire width 68 \imd_val_d_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:109.14-109.26"
  wire width 68 \imd_val_q_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:110.13-110.26"
  wire width 2 \imd_val_we_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:63.21-63.33"
  wire width 32 output 9 \instr_addr_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:101.7-101.24"
  wire \instr_bp_taken_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:228.7-228.20"
  wire \instr_done_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:65.13-65.24"
  wire input 11 \instr_err_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:102.7-102.22"
  wire \instr_fetch_err
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:103.7-103.28"
  wire \instr_fetch_err_plus2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:120.7-120.27"
  wire \instr_first_cycle_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:61.13-61.24"
  wire input 7 \instr_gnt_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:227.7-227.20"
  wire \instr_id_done
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:99.7-99.29"
  wire \instr_is_compressed_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:95.7-95.19"
  wire \instr_new_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:100.7-100.26"
  wire \instr_perf_count_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:97.14-97.32"
  wire width 32 \instr_rdata_alu_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:98.14-98.30"
  wire width 16 \instr_rdata_c_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:64.20-64.33"
  wire width 32 input 10 \instr_rdata_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:96.14-96.28"
  wire width 32 \instr_rdata_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:189.7-189.20"
  wire \instr_req_int
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:60.14-60.25"
  wire output 6 \instr_req_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:205.7-205.20"
  wire \instr_req_out
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:62.13-62.27"
  wire input 8 \instr_rvalid_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:191.13-191.26"
  wire width 2 \instr_type_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:121.7-121.24"
  wire \instr_valid_clear
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:94.7-94.21"
  wire \instr_valid_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:77.13-77.27"
  wire input 23 \irq_external_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:78.20-78.30"
  wire width 15 input 24 \irq_fast_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:79.13-79.21"
  wire input 25 \irq_nm_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:196.7-196.18"
  wire \irq_pending
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:75.13-75.27"
  wire input 21 \irq_software_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:76.13-76.24"
  wire input 22 \irq_timer_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:198.14-198.18"
  wire width 18 \irqs
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:130.7-130.24"
  wire \lsu_addr_incr_req
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:131.14-131.27"
  wire width 32 \lsu_addr_last
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:136.7-136.15"
  wire \lsu_busy
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:128.7-128.19"
  wire \lsu_load_err
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:182.7-182.14"
  wire \lsu_req
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:184.7-184.19"
  wire \lsu_req_done
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:188.7-188.19"
  wire \lsu_resp_err
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:187.7-187.21"
  wire \lsu_resp_valid
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:181.7-181.19"
  wire \lsu_sign_ext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:129.7-129.20"
  wire \lsu_store_err
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:180.13-180.21"
  wire width 2 \lsu_type
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:183.14-183.23"
  wire width 32 \lsu_wdata
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:179.7-179.13"
  wire \lsu_we
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:163.7-163.17"
  wire \mult_en_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:165.7-165.18"
  wire \mult_sel_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:169.14-169.34"
  wire width 32 \multdiv_operand_a_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:170.14-170.34"
  wire width 32 \multdiv_operand_b_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:167.13-167.32"
  wire width 2 \multdiv_operator_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:171.7-171.23"
  wire \multdiv_ready_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:168.13-168.35"
  wire width 2 \multdiv_signed_mode_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:197.7-197.15"
  wire \nmi_mode
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:124.7-124.27"
  wire \nt_branch_mispredict
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:194.7-194.26"
  wire \outstanding_load_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:195.7-195.27"
  wire \outstanding_store_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:106.14-106.19"
  wire width 32 \pc_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:105.14-105.19"
  wire width 32 \pc_if
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:118.7-118.24"
  wire \pc_mismatch_alert
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:125.13-125.22"
  wire width 3 \pc_mux_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:122.7-122.13"
  wire \pc_set
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:123.7-123.18"
  wire \pc_set_spec
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:107.14-107.19"
  wire width 32 \pc_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:236.7-236.18"
  wire \perf_branch
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:234.7-234.20"
  wire \perf_div_wait
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:232.7-232.22"
  wire \perf_dside_wait
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:230.7-230.35"
  wire \perf_instr_ret_compressed_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:229.7-229.24"
  wire \perf_instr_ret_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:231.7-231.22"
  wire \perf_iside_wait
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:235.7-235.16"
  wire \perf_jump
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:238.7-238.16"
  wire \perf_load
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:233.7-233.20"
  wire \perf_mul_wait
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:239.7-239.17"
  wire \perf_store
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:237.7-237.19"
  wire \perf_tbranch
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:204.28-204.39"
  wire width 2 upto \pmp_req_err
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:217.13-217.25"
  wire width 2 \priv_mode_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:218.13-218.25"
  wire width 2 \priv_mode_if
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:219.13-219.26"
  wire width 2 \priv_mode_lsu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:192.7-192.15"
  wire \ready_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:162.14-162.23"
  wire width 32 \result_ex
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:521.7-521.22"
  wire \rf_ecc_err_comb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:139.13-139.23"
  wire width 5 \rf_raddr_a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:141.13-141.23"
  wire width 5 \rf_raddr_b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:154.7-154.23"
  wire \rf_rd_a_wb_match
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:155.7-155.23"
  wire \rf_rd_b_wb_match
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:140.14-140.24"
  wire width 32 \rf_rdata_a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:519.32-519.46"
  wire width 32 \rf_rdata_a_ecc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:142.14-142.24"
  wire width 32 \rf_rdata_b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:520.32-520.46"
  wire width 32 \rf_rdata_b_ecc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:143.7-143.15"
  wire \rf_ren_a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:144.7-144.15"
  wire \rf_ren_b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:151.13-151.24"
  wire width 5 \rf_waddr_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:145.13-145.24"
  wire width 5 \rf_waddr_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:147.14-147.29"
  wire width 32 \rf_wdata_fwd_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:152.14-152.25"
  wire width 32 \rf_wdata_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:148.14-148.26"
  wire width 32 \rf_wdata_lsu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:146.14-146.25"
  wire width 32 \rf_wdata_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:518.32-518.47"
  wire width 32 \rf_wdata_wb_ecc
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:153.7-153.15"
  wire \rf_we_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:150.7-150.16"
  wire \rf_we_lsu
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:149.7-149.15"
  wire \rf_we_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:193.7-193.18"
  wire \rf_write_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:56.13-56.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:0.0-0.0"
  wire width 12 \sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5498.$result
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:0.0-0.0"
  wire width 12 \sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5499.$result
  attribute \nosync 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:626.20-626.23"
  wire width 12 \sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5499.inp
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:57.13-57.22"
  wire input 3 \test_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:226.7-226.20"
  wire \trigger_match
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:241.7-241.29"
  wire \unused_illegal_insn_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:754.7-754.27"
  wire \unused_instr_done_wb
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:753.7-753.26"
  wire \unused_instr_new_id
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256.20-256.93"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fetch_enable_q
    connect \B $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5508_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5509_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:312.27-312.56"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:312$5512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_in_ready
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:312$5511_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:312$5512_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:313.23-313.67"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:313$5514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_req_out
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:313$5513_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:313$5514_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:457.22-457.65"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:457$5516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_req_out
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:457$5515_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:457$5516_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:246.7-246.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:246$5503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:246$5503_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:252.7-252.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:252$5505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:252$5505_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:257.24-257.33"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:257$5510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clock_en
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:257$5510_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:312.41-312.56"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:312$5511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_id
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:312$5511_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:313.39-313.67"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:313$5513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pmp_req_err [1]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:313$5513_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:457.37-457.65"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:457$5515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pmp_req_err [0]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:457$5515_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:244.24-244.43"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:244$5500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ctrl_busy
    connect \B \if_busy
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:244$5500_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:244.23-244.55"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:244$5501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:244$5500_Y
    connect \B \lsu_busy
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:244$5501_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256.40-256.65"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \core_busy_q
    connect \B \debug_req_i
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5506_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256.39-256.80"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5506_Y
    connect \B \irq_pending
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5507_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256.38-256.92"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5507_Y
    connect \B \irq_nm_i
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5508_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:458.24-458.52"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:458$5517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_load_err
    connect \B \lsu_store_err
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:458$5517_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:623.26-623.61"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:623$5518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rf_ecc_err_comb
    connect \B \pc_mismatch_alert
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:623$5518_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:623.25-623.79"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:623$5519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:623$5518_Y
    connect \B \csr_shadow_err
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:623$5519_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629.34-629.88"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5524
    parameter \WIDTH 12
    connect \A 12'000000000000
    connect \B \alu_operand_b_ex [11:0]
    connect \S \csr_access
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5524_Y
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:258.20-263.3"
  cell \prim_clock_gating \core_clock_gate_i
    connect \clk_i \clk_i
    connect \clk_o \clk
    connect \en_i \clock_en
    connect \test_en_i \test_en_i
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:644.4-710.3"
  cell $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers \cs_registers_i
    connect \boot_addr_i \boot_addr_i
    connect \branch_i \perf_branch
    connect \branch_taken_i \perf_tbranch
    connect \clk_i \clk
    connect \csr_access_i \csr_access
    connect \csr_addr_i \csr_addr
    connect \csr_depc_o \csr_depc
    connect \csr_mcause_i \exc_cause
    connect \csr_mepc_o \csr_mepc
    connect \csr_mstatus_mie_o \csr_mstatus_mie
    connect \csr_mstatus_tw_o \csr_mstatus_tw
    connect \csr_mtval_i \csr_mtval
    connect \csr_mtvec_init_i \csr_mtvec_init
    connect \csr_mtvec_o \csr_mtvec
    connect \csr_op_en_i \csr_op_en
    connect \csr_op_i \csr_op
    connect \csr_pmp_addr_o \csr_pmp_addr
    connect \csr_pmp_cfg_o \csr_pmp_cfg
    connect \csr_rdata_o \csr_rdata
    connect \csr_restore_dret_i \csr_restore_dret_id
    connect \csr_restore_mret_i \csr_restore_mret_id
    connect \csr_save_cause_i \csr_save_cause
    connect \csr_save_id_i \csr_save_id
    connect \csr_save_if_i \csr_save_if
    connect \csr_save_wb_i \csr_save_wb
    connect \csr_shadow_err_o \csr_shadow_err
    connect \csr_wdata_i \csr_wdata
    connect \data_ind_timing_o \data_ind_timing
    connect \debug_cause_i \debug_cause
    connect \debug_csr_save_i \debug_csr_save
    connect \debug_ebreakm_o \debug_ebreakm
    connect \debug_ebreaku_o \debug_ebreaku
    connect \debug_mode_i \debug_mode
    connect \debug_single_step_o \debug_single_step
    connect \div_wait_i \perf_div_wait
    connect \dside_wait_i \perf_dside_wait
    connect \dummy_instr_en_o \dummy_instr_en
    connect \dummy_instr_mask_o \dummy_instr_mask
    connect \dummy_instr_seed_en_o \dummy_instr_seed_en
    connect \dummy_instr_seed_o \dummy_instr_seed
    connect \hart_id_i \hart_id_i
    connect \icache_enable_o \icache_enable
    connect \illegal_csr_insn_o \illegal_csr_insn_id
    connect \instr_ret_compressed_i \perf_instr_ret_compressed_wb
    connect \instr_ret_i \perf_instr_ret_wb
    connect \irq_external_i \irq_external_i
    connect \irq_fast_i \irq_fast_i
    connect \irq_pending_o \irq_pending
    connect \irq_software_i \irq_software_i
    connect \irq_timer_i \irq_timer_i
    connect \irqs_o \irqs
    connect \iside_wait_i \perf_iside_wait
    connect \jump_i \perf_jump
    connect \mem_load_i \perf_load
    connect \mem_store_i \perf_store
    connect \mul_wait_i \perf_mul_wait
    connect \nmi_mode_i \nmi_mode
    connect \pc_id_i \pc_id
    connect \pc_if_i \pc_if
    connect \pc_wb_i \pc_wb
    connect \priv_mode_id_o \priv_mode_id
    connect \priv_mode_if_o \priv_mode_if
    connect \priv_mode_lsu_o \priv_mode_lsu
    connect \rst_ni \rst_ni
    connect \trigger_match_o \trigger_match
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:428.16-455.3"
  cell \ibex_ex_block \ex_block_i
    connect \alu_adder_result_ex_o \alu_adder_result_ex
    connect \alu_instr_first_cycle_i \instr_first_cycle_id
    connect \alu_operand_a_i \alu_operand_a_ex
    connect \alu_operand_b_i \alu_operand_b_ex
    connect \alu_operator_i \alu_operator_ex
    connect \branch_decision_o \branch_decision
    connect \branch_target_o \branch_target_ex
    connect \bt_a_operand_i \bt_a_operand
    connect \bt_b_operand_i \bt_b_operand
    connect \clk_i \clk
    connect \data_ind_timing_i \data_ind_timing
    connect \div_en_i \div_en_ex
    connect \div_sel_i \div_sel_ex
    connect \ex_valid_o \ex_valid
    connect \imd_val_d_o \imd_val_d_ex
    connect \imd_val_q_i \imd_val_q_ex
    connect \imd_val_we_o \imd_val_we_ex
    connect \mult_en_i \mult_en_ex
    connect \mult_sel_i \mult_sel_ex
    connect \multdiv_operand_a_i \multdiv_operand_a_ex
    connect \multdiv_operand_b_i \multdiv_operand_b_ex
    connect \multdiv_operator_i \multdiv_operator_ex
    connect \multdiv_ready_id_i \multdiv_ready_id
    connect \multdiv_signed_mode_i \multdiv_signed_mode_ex
    connect \result_ex_o \result_ex
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:569.26-581.5"
  cell \ibex_register_file_ff \gen_regfile_ff.register_file_i
    connect \clk_i \clk_i
    connect \dummy_instr_id_i \dummy_instr_id
    connect \raddr_a_i \rf_raddr_a
    connect \raddr_b_i \rf_raddr_b
    connect \rdata_a_o \rf_rdata_a_ecc
    connect \rdata_b_o \rf_rdata_b_ecc
    connect \rst_ni \rst_ni
    connect \test_en_i \test_en_i
    connect \waddr_a_i \rf_waddr_wb
    connect \wdata_a_i \rf_wdata_wb_ecc
    connect \we_a_i \rf_we_wb
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:314.16-426.3"
  cell \ibex_id_stage \id_stage_i
    connect \alu_operand_a_ex_o \alu_operand_a_ex
    connect \alu_operand_b_ex_o \alu_operand_b_ex
    connect \alu_operator_ex_o \alu_operator_ex
    connect \branch_decision_i \branch_decision
    connect \bt_a_operand_o \bt_a_operand
    connect \bt_b_operand_o \bt_b_operand
    connect \clk_i \clk
    connect \csr_access_o \csr_access
    connect \csr_mstatus_mie_i \csr_mstatus_mie
    connect \csr_mstatus_tw_i \csr_mstatus_tw
    connect \csr_mtval_o \csr_mtval
    connect \csr_op_en_o \csr_op_en
    connect \csr_op_o \csr_op
    connect \csr_rdata_i \csr_rdata
    connect \csr_restore_dret_id_o \csr_restore_dret_id
    connect \csr_restore_mret_id_o \csr_restore_mret_id
    connect \csr_save_cause_o \csr_save_cause
    connect \csr_save_id_o \csr_save_id
    connect \csr_save_if_o \csr_save_if
    connect \csr_save_wb_o \csr_save_wb
    connect \ctrl_busy_o \ctrl_busy
    connect \data_ind_timing_i \data_ind_timing
    connect \debug_cause_o \debug_cause
    connect \debug_csr_save_o \debug_csr_save
    connect \debug_ebreakm_i \debug_ebreakm
    connect \debug_ebreaku_i \debug_ebreaku
    connect \debug_mode_o \debug_mode
    connect \debug_req_i \debug_req_i
    connect \debug_single_step_i \debug_single_step
    connect \div_en_ex_o \div_en_ex
    connect \div_sel_ex_o \div_sel_ex
    connect \en_wb_o \en_wb
    connect \ex_valid_i \ex_valid
    connect \exc_cause_o \exc_cause
    connect \exc_pc_mux_o \exc_pc_mux_id
    connect \icache_inval_o \icache_inval
    connect \id_in_ready_o \id_in_ready
    connect \illegal_c_insn_i \illegal_c_insn_id
    connect \illegal_csr_insn_i \illegal_csr_insn_id
    connect \illegal_insn_o \illegal_insn_id
    connect \imd_val_d_ex_i \imd_val_d_ex
    connect \imd_val_q_ex_o \imd_val_q_ex
    connect \imd_val_we_ex_i \imd_val_we_ex
    connect \instr_bp_taken_i \instr_bp_taken_id
    connect \instr_fetch_err_i \instr_fetch_err
    connect \instr_fetch_err_plus2_i \instr_fetch_err_plus2
    connect \instr_first_cycle_id_o \instr_first_cycle_id
    connect \instr_id_done_o \instr_id_done
    connect \instr_is_compressed_i \instr_is_compressed_id
    connect \instr_perf_count_id_o \instr_perf_count_id
    connect \instr_rdata_alu_i \instr_rdata_alu_id
    connect \instr_rdata_c_i \instr_rdata_c_id
    connect \instr_rdata_i \instr_rdata_id
    connect \instr_req_o \instr_req_int
    connect \instr_type_wb_o \instr_type_wb
    connect \instr_valid_clear_o \instr_valid_clear
    connect \instr_valid_i \instr_valid_id
    connect \irq_nm_i \irq_nm_i
    connect \irq_pending_i \irq_pending
    connect \irqs_i \irqs
    connect \lsu_addr_incr_req_i \lsu_addr_incr_req
    connect \lsu_addr_last_i \lsu_addr_last
    connect \lsu_load_err_i \lsu_load_err
    connect \lsu_req_done_i \lsu_req_done
    connect \lsu_req_o \lsu_req
    connect \lsu_resp_valid_i \lsu_resp_valid
    connect \lsu_sign_ext_o \lsu_sign_ext
    connect \lsu_store_err_i \lsu_store_err
    connect \lsu_type_o \lsu_type
    connect \lsu_wdata_o \lsu_wdata
    connect \lsu_we_o \lsu_we
    connect \mult_en_ex_o \mult_en_ex
    connect \mult_sel_ex_o \mult_sel_ex
    connect \multdiv_operand_a_ex_o \multdiv_operand_a_ex
    connect \multdiv_operand_b_ex_o \multdiv_operand_b_ex
    connect \multdiv_operator_ex_o \multdiv_operator_ex
    connect \multdiv_ready_id_o \multdiv_ready_id
    connect \multdiv_signed_mode_ex_o \multdiv_signed_mode_ex
    connect \nmi_mode_o \nmi_mode
    connect \nt_branch_mispredict_o \nt_branch_mispredict
    connect \outstanding_load_wb_i \outstanding_load_wb
    connect \outstanding_store_wb_i \outstanding_store_wb
    connect \pc_id_i \pc_id
    connect \pc_mux_o \pc_mux_id
    connect \pc_set_o \pc_set
    connect \pc_set_spec_o \pc_set_spec
    connect \perf_branch_o \perf_branch
    connect \perf_div_wait_o \perf_div_wait
    connect \perf_dside_wait_o \perf_dside_wait
    connect \perf_jump_o \perf_jump
    connect \perf_mul_wait_o \perf_mul_wait
    connect \perf_tbranch_o \perf_tbranch
    connect \priv_mode_i \priv_mode_id
    connect \ready_wb_i \ready_wb
    connect \result_ex_i \result_ex
    connect \rf_raddr_a_o \rf_raddr_a
    connect \rf_raddr_b_o \rf_raddr_b
    connect \rf_rd_a_wb_match_o \rf_rd_a_wb_match
    connect \rf_rd_b_wb_match_o \rf_rd_b_wb_match
    connect \rf_rdata_a_i \rf_rdata_a
    connect \rf_rdata_b_i \rf_rdata_b
    connect \rf_ren_a_o \rf_ren_a
    connect \rf_ren_b_o \rf_ren_b
    connect \rf_waddr_id_o \rf_waddr_id
    connect \rf_waddr_wb_i \rf_waddr_wb
    connect \rf_wdata_fwd_wb_i \rf_wdata_fwd_wb
    connect \rf_wdata_id_o \rf_wdata_id
    connect \rf_we_id_o \rf_we_id
    connect \rf_write_wb_i \rf_write_wb
    connect \rst_ni \rst_ni
    connect \trigger_match_i \trigger_match
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:265.16-311.3"
  cell \ibex_if_stage \if_stage_i
    connect \boot_addr_i \boot_addr_i
    connect \branch_target_ex_i \branch_target_ex
    connect \clk_i \clk
    connect \csr_depc_i \csr_depc
    connect \csr_mepc_i \csr_mepc
    connect \csr_mtvec_i \csr_mtvec
    connect \csr_mtvec_init_o \csr_mtvec_init
    connect \dummy_instr_en_i \dummy_instr_en
    connect \dummy_instr_id_o \dummy_instr_id
    connect \dummy_instr_mask_i \dummy_instr_mask
    connect \dummy_instr_seed_en_i \dummy_instr_seed_en
    connect \dummy_instr_seed_i \dummy_instr_seed
    connect \exc_cause \exc_cause
    connect \exc_pc_mux_i \exc_pc_mux_id
    connect \icache_enable_i \icache_enable
    connect \icache_inval_i \icache_inval
    connect \id_in_ready_i \id_in_ready
    connect \if_busy_o \if_busy
    connect \illegal_c_insn_id_o \illegal_c_insn_id
    connect \instr_addr_o \instr_addr_o
    connect \instr_bp_taken_o \instr_bp_taken_id
    connect \instr_err_i \instr_err_i
    connect \instr_fetch_err_o \instr_fetch_err
    connect \instr_fetch_err_plus2_o \instr_fetch_err_plus2
    connect \instr_gnt_i \instr_gnt_i
    connect \instr_is_compressed_id_o \instr_is_compressed_id
    connect \instr_new_id_o \instr_new_id
    connect \instr_pmp_err_i \pmp_req_err [1]
    connect \instr_rdata_alu_id_o \instr_rdata_alu_id
    connect \instr_rdata_c_id_o \instr_rdata_c_id
    connect \instr_rdata_i \instr_rdata_i
    connect \instr_rdata_id_o \instr_rdata_id
    connect \instr_req_o \instr_req_out
    connect \instr_rvalid_i \instr_rvalid_i
    connect \instr_valid_clear_i \instr_valid_clear
    connect \instr_valid_id_o \instr_valid_id
    connect \nt_branch_mispredict_i \nt_branch_mispredict
    connect \pc_id_o \pc_id
    connect \pc_if_o \pc_if
    connect \pc_mismatch_alert_o \pc_mismatch_alert
    connect \pc_mux_i \pc_mux_id
    connect \pc_set_i \pc_set
    connect \pc_set_spec_i \pc_set_spec
    connect \req_i \instr_req_int
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:459.23-489.3"
  cell \ibex_load_store_unit \load_store_unit_i
    connect \adder_result_ex_i \alu_adder_result_ex
    connect \addr_incr_req_o \lsu_addr_incr_req
    connect \addr_last_o \lsu_addr_last
    connect \busy_o \lsu_busy
    connect \clk_i \clk
    connect \data_addr_o \data_addr_o
    connect \data_be_o \data_be_o
    connect \data_err_i \data_err_i
    connect \data_gnt_i \data_gnt_i
    connect \data_pmp_err_i \pmp_req_err [0]
    connect \data_rdata_i \data_rdata_i
    connect \data_req_o \data_req_out
    connect \data_rvalid_i \data_rvalid_i
    connect \data_wdata_o \data_wdata_o
    connect \data_we_o \data_we_o
    connect \load_err_o \lsu_load_err
    connect \lsu_rdata_o \rf_wdata_lsu
    connect \lsu_rdata_valid_o \rf_we_lsu
    connect \lsu_req_done_o \lsu_req_done
    connect \lsu_req_i \lsu_req
    connect \lsu_resp_valid_o \lsu_resp_valid
    connect \lsu_sign_ext_i \lsu_sign_ext
    connect \lsu_type_i \lsu_type
    connect \lsu_wdata_i \lsu_wdata
    connect \lsu_we_i \lsu_we
    connect \perf_load_o \perf_load
    connect \perf_store_o \perf_store
    connect \rst_ni \rst_ni
    connect \store_err_o \lsu_store_err
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:490.16-517.3"
  cell \ibex_wb_stage \wb_stage_i
    connect \clk_i \clk
    connect \en_wb_i \en_wb
    connect \instr_done_wb_o \instr_done_wb
    connect \instr_is_compressed_id_i \instr_is_compressed_id
    connect \instr_perf_count_id_i \instr_perf_count_id
    connect \instr_type_wb_i \instr_type_wb
    connect \lsu_resp_err_i \lsu_resp_err
    connect \lsu_resp_valid_i \lsu_resp_valid
    connect \outstanding_load_wb_o \outstanding_load_wb
    connect \outstanding_store_wb_o \outstanding_store_wb
    connect \pc_id_i \pc_id
    connect \pc_wb_o \pc_wb
    connect \perf_instr_ret_compressed_wb_o \perf_instr_ret_compressed_wb
    connect \perf_instr_ret_wb_o \perf_instr_ret_wb
    connect \ready_wb_o \ready_wb
    connect \rf_waddr_id_i \rf_waddr_id
    connect \rf_waddr_wb_o \rf_waddr_wb
    connect \rf_wdata_fwd_wb_o \rf_wdata_fwd_wb
    connect \rf_wdata_id_i \rf_wdata_id
    connect \rf_wdata_lsu_i \rf_wdata_lsu
    connect \rf_wdata_wb_o \rf_wdata_wb
    connect \rf_we_id_i \rf_we_id
    connect \rf_we_lsu_i \rf_we_lsu
    connect \rf_we_wb_o \rf_we_wb
    connect \rf_write_wb_o \rf_write_wb
    connect \rst_ni \rst_ni
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:0.0-0.0"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:0$5520
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5499.inp[11:0]$5523 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5524_Y
    assign $0\sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5499.$result[11:0]$5522 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5524_Y
    assign $0\sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5498.$result[11:0]$5521 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5524_Y
    sync always
      update \sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5498.$result $0\sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5498.$result[11:0]$5521
      update \sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5499.$result 12'x
      update \sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5499.inp 12'x
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:245.2-249.31"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:245$5502
    assign $0\core_busy_q[0:0] \core_busy_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:246.3-249.31"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:246$5503_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:246.7-246.14"
      case 1'1
        assign $0\core_busy_q[0:0] 1'0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:248.3-248.7"
      case 
        assign $0\core_busy_q[0:0] \core_busy_d
    end
    sync posedge \clk_i
      update \core_busy_q $0\core_busy_q[0:0]
    sync negedge \rst_ni
      update \core_busy_q $0\core_busy_q[0:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:251.2-255.27"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:251$5504
    assign $0\fetch_enable_q[0:0] \fetch_enable_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:252.3-255.27"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:252$5505_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:252.7-252.14"
      case 1'1
        assign $0\fetch_enable_q[0:0] 1'0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:254.3-254.7"
      case 
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:254.8-255.27"
        switch \fetch_enable_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:254.12-254.26"
          case 1'1
            assign $0\fetch_enable_q[0:0] 1'1
          case 
        end
    end
    sync posedge \clk_i
      update \fetch_enable_q $0\fetch_enable_q[0:0]
    sync negedge \rst_ni
      update \fetch_enable_q $0\fetch_enable_q[0:0]
  end
  connect \core_busy_d $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:244$5501_Y
  connect \clock_en $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:256$5509_Y
  connect \core_sleep_o $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:257$5510_Y
  connect \perf_iside_wait $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:312$5512_Y
  connect \instr_req_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:313$5514_Y
  connect \unused_illegal_insn_id \illegal_insn_id
  connect \data_req_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:457$5516_Y
  connect \lsu_resp_err $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:458$5517_Y
  connect \alert_minor_o 1'0
  connect \alert_major_o $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:623$5519_Y
  connect \csr_wdata \alu_operand_a_ex
  connect \csr_addr \sv2v_cast_12$func$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_core.v:629$5498.$result
  connect \unused_instr_new_id \instr_new_id
  connect \unused_instr_done_wb \instr_done_wb
  connect \gen_no_regfile_ecc.unused_rf_ren_a \rf_ren_a
  connect \gen_no_regfile_ecc.unused_rf_ren_b \rf_ren_b
  connect \gen_no_regfile_ecc.unused_rf_rd_a_wb_match \rf_rd_a_wb_match
  connect \gen_no_regfile_ecc.unused_rf_rd_b_wb_match \rf_rd_b_wb_match
  connect \rf_wdata_wb_ecc \rf_wdata_wb
  connect \rf_rdata_a \rf_rdata_a_ecc
  connect \rf_rdata_b \rf_rdata_b_ecc
  connect \rf_ecc_err_comb 1'0
  connect \g_no_pmp.unused_priv_lvl_if \priv_mode_if
  connect \g_no_pmp.unused_priv_lvl_ls \priv_mode_lsu
  connect \g_no_pmp.unused_csr_pmp_addr \csr_pmp_addr
  connect \g_no_pmp.unused_csr_pmp_cfg \csr_pmp_cfg
  connect \pmp_req_err [1] 1'0
  connect \pmp_req_err [0] 1'0
end
attribute \liberty_cell 1
attribute \area "65244.809"
attribute \blackbox 1
module \ibex_ex_block
  wire width 32 output 12 \alu_adder_result_ex_o
  attribute \capacitance "0.0028"
  wire input 1 \alu_instr_first_cycle_i
  wire width 32 input 13 \alu_operand_a_i
  wire width 32 input 14 \alu_operand_b_i
  wire width 6 input 15 \alu_operator_i
  attribute \capacitance "0.0010"
  wire output 2 \branch_decision_o
  wire width 32 output 16 \branch_target_o
  wire width 32 input 17 \bt_a_operand_i
  wire width 32 input 18 \bt_b_operand_i
  attribute \capacitance "0.0334"
  wire input 3 \clk_i
  attribute \capacitance "0.0042"
  wire input 4 \data_ind_timing_i
  attribute \capacitance "0.0045"
  wire input 5 \div_en_i
  attribute \capacitance "0.0036"
  wire input 6 \div_sel_i
  attribute \capacitance "0.0002"
  wire output 7 \ex_valid_o
  wire width 68 output 19 \imd_val_d_o
  wire width 68 input 20 \imd_val_q_i
  wire width 2 output 21 \imd_val_we_o
  attribute \capacitance "0.0025"
  wire input 8 \mult_en_i
  attribute \capacitance "0.0827"
  wire input 9 \mult_sel_i
  wire width 32 input 22 \multdiv_operand_a_i
  wire width 32 input 23 \multdiv_operand_b_i
  wire width 2 input 24 \multdiv_operator_i
  attribute \capacitance "0.0032"
  wire input 10 \multdiv_ready_id_i
  wire width 2 input 25 \multdiv_signed_mode_i
  wire width 32 output 26 \result_ex_o
  attribute \capacitance "0.0030"
  wire input 11 \rst_ni
end
attribute \liberty_cell 1
attribute \area "17660.809"
attribute \blackbox 1
module \ibex_id_stage
  wire width 32 output 75 \alu_operand_a_ex_o
  wire width 32 output 76 \alu_operand_b_ex_o
  wire width 6 output 77 \alu_operator_ex_o
  attribute \capacitance "0.0052"
  wire input 6 \branch_decision_i
  wire width 32 output 78 \bt_a_operand_o
  wire width 32 output 79 \bt_b_operand_o
  attribute \capacitance "0.0813"
  wire input 1 \clk_i
  attribute \capacitance "0.0007"
  wire output 7 \csr_access_o
  attribute \capacitance "0.0029"
  wire input 8 \csr_mstatus_mie_i
  attribute \capacitance "0.0026"
  wire input 9 \csr_mstatus_tw_i
  wire width 32 output 80 \csr_mtval_o
  attribute \capacitance "0.0015"
  wire output 10 \csr_op_en_o
  wire width 2 output 81 \csr_op_o
  wire width 32 input 82 \csr_rdata_i
  attribute \capacitance "0.0008"
  wire output 11 \csr_restore_dret_id_o
  attribute \capacitance "0.0032"
  wire output 12 \csr_restore_mret_id_o
  attribute \capacitance "0.0010"
  wire output 13 \csr_save_cause_o
  attribute \capacitance "0.0014"
  wire output 14 \csr_save_id_o
  attribute \capacitance "0.0009"
  wire output 15 \csr_save_if_o
  attribute \capacitance "0.0066"
  wire output 16 \csr_save_wb_o
  attribute \capacitance "0.0016"
  wire output 17 \ctrl_busy_o
  attribute \capacitance "0.0031"
  wire input 2 \data_ind_timing_i
  wire width 3 output 83 \debug_cause_o
  attribute \capacitance "0.0015"
  wire output 18 \debug_csr_save_o
  attribute \capacitance "0.0034"
  wire input 19 \debug_ebreakm_i
  attribute \capacitance "0.0034"
  wire input 20 \debug_ebreaku_i
  attribute \capacitance "0.0002"
  wire output 21 \debug_mode_o
  attribute \capacitance "0.0033"
  wire input 22 \debug_req_i
  attribute \capacitance "0.0037"
  wire input 23 \debug_single_step_i
  attribute \capacitance "0.0022"
  wire output 24 \div_en_ex_o
  attribute \capacitance "0.0005"
  wire output 25 \div_sel_ex_o
  attribute \capacitance "0.0020"
  wire output 26 \en_wb_o
  attribute \capacitance "0.0046"
  wire input 27 \ex_valid_i
  wire width 6 output 84 \exc_cause_o
  wire width 2 output 85 \exc_pc_mux_o
  attribute \capacitance "0.0005"
  wire output 28 \icache_inval_o
  attribute \capacitance "0.0027"
  wire output 29 \id_in_ready_o
  attribute \capacitance "0.0036"
  wire input 30 \illegal_c_insn_i
  attribute \capacitance "0.0102"
  wire input 31 \illegal_csr_insn_i
  attribute \capacitance "0.0009"
  wire output 32 \illegal_insn_o
  wire width 68 input 86 \imd_val_d_ex_i
  wire width 68 output 87 \imd_val_q_ex_o
  wire width 2 input 88 \imd_val_we_ex_i
  attribute \capacitance "0.0000"
  wire input 33 \instr_bp_taken_i
  attribute \capacitance "0.0188"
  wire input 34 \instr_fetch_err_i
  attribute \capacitance "0.0057"
  wire input 35 \instr_fetch_err_plus2_i
  attribute \capacitance "0.0014"
  wire output 36 \instr_first_cycle_id_o
  attribute \capacitance "0.0004"
  wire output 37 \instr_id_done_o
  attribute \capacitance "0.0054"
  wire input 38 \instr_is_compressed_i
  attribute \capacitance "0.0013"
  wire output 39 \instr_perf_count_id_o
  wire width 32 input 89 \instr_rdata_alu_i
  wire width 16 input 90 \instr_rdata_c_i
  wire width 32 input 5 \instr_rdata_i
  attribute \capacitance "0.0025"
  wire output 4 \instr_req_o
  wire width 2 output 91 \instr_type_wb_o
  attribute \capacitance "0.0010"
  wire output 40 \instr_valid_clear_o
  attribute \capacitance "0.0452"
  wire input 41 \instr_valid_i
  attribute \capacitance "0.0042"
  wire input 42 \irq_nm_i
  attribute \capacitance "0.0031"
  wire input 43 \irq_pending_i
  wire width 18 input 92 \irqs_i
  attribute \capacitance "0.0174"
  wire input 44 \lsu_addr_incr_req_i
  wire width 32 input 93 \lsu_addr_last_i
  attribute \capacitance "0.0035"
  wire input 45 \lsu_load_err_i
  attribute \capacitance "0.0000"
  wire input 46 \lsu_req_done_i
  attribute \capacitance "0.0007"
  wire output 47 \lsu_req_o
  attribute \capacitance "0.0065"
  wire input 48 \lsu_resp_valid_i
  attribute \capacitance "0.0026"
  wire output 49 \lsu_sign_ext_o
  attribute \capacitance "0.0023"
  wire input 50 \lsu_store_err_i
  wire width 2 output 94 \lsu_type_o
  wire width 32 output 95 \lsu_wdata_o
  attribute \capacitance "0.0004"
  wire output 51 \lsu_we_o
  attribute \capacitance "0.0005"
  wire output 52 \mult_en_ex_o
  attribute \capacitance "0.0020"
  wire output 53 \mult_sel_ex_o
  wire width 32 output 96 \multdiv_operand_a_ex_o
  wire width 32 output 97 \multdiv_operand_b_ex_o
  wire width 2 output 98 \multdiv_operator_ex_o
  attribute \capacitance "0.0013"
  wire output 54 \multdiv_ready_id_o
  wire width 2 output 99 \multdiv_signed_mode_ex_o
  attribute \capacitance "0.0015"
  wire output 55 \nmi_mode_o
  attribute \capacitance "0.0160"
  wire output 56 \nt_branch_mispredict_o
  attribute \capacitance "0.0000"
  wire input 57 \outstanding_load_wb_i
  attribute \capacitance "0.0000"
  wire input 58 \outstanding_store_wb_i
  wire width 32 input 100 \pc_id_i
  wire width 3 output 101 \pc_mux_o
  attribute \capacitance "0.0017"
  wire output 59 \pc_set_o
  attribute \capacitance "0.0008"
  wire output 60 \pc_set_spec_o
  attribute \capacitance "0.0019"
  wire output 61 \perf_branch_o
  attribute \capacitance "0.0019"
  wire output 62 \perf_div_wait_o
  attribute \capacitance "0.0007"
  wire output 63 \perf_dside_wait_o
  attribute \capacitance "0.0015"
  wire output 64 \perf_jump_o
  attribute \capacitance "0.0007"
  wire output 65 \perf_mul_wait_o
  attribute \capacitance "0.0025"
  wire output 66 \perf_tbranch_o
  wire width 2 input 102 \priv_mode_i
  attribute \capacitance "0.0083"
  wire input 67 \ready_wb_i
  wire width 32 input 103 \result_ex_i
  wire width 5 output 104 \rf_raddr_a_o
  wire width 5 output 105 \rf_raddr_b_o
  attribute \capacitance "0.0321"
  wire output 68 \rf_rd_a_wb_match_o
  attribute \capacitance "0.0205"
  wire output 69 \rf_rd_b_wb_match_o
  wire width 32 input 106 \rf_rdata_a_i
  wire width 32 input 107 \rf_rdata_b_i
  attribute \capacitance "0.0003"
  wire output 70 \rf_ren_a_o
  attribute \capacitance "0.0004"
  wire output 71 \rf_ren_b_o
  wire width 5 output 108 \rf_waddr_id_o
  wire width 5 input 109 \rf_waddr_wb_i
  wire width 32 input 110 \rf_wdata_fwd_wb_i
  wire width 32 output 111 \rf_wdata_id_o
  attribute \capacitance "0.0015"
  wire output 72 \rf_we_id_o
  attribute \capacitance "0.0000"
  wire input 73 \rf_write_wb_i
  attribute \capacitance "0.0156"
  wire input 3 \rst_ni
  attribute \capacitance "0.0033"
  wire input 74 \trigger_match_i
end
attribute \liberty_cell 1
attribute \area "23272.369"
attribute \blackbox 1
module \ibex_if_stage
  wire width 32 input 29 \boot_addr_i
  wire width 32 input 30 \branch_target_ex_i
  attribute \capacitance "0.0525"
  wire input 1 \clk_i
  wire width 32 input 31 \csr_depc_i
  wire width 32 input 32 \csr_mepc_i
  wire width 32 input 33 \csr_mtvec_i
  attribute \capacitance "0.0011"
  wire output 3 \csr_mtvec_init_o
  attribute \capacitance "0.0000"
  wire input 4 \dummy_instr_en_i
  attribute \capacitance "0.0054"
  wire output 5 \dummy_instr_id_o
  wire width 3 input 34 \dummy_instr_mask_i
  attribute \capacitance "0.0000"
  wire input 6 \dummy_instr_seed_en_i
  wire width 32 input 35 \dummy_instr_seed_i
  wire width 6 input 36 \exc_cause
  wire width 2 input 37 \exc_pc_mux_i
  attribute \capacitance "0.0000"
  wire input 7 \icache_enable_i
  attribute \capacitance "0.0000"
  wire input 8 \icache_inval_i
  attribute \capacitance "0.0025"
  wire input 9 \id_in_ready_i
  attribute \capacitance "0.0003"
  wire output 10 \if_busy_o
  attribute \capacitance "0.0015"
  wire output 11 \illegal_c_insn_id_o
  wire width 32 output 38 \instr_addr_o
  attribute \capacitance "0.0056"
  wire output 12 \instr_bp_taken_o
  attribute \capacitance "0.0042"
  wire input 13 \instr_err_i
  attribute \capacitance "0.0013"
  wire output 14 \instr_fetch_err_o
  attribute \capacitance "0.0011"
  wire output 15 \instr_fetch_err_plus2_o
  attribute \capacitance "0.0033"
  wire input 16 \instr_gnt_i
  attribute \capacitance "0.0006"
  wire output 17 \instr_is_compressed_id_o
  attribute \capacitance "0.0007"
  wire output 18 \instr_new_id_o
  attribute \capacitance "0.0025"
  wire input 19 \instr_pmp_err_i
  wire width 32 output 39 \instr_rdata_alu_id_o
  wire width 16 output 40 \instr_rdata_c_id_o
  wire width 32 input 41 \instr_rdata_i
  wire width 32 output 42 \instr_rdata_id_o
  attribute \capacitance "0.0006"
  wire output 20 \instr_req_o
  attribute \capacitance "0.0025"
  wire input 21 \instr_rvalid_i
  attribute \capacitance "0.0033"
  wire input 22 \instr_valid_clear_i
  attribute \capacitance "0.0008"
  wire output 23 \instr_valid_id_o
  attribute \capacitance "0.0033"
  wire input 24 \nt_branch_mispredict_i
  wire width 32 output 43 \pc_id_o
  wire width 32 output 44 \pc_if_o
  attribute \capacitance "0.0050"
  wire output 25 \pc_mismatch_alert_o
  wire width 3 input 45 \pc_mux_i
  attribute \capacitance "0.0035"
  wire input 26 \pc_set_i
  attribute \capacitance "0.0158"
  wire input 27 \pc_set_spec_i
  attribute \capacitance "0.0031"
  wire input 28 \req_i
  attribute \capacitance "0.0058"
  wire input 2 \rst_ni
end
attribute \liberty_cell 1
attribute \area "7643.537"
attribute \blackbox 1
module \ibex_load_store_unit
  wire width 32 input 21 \adder_result_ex_i
  attribute \capacitance "0.0019"
  wire output 3 \addr_incr_req_o
  wire width 32 output 22 \addr_last_o
  attribute \capacitance "0.0013"
  wire output 4 \busy_o
  attribute \capacitance "0.0283"
  wire input 1 \clk_i
  wire width 32 output 23 \data_addr_o
  wire width 4 output 24 \data_be_o
  attribute \capacitance "0.0025"
  wire input 5 \data_err_i
  attribute \capacitance "0.0027"
  wire input 6 \data_gnt_i
  attribute \capacitance "0.0027"
  wire input 7 \data_pmp_err_i
  wire width 32 input 25 \data_rdata_i
  attribute \capacitance "0.0019"
  wire output 8 \data_req_o
  attribute \capacitance "0.0030"
  wire input 9 \data_rvalid_i
  wire width 32 output 26 \data_wdata_o
  attribute \capacitance "0.0007"
  wire output 10 \data_we_o
  attribute \capacitance "0.0006"
  wire output 11 \load_err_o
  wire width 32 output 27 \lsu_rdata_o
  attribute \capacitance "0.0027"
  wire output 12 \lsu_rdata_valid_o
  attribute \capacitance "0.0005"
  wire output 13 \lsu_req_done_o
  attribute \capacitance "0.0026"
  wire input 14 \lsu_req_i
  attribute \capacitance "0.0008"
  wire output 15 \lsu_resp_valid_o
  attribute \capacitance "0.0031"
  wire input 16 \lsu_sign_ext_i
  wire width 2 input 28 \lsu_type_i
  wire width 32 input 29 \lsu_wdata_i
  attribute \capacitance "0.0031"
  wire input 17 \lsu_we_i
  attribute \capacitance "0.0006"
  wire output 18 \perf_load_o
  attribute \capacitance "0.0013"
  wire output 19 \perf_store_o
  attribute \capacitance "0.0154"
  wire input 2 \rst_ni
  attribute \capacitance "0.0021"
  wire output 20 \store_err_o
end
attribute \liberty_cell 1
attribute \area "64992.812"
attribute \blackbox 1
module \ibex_register_file_ff
  attribute \capacitance "0.0632"
  wire input 1 \clk_i
  attribute \capacitance "0.0000"
  wire input 3 \dummy_instr_id_i
  wire width 5 input 6 \raddr_a_i
  wire width 5 input 7 \raddr_b_i
  wire width 32 output 8 \rdata_a_o
  wire width 32 output 9 \rdata_b_o
  attribute \capacitance "0.0161"
  wire input 2 \rst_ni
  attribute \capacitance "0.0000"
  wire input 4 \test_en_i
  wire width 5 input 10 \waddr_a_i
  wire width 32 input 11 \wdata_a_i
  attribute \capacitance "0.0069"
  wire input 5 \we_a_i
end
attribute \liberty_cell 1
attribute \area "1640.314"
attribute \blackbox 1
module \ibex_wb_stage
  attribute \capacitance "0.0000"
  wire input 1 \clk_i
  attribute \capacitance "0.0026"
  wire input 5 \en_wb_i
  attribute \capacitance "0.0014"
  wire output 6 \instr_done_wb_o
  attribute \capacitance "0.0026"
  wire input 7 \instr_is_compressed_id_i
  attribute \capacitance "0.0026"
  wire input 8 \instr_perf_count_id_i
  wire width 2 input 19 \instr_type_wb_i
  attribute \capacitance "0.0030"
  wire input 9 \lsu_resp_err_i
  attribute \capacitance "0.0027"
  wire input 3 \lsu_resp_valid_i
  attribute \capacitance "0.0009"
  wire output 10 \outstanding_load_wb_o
  attribute \capacitance "0.0004"
  wire output 11 \outstanding_store_wb_o
  wire width 32 input 4 \pc_id_i
  wire width 32 output 20 \pc_wb_o
  attribute \capacitance "0.0003"
  wire output 12 \perf_instr_ret_compressed_wb_o
  attribute \capacitance "0.0011"
  wire output 13 \perf_instr_ret_wb_o
  attribute \capacitance "0.0009"
  wire output 14 \ready_wb_o
  wire width 5 input 21 \rf_waddr_id_i
  wire width 5 output 22 \rf_waddr_wb_o
  wire width 32 output 23 \rf_wdata_fwd_wb_o
  wire width 32 input 24 \rf_wdata_id_i
  wire width 32 input 25 \rf_wdata_lsu_i
  wire width 32 output 26 \rf_wdata_wb_o
  attribute \capacitance "0.0052"
  wire input 15 \rf_we_id_i
  attribute \capacitance "0.0026"
  wire input 16 \rf_we_lsu_i
  attribute \capacitance "0.0009"
  wire output 17 \rf_we_wb_o
  attribute \capacitance "0.0004"
  wire output 18 \rf_write_wb_o
  attribute \capacitance "0.0000"
  wire input 2 \rst_ni
end
attribute \hdlname "prim_clock_gating"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:7.1-23.10"
module \prim_clock_gating
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:16.3-20.6"
  wire $0\en_latch[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:16.3-20.6"
  wire $1\en_latch[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:21.18-21.34"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:21$5648_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:17.9-17.15"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:17$5646_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:18.18-18.34"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:18$5647_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:8.10-8.15"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:11.10-11.15"
  wire output 4 \clk_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:9.10-9.14"
  wire input 2 \en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:14.7-14.15"
  wire \en_latch
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:10.10-10.19"
  wire input 3 \test_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:21.18-21.34"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:21$5648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \en_latch
    connect \B \clk_i
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:21$5648_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:17.9-17.15"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:17$5646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:17$5646_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:18.18-18.34"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:18$5647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \en_i
    connect \B \test_en_i
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:18$5647_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:16.3-20.6"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:16$5645
    assign { } { }
    assign $0\en_latch[0:0] $1\en_latch[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:17.5-19.8"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:17$5646_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:17.9-17.15"
      case 1'1
        assign { } { }
        assign $1\en_latch[0:0] $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:18$5647_Y
      case 
        assign $1\en_latch[0:0] \en_latch
    end
    sync always
      update \en_latch $0\en_latch[0:0]
  end
  connect \clk_o $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/prim_clock_gating.v:21$5648_Y
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111o_1
  wire $auto$rtlil.cc:2977:AndGate$30
  wire $auto$rtlil.cc:2979:OrGate$32
  wire $auto$rtlil.cc:2979:OrGate$34
  wire $auto$rtlil.cc:2979:OrGate$36
  attribute \capacitance "0.0024120000"
  wire input 2 \A1
  attribute \capacitance "0.0022890000"
  wire input 3 \A2
  attribute \capacitance "0.0024100000"
  wire input 4 \B1
  attribute \capacitance "0.0023750000"
  wire input 5 \C1
  attribute \capacitance "0.0023470000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$29
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$30
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$31
    connect \A $auto$rtlil.cc:2977:AndGate$30
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$32
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$33
    connect \A $auto$rtlil.cc:2979:OrGate$32
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$34
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$35
    connect \A $auto$rtlil.cc:2979:OrGate$34
    connect \B \D1
    connect \Y $auto$rtlil.cc:2979:OrGate$36
  end
  cell $specify2 $auto$liberty.cc:737:execute$37
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$38
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$39
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$40
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$41
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$36
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111o_2
  wire $auto$rtlil.cc:2977:AndGate$43
  wire $auto$rtlil.cc:2979:OrGate$45
  wire $auto$rtlil.cc:2979:OrGate$47
  wire $auto$rtlil.cc:2979:OrGate$49
  attribute \capacitance "0.0024650000"
  wire input 2 \A1
  attribute \capacitance "0.0023940000"
  wire input 3 \A2
  attribute \capacitance "0.0023330000"
  wire input 4 \B1
  attribute \capacitance "0.0024560000"
  wire input 5 \C1
  attribute \capacitance "0.0024250000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$42
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$43
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$44
    connect \A $auto$rtlil.cc:2977:AndGate$43
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$45
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$46
    connect \A $auto$rtlil.cc:2979:OrGate$45
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$47
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$48
    connect \A $auto$rtlil.cc:2979:OrGate$47
    connect \B \D1
    connect \Y $auto$rtlil.cc:2979:OrGate$49
  end
  cell $specify2 $auto$liberty.cc:737:execute$50
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$51
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$52
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$53
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$54
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$49
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111o_4
  wire $auto$rtlil.cc:2977:AndGate$56
  wire $auto$rtlil.cc:2979:OrGate$58
  wire $auto$rtlil.cc:2979:OrGate$60
  wire $auto$rtlil.cc:2979:OrGate$62
  attribute \capacitance "0.0042960000"
  wire input 2 \A1
  attribute \capacitance "0.0044660000"
  wire input 3 \A2
  attribute \capacitance "0.0044630000"
  wire input 4 \B1
  attribute \capacitance "0.0043980000"
  wire input 5 \C1
  attribute \capacitance "0.0043130000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$55
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$56
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$57
    connect \A $auto$rtlil.cc:2977:AndGate$56
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$58
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$59
    connect \A $auto$rtlil.cc:2979:OrGate$58
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$60
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$61
    connect \A $auto$rtlil.cc:2979:OrGate$60
    connect \B \D1
    connect \Y $auto$rtlil.cc:2979:OrGate$62
  end
  cell $specify2 $auto$liberty.cc:737:execute$63
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$64
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$65
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$66
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$67
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$62
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111oi_0
  wire $auto$rtlil.cc:2976:NotGate$69
  wire $auto$rtlil.cc:2976:NotGate$71
  wire $auto$rtlil.cc:2976:NotGate$75
  wire $auto$rtlil.cc:2976:NotGate$79
  wire $auto$rtlil.cc:2976:NotGate$83
  wire $auto$rtlil.cc:2976:NotGate$85
  wire $auto$rtlil.cc:2976:NotGate$89
  wire $auto$rtlil.cc:2976:NotGate$93
  wire $auto$rtlil.cc:2977:AndGate$73
  wire $auto$rtlil.cc:2977:AndGate$77
  wire $auto$rtlil.cc:2977:AndGate$81
  wire $auto$rtlil.cc:2977:AndGate$87
  wire $auto$rtlil.cc:2977:AndGate$91
  wire $auto$rtlil.cc:2977:AndGate$95
  wire $auto$rtlil.cc:2979:OrGate$97
  attribute \capacitance "0.0018940000"
  wire input 2 \A1
  attribute \capacitance "0.0018450000"
  wire input 3 \A2
  attribute \capacitance "0.0017480000"
  wire input 4 \B1
  attribute \capacitance "0.0018950000"
  wire input 5 \C1
  attribute \capacitance "0.0017730000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$72
    connect \A $auto$rtlil.cc:2976:NotGate$69
    connect \B $auto$rtlil.cc:2976:NotGate$71
    connect \Y $auto$rtlil.cc:2977:AndGate$73
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$76
    connect \A $auto$rtlil.cc:2977:AndGate$73
    connect \B $auto$rtlil.cc:2976:NotGate$75
    connect \Y $auto$rtlil.cc:2977:AndGate$77
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$80
    connect \A $auto$rtlil.cc:2977:AndGate$77
    connect \B $auto$rtlil.cc:2976:NotGate$79
    connect \Y $auto$rtlil.cc:2977:AndGate$81
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$86
    connect \A $auto$rtlil.cc:2976:NotGate$83
    connect \B $auto$rtlil.cc:2976:NotGate$85
    connect \Y $auto$rtlil.cc:2977:AndGate$87
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$90
    connect \A $auto$rtlil.cc:2977:AndGate$87
    connect \B $auto$rtlil.cc:2976:NotGate$89
    connect \Y $auto$rtlil.cc:2977:AndGate$91
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$94
    connect \A $auto$rtlil.cc:2977:AndGate$91
    connect \B $auto$rtlil.cc:2976:NotGate$93
    connect \Y $auto$rtlil.cc:2977:AndGate$95
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$96
    connect \A $auto$rtlil.cc:2977:AndGate$81
    connect \B $auto$rtlil.cc:2977:AndGate$95
    connect \Y $auto$rtlil.cc:2979:OrGate$97
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$68
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$69
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$70
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$71
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$74
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$75
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$78
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$79
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$82
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$83
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$84
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$85
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$88
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$89
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$92
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$93
  end
  cell $specify2 $auto$liberty.cc:737:execute$100
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$101
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$102
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$98
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$99
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$97
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111oi_1
  wire $auto$rtlil.cc:2976:NotGate$104
  wire $auto$rtlil.cc:2976:NotGate$106
  wire $auto$rtlil.cc:2976:NotGate$110
  wire $auto$rtlil.cc:2976:NotGate$114
  wire $auto$rtlil.cc:2976:NotGate$118
  wire $auto$rtlil.cc:2976:NotGate$120
  wire $auto$rtlil.cc:2976:NotGate$124
  wire $auto$rtlil.cc:2976:NotGate$128
  wire $auto$rtlil.cc:2977:AndGate$108
  wire $auto$rtlil.cc:2977:AndGate$112
  wire $auto$rtlil.cc:2977:AndGate$116
  wire $auto$rtlil.cc:2977:AndGate$122
  wire $auto$rtlil.cc:2977:AndGate$126
  wire $auto$rtlil.cc:2977:AndGate$130
  wire $auto$rtlil.cc:2979:OrGate$132
  attribute \capacitance "0.0022890000"
  wire input 2 \A1
  attribute \capacitance "0.0023500000"
  wire input 3 \A2
  attribute \capacitance "0.0024050000"
  wire input 4 \B1
  attribute \capacitance "0.0024310000"
  wire input 5 \C1
  attribute \capacitance "0.0024550000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$107
    connect \A $auto$rtlil.cc:2976:NotGate$104
    connect \B $auto$rtlil.cc:2976:NotGate$106
    connect \Y $auto$rtlil.cc:2977:AndGate$108
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$111
    connect \A $auto$rtlil.cc:2977:AndGate$108
    connect \B $auto$rtlil.cc:2976:NotGate$110
    connect \Y $auto$rtlil.cc:2977:AndGate$112
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$115
    connect \A $auto$rtlil.cc:2977:AndGate$112
    connect \B $auto$rtlil.cc:2976:NotGate$114
    connect \Y $auto$rtlil.cc:2977:AndGate$116
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$121
    connect \A $auto$rtlil.cc:2976:NotGate$118
    connect \B $auto$rtlil.cc:2976:NotGate$120
    connect \Y $auto$rtlil.cc:2977:AndGate$122
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$125
    connect \A $auto$rtlil.cc:2977:AndGate$122
    connect \B $auto$rtlil.cc:2976:NotGate$124
    connect \Y $auto$rtlil.cc:2977:AndGate$126
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$129
    connect \A $auto$rtlil.cc:2977:AndGate$126
    connect \B $auto$rtlil.cc:2976:NotGate$128
    connect \Y $auto$rtlil.cc:2977:AndGate$130
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$131
    connect \A $auto$rtlil.cc:2977:AndGate$116
    connect \B $auto$rtlil.cc:2977:AndGate$130
    connect \Y $auto$rtlil.cc:2979:OrGate$132
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$103
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$104
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$105
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$106
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$109
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$110
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$113
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$114
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$117
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$118
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$119
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$120
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$123
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$124
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$127
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$128
  end
  cell $specify2 $auto$liberty.cc:737:execute$133
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$134
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$135
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$136
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$137
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$132
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111oi_2
  wire $auto$rtlil.cc:2976:NotGate$139
  wire $auto$rtlil.cc:2976:NotGate$141
  wire $auto$rtlil.cc:2976:NotGate$145
  wire $auto$rtlil.cc:2976:NotGate$149
  wire $auto$rtlil.cc:2976:NotGate$153
  wire $auto$rtlil.cc:2976:NotGate$155
  wire $auto$rtlil.cc:2976:NotGate$159
  wire $auto$rtlil.cc:2976:NotGate$163
  wire $auto$rtlil.cc:2977:AndGate$143
  wire $auto$rtlil.cc:2977:AndGate$147
  wire $auto$rtlil.cc:2977:AndGate$151
  wire $auto$rtlil.cc:2977:AndGate$157
  wire $auto$rtlil.cc:2977:AndGate$161
  wire $auto$rtlil.cc:2977:AndGate$165
  wire $auto$rtlil.cc:2979:OrGate$167
  attribute \capacitance "0.0048170000"
  wire input 2 \A1
  attribute \capacitance "0.0044720000"
  wire input 3 \A2
  attribute \capacitance "0.0043640000"
  wire input 4 \B1
  attribute \capacitance "0.0047370000"
  wire input 5 \C1
  attribute \capacitance "0.0044040000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$142
    connect \A $auto$rtlil.cc:2976:NotGate$139
    connect \B $auto$rtlil.cc:2976:NotGate$141
    connect \Y $auto$rtlil.cc:2977:AndGate$143
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$146
    connect \A $auto$rtlil.cc:2977:AndGate$143
    connect \B $auto$rtlil.cc:2976:NotGate$145
    connect \Y $auto$rtlil.cc:2977:AndGate$147
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$150
    connect \A $auto$rtlil.cc:2977:AndGate$147
    connect \B $auto$rtlil.cc:2976:NotGate$149
    connect \Y $auto$rtlil.cc:2977:AndGate$151
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$156
    connect \A $auto$rtlil.cc:2976:NotGate$153
    connect \B $auto$rtlil.cc:2976:NotGate$155
    connect \Y $auto$rtlil.cc:2977:AndGate$157
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$160
    connect \A $auto$rtlil.cc:2977:AndGate$157
    connect \B $auto$rtlil.cc:2976:NotGate$159
    connect \Y $auto$rtlil.cc:2977:AndGate$161
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$164
    connect \A $auto$rtlil.cc:2977:AndGate$161
    connect \B $auto$rtlil.cc:2976:NotGate$163
    connect \Y $auto$rtlil.cc:2977:AndGate$165
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$166
    connect \A $auto$rtlil.cc:2977:AndGate$151
    connect \B $auto$rtlil.cc:2977:AndGate$165
    connect \Y $auto$rtlil.cc:2979:OrGate$167
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$138
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$139
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$140
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$141
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$144
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$145
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$148
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$149
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$152
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$153
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$154
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$155
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$158
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$159
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$162
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$163
  end
  cell $specify2 $auto$liberty.cc:737:execute$168
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$169
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$170
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$171
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$172
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$167
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2111oi_4
  wire $auto$rtlil.cc:2976:NotGate$174
  wire $auto$rtlil.cc:2976:NotGate$176
  wire $auto$rtlil.cc:2976:NotGate$180
  wire $auto$rtlil.cc:2976:NotGate$184
  wire $auto$rtlil.cc:2976:NotGate$188
  wire $auto$rtlil.cc:2976:NotGate$190
  wire $auto$rtlil.cc:2976:NotGate$194
  wire $auto$rtlil.cc:2976:NotGate$198
  wire $auto$rtlil.cc:2977:AndGate$178
  wire $auto$rtlil.cc:2977:AndGate$182
  wire $auto$rtlil.cc:2977:AndGate$186
  wire $auto$rtlil.cc:2977:AndGate$192
  wire $auto$rtlil.cc:2977:AndGate$196
  wire $auto$rtlil.cc:2977:AndGate$200
  wire $auto$rtlil.cc:2979:OrGate$202
  attribute \capacitance "0.0084230000"
  wire input 2 \A1
  attribute \capacitance "0.0087170000"
  wire input 3 \A2
  attribute \capacitance "0.0084530000"
  wire input 4 \B1
  attribute \capacitance "0.0083860000"
  wire input 5 \C1
  attribute \capacitance "0.0084560000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$177
    connect \A $auto$rtlil.cc:2976:NotGate$174
    connect \B $auto$rtlil.cc:2976:NotGate$176
    connect \Y $auto$rtlil.cc:2977:AndGate$178
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$181
    connect \A $auto$rtlil.cc:2977:AndGate$178
    connect \B $auto$rtlil.cc:2976:NotGate$180
    connect \Y $auto$rtlil.cc:2977:AndGate$182
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$185
    connect \A $auto$rtlil.cc:2977:AndGate$182
    connect \B $auto$rtlil.cc:2976:NotGate$184
    connect \Y $auto$rtlil.cc:2977:AndGate$186
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$191
    connect \A $auto$rtlil.cc:2976:NotGate$188
    connect \B $auto$rtlil.cc:2976:NotGate$190
    connect \Y $auto$rtlil.cc:2977:AndGate$192
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$195
    connect \A $auto$rtlil.cc:2977:AndGate$192
    connect \B $auto$rtlil.cc:2976:NotGate$194
    connect \Y $auto$rtlil.cc:2977:AndGate$196
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$199
    connect \A $auto$rtlil.cc:2977:AndGate$196
    connect \B $auto$rtlil.cc:2976:NotGate$198
    connect \Y $auto$rtlil.cc:2977:AndGate$200
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$201
    connect \A $auto$rtlil.cc:2977:AndGate$186
    connect \B $auto$rtlil.cc:2977:AndGate$200
    connect \Y $auto$rtlil.cc:2979:OrGate$202
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$173
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$174
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$175
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$176
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$179
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$180
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$183
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$184
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$187
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$188
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$189
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$190
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$193
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$194
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$197
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$198
  end
  cell $specify2 $auto$liberty.cc:737:execute$203
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$204
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$205
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$206
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$207
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$202
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a211o_1
  wire $auto$rtlil.cc:2977:AndGate$209
  wire $auto$rtlil.cc:2979:OrGate$211
  wire $auto$rtlil.cc:2979:OrGate$213
  attribute \capacitance "0.0024200000"
  wire input 2 \A1
  attribute \capacitance "0.0024320000"
  wire input 3 \A2
  attribute \capacitance "0.0023730000"
  wire input 4 \B1
  attribute \capacitance "0.0023300000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$208
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$209
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$210
    connect \A $auto$rtlil.cc:2977:AndGate$209
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$211
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$212
    connect \A $auto$rtlil.cc:2979:OrGate$211
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$213
  end
  cell $specify2 $auto$liberty.cc:737:execute$214
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$215
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$216
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$217
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$213
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a211o_2
  wire $auto$rtlil.cc:2977:AndGate$219
  wire $auto$rtlil.cc:2979:OrGate$221
  wire $auto$rtlil.cc:2979:OrGate$223
  attribute \capacitance "0.0023470000"
  wire input 2 \A1
  attribute \capacitance "0.0023760000"
  wire input 3 \A2
  attribute \capacitance "0.0023600000"
  wire input 4 \B1
  attribute \capacitance "0.0023280000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$218
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$219
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$220
    connect \A $auto$rtlil.cc:2977:AndGate$219
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$221
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$222
    connect \A $auto$rtlil.cc:2979:OrGate$221
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$223
  end
  cell $specify2 $auto$liberty.cc:737:execute$224
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$225
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$226
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$227
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$223
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a211o_4
  wire $auto$rtlil.cc:2977:AndGate$229
  wire $auto$rtlil.cc:2979:OrGate$231
  wire $auto$rtlil.cc:2979:OrGate$233
  attribute \capacitance "0.0043620000"
  wire input 2 \A1
  attribute \capacitance "0.0047860000"
  wire input 3 \A2
  attribute \capacitance "0.0048560000"
  wire input 4 \B1
  attribute \capacitance "0.0044290000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$228
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$229
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$230
    connect \A $auto$rtlil.cc:2977:AndGate$229
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$231
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$232
    connect \A $auto$rtlil.cc:2979:OrGate$231
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$233
  end
  cell $specify2 $auto$liberty.cc:737:execute$234
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$235
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$236
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$237
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$233
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a211oi_1
  wire $auto$rtlil.cc:2976:NotGate$239
  wire $auto$rtlil.cc:2976:NotGate$241
  wire $auto$rtlil.cc:2976:NotGate$245
  wire $auto$rtlil.cc:2976:NotGate$249
  wire $auto$rtlil.cc:2976:NotGate$251
  wire $auto$rtlil.cc:2976:NotGate$255
  wire $auto$rtlil.cc:2977:AndGate$243
  wire $auto$rtlil.cc:2977:AndGate$247
  wire $auto$rtlil.cc:2977:AndGate$253
  wire $auto$rtlil.cc:2977:AndGate$257
  wire $auto$rtlil.cc:2979:OrGate$259
  attribute \capacitance "0.0024190000"
  wire input 2 \A1
  attribute \capacitance "0.0023770000"
  wire input 3 \A2
  attribute \capacitance "0.0024080000"
  wire input 4 \B1
  attribute \capacitance "0.0023570000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$242
    connect \A $auto$rtlil.cc:2976:NotGate$239
    connect \B $auto$rtlil.cc:2976:NotGate$241
    connect \Y $auto$rtlil.cc:2977:AndGate$243
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$246
    connect \A $auto$rtlil.cc:2977:AndGate$243
    connect \B $auto$rtlil.cc:2976:NotGate$245
    connect \Y $auto$rtlil.cc:2977:AndGate$247
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$252
    connect \A $auto$rtlil.cc:2976:NotGate$249
    connect \B $auto$rtlil.cc:2976:NotGate$251
    connect \Y $auto$rtlil.cc:2977:AndGate$253
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$256
    connect \A $auto$rtlil.cc:2977:AndGate$253
    connect \B $auto$rtlil.cc:2976:NotGate$255
    connect \Y $auto$rtlil.cc:2977:AndGate$257
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$258
    connect \A $auto$rtlil.cc:2977:AndGate$247
    connect \B $auto$rtlil.cc:2977:AndGate$257
    connect \Y $auto$rtlil.cc:2979:OrGate$259
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$238
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$239
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$240
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$241
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$244
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$245
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$248
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$249
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$250
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$251
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$254
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$255
  end
  cell $specify2 $auto$liberty.cc:737:execute$260
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$261
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$262
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$263
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$259
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a211oi_2
  wire $auto$rtlil.cc:2976:NotGate$265
  wire $auto$rtlil.cc:2976:NotGate$267
  wire $auto$rtlil.cc:2976:NotGate$271
  wire $auto$rtlil.cc:2976:NotGate$275
  wire $auto$rtlil.cc:2976:NotGate$277
  wire $auto$rtlil.cc:2976:NotGate$281
  wire $auto$rtlil.cc:2977:AndGate$269
  wire $auto$rtlil.cc:2977:AndGate$273
  wire $auto$rtlil.cc:2977:AndGate$279
  wire $auto$rtlil.cc:2977:AndGate$283
  wire $auto$rtlil.cc:2979:OrGate$285
  attribute \capacitance "0.0043700000"
  wire input 2 \A1
  attribute \capacitance "0.0043880000"
  wire input 3 \A2
  attribute \capacitance "0.0043340000"
  wire input 4 \B1
  attribute \capacitance "0.0043270000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$268
    connect \A $auto$rtlil.cc:2976:NotGate$265
    connect \B $auto$rtlil.cc:2976:NotGate$267
    connect \Y $auto$rtlil.cc:2977:AndGate$269
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$272
    connect \A $auto$rtlil.cc:2977:AndGate$269
    connect \B $auto$rtlil.cc:2976:NotGate$271
    connect \Y $auto$rtlil.cc:2977:AndGate$273
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$278
    connect \A $auto$rtlil.cc:2976:NotGate$275
    connect \B $auto$rtlil.cc:2976:NotGate$277
    connect \Y $auto$rtlil.cc:2977:AndGate$279
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$282
    connect \A $auto$rtlil.cc:2977:AndGate$279
    connect \B $auto$rtlil.cc:2976:NotGate$281
    connect \Y $auto$rtlil.cc:2977:AndGate$283
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$284
    connect \A $auto$rtlil.cc:2977:AndGate$273
    connect \B $auto$rtlil.cc:2977:AndGate$283
    connect \Y $auto$rtlil.cc:2979:OrGate$285
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$264
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$265
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$266
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$267
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$270
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$271
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$274
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$275
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$276
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$277
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$280
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$281
  end
  cell $specify2 $auto$liberty.cc:737:execute$286
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$287
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$288
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$289
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$285
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a211oi_4
  wire $auto$rtlil.cc:2976:NotGate$291
  wire $auto$rtlil.cc:2976:NotGate$293
  wire $auto$rtlil.cc:2976:NotGate$297
  wire $auto$rtlil.cc:2976:NotGate$301
  wire $auto$rtlil.cc:2976:NotGate$303
  wire $auto$rtlil.cc:2976:NotGate$307
  wire $auto$rtlil.cc:2977:AndGate$295
  wire $auto$rtlil.cc:2977:AndGate$299
  wire $auto$rtlil.cc:2977:AndGate$305
  wire $auto$rtlil.cc:2977:AndGate$309
  wire $auto$rtlil.cc:2979:OrGate$311
  attribute \capacitance "0.0084810000"
  wire input 2 \A1
  attribute \capacitance "0.0091250000"
  wire input 3 \A2
  attribute \capacitance "0.0091130000"
  wire input 4 \B1
  attribute \capacitance "0.0085760000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$294
    connect \A $auto$rtlil.cc:2976:NotGate$291
    connect \B $auto$rtlil.cc:2976:NotGate$293
    connect \Y $auto$rtlil.cc:2977:AndGate$295
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$298
    connect \A $auto$rtlil.cc:2977:AndGate$295
    connect \B $auto$rtlil.cc:2976:NotGate$297
    connect \Y $auto$rtlil.cc:2977:AndGate$299
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$304
    connect \A $auto$rtlil.cc:2976:NotGate$301
    connect \B $auto$rtlil.cc:2976:NotGate$303
    connect \Y $auto$rtlil.cc:2977:AndGate$305
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$308
    connect \A $auto$rtlil.cc:2977:AndGate$305
    connect \B $auto$rtlil.cc:2976:NotGate$307
    connect \Y $auto$rtlil.cc:2977:AndGate$309
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$310
    connect \A $auto$rtlil.cc:2977:AndGate$299
    connect \B $auto$rtlil.cc:2977:AndGate$309
    connect \Y $auto$rtlil.cc:2979:OrGate$311
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$290
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$291
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$292
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$293
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$296
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$297
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$300
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$301
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$302
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$303
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$306
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$307
  end
  cell $specify2 $auto$liberty.cc:737:execute$312
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$313
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$314
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$315
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$311
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21bo_1
  wire $auto$rtlil.cc:2976:NotGate$319
  wire $auto$rtlil.cc:2977:AndGate$317
  wire $auto$rtlil.cc:2979:OrGate$321
  attribute \capacitance "0.0024270000"
  wire input 2 \A1
  attribute \capacitance "0.0024440000"
  wire input 3 \A2
  attribute \capacitance "0.0017330000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$316
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$317
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$320
    connect \A $auto$rtlil.cc:2977:AndGate$317
    connect \B $auto$rtlil.cc:2976:NotGate$319
    connect \Y $auto$rtlil.cc:2979:OrGate$321
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$318
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$319
  end
  cell $specify2 $auto$liberty.cc:737:execute$322
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$323
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$324
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$321
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21bo_2
  wire $auto$rtlil.cc:2976:NotGate$328
  wire $auto$rtlil.cc:2977:AndGate$326
  wire $auto$rtlil.cc:2979:OrGate$330
  attribute \capacitance "0.0023930000"
  wire input 2 \A1
  attribute \capacitance "0.0023710000"
  wire input 3 \A2
  attribute \capacitance "0.0013370000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$325
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$326
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$329
    connect \A $auto$rtlil.cc:2977:AndGate$326
    connect \B $auto$rtlil.cc:2976:NotGate$328
    connect \Y $auto$rtlil.cc:2979:OrGate$330
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$327
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$328
  end
  cell $specify2 $auto$liberty.cc:737:execute$331
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$332
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$333
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$330
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21bo_4
  wire $auto$rtlil.cc:2976:NotGate$337
  wire $auto$rtlil.cc:2977:AndGate$335
  wire $auto$rtlil.cc:2979:OrGate$339
  attribute \capacitance "0.0044110000"
  wire input 2 \A1
  attribute \capacitance "0.0047940000"
  wire input 3 \A2
  attribute \capacitance "0.0023800000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$334
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$335
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$338
    connect \A $auto$rtlil.cc:2977:AndGate$335
    connect \B $auto$rtlil.cc:2976:NotGate$337
    connect \Y $auto$rtlil.cc:2979:OrGate$339
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$336
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$337
  end
  cell $specify2 $auto$liberty.cc:737:execute$340
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$341
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$342
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$339
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21boi_0
  wire $auto$rtlil.cc:2976:NotGate$344
  wire $auto$rtlil.cc:2976:NotGate$348
  wire $auto$rtlil.cc:2977:AndGate$346
  wire $auto$rtlil.cc:2977:AndGate$350
  wire $auto$rtlil.cc:2979:OrGate$352
  attribute \capacitance "0.0018010000"
  wire input 2 \A1
  attribute \capacitance "0.0017180000"
  wire input 3 \A2
  attribute \capacitance "0.0016230000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$345
    connect \A $auto$rtlil.cc:2976:NotGate$344
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$346
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$349
    connect \A $auto$rtlil.cc:2976:NotGate$348
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$350
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$351
    connect \A $auto$rtlil.cc:2977:AndGate$346
    connect \B $auto$rtlil.cc:2977:AndGate$350
    connect \Y $auto$rtlil.cc:2979:OrGate$352
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$343
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$344
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$347
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$348
  end
  cell $specify2 $auto$liberty.cc:737:execute$353
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$354
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$355
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$352
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21boi_1
  wire $auto$rtlil.cc:2976:NotGate$357
  wire $auto$rtlil.cc:2976:NotGate$361
  wire $auto$rtlil.cc:2977:AndGate$359
  wire $auto$rtlil.cc:2977:AndGate$363
  wire $auto$rtlil.cc:2979:OrGate$365
  attribute \capacitance "0.0023340000"
  wire input 2 \A1
  attribute \capacitance "0.0023130000"
  wire input 3 \A2
  attribute \capacitance "0.0016370000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$358
    connect \A $auto$rtlil.cc:2976:NotGate$357
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$359
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$362
    connect \A $auto$rtlil.cc:2976:NotGate$361
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$363
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$364
    connect \A $auto$rtlil.cc:2977:AndGate$359
    connect \B $auto$rtlil.cc:2977:AndGate$363
    connect \Y $auto$rtlil.cc:2979:OrGate$365
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$356
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$357
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$360
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$361
  end
  cell $specify2 $auto$liberty.cc:737:execute$366
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$367
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$368
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$365
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21boi_2
  wire $auto$rtlil.cc:2976:NotGate$370
  wire $auto$rtlil.cc:2976:NotGate$374
  wire $auto$rtlil.cc:2977:AndGate$372
  wire $auto$rtlil.cc:2977:AndGate$376
  wire $auto$rtlil.cc:2979:OrGate$378
  attribute \capacitance "0.0044420000"
  wire input 2 \A1
  attribute \capacitance "0.0047950000"
  wire input 3 \A2
  attribute \capacitance "0.0015470000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$371
    connect \A $auto$rtlil.cc:2976:NotGate$370
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$372
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$375
    connect \A $auto$rtlil.cc:2976:NotGate$374
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$376
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$377
    connect \A $auto$rtlil.cc:2977:AndGate$372
    connect \B $auto$rtlil.cc:2977:AndGate$376
    connect \Y $auto$rtlil.cc:2979:OrGate$378
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$369
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$370
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$373
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$374
  end
  cell $specify2 $auto$liberty.cc:737:execute$379
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$380
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$381
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$378
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21boi_4
  wire $auto$rtlil.cc:2976:NotGate$383
  wire $auto$rtlil.cc:2976:NotGate$387
  wire $auto$rtlil.cc:2977:AndGate$385
  wire $auto$rtlil.cc:2977:AndGate$389
  wire $auto$rtlil.cc:2979:OrGate$391
  attribute \capacitance "0.0085800000"
  wire input 2 \A1
  attribute \capacitance "0.0092350000"
  wire input 3 \A2
  attribute \capacitance "0.0024730000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$384
    connect \A $auto$rtlil.cc:2976:NotGate$383
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$385
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$388
    connect \A $auto$rtlil.cc:2976:NotGate$387
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$389
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$390
    connect \A $auto$rtlil.cc:2977:AndGate$385
    connect \B $auto$rtlil.cc:2977:AndGate$389
    connect \Y $auto$rtlil.cc:2979:OrGate$391
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$382
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$383
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$386
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$387
  end
  cell $specify2 $auto$liberty.cc:737:execute$392
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$393
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$394
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$391
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21o_1
  wire $auto$rtlil.cc:2977:AndGate$396
  wire $auto$rtlil.cc:2979:OrGate$398
  attribute \capacitance "0.0023920000"
  wire input 2 \A1
  attribute \capacitance "0.0023340000"
  wire input 3 \A2
  attribute \capacitance "0.0024200000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$395
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$396
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$397
    connect \A $auto$rtlil.cc:2977:AndGate$396
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$398
  end
  cell $specify2 $auto$liberty.cc:737:execute$399
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$400
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$401
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$398
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21o_2
  wire $auto$rtlil.cc:2977:AndGate$403
  wire $auto$rtlil.cc:2979:OrGate$405
  attribute \capacitance "0.0023590000"
  wire input 2 \A1
  attribute \capacitance "0.0023150000"
  wire input 3 \A2
  attribute \capacitance "0.0023800000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$402
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$403
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$404
    connect \A $auto$rtlil.cc:2977:AndGate$403
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$405
  end
  cell $specify2 $auto$liberty.cc:737:execute$406
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$407
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$408
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$405
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21o_4
  wire $auto$rtlil.cc:2977:AndGate$410
  wire $auto$rtlil.cc:2979:OrGate$412
  attribute \capacitance "0.0044000000"
  wire input 2 \A1
  attribute \capacitance "0.0047940000"
  wire input 3 \A2
  attribute \capacitance "0.0044150000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$409
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$410
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$411
    connect \A $auto$rtlil.cc:2977:AndGate$410
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$412
  end
  cell $specify2 $auto$liberty.cc:737:execute$413
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$414
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$415
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$412
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21oi_1
  wire $auto$rtlil.cc:2976:NotGate$417
  wire $auto$rtlil.cc:2976:NotGate$419
  wire $auto$rtlil.cc:2976:NotGate$423
  wire $auto$rtlil.cc:2976:NotGate$425
  wire $auto$rtlil.cc:2977:AndGate$421
  wire $auto$rtlil.cc:2977:AndGate$427
  wire $auto$rtlil.cc:2979:OrGate$429
  attribute \capacitance "0.0023520000"
  wire input 2 \A1
  attribute \capacitance "0.0023210000"
  wire input 3 \A2
  attribute \capacitance "0.0023230000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$420
    connect \A $auto$rtlil.cc:2976:NotGate$417
    connect \B $auto$rtlil.cc:2976:NotGate$419
    connect \Y $auto$rtlil.cc:2977:AndGate$421
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$426
    connect \A $auto$rtlil.cc:2976:NotGate$423
    connect \B $auto$rtlil.cc:2976:NotGate$425
    connect \Y $auto$rtlil.cc:2977:AndGate$427
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$428
    connect \A $auto$rtlil.cc:2977:AndGate$421
    connect \B $auto$rtlil.cc:2977:AndGate$427
    connect \Y $auto$rtlil.cc:2979:OrGate$429
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$416
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$417
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$418
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$419
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$422
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$423
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$424
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$425
  end
  cell $specify2 $auto$liberty.cc:737:execute$430
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$431
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$432
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$429
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21oi_2
  wire $auto$rtlil.cc:2976:NotGate$434
  wire $auto$rtlil.cc:2976:NotGate$436
  wire $auto$rtlil.cc:2976:NotGate$440
  wire $auto$rtlil.cc:2976:NotGate$442
  wire $auto$rtlil.cc:2977:AndGate$438
  wire $auto$rtlil.cc:2977:AndGate$444
  wire $auto$rtlil.cc:2979:OrGate$446
  attribute \capacitance "0.0044430000"
  wire input 2 \A1
  attribute \capacitance "0.0048300000"
  wire input 3 \A2
  attribute \capacitance "0.0044130000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$437
    connect \A $auto$rtlil.cc:2976:NotGate$434
    connect \B $auto$rtlil.cc:2976:NotGate$436
    connect \Y $auto$rtlil.cc:2977:AndGate$438
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$443
    connect \A $auto$rtlil.cc:2976:NotGate$440
    connect \B $auto$rtlil.cc:2976:NotGate$442
    connect \Y $auto$rtlil.cc:2977:AndGate$444
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$445
    connect \A $auto$rtlil.cc:2977:AndGate$438
    connect \B $auto$rtlil.cc:2977:AndGate$444
    connect \Y $auto$rtlil.cc:2979:OrGate$446
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$433
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$434
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$435
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$436
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$439
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$440
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$441
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$442
  end
  cell $specify2 $auto$liberty.cc:737:execute$447
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$448
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$449
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$446
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a21oi_4
  wire $auto$rtlil.cc:2976:NotGate$451
  wire $auto$rtlil.cc:2976:NotGate$453
  wire $auto$rtlil.cc:2976:NotGate$457
  wire $auto$rtlil.cc:2976:NotGate$459
  wire $auto$rtlil.cc:2977:AndGate$455
  wire $auto$rtlil.cc:2977:AndGate$461
  wire $auto$rtlil.cc:2979:OrGate$463
  attribute \capacitance "0.0085710000"
  wire input 2 \A1
  attribute \capacitance "0.0092380000"
  wire input 3 \A2
  attribute \capacitance "0.0085960000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$454
    connect \A $auto$rtlil.cc:2976:NotGate$451
    connect \B $auto$rtlil.cc:2976:NotGate$453
    connect \Y $auto$rtlil.cc:2977:AndGate$455
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$460
    connect \A $auto$rtlil.cc:2976:NotGate$457
    connect \B $auto$rtlil.cc:2976:NotGate$459
    connect \Y $auto$rtlil.cc:2977:AndGate$461
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$462
    connect \A $auto$rtlil.cc:2977:AndGate$455
    connect \B $auto$rtlil.cc:2977:AndGate$461
    connect \Y $auto$rtlil.cc:2979:OrGate$463
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$450
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$451
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$452
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$453
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$456
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$457
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$458
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$459
  end
  cell $specify2 $auto$liberty.cc:737:execute$464
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$465
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$466
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$463
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a221o_1
  wire $auto$rtlil.cc:2977:AndGate$468
  wire $auto$rtlil.cc:2977:AndGate$470
  wire $auto$rtlil.cc:2979:OrGate$472
  wire $auto$rtlil.cc:2979:OrGate$474
  attribute \capacitance "0.0023420000"
  wire input 2 \A1
  attribute \capacitance "0.0023540000"
  wire input 3 \A2
  attribute \capacitance "0.0023610000"
  wire input 4 \B1
  attribute \capacitance "0.0023670000"
  wire input 6 \B2
  attribute \capacitance "0.0022730000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$467
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$468
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$469
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$470
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$471
    connect \A $auto$rtlil.cc:2977:AndGate$468
    connect \B $auto$rtlil.cc:2977:AndGate$470
    connect \Y $auto$rtlil.cc:2979:OrGate$472
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$473
    connect \A $auto$rtlil.cc:2979:OrGate$472
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$474
  end
  cell $specify2 $auto$liberty.cc:737:execute$475
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$476
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$477
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$478
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$479
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$474
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a221o_2
  wire $auto$rtlil.cc:2977:AndGate$481
  wire $auto$rtlil.cc:2977:AndGate$483
  wire $auto$rtlil.cc:2979:OrGate$485
  wire $auto$rtlil.cc:2979:OrGate$487
  attribute \capacitance "0.0023270000"
  wire input 2 \A1
  attribute \capacitance "0.0023440000"
  wire input 3 \A2
  attribute \capacitance "0.0023460000"
  wire input 4 \B1
  attribute \capacitance "0.0023600000"
  wire input 6 \B2
  attribute \capacitance "0.0022570000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$480
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$481
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$482
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$483
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$484
    connect \A $auto$rtlil.cc:2977:AndGate$481
    connect \B $auto$rtlil.cc:2977:AndGate$483
    connect \Y $auto$rtlil.cc:2979:OrGate$485
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$486
    connect \A $auto$rtlil.cc:2979:OrGate$485
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$487
  end
  cell $specify2 $auto$liberty.cc:737:execute$488
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$489
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$490
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$491
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$492
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$487
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a221o_4
  wire $auto$rtlil.cc:2977:AndGate$494
  wire $auto$rtlil.cc:2977:AndGate$496
  wire $auto$rtlil.cc:2979:OrGate$498
  wire $auto$rtlil.cc:2979:OrGate$500
  attribute \capacitance "0.0044890000"
  wire input 2 \A1
  attribute \capacitance "0.0043610000"
  wire input 3 \A2
  attribute \capacitance "0.0042340000"
  wire input 4 \B1
  attribute \capacitance "0.0042700000"
  wire input 6 \B2
  attribute \capacitance "0.0043110000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$493
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$494
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$495
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$496
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$497
    connect \A $auto$rtlil.cc:2977:AndGate$494
    connect \B $auto$rtlil.cc:2977:AndGate$496
    connect \Y $auto$rtlil.cc:2979:OrGate$498
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$499
    connect \A $auto$rtlil.cc:2979:OrGate$498
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$500
  end
  cell $specify2 $auto$liberty.cc:737:execute$501
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$502
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$503
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$504
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$505
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$500
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a221oi_1
  wire $auto$rtlil.cc:2976:NotGate$507
  wire $auto$rtlil.cc:2976:NotGate$509
  wire $auto$rtlil.cc:2976:NotGate$513
  wire $auto$rtlil.cc:2976:NotGate$517
  wire $auto$rtlil.cc:2976:NotGate$519
  wire $auto$rtlil.cc:2976:NotGate$523
  wire $auto$rtlil.cc:2976:NotGate$529
  wire $auto$rtlil.cc:2976:NotGate$531
  wire $auto$rtlil.cc:2976:NotGate$535
  wire $auto$rtlil.cc:2976:NotGate$541
  wire $auto$rtlil.cc:2976:NotGate$543
  wire $auto$rtlil.cc:2976:NotGate$547
  wire $auto$rtlil.cc:2977:AndGate$511
  wire $auto$rtlil.cc:2977:AndGate$515
  wire $auto$rtlil.cc:2977:AndGate$521
  wire $auto$rtlil.cc:2977:AndGate$525
  wire $auto$rtlil.cc:2977:AndGate$533
  wire $auto$rtlil.cc:2977:AndGate$537
  wire $auto$rtlil.cc:2977:AndGate$545
  wire $auto$rtlil.cc:2977:AndGate$549
  wire $auto$rtlil.cc:2979:OrGate$527
  wire $auto$rtlil.cc:2979:OrGate$539
  wire $auto$rtlil.cc:2979:OrGate$551
  attribute \capacitance "0.0023110000"
  wire input 2 \A1
  attribute \capacitance "0.0023040000"
  wire input 3 \A2
  attribute \capacitance "0.0023250000"
  wire input 4 \B1
  attribute \capacitance "0.0023440000"
  wire input 6 \B2
  attribute \capacitance "0.0022490000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$510
    connect \A $auto$rtlil.cc:2976:NotGate$507
    connect \B $auto$rtlil.cc:2976:NotGate$509
    connect \Y $auto$rtlil.cc:2977:AndGate$511
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$514
    connect \A $auto$rtlil.cc:2977:AndGate$511
    connect \B $auto$rtlil.cc:2976:NotGate$513
    connect \Y $auto$rtlil.cc:2977:AndGate$515
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$520
    connect \A $auto$rtlil.cc:2976:NotGate$517
    connect \B $auto$rtlil.cc:2976:NotGate$519
    connect \Y $auto$rtlil.cc:2977:AndGate$521
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$524
    connect \A $auto$rtlil.cc:2977:AndGate$521
    connect \B $auto$rtlil.cc:2976:NotGate$523
    connect \Y $auto$rtlil.cc:2977:AndGate$525
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$532
    connect \A $auto$rtlil.cc:2976:NotGate$529
    connect \B $auto$rtlil.cc:2976:NotGate$531
    connect \Y $auto$rtlil.cc:2977:AndGate$533
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$536
    connect \A $auto$rtlil.cc:2977:AndGate$533
    connect \B $auto$rtlil.cc:2976:NotGate$535
    connect \Y $auto$rtlil.cc:2977:AndGate$537
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$544
    connect \A $auto$rtlil.cc:2976:NotGate$541
    connect \B $auto$rtlil.cc:2976:NotGate$543
    connect \Y $auto$rtlil.cc:2977:AndGate$545
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$548
    connect \A $auto$rtlil.cc:2977:AndGate$545
    connect \B $auto$rtlil.cc:2976:NotGate$547
    connect \Y $auto$rtlil.cc:2977:AndGate$549
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$526
    connect \A $auto$rtlil.cc:2977:AndGate$515
    connect \B $auto$rtlil.cc:2977:AndGate$525
    connect \Y $auto$rtlil.cc:2979:OrGate$527
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$538
    connect \A $auto$rtlil.cc:2979:OrGate$527
    connect \B $auto$rtlil.cc:2977:AndGate$537
    connect \Y $auto$rtlil.cc:2979:OrGate$539
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$550
    connect \A $auto$rtlil.cc:2979:OrGate$539
    connect \B $auto$rtlil.cc:2977:AndGate$549
    connect \Y $auto$rtlil.cc:2979:OrGate$551
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$506
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$507
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$508
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$509
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$512
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$513
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$516
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$517
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$518
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$519
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$522
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$523
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$528
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$529
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$530
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$531
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$534
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$535
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$540
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$541
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$542
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$543
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$546
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$547
  end
  cell $specify2 $auto$liberty.cc:737:execute$552
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$553
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$554
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$555
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$556
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$551
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a221oi_2
  wire $auto$rtlil.cc:2976:NotGate$558
  wire $auto$rtlil.cc:2976:NotGate$560
  wire $auto$rtlil.cc:2976:NotGate$564
  wire $auto$rtlil.cc:2976:NotGate$568
  wire $auto$rtlil.cc:2976:NotGate$570
  wire $auto$rtlil.cc:2976:NotGate$574
  wire $auto$rtlil.cc:2976:NotGate$580
  wire $auto$rtlil.cc:2976:NotGate$582
  wire $auto$rtlil.cc:2976:NotGate$586
  wire $auto$rtlil.cc:2976:NotGate$592
  wire $auto$rtlil.cc:2976:NotGate$594
  wire $auto$rtlil.cc:2976:NotGate$598
  wire $auto$rtlil.cc:2977:AndGate$562
  wire $auto$rtlil.cc:2977:AndGate$566
  wire $auto$rtlil.cc:2977:AndGate$572
  wire $auto$rtlil.cc:2977:AndGate$576
  wire $auto$rtlil.cc:2977:AndGate$584
  wire $auto$rtlil.cc:2977:AndGate$588
  wire $auto$rtlil.cc:2977:AndGate$596
  wire $auto$rtlil.cc:2977:AndGate$600
  wire $auto$rtlil.cc:2979:OrGate$578
  wire $auto$rtlil.cc:2979:OrGate$590
  wire $auto$rtlil.cc:2979:OrGate$602
  attribute \capacitance "0.0043060000"
  wire input 2 \A1
  attribute \capacitance "0.0047660000"
  wire input 3 \A2
  attribute \capacitance "0.0042760000"
  wire input 4 \B1
  attribute \capacitance "0.0047580000"
  wire input 6 \B2
  attribute \capacitance "0.0042930000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$561
    connect \A $auto$rtlil.cc:2976:NotGate$558
    connect \B $auto$rtlil.cc:2976:NotGate$560
    connect \Y $auto$rtlil.cc:2977:AndGate$562
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$565
    connect \A $auto$rtlil.cc:2977:AndGate$562
    connect \B $auto$rtlil.cc:2976:NotGate$564
    connect \Y $auto$rtlil.cc:2977:AndGate$566
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$571
    connect \A $auto$rtlil.cc:2976:NotGate$568
    connect \B $auto$rtlil.cc:2976:NotGate$570
    connect \Y $auto$rtlil.cc:2977:AndGate$572
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$575
    connect \A $auto$rtlil.cc:2977:AndGate$572
    connect \B $auto$rtlil.cc:2976:NotGate$574
    connect \Y $auto$rtlil.cc:2977:AndGate$576
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$583
    connect \A $auto$rtlil.cc:2976:NotGate$580
    connect \B $auto$rtlil.cc:2976:NotGate$582
    connect \Y $auto$rtlil.cc:2977:AndGate$584
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$587
    connect \A $auto$rtlil.cc:2977:AndGate$584
    connect \B $auto$rtlil.cc:2976:NotGate$586
    connect \Y $auto$rtlil.cc:2977:AndGate$588
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$595
    connect \A $auto$rtlil.cc:2976:NotGate$592
    connect \B $auto$rtlil.cc:2976:NotGate$594
    connect \Y $auto$rtlil.cc:2977:AndGate$596
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$599
    connect \A $auto$rtlil.cc:2977:AndGate$596
    connect \B $auto$rtlil.cc:2976:NotGate$598
    connect \Y $auto$rtlil.cc:2977:AndGate$600
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$577
    connect \A $auto$rtlil.cc:2977:AndGate$566
    connect \B $auto$rtlil.cc:2977:AndGate$576
    connect \Y $auto$rtlil.cc:2979:OrGate$578
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$589
    connect \A $auto$rtlil.cc:2979:OrGate$578
    connect \B $auto$rtlil.cc:2977:AndGate$588
    connect \Y $auto$rtlil.cc:2979:OrGate$590
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$601
    connect \A $auto$rtlil.cc:2979:OrGate$590
    connect \B $auto$rtlil.cc:2977:AndGate$600
    connect \Y $auto$rtlil.cc:2979:OrGate$602
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$557
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$558
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$559
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$560
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$563
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$564
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$567
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$568
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$569
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$570
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$573
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$574
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$579
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$580
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$581
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$582
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$585
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$586
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$591
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$592
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$593
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$594
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$597
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$598
  end
  cell $specify2 $auto$liberty.cc:737:execute$603
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$604
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$605
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$606
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$607
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$602
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a221oi_4
  wire $auto$rtlil.cc:2976:NotGate$609
  wire $auto$rtlil.cc:2976:NotGate$611
  wire $auto$rtlil.cc:2976:NotGate$615
  wire $auto$rtlil.cc:2976:NotGate$619
  wire $auto$rtlil.cc:2976:NotGate$621
  wire $auto$rtlil.cc:2976:NotGate$625
  wire $auto$rtlil.cc:2976:NotGate$631
  wire $auto$rtlil.cc:2976:NotGate$633
  wire $auto$rtlil.cc:2976:NotGate$637
  wire $auto$rtlil.cc:2976:NotGate$643
  wire $auto$rtlil.cc:2976:NotGate$645
  wire $auto$rtlil.cc:2976:NotGate$649
  wire $auto$rtlil.cc:2977:AndGate$613
  wire $auto$rtlil.cc:2977:AndGate$617
  wire $auto$rtlil.cc:2977:AndGate$623
  wire $auto$rtlil.cc:2977:AndGate$627
  wire $auto$rtlil.cc:2977:AndGate$635
  wire $auto$rtlil.cc:2977:AndGate$639
  wire $auto$rtlil.cc:2977:AndGate$647
  wire $auto$rtlil.cc:2977:AndGate$651
  wire $auto$rtlil.cc:2979:OrGate$629
  wire $auto$rtlil.cc:2979:OrGate$641
  wire $auto$rtlil.cc:2979:OrGate$653
  attribute \capacitance "0.0084210000"
  wire input 2 \A1
  attribute \capacitance "0.0091650000"
  wire input 3 \A2
  attribute \capacitance "0.0083010000"
  wire input 4 \B1
  attribute \capacitance "0.0088370000"
  wire input 6 \B2
  attribute \capacitance "0.0084180000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$612
    connect \A $auto$rtlil.cc:2976:NotGate$609
    connect \B $auto$rtlil.cc:2976:NotGate$611
    connect \Y $auto$rtlil.cc:2977:AndGate$613
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$616
    connect \A $auto$rtlil.cc:2977:AndGate$613
    connect \B $auto$rtlil.cc:2976:NotGate$615
    connect \Y $auto$rtlil.cc:2977:AndGate$617
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$622
    connect \A $auto$rtlil.cc:2976:NotGate$619
    connect \B $auto$rtlil.cc:2976:NotGate$621
    connect \Y $auto$rtlil.cc:2977:AndGate$623
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$626
    connect \A $auto$rtlil.cc:2977:AndGate$623
    connect \B $auto$rtlil.cc:2976:NotGate$625
    connect \Y $auto$rtlil.cc:2977:AndGate$627
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$634
    connect \A $auto$rtlil.cc:2976:NotGate$631
    connect \B $auto$rtlil.cc:2976:NotGate$633
    connect \Y $auto$rtlil.cc:2977:AndGate$635
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$638
    connect \A $auto$rtlil.cc:2977:AndGate$635
    connect \B $auto$rtlil.cc:2976:NotGate$637
    connect \Y $auto$rtlil.cc:2977:AndGate$639
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$646
    connect \A $auto$rtlil.cc:2976:NotGate$643
    connect \B $auto$rtlil.cc:2976:NotGate$645
    connect \Y $auto$rtlil.cc:2977:AndGate$647
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$650
    connect \A $auto$rtlil.cc:2977:AndGate$647
    connect \B $auto$rtlil.cc:2976:NotGate$649
    connect \Y $auto$rtlil.cc:2977:AndGate$651
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$628
    connect \A $auto$rtlil.cc:2977:AndGate$617
    connect \B $auto$rtlil.cc:2977:AndGate$627
    connect \Y $auto$rtlil.cc:2979:OrGate$629
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$640
    connect \A $auto$rtlil.cc:2979:OrGate$629
    connect \B $auto$rtlil.cc:2977:AndGate$639
    connect \Y $auto$rtlil.cc:2979:OrGate$641
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$652
    connect \A $auto$rtlil.cc:2979:OrGate$641
    connect \B $auto$rtlil.cc:2977:AndGate$651
    connect \Y $auto$rtlil.cc:2979:OrGate$653
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$608
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$609
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$610
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$611
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$614
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$615
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$618
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$619
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$620
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$621
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$624
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$625
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$630
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$631
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$632
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$633
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$636
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$637
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$642
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$643
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$644
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$645
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$648
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$649
  end
  cell $specify2 $auto$liberty.cc:737:execute$654
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$655
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$656
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$657
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$658
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$653
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a222oi_1
  wire $auto$rtlil.cc:2976:NotGate$660
  wire $auto$rtlil.cc:2976:NotGate$662
  wire $auto$rtlil.cc:2976:NotGate$666
  wire $auto$rtlil.cc:2976:NotGate$670
  wire $auto$rtlil.cc:2976:NotGate$672
  wire $auto$rtlil.cc:2976:NotGate$676
  wire $auto$rtlil.cc:2976:NotGate$682
  wire $auto$rtlil.cc:2976:NotGate$684
  wire $auto$rtlil.cc:2976:NotGate$688
  wire $auto$rtlil.cc:2976:NotGate$694
  wire $auto$rtlil.cc:2976:NotGate$696
  wire $auto$rtlil.cc:2976:NotGate$700
  wire $auto$rtlil.cc:2976:NotGate$706
  wire $auto$rtlil.cc:2976:NotGate$708
  wire $auto$rtlil.cc:2976:NotGate$712
  wire $auto$rtlil.cc:2976:NotGate$718
  wire $auto$rtlil.cc:2976:NotGate$720
  wire $auto$rtlil.cc:2976:NotGate$724
  wire $auto$rtlil.cc:2976:NotGate$730
  wire $auto$rtlil.cc:2976:NotGate$732
  wire $auto$rtlil.cc:2976:NotGate$736
  wire $auto$rtlil.cc:2976:NotGate$742
  wire $auto$rtlil.cc:2976:NotGate$744
  wire $auto$rtlil.cc:2976:NotGate$748
  wire $auto$rtlil.cc:2977:AndGate$664
  wire $auto$rtlil.cc:2977:AndGate$668
  wire $auto$rtlil.cc:2977:AndGate$674
  wire $auto$rtlil.cc:2977:AndGate$678
  wire $auto$rtlil.cc:2977:AndGate$686
  wire $auto$rtlil.cc:2977:AndGate$690
  wire $auto$rtlil.cc:2977:AndGate$698
  wire $auto$rtlil.cc:2977:AndGate$702
  wire $auto$rtlil.cc:2977:AndGate$710
  wire $auto$rtlil.cc:2977:AndGate$714
  wire $auto$rtlil.cc:2977:AndGate$722
  wire $auto$rtlil.cc:2977:AndGate$726
  wire $auto$rtlil.cc:2977:AndGate$734
  wire $auto$rtlil.cc:2977:AndGate$738
  wire $auto$rtlil.cc:2977:AndGate$746
  wire $auto$rtlil.cc:2977:AndGate$750
  wire $auto$rtlil.cc:2979:OrGate$680
  wire $auto$rtlil.cc:2979:OrGate$692
  wire $auto$rtlil.cc:2979:OrGate$704
  wire $auto$rtlil.cc:2979:OrGate$716
  wire $auto$rtlil.cc:2979:OrGate$728
  wire $auto$rtlil.cc:2979:OrGate$740
  wire $auto$rtlil.cc:2979:OrGate$752
  attribute \capacitance "0.0022100000"
  wire input 2 \A1
  attribute \capacitance "0.0022470000"
  wire input 3 \A2
  attribute \capacitance "0.0022360000"
  wire input 4 \B1
  attribute \capacitance "0.0022960000"
  wire input 6 \B2
  attribute \capacitance "0.0022600000"
  wire input 5 \C1
  attribute \capacitance "0.0022990000"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$663
    connect \A $auto$rtlil.cc:2976:NotGate$660
    connect \B $auto$rtlil.cc:2976:NotGate$662
    connect \Y $auto$rtlil.cc:2977:AndGate$664
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$667
    connect \A $auto$rtlil.cc:2977:AndGate$664
    connect \B $auto$rtlil.cc:2976:NotGate$666
    connect \Y $auto$rtlil.cc:2977:AndGate$668
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$673
    connect \A $auto$rtlil.cc:2976:NotGate$670
    connect \B $auto$rtlil.cc:2976:NotGate$672
    connect \Y $auto$rtlil.cc:2977:AndGate$674
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$677
    connect \A $auto$rtlil.cc:2977:AndGate$674
    connect \B $auto$rtlil.cc:2976:NotGate$676
    connect \Y $auto$rtlil.cc:2977:AndGate$678
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$685
    connect \A $auto$rtlil.cc:2976:NotGate$682
    connect \B $auto$rtlil.cc:2976:NotGate$684
    connect \Y $auto$rtlil.cc:2977:AndGate$686
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$689
    connect \A $auto$rtlil.cc:2977:AndGate$686
    connect \B $auto$rtlil.cc:2976:NotGate$688
    connect \Y $auto$rtlil.cc:2977:AndGate$690
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$697
    connect \A $auto$rtlil.cc:2976:NotGate$694
    connect \B $auto$rtlil.cc:2976:NotGate$696
    connect \Y $auto$rtlil.cc:2977:AndGate$698
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$701
    connect \A $auto$rtlil.cc:2977:AndGate$698
    connect \B $auto$rtlil.cc:2976:NotGate$700
    connect \Y $auto$rtlil.cc:2977:AndGate$702
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$709
    connect \A $auto$rtlil.cc:2976:NotGate$706
    connect \B $auto$rtlil.cc:2976:NotGate$708
    connect \Y $auto$rtlil.cc:2977:AndGate$710
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$713
    connect \A $auto$rtlil.cc:2977:AndGate$710
    connect \B $auto$rtlil.cc:2976:NotGate$712
    connect \Y $auto$rtlil.cc:2977:AndGate$714
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$721
    connect \A $auto$rtlil.cc:2976:NotGate$718
    connect \B $auto$rtlil.cc:2976:NotGate$720
    connect \Y $auto$rtlil.cc:2977:AndGate$722
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$725
    connect \A $auto$rtlil.cc:2977:AndGate$722
    connect \B $auto$rtlil.cc:2976:NotGate$724
    connect \Y $auto$rtlil.cc:2977:AndGate$726
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$733
    connect \A $auto$rtlil.cc:2976:NotGate$730
    connect \B $auto$rtlil.cc:2976:NotGate$732
    connect \Y $auto$rtlil.cc:2977:AndGate$734
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$737
    connect \A $auto$rtlil.cc:2977:AndGate$734
    connect \B $auto$rtlil.cc:2976:NotGate$736
    connect \Y $auto$rtlil.cc:2977:AndGate$738
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$745
    connect \A $auto$rtlil.cc:2976:NotGate$742
    connect \B $auto$rtlil.cc:2976:NotGate$744
    connect \Y $auto$rtlil.cc:2977:AndGate$746
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$749
    connect \A $auto$rtlil.cc:2977:AndGate$746
    connect \B $auto$rtlil.cc:2976:NotGate$748
    connect \Y $auto$rtlil.cc:2977:AndGate$750
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$679
    connect \A $auto$rtlil.cc:2977:AndGate$668
    connect \B $auto$rtlil.cc:2977:AndGate$678
    connect \Y $auto$rtlil.cc:2979:OrGate$680
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$691
    connect \A $auto$rtlil.cc:2979:OrGate$680
    connect \B $auto$rtlil.cc:2977:AndGate$690
    connect \Y $auto$rtlil.cc:2979:OrGate$692
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$703
    connect \A $auto$rtlil.cc:2979:OrGate$692
    connect \B $auto$rtlil.cc:2977:AndGate$702
    connect \Y $auto$rtlil.cc:2979:OrGate$704
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$715
    connect \A $auto$rtlil.cc:2979:OrGate$704
    connect \B $auto$rtlil.cc:2977:AndGate$714
    connect \Y $auto$rtlil.cc:2979:OrGate$716
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$727
    connect \A $auto$rtlil.cc:2979:OrGate$716
    connect \B $auto$rtlil.cc:2977:AndGate$726
    connect \Y $auto$rtlil.cc:2979:OrGate$728
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$739
    connect \A $auto$rtlil.cc:2979:OrGate$728
    connect \B $auto$rtlil.cc:2977:AndGate$738
    connect \Y $auto$rtlil.cc:2979:OrGate$740
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$751
    connect \A $auto$rtlil.cc:2979:OrGate$740
    connect \B $auto$rtlil.cc:2977:AndGate$750
    connect \Y $auto$rtlil.cc:2979:OrGate$752
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$659
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$660
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$661
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$662
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$665
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$666
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$669
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$670
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$671
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$672
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$675
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$676
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$681
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$682
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$683
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$684
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$687
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$688
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$693
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$694
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$695
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$696
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$699
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$700
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$705
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$706
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$707
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$708
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$711
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$712
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$717
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$718
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$719
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$720
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$723
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$724
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$729
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$730
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$731
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$732
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$735
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$736
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$741
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$742
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$743
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$744
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$747
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$748
  end
  cell $specify2 $auto$liberty.cc:737:execute$753
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$754
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$755
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$756
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$757
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$758
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$752
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a22o_1
  wire $auto$rtlil.cc:2977:AndGate$760
  wire $auto$rtlil.cc:2977:AndGate$762
  wire $auto$rtlil.cc:2979:OrGate$764
  attribute \capacitance "0.0023470000"
  wire input 2 \A1
  attribute \capacitance "0.0023920000"
  wire input 3 \A2
  attribute \capacitance "0.0023750000"
  wire input 4 \B1
  attribute \capacitance "0.0023240000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$759
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$760
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$761
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$762
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$763
    connect \A $auto$rtlil.cc:2977:AndGate$760
    connect \B $auto$rtlil.cc:2977:AndGate$762
    connect \Y $auto$rtlil.cc:2979:OrGate$764
  end
  cell $specify2 $auto$liberty.cc:737:execute$765
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$766
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$767
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$768
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$764
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a22o_2
  wire $auto$rtlil.cc:2977:AndGate$770
  wire $auto$rtlil.cc:2977:AndGate$772
  wire $auto$rtlil.cc:2979:OrGate$774
  attribute \capacitance "0.0023350000"
  wire input 2 \A1
  attribute \capacitance "0.0023740000"
  wire input 3 \A2
  attribute \capacitance "0.0023610000"
  wire input 4 \B1
  attribute \capacitance "0.0023200000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$769
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$770
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$771
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$772
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$773
    connect \A $auto$rtlil.cc:2977:AndGate$770
    connect \B $auto$rtlil.cc:2977:AndGate$772
    connect \Y $auto$rtlil.cc:2979:OrGate$774
  end
  cell $specify2 $auto$liberty.cc:737:execute$775
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$776
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$777
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$778
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$774
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a22o_4
  wire $auto$rtlil.cc:2977:AndGate$780
  wire $auto$rtlil.cc:2977:AndGate$782
  wire $auto$rtlil.cc:2979:OrGate$784
  attribute \capacitance "0.0043320000"
  wire input 2 \A1
  attribute \capacitance "0.0047870000"
  wire input 3 \A2
  attribute \capacitance "0.0043360000"
  wire input 4 \B1
  attribute \capacitance "0.0048580000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$779
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$780
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$781
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$782
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$783
    connect \A $auto$rtlil.cc:2977:AndGate$780
    connect \B $auto$rtlil.cc:2977:AndGate$782
    connect \Y $auto$rtlil.cc:2979:OrGate$784
  end
  cell $specify2 $auto$liberty.cc:737:execute$785
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$786
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$787
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$788
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$784
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a22oi_1
  wire $auto$rtlil.cc:2976:NotGate$790
  wire $auto$rtlil.cc:2976:NotGate$792
  wire $auto$rtlil.cc:2976:NotGate$796
  wire $auto$rtlil.cc:2976:NotGate$798
  wire $auto$rtlil.cc:2976:NotGate$804
  wire $auto$rtlil.cc:2976:NotGate$806
  wire $auto$rtlil.cc:2976:NotGate$812
  wire $auto$rtlil.cc:2976:NotGate$814
  wire $auto$rtlil.cc:2977:AndGate$794
  wire $auto$rtlil.cc:2977:AndGate$800
  wire $auto$rtlil.cc:2977:AndGate$808
  wire $auto$rtlil.cc:2977:AndGate$816
  wire $auto$rtlil.cc:2979:OrGate$802
  wire $auto$rtlil.cc:2979:OrGate$810
  wire $auto$rtlil.cc:2979:OrGate$818
  attribute \capacitance "0.0023600000"
  wire input 2 \A1
  attribute \capacitance "0.0023770000"
  wire input 3 \A2
  attribute \capacitance "0.0023420000"
  wire input 4 \B1
  attribute \capacitance "0.0023220000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$793
    connect \A $auto$rtlil.cc:2976:NotGate$790
    connect \B $auto$rtlil.cc:2976:NotGate$792
    connect \Y $auto$rtlil.cc:2977:AndGate$794
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$799
    connect \A $auto$rtlil.cc:2976:NotGate$796
    connect \B $auto$rtlil.cc:2976:NotGate$798
    connect \Y $auto$rtlil.cc:2977:AndGate$800
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$807
    connect \A $auto$rtlil.cc:2976:NotGate$804
    connect \B $auto$rtlil.cc:2976:NotGate$806
    connect \Y $auto$rtlil.cc:2977:AndGate$808
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$815
    connect \A $auto$rtlil.cc:2976:NotGate$812
    connect \B $auto$rtlil.cc:2976:NotGate$814
    connect \Y $auto$rtlil.cc:2977:AndGate$816
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$801
    connect \A $auto$rtlil.cc:2977:AndGate$794
    connect \B $auto$rtlil.cc:2977:AndGate$800
    connect \Y $auto$rtlil.cc:2979:OrGate$802
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$809
    connect \A $auto$rtlil.cc:2979:OrGate$802
    connect \B $auto$rtlil.cc:2977:AndGate$808
    connect \Y $auto$rtlil.cc:2979:OrGate$810
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$817
    connect \A $auto$rtlil.cc:2979:OrGate$810
    connect \B $auto$rtlil.cc:2977:AndGate$816
    connect \Y $auto$rtlil.cc:2979:OrGate$818
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$789
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$790
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$791
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$792
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$795
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$796
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$797
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$798
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$803
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$804
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$805
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$806
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$811
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$812
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$813
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$814
  end
  cell $specify2 $auto$liberty.cc:737:execute$819
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$820
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$821
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$822
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$818
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a22oi_2
  wire $auto$rtlil.cc:2976:NotGate$824
  wire $auto$rtlil.cc:2976:NotGate$826
  wire $auto$rtlil.cc:2976:NotGate$830
  wire $auto$rtlil.cc:2976:NotGate$832
  wire $auto$rtlil.cc:2976:NotGate$838
  wire $auto$rtlil.cc:2976:NotGate$840
  wire $auto$rtlil.cc:2976:NotGate$846
  wire $auto$rtlil.cc:2976:NotGate$848
  wire $auto$rtlil.cc:2977:AndGate$828
  wire $auto$rtlil.cc:2977:AndGate$834
  wire $auto$rtlil.cc:2977:AndGate$842
  wire $auto$rtlil.cc:2977:AndGate$850
  wire $auto$rtlil.cc:2979:OrGate$836
  wire $auto$rtlil.cc:2979:OrGate$844
  wire $auto$rtlil.cc:2979:OrGate$852
  attribute \capacitance "0.0042620000"
  wire input 2 \A1
  attribute \capacitance "0.0043650000"
  wire input 3 \A2
  attribute \capacitance "0.0042340000"
  wire input 4 \B1
  attribute \capacitance "0.0042690000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$827
    connect \A $auto$rtlil.cc:2976:NotGate$824
    connect \B $auto$rtlil.cc:2976:NotGate$826
    connect \Y $auto$rtlil.cc:2977:AndGate$828
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$833
    connect \A $auto$rtlil.cc:2976:NotGate$830
    connect \B $auto$rtlil.cc:2976:NotGate$832
    connect \Y $auto$rtlil.cc:2977:AndGate$834
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$841
    connect \A $auto$rtlil.cc:2976:NotGate$838
    connect \B $auto$rtlil.cc:2976:NotGate$840
    connect \Y $auto$rtlil.cc:2977:AndGate$842
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$849
    connect \A $auto$rtlil.cc:2976:NotGate$846
    connect \B $auto$rtlil.cc:2976:NotGate$848
    connect \Y $auto$rtlil.cc:2977:AndGate$850
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$835
    connect \A $auto$rtlil.cc:2977:AndGate$828
    connect \B $auto$rtlil.cc:2977:AndGate$834
    connect \Y $auto$rtlil.cc:2979:OrGate$836
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$843
    connect \A $auto$rtlil.cc:2979:OrGate$836
    connect \B $auto$rtlil.cc:2977:AndGate$842
    connect \Y $auto$rtlil.cc:2979:OrGate$844
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$851
    connect \A $auto$rtlil.cc:2979:OrGate$844
    connect \B $auto$rtlil.cc:2977:AndGate$850
    connect \Y $auto$rtlil.cc:2979:OrGate$852
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$823
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$824
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$825
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$826
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$829
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$830
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$831
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$832
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$837
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$838
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$839
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$840
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$845
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$846
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$847
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$848
  end
  cell $specify2 $auto$liberty.cc:737:execute$853
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$854
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$855
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$856
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$852
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a22oi_4
  wire $auto$rtlil.cc:2976:NotGate$858
  wire $auto$rtlil.cc:2976:NotGate$860
  wire $auto$rtlil.cc:2976:NotGate$864
  wire $auto$rtlil.cc:2976:NotGate$866
  wire $auto$rtlil.cc:2976:NotGate$872
  wire $auto$rtlil.cc:2976:NotGate$874
  wire $auto$rtlil.cc:2976:NotGate$880
  wire $auto$rtlil.cc:2976:NotGate$882
  wire $auto$rtlil.cc:2977:AndGate$862
  wire $auto$rtlil.cc:2977:AndGate$868
  wire $auto$rtlil.cc:2977:AndGate$876
  wire $auto$rtlil.cc:2977:AndGate$884
  wire $auto$rtlil.cc:2979:OrGate$870
  wire $auto$rtlil.cc:2979:OrGate$878
  wire $auto$rtlil.cc:2979:OrGate$886
  attribute \capacitance "0.0083100000"
  wire input 2 \A1
  attribute \capacitance "0.0086170000"
  wire input 3 \A2
  attribute \capacitance "0.0083380000"
  wire input 4 \B1
  attribute \capacitance "0.0085430000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$861
    connect \A $auto$rtlil.cc:2976:NotGate$858
    connect \B $auto$rtlil.cc:2976:NotGate$860
    connect \Y $auto$rtlil.cc:2977:AndGate$862
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$867
    connect \A $auto$rtlil.cc:2976:NotGate$864
    connect \B $auto$rtlil.cc:2976:NotGate$866
    connect \Y $auto$rtlil.cc:2977:AndGate$868
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$875
    connect \A $auto$rtlil.cc:2976:NotGate$872
    connect \B $auto$rtlil.cc:2976:NotGate$874
    connect \Y $auto$rtlil.cc:2977:AndGate$876
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$883
    connect \A $auto$rtlil.cc:2976:NotGate$880
    connect \B $auto$rtlil.cc:2976:NotGate$882
    connect \Y $auto$rtlil.cc:2977:AndGate$884
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$869
    connect \A $auto$rtlil.cc:2977:AndGate$862
    connect \B $auto$rtlil.cc:2977:AndGate$868
    connect \Y $auto$rtlil.cc:2979:OrGate$870
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$877
    connect \A $auto$rtlil.cc:2979:OrGate$870
    connect \B $auto$rtlil.cc:2977:AndGate$876
    connect \Y $auto$rtlil.cc:2979:OrGate$878
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$885
    connect \A $auto$rtlil.cc:2979:OrGate$878
    connect \B $auto$rtlil.cc:2977:AndGate$884
    connect \Y $auto$rtlil.cc:2979:OrGate$886
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$857
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$858
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$859
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$860
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$863
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$864
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$865
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$866
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$871
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$872
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$873
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$874
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$879
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$880
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$881
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$882
  end
  cell $specify2 $auto$liberty.cc:737:execute$887
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$888
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$889
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$890
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$886
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2bb2o_1
  wire $auto$rtlil.cc:2976:NotGate$894
  wire $auto$rtlil.cc:2976:NotGate$896
  wire $auto$rtlil.cc:2977:AndGate$892
  wire $auto$rtlil.cc:2977:AndGate$898
  wire $auto$rtlil.cc:2979:OrGate$900
  attribute \capacitance "0.0013830000"
  wire input 4 \A1_N
  attribute \capacitance "0.0014370000"
  wire input 5 \A2_N
  attribute \capacitance "0.0014910000"
  wire input 2 \B1
  attribute \capacitance "0.0015660000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$891
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$892
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$897
    connect \A $auto$rtlil.cc:2976:NotGate$894
    connect \B $auto$rtlil.cc:2976:NotGate$896
    connect \Y $auto$rtlil.cc:2977:AndGate$898
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$899
    connect \A $auto$rtlil.cc:2977:AndGate$892
    connect \B $auto$rtlil.cc:2977:AndGate$898
    connect \Y $auto$rtlil.cc:2979:OrGate$900
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$893
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$894
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$895
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$896
  end
  cell $specify2 $auto$liberty.cc:737:execute$901
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$902
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$903
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$904
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$900
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2bb2o_2
  wire $auto$rtlil.cc:2976:NotGate$908
  wire $auto$rtlil.cc:2976:NotGate$910
  wire $auto$rtlil.cc:2977:AndGate$906
  wire $auto$rtlil.cc:2977:AndGate$912
  wire $auto$rtlil.cc:2979:OrGate$914
  attribute \capacitance "0.0016570000"
  wire input 4 \A1_N
  attribute \capacitance "0.0017070000"
  wire input 5 \A2_N
  attribute \capacitance "0.0017260000"
  wire input 2 \B1
  attribute \capacitance "0.0017960000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$905
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$906
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$911
    connect \A $auto$rtlil.cc:2976:NotGate$908
    connect \B $auto$rtlil.cc:2976:NotGate$910
    connect \Y $auto$rtlil.cc:2977:AndGate$912
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$913
    connect \A $auto$rtlil.cc:2977:AndGate$906
    connect \B $auto$rtlil.cc:2977:AndGate$912
    connect \Y $auto$rtlil.cc:2979:OrGate$914
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$907
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$908
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$909
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$910
  end
  cell $specify2 $auto$liberty.cc:737:execute$915
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$916
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$917
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$918
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$914
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2bb2o_4
  wire $auto$rtlil.cc:2976:NotGate$922
  wire $auto$rtlil.cc:2976:NotGate$924
  wire $auto$rtlil.cc:2977:AndGate$920
  wire $auto$rtlil.cc:2977:AndGate$926
  wire $auto$rtlil.cc:2979:OrGate$928
  attribute \capacitance "0.0049000000"
  wire input 4 \A1_N
  attribute \capacitance "0.0044270000"
  wire input 5 \A2_N
  attribute \capacitance "0.0047680000"
  wire input 2 \B1
  attribute \capacitance "0.0043600000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$919
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$920
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$925
    connect \A $auto$rtlil.cc:2976:NotGate$922
    connect \B $auto$rtlil.cc:2976:NotGate$924
    connect \Y $auto$rtlil.cc:2977:AndGate$926
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$927
    connect \A $auto$rtlil.cc:2977:AndGate$920
    connect \B $auto$rtlil.cc:2977:AndGate$926
    connect \Y $auto$rtlil.cc:2979:OrGate$928
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$921
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$922
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$923
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$924
  end
  cell $specify2 $auto$liberty.cc:737:execute$929
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$930
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$931
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$932
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$928
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2bb2oi_1
  wire $auto$rtlil.cc:2976:NotGate$934
  wire $auto$rtlil.cc:2976:NotGate$938
  wire $auto$rtlil.cc:2976:NotGate$944
  wire $auto$rtlil.cc:2976:NotGate$950
  wire $auto$rtlil.cc:2977:AndGate$936
  wire $auto$rtlil.cc:2977:AndGate$940
  wire $auto$rtlil.cc:2977:AndGate$946
  wire $auto$rtlil.cc:2977:AndGate$952
  wire $auto$rtlil.cc:2979:OrGate$942
  wire $auto$rtlil.cc:2979:OrGate$948
  wire $auto$rtlil.cc:2979:OrGate$954
  attribute \capacitance "0.0023790000"
  wire input 4 \A1_N
  attribute \capacitance "0.0024790000"
  wire input 5 \A2_N
  attribute \capacitance "0.0023450000"
  wire input 2 \B1
  attribute \capacitance "0.0024190000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$935
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$934
    connect \Y $auto$rtlil.cc:2977:AndGate$936
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$939
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$938
    connect \Y $auto$rtlil.cc:2977:AndGate$940
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$945
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$944
    connect \Y $auto$rtlil.cc:2977:AndGate$946
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$951
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$950
    connect \Y $auto$rtlil.cc:2977:AndGate$952
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$941
    connect \A $auto$rtlil.cc:2977:AndGate$936
    connect \B $auto$rtlil.cc:2977:AndGate$940
    connect \Y $auto$rtlil.cc:2979:OrGate$942
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$947
    connect \A $auto$rtlil.cc:2979:OrGate$942
    connect \B $auto$rtlil.cc:2977:AndGate$946
    connect \Y $auto$rtlil.cc:2979:OrGate$948
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$953
    connect \A $auto$rtlil.cc:2979:OrGate$948
    connect \B $auto$rtlil.cc:2977:AndGate$952
    connect \Y $auto$rtlil.cc:2979:OrGate$954
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$933
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$934
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$937
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$938
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$943
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$944
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$949
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$950
  end
  cell $specify2 $auto$liberty.cc:737:execute$955
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$956
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$957
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$958
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$954
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2bb2oi_2
  wire $auto$rtlil.cc:2976:NotGate$960
  wire $auto$rtlil.cc:2976:NotGate$964
  wire $auto$rtlil.cc:2976:NotGate$970
  wire $auto$rtlil.cc:2976:NotGate$976
  wire $auto$rtlil.cc:2977:AndGate$962
  wire $auto$rtlil.cc:2977:AndGate$966
  wire $auto$rtlil.cc:2977:AndGate$972
  wire $auto$rtlil.cc:2977:AndGate$978
  wire $auto$rtlil.cc:2979:OrGate$968
  wire $auto$rtlil.cc:2979:OrGate$974
  wire $auto$rtlil.cc:2979:OrGate$980
  attribute \capacitance "0.0045730000"
  wire input 4 \A1_N
  attribute \capacitance "0.0044340000"
  wire input 5 \A2_N
  attribute \capacitance "0.0047990000"
  wire input 2 \B1
  attribute \capacitance "0.0043360000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$961
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$960
    connect \Y $auto$rtlil.cc:2977:AndGate$962
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$965
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$964
    connect \Y $auto$rtlil.cc:2977:AndGate$966
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$971
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$970
    connect \Y $auto$rtlil.cc:2977:AndGate$972
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$977
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$976
    connect \Y $auto$rtlil.cc:2977:AndGate$978
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$967
    connect \A $auto$rtlil.cc:2977:AndGate$962
    connect \B $auto$rtlil.cc:2977:AndGate$966
    connect \Y $auto$rtlil.cc:2979:OrGate$968
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$973
    connect \A $auto$rtlil.cc:2979:OrGate$968
    connect \B $auto$rtlil.cc:2977:AndGate$972
    connect \Y $auto$rtlil.cc:2979:OrGate$974
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$979
    connect \A $auto$rtlil.cc:2979:OrGate$974
    connect \B $auto$rtlil.cc:2977:AndGate$978
    connect \Y $auto$rtlil.cc:2979:OrGate$980
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$959
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$960
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$963
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$964
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$969
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$970
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$975
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$976
  end
  cell $specify2 $auto$liberty.cc:737:execute$981
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$982
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$983
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$984
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$980
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a2bb2oi_4
  wire $auto$rtlil.cc:2976:NotGate$1002
  wire $auto$rtlil.cc:2976:NotGate$986
  wire $auto$rtlil.cc:2976:NotGate$990
  wire $auto$rtlil.cc:2976:NotGate$996
  wire $auto$rtlil.cc:2977:AndGate$1004
  wire $auto$rtlil.cc:2977:AndGate$988
  wire $auto$rtlil.cc:2977:AndGate$992
  wire $auto$rtlil.cc:2977:AndGate$998
  wire $auto$rtlil.cc:2979:OrGate$1000
  wire $auto$rtlil.cc:2979:OrGate$1006
  wire $auto$rtlil.cc:2979:OrGate$994
  attribute \capacitance "0.0087620000"
  wire input 4 \A1_N
  attribute \capacitance "0.0087550000"
  wire input 5 \A2_N
  attribute \capacitance "0.0091800000"
  wire input 2 \B1
  attribute \capacitance "0.0085110000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1003
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$1002
    connect \Y $auto$rtlil.cc:2977:AndGate$1004
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$987
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$986
    connect \Y $auto$rtlil.cc:2977:AndGate$988
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$991
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$990
    connect \Y $auto$rtlil.cc:2977:AndGate$992
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$997
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$996
    connect \Y $auto$rtlil.cc:2977:AndGate$998
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1005
    connect \A $auto$rtlil.cc:2979:OrGate$1000
    connect \B $auto$rtlil.cc:2977:AndGate$1004
    connect \Y $auto$rtlil.cc:2979:OrGate$1006
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$993
    connect \A $auto$rtlil.cc:2977:AndGate$988
    connect \B $auto$rtlil.cc:2977:AndGate$992
    connect \Y $auto$rtlil.cc:2979:OrGate$994
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$999
    connect \A $auto$rtlil.cc:2979:OrGate$994
    connect \B $auto$rtlil.cc:2977:AndGate$998
    connect \Y $auto$rtlil.cc:2979:OrGate$1000
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1001
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1002
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$985
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$986
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$989
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$990
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$995
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$996
  end
  cell $specify2 $auto$liberty.cc:737:execute$1007
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1008
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1009
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1010
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1006
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a311o_1
  wire $auto$rtlil.cc:2977:AndGate$1012
  wire $auto$rtlil.cc:2977:AndGate$1014
  wire $auto$rtlil.cc:2979:OrGate$1016
  wire $auto$rtlil.cc:2979:OrGate$1018
  attribute \capacitance "0.0022720000"
  wire input 2 \A1
  attribute \capacitance "0.0023030000"
  wire input 3 \A2
  attribute \capacitance "0.0023750000"
  wire input 6 \A3
  attribute \capacitance "0.0023380000"
  wire input 4 \B1
  attribute \capacitance "0.0022530000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1011
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1012
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1013
    connect \A $auto$rtlil.cc:2977:AndGate$1012
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1014
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1015
    connect \A $auto$rtlil.cc:2977:AndGate$1014
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1016
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1017
    connect \A $auto$rtlil.cc:2979:OrGate$1016
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$1018
  end
  cell $specify2 $auto$liberty.cc:737:execute$1019
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1020
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1021
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1022
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1023
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1018
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a311o_2
  wire $auto$rtlil.cc:2977:AndGate$1025
  wire $auto$rtlil.cc:2977:AndGate$1027
  wire $auto$rtlil.cc:2979:OrGate$1029
  wire $auto$rtlil.cc:2979:OrGate$1031
  attribute \capacitance "0.0022790000"
  wire input 2 \A1
  attribute \capacitance "0.0023050000"
  wire input 3 \A2
  attribute \capacitance "0.0023440000"
  wire input 6 \A3
  attribute \capacitance "0.0022710000"
  wire input 4 \B1
  attribute \capacitance "0.0022340000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1024
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1025
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1026
    connect \A $auto$rtlil.cc:2977:AndGate$1025
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1027
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1028
    connect \A $auto$rtlil.cc:2977:AndGate$1027
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1029
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1030
    connect \A $auto$rtlil.cc:2979:OrGate$1029
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$1031
  end
  cell $specify2 $auto$liberty.cc:737:execute$1032
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1033
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1034
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1035
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1036
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1031
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a311o_4
  wire $auto$rtlil.cc:2977:AndGate$1038
  wire $auto$rtlil.cc:2977:AndGate$1040
  wire $auto$rtlil.cc:2979:OrGate$1042
  wire $auto$rtlil.cc:2979:OrGate$1044
  attribute \capacitance "0.0042440000"
  wire input 2 \A1
  attribute \capacitance "0.0043190000"
  wire input 3 \A2
  attribute \capacitance "0.0043800000"
  wire input 6 \A3
  attribute \capacitance "0.0042840000"
  wire input 4 \B1
  attribute \capacitance "0.0042640000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1037
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1038
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1039
    connect \A $auto$rtlil.cc:2977:AndGate$1038
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1040
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1041
    connect \A $auto$rtlil.cc:2977:AndGate$1040
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1042
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1043
    connect \A $auto$rtlil.cc:2979:OrGate$1042
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$1044
  end
  cell $specify2 $auto$liberty.cc:737:execute$1045
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1046
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1047
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1048
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1049
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1044
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a311oi_1
  wire $auto$rtlil.cc:2976:NotGate$1051
  wire $auto$rtlil.cc:2976:NotGate$1053
  wire $auto$rtlil.cc:2976:NotGate$1057
  wire $auto$rtlil.cc:2976:NotGate$1061
  wire $auto$rtlil.cc:2976:NotGate$1063
  wire $auto$rtlil.cc:2976:NotGate$1067
  wire $auto$rtlil.cc:2976:NotGate$1073
  wire $auto$rtlil.cc:2976:NotGate$1075
  wire $auto$rtlil.cc:2976:NotGate$1079
  wire $auto$rtlil.cc:2977:AndGate$1055
  wire $auto$rtlil.cc:2977:AndGate$1059
  wire $auto$rtlil.cc:2977:AndGate$1065
  wire $auto$rtlil.cc:2977:AndGate$1069
  wire $auto$rtlil.cc:2977:AndGate$1077
  wire $auto$rtlil.cc:2977:AndGate$1081
  wire $auto$rtlil.cc:2979:OrGate$1071
  wire $auto$rtlil.cc:2979:OrGate$1083
  attribute \capacitance "0.0023740000"
  wire input 2 \A1
  attribute \capacitance "0.0023420000"
  wire input 3 \A2
  attribute \capacitance "0.0023110000"
  wire input 6 \A3
  attribute \capacitance "0.0023310000"
  wire input 4 \B1
  attribute \capacitance "0.0022830000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1054
    connect \A $auto$rtlil.cc:2976:NotGate$1051
    connect \B $auto$rtlil.cc:2976:NotGate$1053
    connect \Y $auto$rtlil.cc:2977:AndGate$1055
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1058
    connect \A $auto$rtlil.cc:2977:AndGate$1055
    connect \B $auto$rtlil.cc:2976:NotGate$1057
    connect \Y $auto$rtlil.cc:2977:AndGate$1059
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1064
    connect \A $auto$rtlil.cc:2976:NotGate$1061
    connect \B $auto$rtlil.cc:2976:NotGate$1063
    connect \Y $auto$rtlil.cc:2977:AndGate$1065
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1068
    connect \A $auto$rtlil.cc:2977:AndGate$1065
    connect \B $auto$rtlil.cc:2976:NotGate$1067
    connect \Y $auto$rtlil.cc:2977:AndGate$1069
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1076
    connect \A $auto$rtlil.cc:2976:NotGate$1073
    connect \B $auto$rtlil.cc:2976:NotGate$1075
    connect \Y $auto$rtlil.cc:2977:AndGate$1077
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1080
    connect \A $auto$rtlil.cc:2977:AndGate$1077
    connect \B $auto$rtlil.cc:2976:NotGate$1079
    connect \Y $auto$rtlil.cc:2977:AndGate$1081
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1070
    connect \A $auto$rtlil.cc:2977:AndGate$1059
    connect \B $auto$rtlil.cc:2977:AndGate$1069
    connect \Y $auto$rtlil.cc:2979:OrGate$1071
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1082
    connect \A $auto$rtlil.cc:2979:OrGate$1071
    connect \B $auto$rtlil.cc:2977:AndGate$1081
    connect \Y $auto$rtlil.cc:2979:OrGate$1083
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1050
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1051
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1052
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1053
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1056
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1057
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1060
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1061
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1062
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1063
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1066
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1067
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1072
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1073
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1074
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1075
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1078
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1079
  end
  cell $specify2 $auto$liberty.cc:737:execute$1084
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1085
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1086
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1087
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1088
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1083
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a311oi_2
  wire $auto$rtlil.cc:2976:NotGate$1090
  wire $auto$rtlil.cc:2976:NotGate$1092
  wire $auto$rtlil.cc:2976:NotGate$1096
  wire $auto$rtlil.cc:2976:NotGate$1100
  wire $auto$rtlil.cc:2976:NotGate$1102
  wire $auto$rtlil.cc:2976:NotGate$1106
  wire $auto$rtlil.cc:2976:NotGate$1112
  wire $auto$rtlil.cc:2976:NotGate$1114
  wire $auto$rtlil.cc:2976:NotGate$1118
  wire $auto$rtlil.cc:2977:AndGate$1094
  wire $auto$rtlil.cc:2977:AndGate$1098
  wire $auto$rtlil.cc:2977:AndGate$1104
  wire $auto$rtlil.cc:2977:AndGate$1108
  wire $auto$rtlil.cc:2977:AndGate$1116
  wire $auto$rtlil.cc:2977:AndGate$1120
  wire $auto$rtlil.cc:2979:OrGate$1110
  wire $auto$rtlil.cc:2979:OrGate$1122
  attribute \capacitance "0.0044240000"
  wire input 2 \A1
  attribute \capacitance "0.0043240000"
  wire input 3 \A2
  attribute \capacitance "0.0043690000"
  wire input 6 \A3
  attribute \capacitance "0.0043140000"
  wire input 4 \B1
  attribute \capacitance "0.0043080000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1093
    connect \A $auto$rtlil.cc:2976:NotGate$1090
    connect \B $auto$rtlil.cc:2976:NotGate$1092
    connect \Y $auto$rtlil.cc:2977:AndGate$1094
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1097
    connect \A $auto$rtlil.cc:2977:AndGate$1094
    connect \B $auto$rtlil.cc:2976:NotGate$1096
    connect \Y $auto$rtlil.cc:2977:AndGate$1098
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1103
    connect \A $auto$rtlil.cc:2976:NotGate$1100
    connect \B $auto$rtlil.cc:2976:NotGate$1102
    connect \Y $auto$rtlil.cc:2977:AndGate$1104
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1107
    connect \A $auto$rtlil.cc:2977:AndGate$1104
    connect \B $auto$rtlil.cc:2976:NotGate$1106
    connect \Y $auto$rtlil.cc:2977:AndGate$1108
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1115
    connect \A $auto$rtlil.cc:2976:NotGate$1112
    connect \B $auto$rtlil.cc:2976:NotGate$1114
    connect \Y $auto$rtlil.cc:2977:AndGate$1116
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1119
    connect \A $auto$rtlil.cc:2977:AndGate$1116
    connect \B $auto$rtlil.cc:2976:NotGate$1118
    connect \Y $auto$rtlil.cc:2977:AndGate$1120
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1109
    connect \A $auto$rtlil.cc:2977:AndGate$1098
    connect \B $auto$rtlil.cc:2977:AndGate$1108
    connect \Y $auto$rtlil.cc:2979:OrGate$1110
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1121
    connect \A $auto$rtlil.cc:2979:OrGate$1110
    connect \B $auto$rtlil.cc:2977:AndGate$1120
    connect \Y $auto$rtlil.cc:2979:OrGate$1122
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1089
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1090
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1091
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1092
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1095
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1096
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1099
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1100
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1101
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1102
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1105
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1106
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1111
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1112
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1113
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1114
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1117
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1118
  end
  cell $specify2 $auto$liberty.cc:737:execute$1123
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1124
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1125
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1126
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1127
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1122
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a311oi_4
  wire $auto$rtlil.cc:2976:NotGate$1129
  wire $auto$rtlil.cc:2976:NotGate$1131
  wire $auto$rtlil.cc:2976:NotGate$1135
  wire $auto$rtlil.cc:2976:NotGate$1139
  wire $auto$rtlil.cc:2976:NotGate$1141
  wire $auto$rtlil.cc:2976:NotGate$1145
  wire $auto$rtlil.cc:2976:NotGate$1151
  wire $auto$rtlil.cc:2976:NotGate$1153
  wire $auto$rtlil.cc:2976:NotGate$1157
  wire $auto$rtlil.cc:2977:AndGate$1133
  wire $auto$rtlil.cc:2977:AndGate$1137
  wire $auto$rtlil.cc:2977:AndGate$1143
  wire $auto$rtlil.cc:2977:AndGate$1147
  wire $auto$rtlil.cc:2977:AndGate$1155
  wire $auto$rtlil.cc:2977:AndGate$1159
  wire $auto$rtlil.cc:2979:OrGate$1149
  wire $auto$rtlil.cc:2979:OrGate$1161
  attribute \capacitance "0.0084310000"
  wire input 2 \A1
  attribute \capacitance "0.0084220000"
  wire input 3 \A2
  attribute \capacitance "0.0086050000"
  wire input 6 \A3
  attribute \capacitance "0.0082960000"
  wire input 4 \B1
  attribute \capacitance "0.0084540000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1132
    connect \A $auto$rtlil.cc:2976:NotGate$1129
    connect \B $auto$rtlil.cc:2976:NotGate$1131
    connect \Y $auto$rtlil.cc:2977:AndGate$1133
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1136
    connect \A $auto$rtlil.cc:2977:AndGate$1133
    connect \B $auto$rtlil.cc:2976:NotGate$1135
    connect \Y $auto$rtlil.cc:2977:AndGate$1137
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1142
    connect \A $auto$rtlil.cc:2976:NotGate$1139
    connect \B $auto$rtlil.cc:2976:NotGate$1141
    connect \Y $auto$rtlil.cc:2977:AndGate$1143
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1146
    connect \A $auto$rtlil.cc:2977:AndGate$1143
    connect \B $auto$rtlil.cc:2976:NotGate$1145
    connect \Y $auto$rtlil.cc:2977:AndGate$1147
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1154
    connect \A $auto$rtlil.cc:2976:NotGate$1151
    connect \B $auto$rtlil.cc:2976:NotGate$1153
    connect \Y $auto$rtlil.cc:2977:AndGate$1155
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1158
    connect \A $auto$rtlil.cc:2977:AndGate$1155
    connect \B $auto$rtlil.cc:2976:NotGate$1157
    connect \Y $auto$rtlil.cc:2977:AndGate$1159
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1148
    connect \A $auto$rtlil.cc:2977:AndGate$1137
    connect \B $auto$rtlil.cc:2977:AndGate$1147
    connect \Y $auto$rtlil.cc:2979:OrGate$1149
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1160
    connect \A $auto$rtlil.cc:2979:OrGate$1149
    connect \B $auto$rtlil.cc:2977:AndGate$1159
    connect \Y $auto$rtlil.cc:2979:OrGate$1161
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1128
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1129
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1130
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1131
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1134
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1135
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1138
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1139
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1140
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1141
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1144
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1145
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1150
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1151
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1152
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1153
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1156
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1157
  end
  cell $specify2 $auto$liberty.cc:737:execute$1162
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1163
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1164
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1165
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1166
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1161
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a31o_1
  wire $auto$rtlil.cc:2977:AndGate$1168
  wire $auto$rtlil.cc:2977:AndGate$1170
  wire $auto$rtlil.cc:2979:OrGate$1172
  attribute \capacitance "0.0023440000"
  wire input 2 \A1
  attribute \capacitance "0.0023720000"
  wire input 3 \A2
  attribute \capacitance "0.0023830000"
  wire input 5 \A3
  attribute \capacitance "0.0023210000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1167
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1168
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1169
    connect \A $auto$rtlil.cc:2977:AndGate$1168
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1170
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1171
    connect \A $auto$rtlil.cc:2977:AndGate$1170
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1172
  end
  cell $specify2 $auto$liberty.cc:737:execute$1173
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1174
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1175
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1176
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1172
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a31o_2
  wire $auto$rtlil.cc:2977:AndGate$1178
  wire $auto$rtlil.cc:2977:AndGate$1180
  wire $auto$rtlil.cc:2979:OrGate$1182
  attribute \capacitance "0.0023710000"
  wire input 2 \A1
  attribute \capacitance "0.0023480000"
  wire input 3 \A2
  attribute \capacitance "0.0023730000"
  wire input 5 \A3
  attribute \capacitance "0.0023260000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1177
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1178
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1179
    connect \A $auto$rtlil.cc:2977:AndGate$1178
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1180
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1181
    connect \A $auto$rtlil.cc:2977:AndGate$1180
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1182
  end
  cell $specify2 $auto$liberty.cc:737:execute$1183
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1184
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1185
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1186
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1182
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a31o_4
  wire $auto$rtlil.cc:2977:AndGate$1188
  wire $auto$rtlil.cc:2977:AndGate$1190
  wire $auto$rtlil.cc:2979:OrGate$1192
  attribute \capacitance "0.0042770000"
  wire input 2 \A1
  attribute \capacitance "0.0047420000"
  wire input 3 \A2
  attribute \capacitance "0.0049160000"
  wire input 5 \A3
  attribute \capacitance "0.0044590000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1187
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1188
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1189
    connect \A $auto$rtlil.cc:2977:AndGate$1188
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1190
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1191
    connect \A $auto$rtlil.cc:2977:AndGate$1190
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1192
  end
  cell $specify2 $auto$liberty.cc:737:execute$1193
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1194
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1195
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1196
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1192
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a31oi_1
  wire $auto$rtlil.cc:2976:NotGate$1198
  wire $auto$rtlil.cc:2976:NotGate$1200
  wire $auto$rtlil.cc:2976:NotGate$1204
  wire $auto$rtlil.cc:2976:NotGate$1206
  wire $auto$rtlil.cc:2976:NotGate$1212
  wire $auto$rtlil.cc:2976:NotGate$1214
  wire $auto$rtlil.cc:2977:AndGate$1202
  wire $auto$rtlil.cc:2977:AndGate$1208
  wire $auto$rtlil.cc:2977:AndGate$1216
  wire $auto$rtlil.cc:2979:OrGate$1210
  wire $auto$rtlil.cc:2979:OrGate$1218
  attribute \capacitance "0.0022990000"
  wire input 2 \A1
  attribute \capacitance "0.0024260000"
  wire input 3 \A2
  attribute \capacitance "0.0023240000"
  wire input 5 \A3
  attribute \capacitance "0.0022850000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1201
    connect \A $auto$rtlil.cc:2976:NotGate$1198
    connect \B $auto$rtlil.cc:2976:NotGate$1200
    connect \Y $auto$rtlil.cc:2977:AndGate$1202
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1207
    connect \A $auto$rtlil.cc:2976:NotGate$1204
    connect \B $auto$rtlil.cc:2976:NotGate$1206
    connect \Y $auto$rtlil.cc:2977:AndGate$1208
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1215
    connect \A $auto$rtlil.cc:2976:NotGate$1212
    connect \B $auto$rtlil.cc:2976:NotGate$1214
    connect \Y $auto$rtlil.cc:2977:AndGate$1216
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1209
    connect \A $auto$rtlil.cc:2977:AndGate$1202
    connect \B $auto$rtlil.cc:2977:AndGate$1208
    connect \Y $auto$rtlil.cc:2979:OrGate$1210
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1217
    connect \A $auto$rtlil.cc:2979:OrGate$1210
    connect \B $auto$rtlil.cc:2977:AndGate$1216
    connect \Y $auto$rtlil.cc:2979:OrGate$1218
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1197
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1198
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1199
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1200
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1203
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1204
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1205
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1206
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1211
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1212
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1213
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1214
  end
  cell $specify2 $auto$liberty.cc:737:execute$1219
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1220
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1221
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1222
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1218
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a31oi_2
  wire $auto$rtlil.cc:2976:NotGate$1224
  wire $auto$rtlil.cc:2976:NotGate$1226
  wire $auto$rtlil.cc:2976:NotGate$1230
  wire $auto$rtlil.cc:2976:NotGate$1232
  wire $auto$rtlil.cc:2976:NotGate$1238
  wire $auto$rtlil.cc:2976:NotGate$1240
  wire $auto$rtlil.cc:2977:AndGate$1228
  wire $auto$rtlil.cc:2977:AndGate$1234
  wire $auto$rtlil.cc:2977:AndGate$1242
  wire $auto$rtlil.cc:2979:OrGate$1236
  wire $auto$rtlil.cc:2979:OrGate$1244
  attribute \capacitance "0.0044510000"
  wire input 2 \A1
  attribute \capacitance "0.0043430000"
  wire input 3 \A2
  attribute \capacitance "0.0044070000"
  wire input 5 \A3
  attribute \capacitance "0.0043920000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1227
    connect \A $auto$rtlil.cc:2976:NotGate$1224
    connect \B $auto$rtlil.cc:2976:NotGate$1226
    connect \Y $auto$rtlil.cc:2977:AndGate$1228
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1233
    connect \A $auto$rtlil.cc:2976:NotGate$1230
    connect \B $auto$rtlil.cc:2976:NotGate$1232
    connect \Y $auto$rtlil.cc:2977:AndGate$1234
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1241
    connect \A $auto$rtlil.cc:2976:NotGate$1238
    connect \B $auto$rtlil.cc:2976:NotGate$1240
    connect \Y $auto$rtlil.cc:2977:AndGate$1242
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1235
    connect \A $auto$rtlil.cc:2977:AndGate$1228
    connect \B $auto$rtlil.cc:2977:AndGate$1234
    connect \Y $auto$rtlil.cc:2979:OrGate$1236
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1243
    connect \A $auto$rtlil.cc:2979:OrGate$1236
    connect \B $auto$rtlil.cc:2977:AndGate$1242
    connect \Y $auto$rtlil.cc:2979:OrGate$1244
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1223
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1224
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1225
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1226
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1229
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1230
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1231
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1232
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1237
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1238
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1239
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1240
  end
  cell $specify2 $auto$liberty.cc:737:execute$1245
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1246
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1247
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1248
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1244
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a31oi_4
  wire $auto$rtlil.cc:2976:NotGate$1250
  wire $auto$rtlil.cc:2976:NotGate$1252
  wire $auto$rtlil.cc:2976:NotGate$1256
  wire $auto$rtlil.cc:2976:NotGate$1258
  wire $auto$rtlil.cc:2976:NotGate$1264
  wire $auto$rtlil.cc:2976:NotGate$1266
  wire $auto$rtlil.cc:2977:AndGate$1254
  wire $auto$rtlil.cc:2977:AndGate$1260
  wire $auto$rtlil.cc:2977:AndGate$1268
  wire $auto$rtlil.cc:2979:OrGate$1262
  wire $auto$rtlil.cc:2979:OrGate$1270
  attribute \capacitance "0.0084220000"
  wire input 2 \A1
  attribute \capacitance "0.0084170000"
  wire input 3 \A2
  attribute \capacitance "0.0086310000"
  wire input 5 \A3
  attribute \capacitance "0.0085110000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1253
    connect \A $auto$rtlil.cc:2976:NotGate$1250
    connect \B $auto$rtlil.cc:2976:NotGate$1252
    connect \Y $auto$rtlil.cc:2977:AndGate$1254
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1259
    connect \A $auto$rtlil.cc:2976:NotGate$1256
    connect \B $auto$rtlil.cc:2976:NotGate$1258
    connect \Y $auto$rtlil.cc:2977:AndGate$1260
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1267
    connect \A $auto$rtlil.cc:2976:NotGate$1264
    connect \B $auto$rtlil.cc:2976:NotGate$1266
    connect \Y $auto$rtlil.cc:2977:AndGate$1268
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1261
    connect \A $auto$rtlil.cc:2977:AndGate$1254
    connect \B $auto$rtlil.cc:2977:AndGate$1260
    connect \Y $auto$rtlil.cc:2979:OrGate$1262
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1269
    connect \A $auto$rtlil.cc:2979:OrGate$1262
    connect \B $auto$rtlil.cc:2977:AndGate$1268
    connect \Y $auto$rtlil.cc:2979:OrGate$1270
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1249
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1250
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1251
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1252
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1255
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1256
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1257
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1258
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1263
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1264
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1265
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1266
  end
  cell $specify2 $auto$liberty.cc:737:execute$1271
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1272
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1273
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1274
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1270
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a32o_1
  wire $auto$rtlil.cc:2977:AndGate$1276
  wire $auto$rtlil.cc:2977:AndGate$1278
  wire $auto$rtlil.cc:2977:AndGate$1280
  wire $auto$rtlil.cc:2979:OrGate$1282
  attribute \capacitance "0.0023450000"
  wire input 2 \A1
  attribute \capacitance "0.0023360000"
  wire input 3 \A2
  attribute \capacitance "0.0023520000"
  wire input 6 \A3
  attribute \capacitance "0.0023780000"
  wire input 4 \B1
  attribute \capacitance "0.0022690000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1275
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1276
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1277
    connect \A $auto$rtlil.cc:2977:AndGate$1276
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1278
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1279
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$1280
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1281
    connect \A $auto$rtlil.cc:2977:AndGate$1278
    connect \B $auto$rtlil.cc:2977:AndGate$1280
    connect \Y $auto$rtlil.cc:2979:OrGate$1282
  end
  cell $specify2 $auto$liberty.cc:737:execute$1283
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1284
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1285
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1286
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1287
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1282
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a32o_2
  wire $auto$rtlil.cc:2977:AndGate$1289
  wire $auto$rtlil.cc:2977:AndGate$1291
  wire $auto$rtlil.cc:2977:AndGate$1293
  wire $auto$rtlil.cc:2979:OrGate$1295
  attribute \capacitance "0.0022910000"
  wire input 2 \A1
  attribute \capacitance "0.0023440000"
  wire input 3 \A2
  attribute \capacitance "0.0023030000"
  wire input 6 \A3
  attribute \capacitance "0.0022850000"
  wire input 4 \B1
  attribute \capacitance "0.0024630000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1288
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1289
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1290
    connect \A $auto$rtlil.cc:2977:AndGate$1289
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1291
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1292
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$1293
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1294
    connect \A $auto$rtlil.cc:2977:AndGate$1291
    connect \B $auto$rtlil.cc:2977:AndGate$1293
    connect \Y $auto$rtlil.cc:2979:OrGate$1295
  end
  cell $specify2 $auto$liberty.cc:737:execute$1296
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1297
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1298
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1299
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1300
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1295
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a32o_4
  wire $auto$rtlil.cc:2977:AndGate$1302
  wire $auto$rtlil.cc:2977:AndGate$1304
  wire $auto$rtlil.cc:2977:AndGate$1306
  wire $auto$rtlil.cc:2979:OrGate$1308
  attribute \capacitance "0.0042720000"
  wire input 2 \A1
  attribute \capacitance "0.0042840000"
  wire input 3 \A2
  attribute \capacitance "0.0044660000"
  wire input 6 \A3
  attribute \capacitance "0.0043510000"
  wire input 4 \B1
  attribute \capacitance "0.0042810000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1301
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1302
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1303
    connect \A $auto$rtlil.cc:2977:AndGate$1302
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1304
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1305
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$1306
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1307
    connect \A $auto$rtlil.cc:2977:AndGate$1304
    connect \B $auto$rtlil.cc:2977:AndGate$1306
    connect \Y $auto$rtlil.cc:2979:OrGate$1308
  end
  cell $specify2 $auto$liberty.cc:737:execute$1309
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1310
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1311
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1312
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1313
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1308
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a32oi_1
  wire $auto$rtlil.cc:2976:NotGate$1315
  wire $auto$rtlil.cc:2976:NotGate$1317
  wire $auto$rtlil.cc:2976:NotGate$1321
  wire $auto$rtlil.cc:2976:NotGate$1323
  wire $auto$rtlil.cc:2976:NotGate$1329
  wire $auto$rtlil.cc:2976:NotGate$1331
  wire $auto$rtlil.cc:2976:NotGate$1337
  wire $auto$rtlil.cc:2976:NotGate$1339
  wire $auto$rtlil.cc:2976:NotGate$1345
  wire $auto$rtlil.cc:2976:NotGate$1347
  wire $auto$rtlil.cc:2976:NotGate$1353
  wire $auto$rtlil.cc:2976:NotGate$1355
  wire $auto$rtlil.cc:2977:AndGate$1319
  wire $auto$rtlil.cc:2977:AndGate$1325
  wire $auto$rtlil.cc:2977:AndGate$1333
  wire $auto$rtlil.cc:2977:AndGate$1341
  wire $auto$rtlil.cc:2977:AndGate$1349
  wire $auto$rtlil.cc:2977:AndGate$1357
  wire $auto$rtlil.cc:2979:OrGate$1327
  wire $auto$rtlil.cc:2979:OrGate$1335
  wire $auto$rtlil.cc:2979:OrGate$1343
  wire $auto$rtlil.cc:2979:OrGate$1351
  wire $auto$rtlil.cc:2979:OrGate$1359
  attribute \capacitance "0.0023090000"
  wire input 2 \A1
  attribute \capacitance "0.0023550000"
  wire input 3 \A2
  attribute \capacitance "0.0023110000"
  wire input 6 \A3
  attribute \capacitance "0.0023410000"
  wire input 4 \B1
  attribute \capacitance "0.0023080000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1318
    connect \A $auto$rtlil.cc:2976:NotGate$1315
    connect \B $auto$rtlil.cc:2976:NotGate$1317
    connect \Y $auto$rtlil.cc:2977:AndGate$1319
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1324
    connect \A $auto$rtlil.cc:2976:NotGate$1321
    connect \B $auto$rtlil.cc:2976:NotGate$1323
    connect \Y $auto$rtlil.cc:2977:AndGate$1325
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1332
    connect \A $auto$rtlil.cc:2976:NotGate$1329
    connect \B $auto$rtlil.cc:2976:NotGate$1331
    connect \Y $auto$rtlil.cc:2977:AndGate$1333
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1340
    connect \A $auto$rtlil.cc:2976:NotGate$1337
    connect \B $auto$rtlil.cc:2976:NotGate$1339
    connect \Y $auto$rtlil.cc:2977:AndGate$1341
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1348
    connect \A $auto$rtlil.cc:2976:NotGate$1345
    connect \B $auto$rtlil.cc:2976:NotGate$1347
    connect \Y $auto$rtlil.cc:2977:AndGate$1349
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1356
    connect \A $auto$rtlil.cc:2976:NotGate$1353
    connect \B $auto$rtlil.cc:2976:NotGate$1355
    connect \Y $auto$rtlil.cc:2977:AndGate$1357
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1326
    connect \A $auto$rtlil.cc:2977:AndGate$1319
    connect \B $auto$rtlil.cc:2977:AndGate$1325
    connect \Y $auto$rtlil.cc:2979:OrGate$1327
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1334
    connect \A $auto$rtlil.cc:2979:OrGate$1327
    connect \B $auto$rtlil.cc:2977:AndGate$1333
    connect \Y $auto$rtlil.cc:2979:OrGate$1335
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1342
    connect \A $auto$rtlil.cc:2979:OrGate$1335
    connect \B $auto$rtlil.cc:2977:AndGate$1341
    connect \Y $auto$rtlil.cc:2979:OrGate$1343
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1350
    connect \A $auto$rtlil.cc:2979:OrGate$1343
    connect \B $auto$rtlil.cc:2977:AndGate$1349
    connect \Y $auto$rtlil.cc:2979:OrGate$1351
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1358
    connect \A $auto$rtlil.cc:2979:OrGate$1351
    connect \B $auto$rtlil.cc:2977:AndGate$1357
    connect \Y $auto$rtlil.cc:2979:OrGate$1359
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1314
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1315
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1316
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1317
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1320
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1321
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1322
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1323
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1328
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1329
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1330
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1331
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1336
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1337
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1338
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1339
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1344
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1345
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1346
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1347
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1352
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1353
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1354
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1355
  end
  cell $specify2 $auto$liberty.cc:737:execute$1360
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1361
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1362
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1363
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1364
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1359
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a32oi_2
  wire $auto$rtlil.cc:2976:NotGate$1366
  wire $auto$rtlil.cc:2976:NotGate$1368
  wire $auto$rtlil.cc:2976:NotGate$1372
  wire $auto$rtlil.cc:2976:NotGate$1374
  wire $auto$rtlil.cc:2976:NotGate$1380
  wire $auto$rtlil.cc:2976:NotGate$1382
  wire $auto$rtlil.cc:2976:NotGate$1388
  wire $auto$rtlil.cc:2976:NotGate$1390
  wire $auto$rtlil.cc:2976:NotGate$1396
  wire $auto$rtlil.cc:2976:NotGate$1398
  wire $auto$rtlil.cc:2976:NotGate$1404
  wire $auto$rtlil.cc:2976:NotGate$1406
  wire $auto$rtlil.cc:2977:AndGate$1370
  wire $auto$rtlil.cc:2977:AndGate$1376
  wire $auto$rtlil.cc:2977:AndGate$1384
  wire $auto$rtlil.cc:2977:AndGate$1392
  wire $auto$rtlil.cc:2977:AndGate$1400
  wire $auto$rtlil.cc:2977:AndGate$1408
  wire $auto$rtlil.cc:2979:OrGate$1378
  wire $auto$rtlil.cc:2979:OrGate$1386
  wire $auto$rtlil.cc:2979:OrGate$1394
  wire $auto$rtlil.cc:2979:OrGate$1402
  wire $auto$rtlil.cc:2979:OrGate$1410
  attribute \capacitance "0.0043510000"
  wire input 2 \A1
  attribute \capacitance "0.0043260000"
  wire input 3 \A2
  attribute \capacitance "0.0044840000"
  wire input 6 \A3
  attribute \capacitance "0.0042230000"
  wire input 4 \B1
  attribute \capacitance "0.0042970000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1369
    connect \A $auto$rtlil.cc:2976:NotGate$1366
    connect \B $auto$rtlil.cc:2976:NotGate$1368
    connect \Y $auto$rtlil.cc:2977:AndGate$1370
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1375
    connect \A $auto$rtlil.cc:2976:NotGate$1372
    connect \B $auto$rtlil.cc:2976:NotGate$1374
    connect \Y $auto$rtlil.cc:2977:AndGate$1376
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1383
    connect \A $auto$rtlil.cc:2976:NotGate$1380
    connect \B $auto$rtlil.cc:2976:NotGate$1382
    connect \Y $auto$rtlil.cc:2977:AndGate$1384
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1391
    connect \A $auto$rtlil.cc:2976:NotGate$1388
    connect \B $auto$rtlil.cc:2976:NotGate$1390
    connect \Y $auto$rtlil.cc:2977:AndGate$1392
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1399
    connect \A $auto$rtlil.cc:2976:NotGate$1396
    connect \B $auto$rtlil.cc:2976:NotGate$1398
    connect \Y $auto$rtlil.cc:2977:AndGate$1400
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1407
    connect \A $auto$rtlil.cc:2976:NotGate$1404
    connect \B $auto$rtlil.cc:2976:NotGate$1406
    connect \Y $auto$rtlil.cc:2977:AndGate$1408
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1377
    connect \A $auto$rtlil.cc:2977:AndGate$1370
    connect \B $auto$rtlil.cc:2977:AndGate$1376
    connect \Y $auto$rtlil.cc:2979:OrGate$1378
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1385
    connect \A $auto$rtlil.cc:2979:OrGate$1378
    connect \B $auto$rtlil.cc:2977:AndGate$1384
    connect \Y $auto$rtlil.cc:2979:OrGate$1386
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1393
    connect \A $auto$rtlil.cc:2979:OrGate$1386
    connect \B $auto$rtlil.cc:2977:AndGate$1392
    connect \Y $auto$rtlil.cc:2979:OrGate$1394
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1401
    connect \A $auto$rtlil.cc:2979:OrGate$1394
    connect \B $auto$rtlil.cc:2977:AndGate$1400
    connect \Y $auto$rtlil.cc:2979:OrGate$1402
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1409
    connect \A $auto$rtlil.cc:2979:OrGate$1402
    connect \B $auto$rtlil.cc:2977:AndGate$1408
    connect \Y $auto$rtlil.cc:2979:OrGate$1410
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1365
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1366
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1367
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1368
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1371
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1372
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1373
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1374
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1379
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1380
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1381
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1382
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1387
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1388
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1389
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1390
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1395
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1396
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1397
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1398
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1403
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1404
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1405
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1406
  end
  cell $specify2 $auto$liberty.cc:737:execute$1411
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1412
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1413
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1414
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1415
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1410
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a32oi_4
  wire $auto$rtlil.cc:2976:NotGate$1417
  wire $auto$rtlil.cc:2976:NotGate$1419
  wire $auto$rtlil.cc:2976:NotGate$1423
  wire $auto$rtlil.cc:2976:NotGate$1425
  wire $auto$rtlil.cc:2976:NotGate$1431
  wire $auto$rtlil.cc:2976:NotGate$1433
  wire $auto$rtlil.cc:2976:NotGate$1439
  wire $auto$rtlil.cc:2976:NotGate$1441
  wire $auto$rtlil.cc:2976:NotGate$1447
  wire $auto$rtlil.cc:2976:NotGate$1449
  wire $auto$rtlil.cc:2976:NotGate$1455
  wire $auto$rtlil.cc:2976:NotGate$1457
  wire $auto$rtlil.cc:2977:AndGate$1421
  wire $auto$rtlil.cc:2977:AndGate$1427
  wire $auto$rtlil.cc:2977:AndGate$1435
  wire $auto$rtlil.cc:2977:AndGate$1443
  wire $auto$rtlil.cc:2977:AndGate$1451
  wire $auto$rtlil.cc:2977:AndGate$1459
  wire $auto$rtlil.cc:2979:OrGate$1429
  wire $auto$rtlil.cc:2979:OrGate$1437
  wire $auto$rtlil.cc:2979:OrGate$1445
  wire $auto$rtlil.cc:2979:OrGate$1453
  wire $auto$rtlil.cc:2979:OrGate$1461
  attribute \capacitance "0.0083290000"
  wire input 2 \A1
  attribute \capacitance "0.0082260000"
  wire input 3 \A2
  attribute \capacitance "0.0085060000"
  wire input 6 \A3
  attribute \capacitance "0.0082430000"
  wire input 4 \B1
  attribute \capacitance "0.0084790000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1420
    connect \A $auto$rtlil.cc:2976:NotGate$1417
    connect \B $auto$rtlil.cc:2976:NotGate$1419
    connect \Y $auto$rtlil.cc:2977:AndGate$1421
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1426
    connect \A $auto$rtlil.cc:2976:NotGate$1423
    connect \B $auto$rtlil.cc:2976:NotGate$1425
    connect \Y $auto$rtlil.cc:2977:AndGate$1427
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1434
    connect \A $auto$rtlil.cc:2976:NotGate$1431
    connect \B $auto$rtlil.cc:2976:NotGate$1433
    connect \Y $auto$rtlil.cc:2977:AndGate$1435
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1442
    connect \A $auto$rtlil.cc:2976:NotGate$1439
    connect \B $auto$rtlil.cc:2976:NotGate$1441
    connect \Y $auto$rtlil.cc:2977:AndGate$1443
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1450
    connect \A $auto$rtlil.cc:2976:NotGate$1447
    connect \B $auto$rtlil.cc:2976:NotGate$1449
    connect \Y $auto$rtlil.cc:2977:AndGate$1451
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1458
    connect \A $auto$rtlil.cc:2976:NotGate$1455
    connect \B $auto$rtlil.cc:2976:NotGate$1457
    connect \Y $auto$rtlil.cc:2977:AndGate$1459
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1428
    connect \A $auto$rtlil.cc:2977:AndGate$1421
    connect \B $auto$rtlil.cc:2977:AndGate$1427
    connect \Y $auto$rtlil.cc:2979:OrGate$1429
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1436
    connect \A $auto$rtlil.cc:2979:OrGate$1429
    connect \B $auto$rtlil.cc:2977:AndGate$1435
    connect \Y $auto$rtlil.cc:2979:OrGate$1437
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1444
    connect \A $auto$rtlil.cc:2979:OrGate$1437
    connect \B $auto$rtlil.cc:2977:AndGate$1443
    connect \Y $auto$rtlil.cc:2979:OrGate$1445
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1452
    connect \A $auto$rtlil.cc:2979:OrGate$1445
    connect \B $auto$rtlil.cc:2977:AndGate$1451
    connect \Y $auto$rtlil.cc:2979:OrGate$1453
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1460
    connect \A $auto$rtlil.cc:2979:OrGate$1453
    connect \B $auto$rtlil.cc:2977:AndGate$1459
    connect \Y $auto$rtlil.cc:2979:OrGate$1461
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1416
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1417
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1418
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1419
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1422
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1423
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1424
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1425
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1430
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1431
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1432
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1433
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1438
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1439
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1440
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1441
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1446
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1447
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1448
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1449
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1454
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1455
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1456
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1457
  end
  cell $specify2 $auto$liberty.cc:737:execute$1462
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1463
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1464
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1465
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1466
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1461
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a41o_1
  wire $auto$rtlil.cc:2977:AndGate$1468
  wire $auto$rtlil.cc:2977:AndGate$1470
  wire $auto$rtlil.cc:2977:AndGate$1472
  wire $auto$rtlil.cc:2979:OrGate$1474
  attribute \capacitance "0.0023100000"
  wire input 2 \A1
  attribute \capacitance "0.0023640000"
  wire input 3 \A2
  attribute \capacitance "0.0023460000"
  wire input 5 \A3
  attribute \capacitance "0.0023120000"
  wire input 6 \A4
  attribute \capacitance "0.0024140000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1467
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1468
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1469
    connect \A $auto$rtlil.cc:2977:AndGate$1468
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1470
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1471
    connect \A $auto$rtlil.cc:2977:AndGate$1470
    connect \B \A4
    connect \Y $auto$rtlil.cc:2977:AndGate$1472
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1473
    connect \A $auto$rtlil.cc:2977:AndGate$1472
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1474
  end
  cell $specify2 $auto$liberty.cc:737:execute$1475
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1476
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1477
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1478
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1479
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1474
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a41o_2
  wire $auto$rtlil.cc:2977:AndGate$1481
  wire $auto$rtlil.cc:2977:AndGate$1483
  wire $auto$rtlil.cc:2977:AndGate$1485
  wire $auto$rtlil.cc:2979:OrGate$1487
  attribute \capacitance "0.0022800000"
  wire input 2 \A1
  attribute \capacitance "0.0023350000"
  wire input 3 \A2
  attribute \capacitance "0.0023260000"
  wire input 5 \A3
  attribute \capacitance "0.0023640000"
  wire input 6 \A4
  attribute \capacitance "0.0023360000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1480
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1481
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1482
    connect \A $auto$rtlil.cc:2977:AndGate$1481
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1483
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1484
    connect \A $auto$rtlil.cc:2977:AndGate$1483
    connect \B \A4
    connect \Y $auto$rtlil.cc:2977:AndGate$1485
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1486
    connect \A $auto$rtlil.cc:2977:AndGate$1485
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1487
  end
  cell $specify2 $auto$liberty.cc:737:execute$1488
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1489
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1490
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1491
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1492
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1487
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a41o_4
  wire $auto$rtlil.cc:2977:AndGate$1494
  wire $auto$rtlil.cc:2977:AndGate$1496
  wire $auto$rtlil.cc:2977:AndGate$1498
  wire $auto$rtlil.cc:2979:OrGate$1500
  attribute \capacitance "0.0042110000"
  wire input 2 \A1
  attribute \capacitance "0.0042220000"
  wire input 3 \A2
  attribute \capacitance "0.0043970000"
  wire input 5 \A3
  attribute \capacitance "0.0044010000"
  wire input 6 \A4
  attribute \capacitance "0.0045140000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1493
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1494
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1495
    connect \A $auto$rtlil.cc:2977:AndGate$1494
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1496
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1497
    connect \A $auto$rtlil.cc:2977:AndGate$1496
    connect \B \A4
    connect \Y $auto$rtlil.cc:2977:AndGate$1498
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1499
    connect \A $auto$rtlil.cc:2977:AndGate$1498
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1500
  end
  cell $specify2 $auto$liberty.cc:737:execute$1501
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1502
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1503
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1504
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1505
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1500
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a41oi_1
  wire $auto$rtlil.cc:2976:NotGate$1507
  wire $auto$rtlil.cc:2976:NotGate$1509
  wire $auto$rtlil.cc:2976:NotGate$1513
  wire $auto$rtlil.cc:2976:NotGate$1515
  wire $auto$rtlil.cc:2976:NotGate$1521
  wire $auto$rtlil.cc:2976:NotGate$1523
  wire $auto$rtlil.cc:2976:NotGate$1529
  wire $auto$rtlil.cc:2976:NotGate$1531
  wire $auto$rtlil.cc:2977:AndGate$1511
  wire $auto$rtlil.cc:2977:AndGate$1517
  wire $auto$rtlil.cc:2977:AndGate$1525
  wire $auto$rtlil.cc:2977:AndGate$1533
  wire $auto$rtlil.cc:2979:OrGate$1519
  wire $auto$rtlil.cc:2979:OrGate$1527
  wire $auto$rtlil.cc:2979:OrGate$1535
  attribute \capacitance "0.0022370000"
  wire input 2 \A1
  attribute \capacitance "0.0022940000"
  wire input 3 \A2
  attribute \capacitance "0.0023330000"
  wire input 5 \A3
  attribute \capacitance "0.0023820000"
  wire input 6 \A4
  attribute \capacitance "0.0023260000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1510
    connect \A $auto$rtlil.cc:2976:NotGate$1507
    connect \B $auto$rtlil.cc:2976:NotGate$1509
    connect \Y $auto$rtlil.cc:2977:AndGate$1511
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1516
    connect \A $auto$rtlil.cc:2976:NotGate$1513
    connect \B $auto$rtlil.cc:2976:NotGate$1515
    connect \Y $auto$rtlil.cc:2977:AndGate$1517
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1524
    connect \A $auto$rtlil.cc:2976:NotGate$1521
    connect \B $auto$rtlil.cc:2976:NotGate$1523
    connect \Y $auto$rtlil.cc:2977:AndGate$1525
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1532
    connect \A $auto$rtlil.cc:2976:NotGate$1529
    connect \B $auto$rtlil.cc:2976:NotGate$1531
    connect \Y $auto$rtlil.cc:2977:AndGate$1533
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1518
    connect \A $auto$rtlil.cc:2977:AndGate$1511
    connect \B $auto$rtlil.cc:2977:AndGate$1517
    connect \Y $auto$rtlil.cc:2979:OrGate$1519
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1526
    connect \A $auto$rtlil.cc:2979:OrGate$1519
    connect \B $auto$rtlil.cc:2977:AndGate$1525
    connect \Y $auto$rtlil.cc:2979:OrGate$1527
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1534
    connect \A $auto$rtlil.cc:2979:OrGate$1527
    connect \B $auto$rtlil.cc:2977:AndGate$1533
    connect \Y $auto$rtlil.cc:2979:OrGate$1535
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1506
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1507
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1508
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1509
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1512
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1513
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1514
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1515
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1520
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1521
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1522
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1523
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1528
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$1529
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1530
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1531
  end
  cell $specify2 $auto$liberty.cc:737:execute$1536
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1537
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1538
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1539
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1540
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1535
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a41oi_2
  wire $auto$rtlil.cc:2976:NotGate$1542
  wire $auto$rtlil.cc:2976:NotGate$1544
  wire $auto$rtlil.cc:2976:NotGate$1548
  wire $auto$rtlil.cc:2976:NotGate$1550
  wire $auto$rtlil.cc:2976:NotGate$1556
  wire $auto$rtlil.cc:2976:NotGate$1558
  wire $auto$rtlil.cc:2976:NotGate$1564
  wire $auto$rtlil.cc:2976:NotGate$1566
  wire $auto$rtlil.cc:2977:AndGate$1546
  wire $auto$rtlil.cc:2977:AndGate$1552
  wire $auto$rtlil.cc:2977:AndGate$1560
  wire $auto$rtlil.cc:2977:AndGate$1568
  wire $auto$rtlil.cc:2979:OrGate$1554
  wire $auto$rtlil.cc:2979:OrGate$1562
  wire $auto$rtlil.cc:2979:OrGate$1570
  attribute \capacitance "0.0042020000"
  wire input 2 \A1
  attribute \capacitance "0.0042180000"
  wire input 3 \A2
  attribute \capacitance "0.0044070000"
  wire input 5 \A3
  attribute \capacitance "0.0044300000"
  wire input 6 \A4
  attribute \capacitance "0.0044770000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1545
    connect \A $auto$rtlil.cc:2976:NotGate$1542
    connect \B $auto$rtlil.cc:2976:NotGate$1544
    connect \Y $auto$rtlil.cc:2977:AndGate$1546
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1551
    connect \A $auto$rtlil.cc:2976:NotGate$1548
    connect \B $auto$rtlil.cc:2976:NotGate$1550
    connect \Y $auto$rtlil.cc:2977:AndGate$1552
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1559
    connect \A $auto$rtlil.cc:2976:NotGate$1556
    connect \B $auto$rtlil.cc:2976:NotGate$1558
    connect \Y $auto$rtlil.cc:2977:AndGate$1560
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1567
    connect \A $auto$rtlil.cc:2976:NotGate$1564
    connect \B $auto$rtlil.cc:2976:NotGate$1566
    connect \Y $auto$rtlil.cc:2977:AndGate$1568
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1553
    connect \A $auto$rtlil.cc:2977:AndGate$1546
    connect \B $auto$rtlil.cc:2977:AndGate$1552
    connect \Y $auto$rtlil.cc:2979:OrGate$1554
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1561
    connect \A $auto$rtlil.cc:2979:OrGate$1554
    connect \B $auto$rtlil.cc:2977:AndGate$1560
    connect \Y $auto$rtlil.cc:2979:OrGate$1562
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1569
    connect \A $auto$rtlil.cc:2979:OrGate$1562
    connect \B $auto$rtlil.cc:2977:AndGate$1568
    connect \Y $auto$rtlil.cc:2979:OrGate$1570
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1541
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1542
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1543
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1544
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1547
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1548
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1549
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1550
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1555
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1556
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1557
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1558
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1563
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$1564
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1565
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1566
  end
  cell $specify2 $auto$liberty.cc:737:execute$1571
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1572
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1573
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1574
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1575
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1570
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__a41oi_4
  wire $auto$rtlil.cc:2976:NotGate$1577
  wire $auto$rtlil.cc:2976:NotGate$1579
  wire $auto$rtlil.cc:2976:NotGate$1583
  wire $auto$rtlil.cc:2976:NotGate$1585
  wire $auto$rtlil.cc:2976:NotGate$1591
  wire $auto$rtlil.cc:2976:NotGate$1593
  wire $auto$rtlil.cc:2976:NotGate$1599
  wire $auto$rtlil.cc:2976:NotGate$1601
  wire $auto$rtlil.cc:2977:AndGate$1581
  wire $auto$rtlil.cc:2977:AndGate$1587
  wire $auto$rtlil.cc:2977:AndGate$1595
  wire $auto$rtlil.cc:2977:AndGate$1603
  wire $auto$rtlil.cc:2979:OrGate$1589
  wire $auto$rtlil.cc:2979:OrGate$1597
  wire $auto$rtlil.cc:2979:OrGate$1605
  attribute \capacitance "0.0083200000"
  wire input 2 \A1
  attribute \capacitance "0.0083460000"
  wire input 3 \A2
  attribute \capacitance "0.0082840000"
  wire input 5 \A3
  attribute \capacitance "0.0085280000"
  wire input 6 \A4
  attribute \capacitance "0.0084790000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1580
    connect \A $auto$rtlil.cc:2976:NotGate$1577
    connect \B $auto$rtlil.cc:2976:NotGate$1579
    connect \Y $auto$rtlil.cc:2977:AndGate$1581
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1586
    connect \A $auto$rtlil.cc:2976:NotGate$1583
    connect \B $auto$rtlil.cc:2976:NotGate$1585
    connect \Y $auto$rtlil.cc:2977:AndGate$1587
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1594
    connect \A $auto$rtlil.cc:2976:NotGate$1591
    connect \B $auto$rtlil.cc:2976:NotGate$1593
    connect \Y $auto$rtlil.cc:2977:AndGate$1595
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1602
    connect \A $auto$rtlil.cc:2976:NotGate$1599
    connect \B $auto$rtlil.cc:2976:NotGate$1601
    connect \Y $auto$rtlil.cc:2977:AndGate$1603
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1588
    connect \A $auto$rtlil.cc:2977:AndGate$1581
    connect \B $auto$rtlil.cc:2977:AndGate$1587
    connect \Y $auto$rtlil.cc:2979:OrGate$1589
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1596
    connect \A $auto$rtlil.cc:2979:OrGate$1589
    connect \B $auto$rtlil.cc:2977:AndGate$1595
    connect \Y $auto$rtlil.cc:2979:OrGate$1597
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1604
    connect \A $auto$rtlil.cc:2979:OrGate$1597
    connect \B $auto$rtlil.cc:2977:AndGate$1603
    connect \Y $auto$rtlil.cc:2979:OrGate$1605
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1576
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1577
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1578
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1579
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1582
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1583
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1584
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1585
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1590
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1591
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1592
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1593
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1598
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$1599
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1600
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1601
  end
  cell $specify2 $auto$liberty.cc:737:execute$1606
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1607
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1608
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1609
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1610
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1605
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2_0
  wire $auto$rtlil.cc:2977:AndGate$1612
  attribute \capacitance "0.0016000000"
  wire input 1 \A
  attribute \capacitance "0.0016360000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1611
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1612
  end
  cell $specify2 $auto$liberty.cc:737:execute$1613
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1614
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1612
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2_1
  wire $auto$rtlil.cc:2977:AndGate$1616
  attribute \capacitance "0.0014620000"
  wire input 1 \A
  attribute \capacitance "0.0014960000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1615
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1616
  end
  cell $specify2 $auto$liberty.cc:737:execute$1617
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1618
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1616
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2_2
  wire $auto$rtlil.cc:2977:AndGate$1620
  attribute \capacitance "0.0014500000"
  wire input 1 \A
  attribute \capacitance "0.0014720000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1619
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1620
  end
  cell $specify2 $auto$liberty.cc:737:execute$1621
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1622
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1620
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2_4
  wire $auto$rtlil.cc:2977:AndGate$1624
  attribute \capacitance "0.0023220000"
  wire input 1 \A
  attribute \capacitance "0.0024240000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1623
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1624
  end
  cell $specify2 $auto$liberty.cc:737:execute$1625
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1626
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1624
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2b_1
  wire $auto$rtlil.cc:2976:NotGate$1628
  wire $auto$rtlil.cc:2977:AndGate$1630
  attribute \capacitance "0.0015580000"
  wire input 3 \A_N
  attribute \capacitance "0.0016410000"
  wire input 1 \B
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1629
    connect \A $auto$rtlil.cc:2976:NotGate$1628
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1630
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1627
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1628
  end
  cell $specify2 $auto$liberty.cc:737:execute$1631
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1632
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1630
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2b_2
  wire $auto$rtlil.cc:2976:NotGate$1634
  wire $auto$rtlil.cc:2977:AndGate$1636
  attribute \capacitance "0.0015530000"
  wire input 3 \A_N
  attribute \capacitance "0.0016150000"
  wire input 1 \B
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1635
    connect \A $auto$rtlil.cc:2976:NotGate$1634
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1636
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1633
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1634
  end
  cell $specify2 $auto$liberty.cc:737:execute$1637
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1638
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1636
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and2b_4
  wire $auto$rtlil.cc:2976:NotGate$1640
  wire $auto$rtlil.cc:2977:AndGate$1642
  attribute \capacitance "0.0014540000"
  wire input 3 \A_N
  attribute \capacitance "0.0024580000"
  wire input 1 \B
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1641
    connect \A $auto$rtlil.cc:2976:NotGate$1640
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1642
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1639
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1640
  end
  cell $specify2 $auto$liberty.cc:737:execute$1643
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1644
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1642
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and3_1
  wire $auto$rtlil.cc:2977:AndGate$1646
  wire $auto$rtlil.cc:2977:AndGate$1648
  attribute \capacitance "0.0014760000"
  wire input 1 \A
  attribute \capacitance "0.0015200000"
  wire input 2 \B
  attribute \capacitance "0.0015560000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1645
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1646
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1647
    connect \A $auto$rtlil.cc:2977:AndGate$1646
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1648
  end
  cell $specify2 $auto$liberty.cc:737:execute$1649
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1650
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1651
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1648
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and3_2
  wire $auto$rtlil.cc:2977:AndGate$1653
  wire $auto$rtlil.cc:2977:AndGate$1655
  attribute \capacitance "0.0014260000"
  wire input 1 \A
  attribute \capacitance "0.0015050000"
  wire input 2 \B
  attribute \capacitance "0.0015240000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1652
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1653
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1654
    connect \A $auto$rtlil.cc:2977:AndGate$1653
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1655
  end
  cell $specify2 $auto$liberty.cc:737:execute$1656
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1657
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1658
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1655
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and3_4
  wire $auto$rtlil.cc:2977:AndGate$1660
  wire $auto$rtlil.cc:2977:AndGate$1662
  attribute \capacitance "0.0024720000"
  wire input 1 \A
  attribute \capacitance "0.0023830000"
  wire input 2 \B
  attribute \capacitance "0.0024070000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1659
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1660
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1661
    connect \A $auto$rtlil.cc:2977:AndGate$1660
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1662
  end
  cell $specify2 $auto$liberty.cc:737:execute$1663
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1664
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1665
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1662
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and3b_1
  wire $auto$rtlil.cc:2976:NotGate$1667
  wire $auto$rtlil.cc:2977:AndGate$1669
  wire $auto$rtlil.cc:2977:AndGate$1671
  attribute \capacitance "0.0015310000"
  wire input 4 \A_N
  attribute \capacitance "0.0015200000"
  wire input 1 \B
  attribute \capacitance "0.0015480000"
  wire input 2 \C
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1668
    connect \A $auto$rtlil.cc:2976:NotGate$1667
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1669
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1670
    connect \A $auto$rtlil.cc:2977:AndGate$1669
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1671
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1666
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1667
  end
  cell $specify2 $auto$liberty.cc:737:execute$1672
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1673
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1674
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1671
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and3b_2
  wire $auto$rtlil.cc:2976:NotGate$1676
  wire $auto$rtlil.cc:2977:AndGate$1678
  wire $auto$rtlil.cc:2977:AndGate$1680
  attribute \capacitance "0.0014120000"
  wire input 4 \A_N
  attribute \capacitance "0.0015010000"
  wire input 1 \B
  attribute \capacitance "0.0015160000"
  wire input 2 \C
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1677
    connect \A $auto$rtlil.cc:2976:NotGate$1676
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1678
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1679
    connect \A $auto$rtlil.cc:2977:AndGate$1678
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1680
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1675
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1676
  end
  cell $specify2 $auto$liberty.cc:737:execute$1681
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1682
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1683
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1680
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and3b_4
  wire $auto$rtlil.cc:2976:NotGate$1685
  wire $auto$rtlil.cc:2977:AndGate$1687
  wire $auto$rtlil.cc:2977:AndGate$1689
  attribute \capacitance "0.0015770000"
  wire input 4 \A_N
  attribute \capacitance "0.0023640000"
  wire input 1 \B
  attribute \capacitance "0.0023900000"
  wire input 2 \C
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1686
    connect \A $auto$rtlil.cc:2976:NotGate$1685
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1687
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1688
    connect \A $auto$rtlil.cc:2977:AndGate$1687
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1689
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1684
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1685
  end
  cell $specify2 $auto$liberty.cc:737:execute$1690
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1691
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1692
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1689
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4_1
  wire $auto$rtlil.cc:2977:AndGate$1694
  wire $auto$rtlil.cc:2977:AndGate$1696
  wire $auto$rtlil.cc:2977:AndGate$1698
  attribute \capacitance "0.0015340000"
  wire input 1 \A
  attribute \capacitance "0.0015500000"
  wire input 2 \B
  attribute \capacitance "0.0015410000"
  wire input 3 \C
  attribute \capacitance "0.0015660000"
  wire input 4 \D
  wire output 5 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1693
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1694
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1695
    connect \A $auto$rtlil.cc:2977:AndGate$1694
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1696
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1697
    connect \A $auto$rtlil.cc:2977:AndGate$1696
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1698
  end
  cell $specify2 $auto$liberty.cc:737:execute$1699
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1700
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1701
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1702
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1698
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4_2
  wire $auto$rtlil.cc:2977:AndGate$1704
  wire $auto$rtlil.cc:2977:AndGate$1706
  wire $auto$rtlil.cc:2977:AndGate$1708
  attribute \capacitance "0.0014950000"
  wire input 1 \A
  attribute \capacitance "0.0015240000"
  wire input 2 \B
  attribute \capacitance "0.0015200000"
  wire input 3 \C
  attribute \capacitance "0.0015370000"
  wire input 4 \D
  wire output 5 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1703
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1704
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1705
    connect \A $auto$rtlil.cc:2977:AndGate$1704
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1706
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1707
    connect \A $auto$rtlil.cc:2977:AndGate$1706
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1708
  end
  cell $specify2 $auto$liberty.cc:737:execute$1709
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1710
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1711
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1712
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1708
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4_4
  wire $auto$rtlil.cc:2977:AndGate$1714
  wire $auto$rtlil.cc:2977:AndGate$1716
  wire $auto$rtlil.cc:2977:AndGate$1718
  attribute \capacitance "0.0023460000"
  wire input 1 \A
  attribute \capacitance "0.0024100000"
  wire input 2 \B
  attribute \capacitance "0.0023630000"
  wire input 3 \C
  attribute \capacitance "0.0023420000"
  wire input 4 \D
  wire output 5 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1713
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1714
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1715
    connect \A $auto$rtlil.cc:2977:AndGate$1714
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1716
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1717
    connect \A $auto$rtlil.cc:2977:AndGate$1716
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1718
  end
  cell $specify2 $auto$liberty.cc:737:execute$1719
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1720
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1721
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1722
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1718
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4b_1
  wire $auto$rtlil.cc:2976:NotGate$1724
  wire $auto$rtlil.cc:2977:AndGate$1726
  wire $auto$rtlil.cc:2977:AndGate$1728
  wire $auto$rtlil.cc:2977:AndGate$1730
  attribute \capacitance "0.0015860000"
  wire input 5 \A_N
  attribute \capacitance "0.0015740000"
  wire input 1 \B
  attribute \capacitance "0.0015470000"
  wire input 2 \C
  attribute \capacitance "0.0015940000"
  wire input 3 \D
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1725
    connect \A $auto$rtlil.cc:2976:NotGate$1724
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1726
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1727
    connect \A $auto$rtlil.cc:2977:AndGate$1726
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1728
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1729
    connect \A $auto$rtlil.cc:2977:AndGate$1728
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1730
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1723
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1724
  end
  cell $specify2 $auto$liberty.cc:737:execute$1731
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1732
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1733
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1734
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1730
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4b_2
  wire $auto$rtlil.cc:2976:NotGate$1736
  wire $auto$rtlil.cc:2977:AndGate$1738
  wire $auto$rtlil.cc:2977:AndGate$1740
  wire $auto$rtlil.cc:2977:AndGate$1742
  attribute \capacitance "0.0015290000"
  wire input 5 \A_N
  attribute \capacitance "0.0015670000"
  wire input 1 \B
  attribute \capacitance "0.0015620000"
  wire input 2 \C
  attribute \capacitance "0.0015620000"
  wire input 3 \D
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1737
    connect \A $auto$rtlil.cc:2976:NotGate$1736
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1738
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1739
    connect \A $auto$rtlil.cc:2977:AndGate$1738
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1740
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1741
    connect \A $auto$rtlil.cc:2977:AndGate$1740
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1742
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1735
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1736
  end
  cell $specify2 $auto$liberty.cc:737:execute$1743
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1744
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1745
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1746
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1742
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4b_4
  wire $auto$rtlil.cc:2976:NotGate$1748
  wire $auto$rtlil.cc:2977:AndGate$1750
  wire $auto$rtlil.cc:2977:AndGate$1752
  wire $auto$rtlil.cc:2977:AndGate$1754
  attribute \capacitance "0.0015400000"
  wire input 5 \A_N
  attribute \capacitance "0.0022910000"
  wire input 1 \B
  attribute \capacitance "0.0023140000"
  wire input 2 \C
  attribute \capacitance "0.0023350000"
  wire input 3 \D
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1749
    connect \A $auto$rtlil.cc:2976:NotGate$1748
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1750
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1751
    connect \A $auto$rtlil.cc:2977:AndGate$1750
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1752
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1753
    connect \A $auto$rtlil.cc:2977:AndGate$1752
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1754
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1747
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1748
  end
  cell $specify2 $auto$liberty.cc:737:execute$1755
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1756
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1757
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1758
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1754
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4bb_1
  wire $auto$rtlil.cc:2976:NotGate$1760
  wire $auto$rtlil.cc:2976:NotGate$1762
  wire $auto$rtlil.cc:2977:AndGate$1764
  wire $auto$rtlil.cc:2977:AndGate$1766
  wire $auto$rtlil.cc:2977:AndGate$1768
  attribute \capacitance "0.0015080000"
  wire input 4 \A_N
  attribute \capacitance "0.0015210000"
  wire input 5 \B_N
  attribute \capacitance "0.0014820000"
  wire input 1 \C
  attribute \capacitance "0.0015130000"
  wire input 2 \D
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1763
    connect \A $auto$rtlil.cc:2976:NotGate$1760
    connect \B $auto$rtlil.cc:2976:NotGate$1762
    connect \Y $auto$rtlil.cc:2977:AndGate$1764
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1765
    connect \A $auto$rtlil.cc:2977:AndGate$1764
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1766
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1767
    connect \A $auto$rtlil.cc:2977:AndGate$1766
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1768
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1759
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1760
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1761
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1762
  end
  cell $specify2 $auto$liberty.cc:737:execute$1769
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1770
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1771
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1772
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1768
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4bb_2
  wire $auto$rtlil.cc:2976:NotGate$1774
  wire $auto$rtlil.cc:2976:NotGate$1776
  wire $auto$rtlil.cc:2977:AndGate$1778
  wire $auto$rtlil.cc:2977:AndGate$1780
  wire $auto$rtlil.cc:2977:AndGate$1782
  attribute \capacitance "0.0015040000"
  wire input 4 \A_N
  attribute \capacitance "0.0014970000"
  wire input 5 \B_N
  attribute \capacitance "0.0014950000"
  wire input 1 \C
  attribute \capacitance "0.0015200000"
  wire input 2 \D
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1777
    connect \A $auto$rtlil.cc:2976:NotGate$1774
    connect \B $auto$rtlil.cc:2976:NotGate$1776
    connect \Y $auto$rtlil.cc:2977:AndGate$1778
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1779
    connect \A $auto$rtlil.cc:2977:AndGate$1778
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1780
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1781
    connect \A $auto$rtlil.cc:2977:AndGate$1780
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1782
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1773
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1774
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1775
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1776
  end
  cell $specify2 $auto$liberty.cc:737:execute$1783
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1784
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1785
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1786
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1782
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__and4bb_4
  wire $auto$rtlil.cc:2976:NotGate$1788
  wire $auto$rtlil.cc:2976:NotGate$1790
  wire $auto$rtlil.cc:2977:AndGate$1792
  wire $auto$rtlil.cc:2977:AndGate$1794
  wire $auto$rtlil.cc:2977:AndGate$1796
  attribute \capacitance "0.0014860000"
  wire input 4 \A_N
  attribute \capacitance "0.0015430000"
  wire input 5 \B_N
  attribute \capacitance "0.0023600000"
  wire input 1 \C
  attribute \capacitance "0.0024020000"
  wire input 2 \D
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1791
    connect \A $auto$rtlil.cc:2976:NotGate$1788
    connect \B $auto$rtlil.cc:2976:NotGate$1790
    connect \Y $auto$rtlil.cc:2977:AndGate$1792
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1793
    connect \A $auto$rtlil.cc:2977:AndGate$1792
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1794
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1795
    connect \A $auto$rtlil.cc:2977:AndGate$1794
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1796
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1787
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1788
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1789
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1790
  end
  cell $specify2 $auto$liberty.cc:737:execute$1797
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1798
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1799
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1800
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1796
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_1
  attribute \capacitance "0.0021030000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1801
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_12
  attribute \capacitance "0.0091870000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1802
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_16
  attribute \capacitance "0.0136390000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1803
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_2
  attribute \capacitance "0.0017270000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1804
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_4
  attribute \capacitance "0.0024000000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1805
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_6
  attribute \capacitance "0.0046200000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1806
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__buf_8
  attribute \capacitance "0.0070070000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1807
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "32.531200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__bufbuf_16
  attribute \capacitance "0.0023270000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1808
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__bufbuf_8
  attribute \capacitance "0.0017490000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1809
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__bufinv_16
  wire $auto$rtlil.cc:2976:NotGate$1811
  attribute \capacitance "0.0067840000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1810
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1811
  end
  cell $specify2 $auto$liberty.cc:737:execute$1812
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1811
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__bufinv_8
  wire $auto$rtlil.cc:2976:NotGate$1814
  attribute \capacitance "0.0023280000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1813
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1814
  end
  cell $specify2 $auto$liberty.cc:737:execute$1815
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1814
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkbuf_1
  attribute \capacitance "0.0020980000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1816
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkbuf_16
  attribute \capacitance "0.0073970000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1817
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkbuf_2
  attribute \capacitance "0.0021800000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1818
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkbuf_4
  attribute \capacitance "0.0021060000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1819
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkbuf_8
  attribute \capacitance "0.0039170000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1820
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s15_1
  attribute \capacitance "0.0021990000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1821
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s15_2
  attribute \capacitance "0.0022040000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1822
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s18_1
  attribute \capacitance "0.0022010000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1823
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s18_2
  attribute \capacitance "0.0022060000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1824
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s25_1
  attribute \capacitance "0.0022080000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1825
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s25_2
  attribute \capacitance "0.0022090000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1826
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s50_1
  attribute \capacitance "0.0021710000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1827
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkdlybuf4s50_2
  attribute \capacitance "0.0021630000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1828
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinv_1
  wire $auto$rtlil.cc:2976:NotGate$1830
  attribute \capacitance "0.0030770000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1829
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1830
  end
  cell $specify2 $auto$liberty.cc:737:execute$1831
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1830
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinv_16
  wire $auto$rtlil.cc:2976:NotGate$1833
  attribute \capacitance "0.0377460000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1832
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1833
  end
  cell $specify2 $auto$liberty.cc:737:execute$1834
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1833
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinv_2
  wire $auto$rtlil.cc:2976:NotGate$1836
  attribute \capacitance "0.0051740000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1835
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1836
  end
  cell $specify2 $auto$liberty.cc:737:execute$1837
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1836
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinv_4
  wire $auto$rtlil.cc:2976:NotGate$1839
  attribute \capacitance "0.0102180000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1838
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1839
  end
  cell $specify2 $auto$liberty.cc:737:execute$1840
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1839
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinv_8
  wire $auto$rtlil.cc:2976:NotGate$1842
  attribute \capacitance "0.0202110000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1841
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1842
  end
  cell $specify2 $auto$liberty.cc:737:execute$1843
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1842
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinvlp_2
  wire $auto$rtlil.cc:2976:NotGate$1845
  attribute \capacitance "0.0045310000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1844
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1845
  end
  cell $specify2 $auto$liberty.cc:737:execute$1846
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1845
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__clkinvlp_4
  wire $auto$rtlil.cc:2976:NotGate$1848
  attribute \capacitance "0.0086870000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1847
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1848
  end
  cell $specify2 $auto$liberty.cc:737:execute$1849
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1848
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__conb_1
  wire output 1 \HI
  wire output 2 \LO
  connect \HI 1'1
  connect \LO 1'0
end
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__decap_12
end
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__decap_3
end
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__decap_4
end
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__decap_6
end
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__decap_8
end
attribute \liberty_cell 1
attribute \area "32.531200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfbbn_1
  wire $auto$rtlil.cc:2976:NotGate$1851
  wire $auto$rtlil.cc:2976:NotGate$1853
  wire $auto$rtlil.cc:2976:NotGate$1855
  attribute \capacitance "0.0017710000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0015960000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0016230000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0034670000"
  wire input 6 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1856
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$1857
    connect \C \CLK_N
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1850
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1851
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1852
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1853
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1854
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1855
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfbbn_2
  wire $auto$rtlil.cc:2976:NotGate$1859
  wire $auto$rtlil.cc:2976:NotGate$1861
  wire $auto$rtlil.cc:2976:NotGate$1863
  attribute \capacitance "0.0017970000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0015930000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0016230000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0034300000"
  wire input 6 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1864
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$1865
    connect \C \CLK_N
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1858
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1859
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1860
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1861
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1862
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1863
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "32.531200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfbbp_1
  wire $auto$rtlil.cc:2976:NotGate$1867
  wire $auto$rtlil.cc:2976:NotGate$1869
  attribute \capacitance "0.0017920000"
  wire input 1 \CLK
  attribute \capacitance "0.0015950000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0015970000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0034380000"
  wire input 6 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1870
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$1871
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1866
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1867
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1868
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1869
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "28.777600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfrbp_1
  wire $auto$rtlil.cc:2976:NotGate$1873
  attribute \capacitance "0.0017940000"
  wire input 1 \CLK
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0035570000"
  wire input 5 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1874
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1875
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1872
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1873
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfrbp_2
  wire $auto$rtlil.cc:2976:NotGate$1877
  attribute \capacitance "0.0018000000"
  wire input 1 \CLK
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0035500000"
  wire input 5 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1878
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1879
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1876
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1877
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfrtn_1
  wire $auto$rtlil.cc:2976:NotGate$1881
  wire $auto$rtlil.cc:2976:NotGate$1883
  attribute \capacitance "0.0017890000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0019730000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0035600000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1884
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_NN0_ $auto$liberty.cc:243:create_ff$1885
    connect \C \CLK_N
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1880
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1881
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1882
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1883
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfrtp_1
  wire $auto$rtlil.cc:2976:NotGate$1887
  attribute \capacitance "0.0017880000"
  wire input 1 \CLK
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0035960000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1888
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1889
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1886
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1887
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfrtp_2
  wire $auto$rtlil.cc:2976:NotGate$1891
  attribute \capacitance "0.0017960000"
  wire input 1 \CLK
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0036030000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1892
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1893
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1890
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1891
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "28.777600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfrtp_4
  wire $auto$rtlil.cc:2976:NotGate$1895
  attribute \capacitance "0.0017940000"
  wire input 1 \CLK
  attribute \capacitance "0.0019770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0035610000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1896
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1897
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1894
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1895
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "28.777600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfsbp_1
  wire $auto$rtlil.cc:2976:NotGate$1899
  attribute \capacitance "0.0017720000"
  wire input 1 \CLK
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0033800000"
  wire input 5 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1900
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1901
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1898
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1899
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "30.015200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfsbp_2
  wire $auto$rtlil.cc:2976:NotGate$1903
  attribute \capacitance "0.0017720000"
  wire input 1 \CLK
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0034010000"
  wire input 5 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1904
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1905
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1902
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1903
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfstp_1
  wire $auto$rtlil.cc:2976:NotGate$1907
  attribute \capacitance "0.0017760000"
  wire input 1 \CLK
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0034020000"
  wire input 4 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1908
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1909
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1906
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1907
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfstp_2
  wire $auto$rtlil.cc:2976:NotGate$1911
  attribute \capacitance "0.0017930000"
  wire input 1 \CLK
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0033620000"
  wire input 4 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1912
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1913
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1910
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1911
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfstp_4
  wire $auto$rtlil.cc:2976:NotGate$1915
  attribute \capacitance "0.0017760000"
  wire input 1 \CLK
  attribute \capacitance "0.0023610000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0033590000"
  wire input 4 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1916
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1917
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1914
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1915
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfxbp_1
  attribute \capacitance "0.0017830000"
  wire input 1 \CLK
  attribute \capacitance "0.0016770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1918
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1919
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfxbp_2
  attribute \capacitance "0.0017800000"
  wire input 1 \CLK
  attribute \capacitance "0.0016770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1920
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1921
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfxtp_1
  attribute \capacitance "0.0017940000"
  wire input 1 \CLK
  attribute \capacitance "0.0016780000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1922
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1923
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfxtp_2
  attribute \capacitance "0.0017870000"
  wire input 1 \CLK
  attribute \capacitance "0.0016770000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1924
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1925
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dfxtp_4
  attribute \capacitance "0.0017750000"
  wire input 1 \CLK
  attribute \capacitance "0.0015530000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1926
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1927
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "2.5024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__diode_2
  attribute \capacitance "0.0008780000"
  wire input 1 \DIODE
end
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \blackbox 1
module \sky130_fd_sc_hd__dlclkp_1
  attribute \capacitance "0.0041510000"
  wire input 1 \CLK
  attribute \capacitance "0.0017780000"
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \blackbox 1
module \sky130_fd_sc_hd__dlclkp_2
  attribute \capacitance "0.0041320000"
  wire input 1 \CLK
  attribute \capacitance "0.0018130000"
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \blackbox 1
module \sky130_fd_sc_hd__dlclkp_4
  attribute \capacitance "0.0048780000"
  wire input 1 \CLK
  attribute \capacitance "0.0016640000"
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrbn_1
  wire $auto$liberty.cc:346:create_latch$1934
  wire $auto$liberty.cc:351:create_latch$1936
  wire $auto$rtlil.cc:2976:NotGate$1929
  wire $auto$rtlil.cc:2976:NotGate$1931
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  attribute \capacitance "0.0017710000"
  wire input 5 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.0024650000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1932
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1933
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1934
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$1935
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$1936
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$1937
    connect \D $auto$liberty.cc:351:create_latch$1936
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1928
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1929
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1930
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1931
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrbn_2
  wire $auto$liberty.cc:346:create_latch$1944
  wire $auto$liberty.cc:351:create_latch$1946
  wire $auto$rtlil.cc:2976:NotGate$1939
  wire $auto$rtlil.cc:2976:NotGate$1941
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  attribute \capacitance "0.0017750000"
  wire input 5 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.0024570000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1942
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1943
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1944
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$1945
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$1946
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$1947
    connect \D $auto$liberty.cc:351:create_latch$1946
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1938
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1939
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1940
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1941
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrbp_1
  wire $auto$liberty.cc:335:create_latch$1952
  wire $auto$liberty.cc:346:create_latch$1954
  wire $auto$liberty.cc:351:create_latch$1956
  wire $auto$rtlil.cc:2976:NotGate$1949
  attribute \capacitance "0.0017890000"
  wire input 1 \D
  attribute \capacitance "0.0017730000"
  wire input 5 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.0024390000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1950
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$1951
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$1952
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1953
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1954
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$1955
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$1952
    connect \Y $auto$liberty.cc:351:create_latch$1956
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1957
    connect \D $auto$liberty.cc:351:create_latch$1956
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1948
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1949
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrbp_2
  wire $auto$liberty.cc:335:create_latch$1962
  wire $auto$liberty.cc:346:create_latch$1964
  wire $auto$liberty.cc:351:create_latch$1966
  wire $auto$rtlil.cc:2976:NotGate$1959
  attribute \capacitance "0.0017890000"
  wire input 1 \D
  attribute \capacitance "0.0017710000"
  wire input 5 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.0024270000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1960
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$1961
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$1962
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1963
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1964
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$1965
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$1962
    connect \Y $auto$liberty.cc:351:create_latch$1966
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$1967
    connect \D $auto$liberty.cc:351:create_latch$1966
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1958
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1959
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrtn_1
  wire $auto$liberty.cc:346:create_latch$1974
  wire $auto$liberty.cc:351:create_latch$1976
  wire $auto$rtlil.cc:2976:NotGate$1969
  wire $auto$rtlil.cc:2976:NotGate$1971
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  attribute \capacitance "0.0017450000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0025130000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1972
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1973
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1974
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$1975
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$1976
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$1977
    connect \D $auto$liberty.cc:351:create_latch$1976
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1968
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1969
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1970
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1971
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrtn_2
  wire $auto$liberty.cc:346:create_latch$1984
  wire $auto$liberty.cc:351:create_latch$1986
  wire $auto$rtlil.cc:2976:NotGate$1979
  wire $auto$rtlil.cc:2976:NotGate$1981
  attribute \capacitance "0.0017750000"
  wire input 1 \D
  attribute \capacitance "0.0017450000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0024340000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1982
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1983
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1984
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$1985
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$1986
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$1987
    connect \D $auto$liberty.cc:351:create_latch$1986
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1978
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1979
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1980
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1981
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrtn_4
  wire $auto$liberty.cc:346:create_latch$1994
  wire $auto$liberty.cc:351:create_latch$1996
  wire $auto$rtlil.cc:2976:NotGate$1989
  wire $auto$rtlil.cc:2976:NotGate$1991
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  attribute \capacitance "0.0017450000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0023930000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1992
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$1993
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$1994
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$1995
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$1996
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$1997
    connect \D $auto$liberty.cc:351:create_latch$1996
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1988
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1989
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1990
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1991
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrtp_1
  wire $auto$liberty.cc:335:create_latch$2002
  wire $auto$liberty.cc:346:create_latch$2004
  wire $auto$liberty.cc:351:create_latch$2006
  wire $auto$rtlil.cc:2976:NotGate$1999
  attribute \capacitance "0.0017910000"
  wire input 1 \D
  attribute \capacitance "0.0017520000"
  wire input 4 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0024350000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2000
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$2001
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$2002
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$2003
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$2004
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$2005
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$2002
    connect \Y $auto$liberty.cc:351:create_latch$2006
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2007
    connect \D $auto$liberty.cc:351:create_latch$2006
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1998
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1999
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrtp_2
  wire $auto$liberty.cc:335:create_latch$2012
  wire $auto$liberty.cc:346:create_latch$2014
  wire $auto$liberty.cc:351:create_latch$2016
  wire $auto$rtlil.cc:2976:NotGate$2009
  attribute \capacitance "0.0017790000"
  wire input 1 \D
  attribute \capacitance "0.0017650000"
  wire input 4 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0024330000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2010
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$2011
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$2012
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$2013
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$2014
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$2015
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$2012
    connect \Y $auto$liberty.cc:351:create_latch$2016
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2017
    connect \D $auto$liberty.cc:351:create_latch$2016
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2008
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2009
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlrtp_4
  wire $auto$liberty.cc:335:create_latch$2022
  wire $auto$liberty.cc:346:create_latch$2024
  wire $auto$liberty.cc:351:create_latch$2026
  wire $auto$rtlil.cc:2976:NotGate$2019
  attribute \capacitance "0.0017950000"
  wire input 1 \D
  attribute \capacitance "0.0017590000"
  wire input 4 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0023760000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2020
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$2021
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$2022
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$2023
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$2024
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$2025
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$2022
    connect \Y $auto$liberty.cc:351:create_latch$2026
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2027
    connect \D $auto$liberty.cc:351:create_latch$2026
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2018
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2019
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxbn_1
  wire $auto$rtlil.cc:2976:NotGate$2029
  attribute \capacitance "0.0017900000"
  wire input 1 \D
  attribute \capacitance "0.0017640000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2030
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2031
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2028
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2029
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxbn_2
  wire $auto$rtlil.cc:2976:NotGate$2033
  attribute \capacitance "0.0017870000"
  wire input 1 \D
  attribute \capacitance "0.0017580000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2034
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2035
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2032
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2033
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxbp_1
  attribute \capacitance "0.0018060000"
  wire input 1 \D
  attribute \capacitance "0.0017560000"
  wire input 4 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2036
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2037
    connect \D \D
    connect \E \GATE
    connect \Q \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxtn_1
  wire $auto$rtlil.cc:2976:NotGate$2039
  attribute \capacitance "0.0017970000"
  wire input 1 \D
  attribute \capacitance "0.0017450000"
  wire input 3 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2040
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2041
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2038
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2039
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxtn_2
  wire $auto$rtlil.cc:2976:NotGate$2043
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  attribute \capacitance "0.0017450000"
  wire input 3 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2044
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2045
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2042
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2043
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxtn_4
  wire $auto$rtlil.cc:2976:NotGate$2047
  attribute \capacitance "0.0017880000"
  wire input 1 \D
  attribute \capacitance "0.0017450000"
  wire input 3 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2048
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2049
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2046
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2047
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlxtp_1
  attribute \capacitance "0.0017740000"
  wire input 1 \D
  attribute \capacitance "0.0017510000"
  wire input 3 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2050
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2051
    connect \D \D
    connect \E \GATE
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlygate4sd1_1
  attribute \capacitance "0.0016450000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2052
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlygate4sd2_1
  attribute \capacitance "0.0016760000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2053
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlygate4sd3_1
  attribute \capacitance "0.0016410000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2054
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlymetal6s2s_1
  attribute \capacitance "0.0016660000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2055
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlymetal6s4s_1
  attribute \capacitance "0.0016640000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2056
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__dlymetal6s6s_1
  attribute \capacitance "0.0016650000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2057
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ebufn_1
  wire $auto$liberty.cc:190:create_tristate$2061
  wire $auto$rtlil.cc:2976:NotGate$2060
  attribute \capacitance "0.0018070000"
  wire input 1 \A
  attribute \capacitance "0.0031340000"
  wire input 2 \TE_B
  attribute \capacitance "0.0022600000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2058
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2976:NotGate$2060
    connect \Y $auto$liberty.cc:190:create_tristate$2061
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2059
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2060
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2061
end
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ebufn_2
  wire $auto$liberty.cc:190:create_tristate$2065
  wire $auto$rtlil.cc:2976:NotGate$2064
  attribute \capacitance "0.0018180000"
  wire input 1 \A
  attribute \capacitance "0.0040830000"
  wire input 2 \TE_B
  attribute \capacitance "0.0027540000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2062
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2976:NotGate$2064
    connect \Y $auto$liberty.cc:190:create_tristate$2065
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2063
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2064
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2065
end
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ebufn_4
  wire $auto$liberty.cc:190:create_tristate$2069
  wire $auto$rtlil.cc:2976:NotGate$2068
  attribute \capacitance "0.0024870000"
  wire input 1 \A
  attribute \capacitance "0.0068680000"
  wire input 2 \TE_B
  attribute \capacitance "0.0052040000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2066
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2976:NotGate$2068
    connect \Y $auto$liberty.cc:190:create_tristate$2069
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2067
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2068
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2069
end
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ebufn_8
  wire $auto$liberty.cc:190:create_tristate$2073
  wire $auto$rtlil.cc:2976:NotGate$2072
  attribute \capacitance "0.0044740000"
  wire input 1 \A
  attribute \capacitance "0.0105390000"
  wire input 2 \TE_B
  attribute \capacitance "0.0097500000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2070
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2976:NotGate$2072
    connect \Y $auto$liberty.cc:190:create_tristate$2073
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2071
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2072
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2073
end
attribute \liberty_cell 1
attribute \area "32.531200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__edfxbp_1
  wire $auto$rtlil.cc:2976:NotGate$2077
  wire $auto$rtlil.cc:2977:AndGate$2075
  wire $auto$rtlil.cc:2977:AndGate$2079
  wire $auto$rtlil.cc:2979:OrGate$2081
  attribute \capacitance "0.0017620000"
  wire input 1 \CLK
  attribute \capacitance "0.0018030000"
  wire input 2 \D
  attribute \capacitance "0.0032910000"
  wire input 5 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2074
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$2075
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2078
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$2077
    connect \Y $auto$rtlil.cc:2977:AndGate$2079
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2080
    connect \A $auto$rtlil.cc:2977:AndGate$2075
    connect \B $auto$rtlil.cc:2977:AndGate$2079
    connect \Y $auto$rtlil.cc:2979:OrGate$2081
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2082
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$2083
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$2081
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2076
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$2077
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__edfxtp_1
  wire $auto$rtlil.cc:2976:NotGate$2087
  wire $auto$rtlil.cc:2977:AndGate$2085
  wire $auto$rtlil.cc:2977:AndGate$2089
  wire $auto$rtlil.cc:2979:OrGate$2091
  attribute \capacitance "0.0017580000"
  wire input 1 \CLK
  attribute \capacitance "0.0018040000"
  wire input 2 \D
  attribute \capacitance "0.0032900000"
  wire input 4 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2084
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$2085
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2088
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$2087
    connect \Y $auto$rtlil.cc:2977:AndGate$2089
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2090
    connect \A $auto$rtlil.cc:2977:AndGate$2085
    connect \B $auto$rtlil.cc:2977:AndGate$2089
    connect \Y $auto$rtlil.cc:2979:OrGate$2091
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2092
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$2093
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$2091
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2086
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$2087
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvn_0
  wire $auto$liberty.cc:190:create_tristate$2099
  wire $auto$rtlil.cc:2976:NotGate$2095
  wire $auto$rtlil.cc:2976:NotGate$2098
  attribute \capacitance "0.0018180000"
  wire input 1 \A
  attribute \capacitance "0.0024830000"
  wire input 2 \TE_B
  attribute \capacitance "0.0014550000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2096
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2095
    connect \EN $auto$rtlil.cc:2976:NotGate$2098
    connect \Y $auto$liberty.cc:190:create_tristate$2099
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2097
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2098
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2094
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2095
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2099
end
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvn_1
  wire $auto$liberty.cc:190:create_tristate$2105
  wire $auto$rtlil.cc:2976:NotGate$2101
  wire $auto$rtlil.cc:2976:NotGate$2104
  attribute \capacitance "0.0023840000"
  wire input 1 \A
  attribute \capacitance "0.0030030000"
  wire input 2 \TE_B
  attribute \capacitance "0.0019930000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2102
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2101
    connect \EN $auto$rtlil.cc:2976:NotGate$2104
    connect \Y $auto$liberty.cc:190:create_tristate$2105
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2103
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2104
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2100
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2101
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2105
end
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvn_2
  wire $auto$liberty.cc:190:create_tristate$2111
  wire $auto$rtlil.cc:2976:NotGate$2107
  wire $auto$rtlil.cc:2976:NotGate$2110
  attribute \capacitance "0.0042870000"
  wire input 1 \A
  attribute \capacitance "0.0040030000"
  wire input 2 \TE_B
  attribute \capacitance "0.0029180000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2108
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2107
    connect \EN $auto$rtlil.cc:2976:NotGate$2110
    connect \Y $auto$liberty.cc:190:create_tristate$2111
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2109
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2110
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2106
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2107
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2111
end
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvn_4
  wire $auto$liberty.cc:190:create_tristate$2117
  wire $auto$rtlil.cc:2976:NotGate$2113
  wire $auto$rtlil.cc:2976:NotGate$2116
  attribute \capacitance "0.0082270000"
  wire input 1 \A
  attribute \capacitance "0.0066830000"
  wire input 2 \TE_B
  attribute \capacitance "0.0046800000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2114
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2113
    connect \EN $auto$rtlil.cc:2976:NotGate$2116
    connect \Y $auto$liberty.cc:190:create_tristate$2117
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2115
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2116
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2112
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2113
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2117
end
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvn_8
  wire $auto$liberty.cc:190:create_tristate$2123
  wire $auto$rtlil.cc:2976:NotGate$2119
  wire $auto$rtlil.cc:2976:NotGate$2122
  attribute \capacitance "0.0166200000"
  wire input 1 \A
  attribute \capacitance "0.0102150000"
  wire input 2 \TE_B
  attribute \capacitance "0.0095480000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2120
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2119
    connect \EN $auto$rtlil.cc:2976:NotGate$2122
    connect \Y $auto$liberty.cc:190:create_tristate$2123
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2121
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2122
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2118
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2119
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2123
end
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvp_1
  wire $auto$liberty.cc:190:create_tristate$2131
  wire $auto$rtlil.cc:2976:NotGate$2125
  wire $auto$rtlil.cc:2976:NotGate$2127
  wire $auto$rtlil.cc:2976:NotGate$2130
  attribute \capacitance "0.0024030000"
  wire input 1 \A
  attribute \capacitance "0.0025230000"
  wire input 3 \TE
  attribute \capacitance "0.0019260000"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2128
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2125
    connect \EN $auto$rtlil.cc:2976:NotGate$2130
    connect \Y $auto$liberty.cc:190:create_tristate$2131
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2129
    connect \A $auto$rtlil.cc:2976:NotGate$2127
    connect \Y $auto$rtlil.cc:2976:NotGate$2130
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2124
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2125
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2126
    connect \A \TE
    connect \Y $auto$rtlil.cc:2976:NotGate$2127
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2131
end
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvp_2
  wire $auto$liberty.cc:190:create_tristate$2139
  wire $auto$rtlil.cc:2976:NotGate$2133
  wire $auto$rtlil.cc:2976:NotGate$2135
  wire $auto$rtlil.cc:2976:NotGate$2138
  attribute \capacitance "0.0043170000"
  wire input 1 \A
  attribute \capacitance "0.0036180000"
  wire input 3 \TE
  attribute \capacitance "0.0024370000"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2136
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2133
    connect \EN $auto$rtlil.cc:2976:NotGate$2138
    connect \Y $auto$liberty.cc:190:create_tristate$2139
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2137
    connect \A $auto$rtlil.cc:2976:NotGate$2135
    connect \Y $auto$rtlil.cc:2976:NotGate$2138
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2132
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2133
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2134
    connect \A \TE
    connect \Y $auto$rtlil.cc:2976:NotGate$2135
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2139
end
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvp_4
  wire $auto$liberty.cc:190:create_tristate$2147
  wire $auto$rtlil.cc:2976:NotGate$2141
  wire $auto$rtlil.cc:2976:NotGate$2143
  wire $auto$rtlil.cc:2976:NotGate$2146
  attribute \capacitance "0.0084480000"
  wire input 1 \A
  attribute \capacitance "0.0060230000"
  wire input 3 \TE
  attribute \capacitance "0.0048940000"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2144
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2141
    connect \EN $auto$rtlil.cc:2976:NotGate$2146
    connect \Y $auto$liberty.cc:190:create_tristate$2147
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2145
    connect \A $auto$rtlil.cc:2976:NotGate$2143
    connect \Y $auto$rtlil.cc:2976:NotGate$2146
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2140
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2141
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2142
    connect \A \TE
    connect \Y $auto$rtlil.cc:2976:NotGate$2143
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2147
end
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__einvp_8
  wire $auto$liberty.cc:190:create_tristate$2155
  wire $auto$rtlil.cc:2976:NotGate$2149
  wire $auto$rtlil.cc:2976:NotGate$2151
  wire $auto$rtlil.cc:2976:NotGate$2154
  attribute \capacitance "0.0165350000"
  wire input 1 \A
  attribute \capacitance "0.0090710000"
  wire input 3 \TE
  attribute \capacitance "0.0094840000"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2152
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2149
    connect \EN $auto$rtlil.cc:2976:NotGate$2154
    connect \Y $auto$liberty.cc:190:create_tristate$2155
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2153
    connect \A $auto$rtlil.cc:2976:NotGate$2151
    connect \Y $auto$rtlil.cc:2976:NotGate$2154
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2148
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2149
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2150
    connect \A \TE
    connect \Y $auto$rtlil.cc:2976:NotGate$2151
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2155
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__fa_1
  wire $auto$rtlil.cc:2976:NotGate$2167
  wire $auto$rtlil.cc:2976:NotGate$2171
  wire $auto$rtlil.cc:2976:NotGate$2175
  wire $auto$rtlil.cc:2976:NotGate$2179
  wire $auto$rtlil.cc:2976:NotGate$2185
  wire $auto$rtlil.cc:2976:NotGate$2187
  wire $auto$rtlil.cc:2977:AndGate$2157
  wire $auto$rtlil.cc:2977:AndGate$2159
  wire $auto$rtlil.cc:2977:AndGate$2163
  wire $auto$rtlil.cc:2977:AndGate$2169
  wire $auto$rtlil.cc:2977:AndGate$2173
  wire $auto$rtlil.cc:2977:AndGate$2177
  wire $auto$rtlil.cc:2977:AndGate$2181
  wire $auto$rtlil.cc:2977:AndGate$2189
  wire $auto$rtlil.cc:2977:AndGate$2191
  wire $auto$rtlil.cc:2977:AndGate$2195
  wire $auto$rtlil.cc:2977:AndGate$2197
  wire $auto$rtlil.cc:2979:OrGate$2161
  wire $auto$rtlil.cc:2979:OrGate$2165
  wire $auto$rtlil.cc:2979:OrGate$2183
  wire $auto$rtlil.cc:2979:OrGate$2193
  wire $auto$rtlil.cc:2979:OrGate$2199
  attribute \capacitance "0.0067290000"
  wire input 1 \A
  attribute \capacitance "0.0060260000"
  wire input 2 \B
  attribute \capacitance "0.0045230000"
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2156
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2157
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2158
    connect \A \A
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2159
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2162
    connect \A \B
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2163
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2168
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2167
    connect \Y $auto$rtlil.cc:2977:AndGate$2169
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2172
    connect \A $auto$rtlil.cc:2977:AndGate$2169
    connect \B $auto$rtlil.cc:2976:NotGate$2171
    connect \Y $auto$rtlil.cc:2977:AndGate$2173
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2176
    connect \A $auto$rtlil.cc:2976:NotGate$2175
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2177
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2180
    connect \A $auto$rtlil.cc:2977:AndGate$2177
    connect \B $auto$rtlil.cc:2976:NotGate$2179
    connect \Y $auto$rtlil.cc:2977:AndGate$2181
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2188
    connect \A $auto$rtlil.cc:2976:NotGate$2185
    connect \B $auto$rtlil.cc:2976:NotGate$2187
    connect \Y $auto$rtlil.cc:2977:AndGate$2189
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2190
    connect \A $auto$rtlil.cc:2977:AndGate$2189
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2191
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2194
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2195
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2196
    connect \A $auto$rtlil.cc:2977:AndGate$2195
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2197
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2160
    connect \A $auto$rtlil.cc:2977:AndGate$2157
    connect \B $auto$rtlil.cc:2977:AndGate$2159
    connect \Y $auto$rtlil.cc:2979:OrGate$2161
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2164
    connect \A $auto$rtlil.cc:2979:OrGate$2161
    connect \B $auto$rtlil.cc:2977:AndGate$2163
    connect \Y $auto$rtlil.cc:2979:OrGate$2165
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2182
    connect \A $auto$rtlil.cc:2977:AndGate$2173
    connect \B $auto$rtlil.cc:2977:AndGate$2181
    connect \Y $auto$rtlil.cc:2979:OrGate$2183
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2192
    connect \A $auto$rtlil.cc:2979:OrGate$2183
    connect \B $auto$rtlil.cc:2977:AndGate$2191
    connect \Y $auto$rtlil.cc:2979:OrGate$2193
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2198
    connect \A $auto$rtlil.cc:2979:OrGate$2193
    connect \B $auto$rtlil.cc:2977:AndGate$2197
    connect \Y $auto$rtlil.cc:2979:OrGate$2199
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2166
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2167
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2170
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2171
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2174
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2175
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2178
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2179
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2184
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2185
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2186
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2187
  end
  cell $specify2 $auto$liberty.cc:737:execute$2200
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2201
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2202
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2203
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2204
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2205
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2165
  connect \SUM $auto$rtlil.cc:2979:OrGate$2199
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__fa_2
  wire $auto$rtlil.cc:2976:NotGate$2217
  wire $auto$rtlil.cc:2976:NotGate$2221
  wire $auto$rtlil.cc:2976:NotGate$2225
  wire $auto$rtlil.cc:2976:NotGate$2229
  wire $auto$rtlil.cc:2976:NotGate$2235
  wire $auto$rtlil.cc:2976:NotGate$2237
  wire $auto$rtlil.cc:2977:AndGate$2207
  wire $auto$rtlil.cc:2977:AndGate$2209
  wire $auto$rtlil.cc:2977:AndGate$2213
  wire $auto$rtlil.cc:2977:AndGate$2219
  wire $auto$rtlil.cc:2977:AndGate$2223
  wire $auto$rtlil.cc:2977:AndGate$2227
  wire $auto$rtlil.cc:2977:AndGate$2231
  wire $auto$rtlil.cc:2977:AndGate$2239
  wire $auto$rtlil.cc:2977:AndGate$2241
  wire $auto$rtlil.cc:2977:AndGate$2245
  wire $auto$rtlil.cc:2977:AndGate$2247
  wire $auto$rtlil.cc:2979:OrGate$2211
  wire $auto$rtlil.cc:2979:OrGate$2215
  wire $auto$rtlil.cc:2979:OrGate$2233
  wire $auto$rtlil.cc:2979:OrGate$2243
  wire $auto$rtlil.cc:2979:OrGate$2249
  attribute \capacitance "0.0077040000"
  wire input 1 \A
  attribute \capacitance "0.0069540000"
  wire input 2 \B
  attribute \capacitance "0.0050900000"
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2206
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2207
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2208
    connect \A \A
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2209
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2212
    connect \A \B
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2213
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2218
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2217
    connect \Y $auto$rtlil.cc:2977:AndGate$2219
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2222
    connect \A $auto$rtlil.cc:2977:AndGate$2219
    connect \B $auto$rtlil.cc:2976:NotGate$2221
    connect \Y $auto$rtlil.cc:2977:AndGate$2223
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2226
    connect \A $auto$rtlil.cc:2976:NotGate$2225
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2227
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2230
    connect \A $auto$rtlil.cc:2977:AndGate$2227
    connect \B $auto$rtlil.cc:2976:NotGate$2229
    connect \Y $auto$rtlil.cc:2977:AndGate$2231
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2238
    connect \A $auto$rtlil.cc:2976:NotGate$2235
    connect \B $auto$rtlil.cc:2976:NotGate$2237
    connect \Y $auto$rtlil.cc:2977:AndGate$2239
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2240
    connect \A $auto$rtlil.cc:2977:AndGate$2239
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2241
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2244
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2245
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2246
    connect \A $auto$rtlil.cc:2977:AndGate$2245
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2247
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2210
    connect \A $auto$rtlil.cc:2977:AndGate$2207
    connect \B $auto$rtlil.cc:2977:AndGate$2209
    connect \Y $auto$rtlil.cc:2979:OrGate$2211
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2214
    connect \A $auto$rtlil.cc:2979:OrGate$2211
    connect \B $auto$rtlil.cc:2977:AndGate$2213
    connect \Y $auto$rtlil.cc:2979:OrGate$2215
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2232
    connect \A $auto$rtlil.cc:2977:AndGate$2223
    connect \B $auto$rtlil.cc:2977:AndGate$2231
    connect \Y $auto$rtlil.cc:2979:OrGate$2233
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2242
    connect \A $auto$rtlil.cc:2979:OrGate$2233
    connect \B $auto$rtlil.cc:2977:AndGate$2241
    connect \Y $auto$rtlil.cc:2979:OrGate$2243
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2248
    connect \A $auto$rtlil.cc:2979:OrGate$2243
    connect \B $auto$rtlil.cc:2977:AndGate$2247
    connect \Y $auto$rtlil.cc:2979:OrGate$2249
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2216
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2217
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2220
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2221
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2224
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2225
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2228
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2229
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2234
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2235
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2236
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2237
  end
  cell $specify2 $auto$liberty.cc:737:execute$2250
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2251
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2252
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2253
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2254
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2255
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2215
  connect \SUM $auto$rtlil.cc:2979:OrGate$2249
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__fa_4
  wire $auto$rtlil.cc:2976:NotGate$2267
  wire $auto$rtlil.cc:2976:NotGate$2271
  wire $auto$rtlil.cc:2976:NotGate$2275
  wire $auto$rtlil.cc:2976:NotGate$2279
  wire $auto$rtlil.cc:2976:NotGate$2285
  wire $auto$rtlil.cc:2976:NotGate$2287
  wire $auto$rtlil.cc:2977:AndGate$2257
  wire $auto$rtlil.cc:2977:AndGate$2259
  wire $auto$rtlil.cc:2977:AndGate$2263
  wire $auto$rtlil.cc:2977:AndGate$2269
  wire $auto$rtlil.cc:2977:AndGate$2273
  wire $auto$rtlil.cc:2977:AndGate$2277
  wire $auto$rtlil.cc:2977:AndGate$2281
  wire $auto$rtlil.cc:2977:AndGate$2289
  wire $auto$rtlil.cc:2977:AndGate$2291
  wire $auto$rtlil.cc:2977:AndGate$2295
  wire $auto$rtlil.cc:2977:AndGate$2297
  wire $auto$rtlil.cc:2979:OrGate$2261
  wire $auto$rtlil.cc:2979:OrGate$2265
  wire $auto$rtlil.cc:2979:OrGate$2283
  wire $auto$rtlil.cc:2979:OrGate$2293
  wire $auto$rtlil.cc:2979:OrGate$2299
  attribute \capacitance "0.0077000000"
  wire input 1 \A
  attribute \capacitance "0.0069770000"
  wire input 2 \B
  attribute \capacitance "0.0051040000"
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2256
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2257
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2258
    connect \A \A
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2259
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2262
    connect \A \B
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2263
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2268
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2267
    connect \Y $auto$rtlil.cc:2977:AndGate$2269
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2272
    connect \A $auto$rtlil.cc:2977:AndGate$2269
    connect \B $auto$rtlil.cc:2976:NotGate$2271
    connect \Y $auto$rtlil.cc:2977:AndGate$2273
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2276
    connect \A $auto$rtlil.cc:2976:NotGate$2275
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2277
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2280
    connect \A $auto$rtlil.cc:2977:AndGate$2277
    connect \B $auto$rtlil.cc:2976:NotGate$2279
    connect \Y $auto$rtlil.cc:2977:AndGate$2281
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2288
    connect \A $auto$rtlil.cc:2976:NotGate$2285
    connect \B $auto$rtlil.cc:2976:NotGate$2287
    connect \Y $auto$rtlil.cc:2977:AndGate$2289
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2290
    connect \A $auto$rtlil.cc:2977:AndGate$2289
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2291
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2294
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2295
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2296
    connect \A $auto$rtlil.cc:2977:AndGate$2295
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2297
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2260
    connect \A $auto$rtlil.cc:2977:AndGate$2257
    connect \B $auto$rtlil.cc:2977:AndGate$2259
    connect \Y $auto$rtlil.cc:2979:OrGate$2261
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2264
    connect \A $auto$rtlil.cc:2979:OrGate$2261
    connect \B $auto$rtlil.cc:2977:AndGate$2263
    connect \Y $auto$rtlil.cc:2979:OrGate$2265
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2282
    connect \A $auto$rtlil.cc:2977:AndGate$2273
    connect \B $auto$rtlil.cc:2977:AndGate$2281
    connect \Y $auto$rtlil.cc:2979:OrGate$2283
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2292
    connect \A $auto$rtlil.cc:2979:OrGate$2283
    connect \B $auto$rtlil.cc:2977:AndGate$2291
    connect \Y $auto$rtlil.cc:2979:OrGate$2293
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2298
    connect \A $auto$rtlil.cc:2979:OrGate$2293
    connect \B $auto$rtlil.cc:2977:AndGate$2297
    connect \Y $auto$rtlil.cc:2979:OrGate$2299
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2266
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2267
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2270
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2271
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2274
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2275
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2278
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2279
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2284
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2285
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2286
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2287
  end
  cell $specify2 $auto$liberty.cc:737:execute$2300
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2301
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2302
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2303
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2304
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2305
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2265
  connect \SUM $auto$rtlil.cc:2979:OrGate$2299
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.782400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__fah_1
  wire $auto$rtlil.cc:2976:NotGate$2317
  wire $auto$rtlil.cc:2976:NotGate$2321
  wire $auto$rtlil.cc:2976:NotGate$2325
  wire $auto$rtlil.cc:2976:NotGate$2329
  wire $auto$rtlil.cc:2976:NotGate$2335
  wire $auto$rtlil.cc:2976:NotGate$2337
  wire $auto$rtlil.cc:2977:AndGate$2307
  wire $auto$rtlil.cc:2977:AndGate$2309
  wire $auto$rtlil.cc:2977:AndGate$2313
  wire $auto$rtlil.cc:2977:AndGate$2319
  wire $auto$rtlil.cc:2977:AndGate$2323
  wire $auto$rtlil.cc:2977:AndGate$2327
  wire $auto$rtlil.cc:2977:AndGate$2331
  wire $auto$rtlil.cc:2977:AndGate$2339
  wire $auto$rtlil.cc:2977:AndGate$2341
  wire $auto$rtlil.cc:2977:AndGate$2345
  wire $auto$rtlil.cc:2977:AndGate$2347
  wire $auto$rtlil.cc:2979:OrGate$2311
  wire $auto$rtlil.cc:2979:OrGate$2315
  wire $auto$rtlil.cc:2979:OrGate$2333
  wire $auto$rtlil.cc:2979:OrGate$2343
  wire $auto$rtlil.cc:2979:OrGate$2349
  attribute \capacitance "0.0046980000"
  wire input 1 \A
  attribute \capacitance "0.0067030000"
  wire input 2 \B
  attribute \capacitance "0.0023950000"
  wire input 3 \CI
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2306
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2307
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2308
    connect \A \A
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2309
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2312
    connect \A \B
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2313
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2318
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2317
    connect \Y $auto$rtlil.cc:2977:AndGate$2319
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2322
    connect \A $auto$rtlil.cc:2977:AndGate$2319
    connect \B $auto$rtlil.cc:2976:NotGate$2321
    connect \Y $auto$rtlil.cc:2977:AndGate$2323
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2326
    connect \A $auto$rtlil.cc:2976:NotGate$2325
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2327
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2330
    connect \A $auto$rtlil.cc:2977:AndGate$2327
    connect \B $auto$rtlil.cc:2976:NotGate$2329
    connect \Y $auto$rtlil.cc:2977:AndGate$2331
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2338
    connect \A $auto$rtlil.cc:2976:NotGate$2335
    connect \B $auto$rtlil.cc:2976:NotGate$2337
    connect \Y $auto$rtlil.cc:2977:AndGate$2339
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2340
    connect \A $auto$rtlil.cc:2977:AndGate$2339
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2341
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2344
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2345
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2346
    connect \A $auto$rtlil.cc:2977:AndGate$2345
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2347
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2310
    connect \A $auto$rtlil.cc:2977:AndGate$2307
    connect \B $auto$rtlil.cc:2977:AndGate$2309
    connect \Y $auto$rtlil.cc:2979:OrGate$2311
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2314
    connect \A $auto$rtlil.cc:2979:OrGate$2311
    connect \B $auto$rtlil.cc:2977:AndGate$2313
    connect \Y $auto$rtlil.cc:2979:OrGate$2315
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2332
    connect \A $auto$rtlil.cc:2977:AndGate$2323
    connect \B $auto$rtlil.cc:2977:AndGate$2331
    connect \Y $auto$rtlil.cc:2979:OrGate$2333
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2342
    connect \A $auto$rtlil.cc:2979:OrGate$2333
    connect \B $auto$rtlil.cc:2977:AndGate$2341
    connect \Y $auto$rtlil.cc:2979:OrGate$2343
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2348
    connect \A $auto$rtlil.cc:2979:OrGate$2343
    connect \B $auto$rtlil.cc:2977:AndGate$2347
    connect \Y $auto$rtlil.cc:2979:OrGate$2349
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2316
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2317
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2320
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2321
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2324
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2325
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2328
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2329
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2334
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2335
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2336
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2337
  end
  cell $specify2 $auto$liberty.cc:737:execute$2350
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2351
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2352
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2353
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2354
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2355
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2315
  connect \SUM $auto$rtlil.cc:2979:OrGate$2349
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.782400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__fahcin_1
  wire $auto$rtlil.cc:2976:NotGate$2357
  wire $auto$rtlil.cc:2976:NotGate$2365
  wire $auto$rtlil.cc:2976:NotGate$2371
  wire $auto$rtlil.cc:2976:NotGate$2373
  wire $auto$rtlil.cc:2976:NotGate$2377
  wire $auto$rtlil.cc:2976:NotGate$2383
  wire $auto$rtlil.cc:2976:NotGate$2389
  wire $auto$rtlil.cc:2976:NotGate$2397
  wire $auto$rtlil.cc:2977:AndGate$2359
  wire $auto$rtlil.cc:2977:AndGate$2361
  wire $auto$rtlil.cc:2977:AndGate$2367
  wire $auto$rtlil.cc:2977:AndGate$2375
  wire $auto$rtlil.cc:2977:AndGate$2379
  wire $auto$rtlil.cc:2977:AndGate$2381
  wire $auto$rtlil.cc:2977:AndGate$2385
  wire $auto$rtlil.cc:2977:AndGate$2391
  wire $auto$rtlil.cc:2977:AndGate$2393
  wire $auto$rtlil.cc:2977:AndGate$2399
  wire $auto$rtlil.cc:2977:AndGate$2401
  wire $auto$rtlil.cc:2979:OrGate$2363
  wire $auto$rtlil.cc:2979:OrGate$2369
  wire $auto$rtlil.cc:2979:OrGate$2387
  wire $auto$rtlil.cc:2979:OrGate$2395
  wire $auto$rtlil.cc:2979:OrGate$2403
  attribute \capacitance "0.0024400000"
  wire input 1 \A
  attribute \capacitance "0.0064330000"
  wire input 2 \B
  attribute \capacitance "0.0047150000"
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2358
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2357
    connect \Y $auto$rtlil.cc:2977:AndGate$2359
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2360
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2361
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2366
    connect \A \B
    connect \B $auto$rtlil.cc:2976:NotGate$2365
    connect \Y $auto$rtlil.cc:2977:AndGate$2367
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2374
    connect \A $auto$rtlil.cc:2976:NotGate$2371
    connect \B $auto$rtlil.cc:2976:NotGate$2373
    connect \Y $auto$rtlil.cc:2977:AndGate$2375
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2378
    connect \A $auto$rtlil.cc:2977:AndGate$2375
    connect \B $auto$rtlil.cc:2976:NotGate$2377
    connect \Y $auto$rtlil.cc:2977:AndGate$2379
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2380
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2381
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2384
    connect \A $auto$rtlil.cc:2977:AndGate$2381
    connect \B $auto$rtlil.cc:2976:NotGate$2383
    connect \Y $auto$rtlil.cc:2977:AndGate$2385
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2390
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2389
    connect \Y $auto$rtlil.cc:2977:AndGate$2391
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2392
    connect \A $auto$rtlil.cc:2977:AndGate$2391
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2393
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2398
    connect \A $auto$rtlil.cc:2976:NotGate$2397
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2399
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2400
    connect \A $auto$rtlil.cc:2977:AndGate$2399
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2401
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2362
    connect \A $auto$rtlil.cc:2977:AndGate$2359
    connect \B $auto$rtlil.cc:2977:AndGate$2361
    connect \Y $auto$rtlil.cc:2979:OrGate$2363
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2368
    connect \A $auto$rtlil.cc:2979:OrGate$2363
    connect \B $auto$rtlil.cc:2977:AndGate$2367
    connect \Y $auto$rtlil.cc:2979:OrGate$2369
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2386
    connect \A $auto$rtlil.cc:2977:AndGate$2379
    connect \B $auto$rtlil.cc:2977:AndGate$2385
    connect \Y $auto$rtlil.cc:2979:OrGate$2387
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2394
    connect \A $auto$rtlil.cc:2979:OrGate$2387
    connect \B $auto$rtlil.cc:2977:AndGate$2393
    connect \Y $auto$rtlil.cc:2979:OrGate$2395
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2402
    connect \A $auto$rtlil.cc:2979:OrGate$2395
    connect \B $auto$rtlil.cc:2977:AndGate$2401
    connect \Y $auto$rtlil.cc:2979:OrGate$2403
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2356
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2357
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2364
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2365
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2370
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2371
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2372
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2373
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2376
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2377
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2382
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2383
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2388
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2389
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2396
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2397
  end
  cell $specify2 $auto$liberty.cc:737:execute$2404
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2405
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2406
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2407
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2408
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2409
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2369
  connect \SUM $auto$rtlil.cc:2979:OrGate$2403
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.782400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__fahcon_1
  wire $auto$rtlil.cc:2976:NotGate$2411
  wire $auto$rtlil.cc:2976:NotGate$2413
  wire $auto$rtlil.cc:2976:NotGate$2417
  wire $auto$rtlil.cc:2976:NotGate$2419
  wire $auto$rtlil.cc:2976:NotGate$2425
  wire $auto$rtlil.cc:2976:NotGate$2427
  wire $auto$rtlil.cc:2976:NotGate$2433
  wire $auto$rtlil.cc:2976:NotGate$2437
  wire $auto$rtlil.cc:2976:NotGate$2441
  wire $auto$rtlil.cc:2976:NotGate$2445
  wire $auto$rtlil.cc:2976:NotGate$2451
  wire $auto$rtlil.cc:2976:NotGate$2453
  wire $auto$rtlil.cc:2977:AndGate$2415
  wire $auto$rtlil.cc:2977:AndGate$2421
  wire $auto$rtlil.cc:2977:AndGate$2429
  wire $auto$rtlil.cc:2977:AndGate$2435
  wire $auto$rtlil.cc:2977:AndGate$2439
  wire $auto$rtlil.cc:2977:AndGate$2443
  wire $auto$rtlil.cc:2977:AndGate$2447
  wire $auto$rtlil.cc:2977:AndGate$2455
  wire $auto$rtlil.cc:2977:AndGate$2457
  wire $auto$rtlil.cc:2977:AndGate$2461
  wire $auto$rtlil.cc:2977:AndGate$2463
  wire $auto$rtlil.cc:2979:OrGate$2423
  wire $auto$rtlil.cc:2979:OrGate$2431
  wire $auto$rtlil.cc:2979:OrGate$2449
  wire $auto$rtlil.cc:2979:OrGate$2459
  wire $auto$rtlil.cc:2979:OrGate$2465
  attribute \capacitance "0.0024420000"
  wire input 1 \A
  attribute \capacitance "0.0084420000"
  wire input 2 \B
  attribute \capacitance "0.0047060000"
  wire input 3 \CI
  wire output 5 \COUT_N
  wire output 4 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2414
    connect \A $auto$rtlil.cc:2976:NotGate$2411
    connect \B $auto$rtlil.cc:2976:NotGate$2413
    connect \Y $auto$rtlil.cc:2977:AndGate$2415
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2420
    connect \A $auto$rtlil.cc:2976:NotGate$2417
    connect \B $auto$rtlil.cc:2976:NotGate$2419
    connect \Y $auto$rtlil.cc:2977:AndGate$2421
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2428
    connect \A $auto$rtlil.cc:2976:NotGate$2425
    connect \B $auto$rtlil.cc:2976:NotGate$2427
    connect \Y $auto$rtlil.cc:2977:AndGate$2429
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2434
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2433
    connect \Y $auto$rtlil.cc:2977:AndGate$2435
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2438
    connect \A $auto$rtlil.cc:2977:AndGate$2435
    connect \B $auto$rtlil.cc:2976:NotGate$2437
    connect \Y $auto$rtlil.cc:2977:AndGate$2439
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2442
    connect \A $auto$rtlil.cc:2976:NotGate$2441
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2443
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2446
    connect \A $auto$rtlil.cc:2977:AndGate$2443
    connect \B $auto$rtlil.cc:2976:NotGate$2445
    connect \Y $auto$rtlil.cc:2977:AndGate$2447
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2454
    connect \A $auto$rtlil.cc:2976:NotGate$2451
    connect \B $auto$rtlil.cc:2976:NotGate$2453
    connect \Y $auto$rtlil.cc:2977:AndGate$2455
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2456
    connect \A $auto$rtlil.cc:2977:AndGate$2455
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2457
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2460
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2461
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2462
    connect \A $auto$rtlil.cc:2977:AndGate$2461
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2463
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2422
    connect \A $auto$rtlil.cc:2977:AndGate$2415
    connect \B $auto$rtlil.cc:2977:AndGate$2421
    connect \Y $auto$rtlil.cc:2979:OrGate$2423
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2430
    connect \A $auto$rtlil.cc:2979:OrGate$2423
    connect \B $auto$rtlil.cc:2977:AndGate$2429
    connect \Y $auto$rtlil.cc:2979:OrGate$2431
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2448
    connect \A $auto$rtlil.cc:2977:AndGate$2439
    connect \B $auto$rtlil.cc:2977:AndGate$2447
    connect \Y $auto$rtlil.cc:2979:OrGate$2449
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2458
    connect \A $auto$rtlil.cc:2979:OrGate$2449
    connect \B $auto$rtlil.cc:2977:AndGate$2457
    connect \Y $auto$rtlil.cc:2979:OrGate$2459
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2464
    connect \A $auto$rtlil.cc:2979:OrGate$2459
    connect \B $auto$rtlil.cc:2977:AndGate$2463
    connect \Y $auto$rtlil.cc:2979:OrGate$2465
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2410
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2411
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2412
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2413
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2416
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2417
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2418
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2419
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2424
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2425
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2426
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2427
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2432
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2433
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2436
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2437
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2440
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2441
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2444
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2445
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2450
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2451
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2452
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2453
  end
  cell $specify2 $auto$liberty.cc:737:execute$2466
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2467
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT_N
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2468
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2469
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT_N
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2470
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2471
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT_N
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT_N $auto$rtlil.cc:2979:OrGate$2431
  connect \SUM $auto$rtlil.cc:2979:OrGate$2465
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ha_1
  wire $auto$rtlil.cc:2976:NotGate$2475
  wire $auto$rtlil.cc:2976:NotGate$2479
  wire $auto$rtlil.cc:2977:AndGate$2473
  wire $auto$rtlil.cc:2977:AndGate$2477
  wire $auto$rtlil.cc:2977:AndGate$2481
  wire $auto$rtlil.cc:2979:OrGate$2483
  attribute \capacitance "0.0030260000"
  wire input 1 \A
  attribute \capacitance "0.0028380000"
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2472
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2473
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2476
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2475
    connect \Y $auto$rtlil.cc:2977:AndGate$2477
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2480
    connect \A $auto$rtlil.cc:2976:NotGate$2479
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2481
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2482
    connect \A $auto$rtlil.cc:2977:AndGate$2477
    connect \B $auto$rtlil.cc:2977:AndGate$2481
    connect \Y $auto$rtlil.cc:2979:OrGate$2483
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2474
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2475
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2478
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2479
  end
  cell $specify2 $auto$liberty.cc:737:execute$2484
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2485
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2486
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2487
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2977:AndGate$2473
  connect \SUM $auto$rtlil.cc:2979:OrGate$2483
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ha_2
  wire $auto$rtlil.cc:2976:NotGate$2491
  wire $auto$rtlil.cc:2976:NotGate$2495
  wire $auto$rtlil.cc:2977:AndGate$2489
  wire $auto$rtlil.cc:2977:AndGate$2493
  wire $auto$rtlil.cc:2977:AndGate$2497
  wire $auto$rtlil.cc:2979:OrGate$2499
  attribute \capacitance "0.0034790000"
  wire input 1 \A
  attribute \capacitance "0.0032770000"
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2488
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2489
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2492
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2491
    connect \Y $auto$rtlil.cc:2977:AndGate$2493
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2496
    connect \A $auto$rtlil.cc:2976:NotGate$2495
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2497
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2498
    connect \A $auto$rtlil.cc:2977:AndGate$2493
    connect \B $auto$rtlil.cc:2977:AndGate$2497
    connect \Y $auto$rtlil.cc:2979:OrGate$2499
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2490
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2491
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2494
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2495
  end
  cell $specify2 $auto$liberty.cc:737:execute$2500
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2501
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2502
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2503
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2977:AndGate$2489
  connect \SUM $auto$rtlil.cc:2979:OrGate$2499
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__ha_4
  wire $auto$rtlil.cc:2976:NotGate$2507
  wire $auto$rtlil.cc:2976:NotGate$2511
  wire $auto$rtlil.cc:2977:AndGate$2505
  wire $auto$rtlil.cc:2977:AndGate$2509
  wire $auto$rtlil.cc:2977:AndGate$2513
  wire $auto$rtlil.cc:2979:OrGate$2515
  attribute \capacitance "0.0093100000"
  wire input 1 \A
  attribute \capacitance "0.0080620000"
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2504
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2505
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2508
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2507
    connect \Y $auto$rtlil.cc:2977:AndGate$2509
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2512
    connect \A $auto$rtlil.cc:2976:NotGate$2511
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2513
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2514
    connect \A $auto$rtlil.cc:2977:AndGate$2509
    connect \B $auto$rtlil.cc:2977:AndGate$2513
    connect \Y $auto$rtlil.cc:2979:OrGate$2515
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2506
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2507
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2510
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2511
  end
  cell $specify2 $auto$liberty.cc:737:execute$2516
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2517
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2518
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2519
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2977:AndGate$2505
  connect \SUM $auto$rtlil.cc:2979:OrGate$2515
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_1
  wire $auto$rtlil.cc:2976:NotGate$2521
  attribute \capacitance "0.0023020000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2520
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2521
  end
  cell $specify2 $auto$liberty.cc:737:execute$2522
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2521
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_12
  wire $auto$rtlil.cc:2976:NotGate$2524
  attribute \capacitance "0.0260110000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2523
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2524
  end
  cell $specify2 $auto$liberty.cc:737:execute$2525
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2524
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_16
  wire $auto$rtlil.cc:2976:NotGate$2527
  attribute \capacitance "0.0334420000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2526
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2527
  end
  cell $specify2 $auto$liberty.cc:737:execute$2528
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2527
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_2
  wire $auto$rtlil.cc:2976:NotGate$2530
  attribute \capacitance "0.0044590000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2529
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2530
  end
  cell $specify2 $auto$liberty.cc:737:execute$2531
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2530
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_4
  wire $auto$rtlil.cc:2976:NotGate$2533
  attribute \capacitance "0.0090040000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2532
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2533
  end
  cell $specify2 $auto$liberty.cc:737:execute$2534
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2533
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_6
  wire $auto$rtlil.cc:2976:NotGate$2536
  attribute \capacitance "0.0132720000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2535
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2536
  end
  cell $specify2 $auto$liberty.cc:737:execute$2537
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2536
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__inv_8
  wire $auto$rtlil.cc:2976:NotGate$2539
  attribute \capacitance "0.0176530000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2538
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2539
  end
  cell $specify2 $auto$liberty.cc:737:execute$2540
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2539
end
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_bleeder_1
  attribute \capacitance "0.0021860000"
  wire input 1 \SHORT
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_1
  attribute \capacitance "0.0020970000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2541
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_16
  attribute \capacitance "0.0074310000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2542
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_2
  attribute \capacitance "0.0021700000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2543
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_4
  attribute \capacitance "0.0021140000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2544
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_8
  attribute \capacitance "0.0039180000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2545
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_1
  wire $auto$rtlil.cc:2976:NotGate$2547
  attribute \capacitance "0.0030170000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2546
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2547
  end
  cell $specify2 $auto$liberty.cc:737:execute$2548
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2547
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_16
  wire $auto$rtlil.cc:2976:NotGate$2550
  attribute \capacitance "0.0382660000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2549
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2550
  end
  cell $specify2 $auto$liberty.cc:737:execute$2551
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2550
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_2
  wire $auto$rtlil.cc:2976:NotGate$2553
  attribute \capacitance "0.0051870000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2552
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2553
  end
  cell $specify2 $auto$liberty.cc:737:execute$2554
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2553
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_4
  wire $auto$rtlil.cc:2976:NotGate$2556
  attribute \capacitance "0.0102490000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2555
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2556
  end
  cell $specify2 $auto$liberty.cc:737:execute$2557
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2556
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_8
  wire $auto$rtlil.cc:2976:NotGate$2559
  attribute \capacitance "0.0203390000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2558
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2559
  end
  cell $specify2 $auto$liberty.cc:737:execute$2560
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2559
end
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_12
end
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_3
end
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_4
end
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_6
end
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_8
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_inputiso0n_1
  wire $auto$rtlil.cc:2977:AndGate$2562
  attribute \capacitance "0.0014620000"
  wire input 1 \A
  attribute \capacitance "0.0014960000"
  wire input 3 \SLEEP_B
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2561
    connect \A \SLEEP_B
    connect \B \A
    connect \Y $auto$rtlil.cc:2977:AndGate$2562
  end
  cell $specify2 $auto$liberty.cc:737:execute$2563
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP_B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2564
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2562
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_inputiso0p_1
  wire $auto$rtlil.cc:2976:NotGate$2566
  wire $auto$rtlil.cc:2977:AndGate$2568
  attribute \capacitance "0.0016410000"
  wire input 1 \A
  attribute \capacitance "0.0015580000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2567
    connect \A $auto$rtlil.cc:2976:NotGate$2566
    connect \B \A
    connect \Y $auto$rtlil.cc:2977:AndGate$2568
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2565
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2566
  end
  cell $specify2 $auto$liberty.cc:737:execute$2569
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2570
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2568
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_inputiso1n_1
  wire $auto$rtlil.cc:2976:NotGate$2572
  wire $auto$rtlil.cc:2979:OrGate$2574
  attribute \capacitance "0.0017300000"
  wire input 1 \A
  attribute \capacitance "0.0014180000"
  wire input 3 \SLEEP_B
  wire output 2 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2573
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2572
    connect \Y $auto$rtlil.cc:2979:OrGate$2574
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2571
    connect \A \SLEEP_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2572
  end
  cell $specify2 $auto$liberty.cc:737:execute$2575
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP_B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2576
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2574
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_inputiso1p_1
  wire $auto$rtlil.cc:2979:OrGate$2578
  attribute \capacitance "0.0014600000"
  wire input 1 \A
  attribute \capacitance "0.0014710000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2577
    connect \A \A
    connect \B \SLEEP
    connect \Y $auto$rtlil.cc:2979:OrGate$2578
  end
  cell $specify2 $auto$liberty.cc:737:execute$2579
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2580
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2578
end
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_inputisolatch_1
  attribute \capacitance "0.0016200000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0016520000"
  wire input 3 \SLEEP_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2581
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2582
    connect \D \D
    connect \E \SLEEP_B
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_1
  wire $auto$rtlil.cc:2976:NotGate$2584
  wire $auto$rtlil.cc:2977:AndGate$2586
  attribute \capacitance "0.0014900000"
  wire input 1 \A
  attribute \capacitance "0.0023670000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2585
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2584
    connect \Y $auto$rtlil.cc:2977:AndGate$2586
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2583
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2584
  end
  cell $specify2 $auto$liberty.cc:737:execute$2587
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2588
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2586
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "45.043200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_16
  wire $auto$rtlil.cc:2976:NotGate$2590
  wire $auto$rtlil.cc:2977:AndGate$2592
  attribute \capacitance "0.0087530000"
  wire input 1 \A
  attribute \capacitance "0.0323230000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2591
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2590
    connect \Y $auto$rtlil.cc:2977:AndGate$2592
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2589
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2590
  end
  cell $specify2 $auto$liberty.cc:737:execute$2593
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2594
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2592
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_2
  wire $auto$rtlil.cc:2976:NotGate$2596
  wire $auto$rtlil.cc:2977:AndGate$2598
  attribute \capacitance "0.0014500000"
  wire input 1 \A
  attribute \capacitance "0.0043250000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2597
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2596
    connect \Y $auto$rtlil.cc:2977:AndGate$2598
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2595
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2596
  end
  cell $specify2 $auto$liberty.cc:737:execute$2599
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2600
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2598
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_4
  wire $auto$rtlil.cc:2976:NotGate$2602
  wire $auto$rtlil.cc:2977:AndGate$2604
  attribute \capacitance "0.0023750000"
  wire input 1 \A
  attribute \capacitance "0.0086810000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2603
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2602
    connect \Y $auto$rtlil.cc:2977:AndGate$2604
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2601
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2602
  end
  cell $specify2 $auto$liberty.cc:737:execute$2605
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2606
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2604
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_8
  wire $auto$rtlil.cc:2976:NotGate$2608
  wire $auto$rtlil.cc:2977:AndGate$2610
  attribute \capacitance "0.0046180000"
  wire input 1 \A
  attribute \capacitance "0.0167970000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2609
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2608
    connect \Y $auto$rtlil.cc:2977:AndGate$2610
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2607
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2608
  end
  cell $specify2 $auto$liberty.cc:737:execute$2611
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2612
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2610
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "38.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_isobufsrckapwr_16
  wire $auto$rtlil.cc:2976:NotGate$2614
  wire $auto$rtlil.cc:2977:AndGate$2616
  attribute \capacitance "0.0023720000"
  wire input 1 \A
  attribute \capacitance "0.0087260000"
  wire input 3 \SLEEP
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2615
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2614
    connect \Y $auto$rtlil.cc:2977:AndGate$2616
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2613
    connect \A \SLEEP
    connect \Y $auto$rtlil.cc:2976:NotGate$2614
  end
  cell $specify2 $auto$liberty.cc:737:execute$2617
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \SLEEP
  end
  cell $specify2 $auto$liberty.cc:737:execute$2618
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$2616
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1
  attribute \capacitance "0.0060050000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2619
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2
  attribute \capacitance "0.0060240000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2620
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "40.038400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4
  attribute \capacitance "0.0060090000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2621
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "40.038400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4
  attribute \capacitance "0.0060130000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2622
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1
  attribute \capacitance "0.0060050000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2623
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2
  attribute \capacitance "0.0060240000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2624
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "40.038400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4
  attribute \capacitance "0.0060060000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2625
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "36.284800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__macro_sparecell
  wire output 1 \LO
  connect \LO 1'0
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__maj3_1
  wire $auto$rtlil.cc:2977:AndGate$2627
  wire $auto$rtlil.cc:2977:AndGate$2629
  wire $auto$rtlil.cc:2977:AndGate$2633
  wire $auto$rtlil.cc:2979:OrGate$2631
  wire $auto$rtlil.cc:2979:OrGate$2635
  attribute \capacitance "0.0027450000"
  wire input 1 \A
  attribute \capacitance "0.0025380000"
  wire input 2 \B
  attribute \capacitance "0.0030520000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2626
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2627
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2628
    connect \A \A
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2629
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2632
    connect \A \B
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2633
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2630
    connect \A $auto$rtlil.cc:2977:AndGate$2627
    connect \B $auto$rtlil.cc:2977:AndGate$2629
    connect \Y $auto$rtlil.cc:2979:OrGate$2631
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2634
    connect \A $auto$rtlil.cc:2979:OrGate$2631
    connect \B $auto$rtlil.cc:2977:AndGate$2633
    connect \Y $auto$rtlil.cc:2979:OrGate$2635
  end
  cell $specify2 $auto$liberty.cc:737:execute$2636
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2637
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2638
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2635
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__maj3_2
  wire $auto$rtlil.cc:2977:AndGate$2640
  wire $auto$rtlil.cc:2977:AndGate$2642
  wire $auto$rtlil.cc:2977:AndGate$2646
  wire $auto$rtlil.cc:2979:OrGate$2644
  wire $auto$rtlil.cc:2979:OrGate$2648
  attribute \capacitance "0.0032460000"
  wire input 1 \A
  attribute \capacitance "0.0029880000"
  wire input 2 \B
  attribute \capacitance "0.0037180000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2639
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2640
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2641
    connect \A \A
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2642
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2645
    connect \A \B
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2646
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2643
    connect \A $auto$rtlil.cc:2977:AndGate$2640
    connect \B $auto$rtlil.cc:2977:AndGate$2642
    connect \Y $auto$rtlil.cc:2979:OrGate$2644
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2647
    connect \A $auto$rtlil.cc:2979:OrGate$2644
    connect \B $auto$rtlil.cc:2977:AndGate$2646
    connect \Y $auto$rtlil.cc:2979:OrGate$2648
  end
  cell $specify2 $auto$liberty.cc:737:execute$2649
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2650
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2651
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2648
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__maj3_4
  wire $auto$rtlil.cc:2977:AndGate$2653
  wire $auto$rtlil.cc:2977:AndGate$2655
  wire $auto$rtlil.cc:2977:AndGate$2659
  wire $auto$rtlil.cc:2979:OrGate$2657
  wire $auto$rtlil.cc:2979:OrGate$2661
  attribute \capacitance "0.0043770000"
  wire input 1 \A
  attribute \capacitance "0.0041370000"
  wire input 2 \B
  attribute \capacitance "0.0049570000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2652
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2653
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2654
    connect \A \A
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2655
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2658
    connect \A \B
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2659
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2656
    connect \A $auto$rtlil.cc:2977:AndGate$2653
    connect \B $auto$rtlil.cc:2977:AndGate$2655
    connect \Y $auto$rtlil.cc:2979:OrGate$2657
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2660
    connect \A $auto$rtlil.cc:2979:OrGate$2657
    connect \B $auto$rtlil.cc:2977:AndGate$2659
    connect \Y $auto$rtlil.cc:2979:OrGate$2661
  end
  cell $specify2 $auto$liberty.cc:737:execute$2662
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2663
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2664
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2661
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2_1
  wire $auto$rtlil.cc:2976:NotGate$2666
  wire $auto$rtlil.cc:2977:AndGate$2668
  wire $auto$rtlil.cc:2977:AndGate$2670
  wire $auto$rtlil.cc:2979:OrGate$2672
  attribute \capacitance "0.0015580000"
  wire input 4 \A0
  attribute \capacitance "0.0018840000"
  wire input 3 \A1
  attribute \capacitance "0.0034020000"
  wire input 1 \S
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2667
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2666
    connect \Y $auto$rtlil.cc:2977:AndGate$2668
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2669
    connect \A \A1
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2670
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2671
    connect \A $auto$rtlil.cc:2977:AndGate$2668
    connect \B $auto$rtlil.cc:2977:AndGate$2670
    connect \Y $auto$rtlil.cc:2979:OrGate$2672
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2665
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2666
  end
  cell $specify2 $auto$liberty.cc:737:execute$2673
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2674
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2675
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2672
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2_2
  wire $auto$rtlil.cc:2976:NotGate$2677
  wire $auto$rtlil.cc:2977:AndGate$2679
  wire $auto$rtlil.cc:2977:AndGate$2681
  wire $auto$rtlil.cc:2979:OrGate$2683
  attribute \capacitance "0.0018780000"
  wire input 4 \A0
  attribute \capacitance "0.0017040000"
  wire input 3 \A1
  attribute \capacitance "0.0032150000"
  wire input 1 \S
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2678
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2677
    connect \Y $auto$rtlil.cc:2977:AndGate$2679
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2680
    connect \A \A1
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2681
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2682
    connect \A $auto$rtlil.cc:2977:AndGate$2679
    connect \B $auto$rtlil.cc:2977:AndGate$2681
    connect \Y $auto$rtlil.cc:2979:OrGate$2683
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2676
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2677
  end
  cell $specify2 $auto$liberty.cc:737:execute$2684
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2685
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2686
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2683
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2_4
  wire $auto$rtlil.cc:2976:NotGate$2688
  wire $auto$rtlil.cc:2977:AndGate$2690
  wire $auto$rtlil.cc:2977:AndGate$2692
  wire $auto$rtlil.cc:2979:OrGate$2694
  attribute \capacitance "0.0022690000"
  wire input 4 \A0
  attribute \capacitance "0.0022800000"
  wire input 3 \A1
  attribute \capacitance "0.0051430000"
  wire input 1 \S
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2689
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2688
    connect \Y $auto$rtlil.cc:2977:AndGate$2690
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2691
    connect \A \A1
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2692
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2693
    connect \A $auto$rtlil.cc:2977:AndGate$2690
    connect \B $auto$rtlil.cc:2977:AndGate$2692
    connect \Y $auto$rtlil.cc:2979:OrGate$2694
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2687
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2688
  end
  cell $specify2 $auto$liberty.cc:737:execute$2695
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2696
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2697
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2694
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2_8
  wire $auto$rtlil.cc:2976:NotGate$2699
  wire $auto$rtlil.cc:2977:AndGate$2701
  wire $auto$rtlil.cc:2977:AndGate$2703
  wire $auto$rtlil.cc:2979:OrGate$2705
  attribute \capacitance "0.0047680000"
  wire input 4 \A0
  attribute \capacitance "0.0051000000"
  wire input 3 \A1
  attribute \capacitance "0.0078480000"
  wire input 1 \S
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2700
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2699
    connect \Y $auto$rtlil.cc:2977:AndGate$2701
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2702
    connect \A \A1
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2703
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2704
    connect \A $auto$rtlil.cc:2977:AndGate$2701
    connect \B $auto$rtlil.cc:2977:AndGate$2703
    connect \Y $auto$rtlil.cc:2979:OrGate$2705
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2698
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2699
  end
  cell $specify2 $auto$liberty.cc:737:execute$2706
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2707
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2708
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2705
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2i_1
  wire $auto$rtlil.cc:2976:NotGate$2710
  wire $auto$rtlil.cc:2976:NotGate$2712
  wire $auto$rtlil.cc:2976:NotGate$2716
  wire $auto$rtlil.cc:2977:AndGate$2714
  wire $auto$rtlil.cc:2977:AndGate$2718
  wire $auto$rtlil.cc:2979:OrGate$2720
  attribute \capacitance "0.0022070000"
  wire input 4 \A0
  attribute \capacitance "0.0022600000"
  wire input 3 \A1
  attribute \capacitance "0.0046530000"
  wire input 1 \S
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2713
    connect \A $auto$rtlil.cc:2976:NotGate$2710
    connect \B $auto$rtlil.cc:2976:NotGate$2712
    connect \Y $auto$rtlil.cc:2977:AndGate$2714
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2717
    connect \A $auto$rtlil.cc:2976:NotGate$2716
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2718
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2719
    connect \A $auto$rtlil.cc:2977:AndGate$2714
    connect \B $auto$rtlil.cc:2977:AndGate$2718
    connect \Y $auto$rtlil.cc:2979:OrGate$2720
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2709
    connect \A \A0
    connect \Y $auto$rtlil.cc:2976:NotGate$2710
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2711
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2712
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2715
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2716
  end
  cell $specify2 $auto$liberty.cc:737:execute$2721
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2722
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2723
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2720
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2i_2
  wire $auto$rtlil.cc:2976:NotGate$2725
  wire $auto$rtlil.cc:2976:NotGate$2727
  wire $auto$rtlil.cc:2976:NotGate$2731
  wire $auto$rtlil.cc:2977:AndGate$2729
  wire $auto$rtlil.cc:2977:AndGate$2733
  wire $auto$rtlil.cc:2979:OrGate$2735
  attribute \capacitance "0.0043320000"
  wire input 4 \A0
  attribute \capacitance "0.0041860000"
  wire input 3 \A1
  attribute \capacitance "0.0064110000"
  wire input 1 \S
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2728
    connect \A $auto$rtlil.cc:2976:NotGate$2725
    connect \B $auto$rtlil.cc:2976:NotGate$2727
    connect \Y $auto$rtlil.cc:2977:AndGate$2729
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2732
    connect \A $auto$rtlil.cc:2976:NotGate$2731
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2733
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2734
    connect \A $auto$rtlil.cc:2977:AndGate$2729
    connect \B $auto$rtlil.cc:2977:AndGate$2733
    connect \Y $auto$rtlil.cc:2979:OrGate$2735
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2724
    connect \A \A0
    connect \Y $auto$rtlil.cc:2976:NotGate$2725
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2726
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2727
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2730
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2731
  end
  cell $specify2 $auto$liberty.cc:737:execute$2736
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2737
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2738
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2735
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux2i_4
  wire $auto$rtlil.cc:2976:NotGate$2740
  wire $auto$rtlil.cc:2976:NotGate$2742
  wire $auto$rtlil.cc:2976:NotGate$2746
  wire $auto$rtlil.cc:2977:AndGate$2744
  wire $auto$rtlil.cc:2977:AndGate$2748
  wire $auto$rtlil.cc:2979:OrGate$2750
  attribute \capacitance "0.0081010000"
  wire input 4 \A0
  attribute \capacitance "0.0082660000"
  wire input 3 \A1
  attribute \capacitance "0.0111250000"
  wire input 1 \S
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2743
    connect \A $auto$rtlil.cc:2976:NotGate$2740
    connect \B $auto$rtlil.cc:2976:NotGate$2742
    connect \Y $auto$rtlil.cc:2977:AndGate$2744
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2747
    connect \A $auto$rtlil.cc:2976:NotGate$2746
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2748
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2749
    connect \A $auto$rtlil.cc:2977:AndGate$2744
    connect \B $auto$rtlil.cc:2977:AndGate$2748
    connect \Y $auto$rtlil.cc:2979:OrGate$2750
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2739
    connect \A \A0
    connect \Y $auto$rtlil.cc:2976:NotGate$2740
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2741
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2742
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2745
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2746
  end
  cell $specify2 $auto$liberty.cc:737:execute$2751
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2752
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2753
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2750
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux4_1
  wire $auto$rtlil.cc:2976:NotGate$2755
  wire $auto$rtlil.cc:2976:NotGate$2759
  wire $auto$rtlil.cc:2976:NotGate$2765
  wire $auto$rtlil.cc:2976:NotGate$2771
  wire $auto$rtlil.cc:2977:AndGate$2757
  wire $auto$rtlil.cc:2977:AndGate$2761
  wire $auto$rtlil.cc:2977:AndGate$2763
  wire $auto$rtlil.cc:2977:AndGate$2767
  wire $auto$rtlil.cc:2977:AndGate$2773
  wire $auto$rtlil.cc:2977:AndGate$2775
  wire $auto$rtlil.cc:2977:AndGate$2779
  wire $auto$rtlil.cc:2977:AndGate$2781
  wire $auto$rtlil.cc:2979:OrGate$2769
  wire $auto$rtlil.cc:2979:OrGate$2777
  wire $auto$rtlil.cc:2979:OrGate$2783
  attribute \capacitance "0.0015250000"
  wire input 5 \A0
  attribute \capacitance "0.0014380000"
  wire input 2 \A1
  attribute \capacitance "0.0014640000"
  wire input 3 \A2
  attribute \capacitance "0.0014780000"
  wire input 4 \A3
  attribute \capacitance "0.0038950000"
  wire input 6 \S0
  attribute \capacitance "0.0026750000"
  wire input 7 \S1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2756
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2755
    connect \Y $auto$rtlil.cc:2977:AndGate$2757
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2760
    connect \A $auto$rtlil.cc:2977:AndGate$2757
    connect \B $auto$rtlil.cc:2976:NotGate$2759
    connect \Y $auto$rtlil.cc:2977:AndGate$2761
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2762
    connect \A \A1
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2763
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2766
    connect \A $auto$rtlil.cc:2977:AndGate$2763
    connect \B $auto$rtlil.cc:2976:NotGate$2765
    connect \Y $auto$rtlil.cc:2977:AndGate$2767
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2772
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$2771
    connect \Y $auto$rtlil.cc:2977:AndGate$2773
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2774
    connect \A $auto$rtlil.cc:2977:AndGate$2773
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2775
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2778
    connect \A \A3
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2779
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2780
    connect \A $auto$rtlil.cc:2977:AndGate$2779
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2781
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2768
    connect \A $auto$rtlil.cc:2977:AndGate$2761
    connect \B $auto$rtlil.cc:2977:AndGate$2767
    connect \Y $auto$rtlil.cc:2979:OrGate$2769
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2776
    connect \A $auto$rtlil.cc:2979:OrGate$2769
    connect \B $auto$rtlil.cc:2977:AndGate$2775
    connect \Y $auto$rtlil.cc:2979:OrGate$2777
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2782
    connect \A $auto$rtlil.cc:2979:OrGate$2777
    connect \B $auto$rtlil.cc:2977:AndGate$2781
    connect \Y $auto$rtlil.cc:2979:OrGate$2783
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2754
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2755
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2758
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2759
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2764
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2765
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2770
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2771
  end
  cell $specify2 $auto$liberty.cc:737:execute$2784
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2785
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S0
  end
  cell $specify2 $auto$liberty.cc:737:execute$2786
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2787
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2788
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2789
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2783
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux4_2
  wire $auto$rtlil.cc:2976:NotGate$2791
  wire $auto$rtlil.cc:2976:NotGate$2795
  wire $auto$rtlil.cc:2976:NotGate$2801
  wire $auto$rtlil.cc:2976:NotGate$2807
  wire $auto$rtlil.cc:2977:AndGate$2793
  wire $auto$rtlil.cc:2977:AndGate$2797
  wire $auto$rtlil.cc:2977:AndGate$2799
  wire $auto$rtlil.cc:2977:AndGate$2803
  wire $auto$rtlil.cc:2977:AndGate$2809
  wire $auto$rtlil.cc:2977:AndGate$2811
  wire $auto$rtlil.cc:2977:AndGate$2815
  wire $auto$rtlil.cc:2977:AndGate$2817
  wire $auto$rtlil.cc:2979:OrGate$2805
  wire $auto$rtlil.cc:2979:OrGate$2813
  wire $auto$rtlil.cc:2979:OrGate$2819
  attribute \capacitance "0.0018020000"
  wire input 5 \A0
  attribute \capacitance "0.0017890000"
  wire input 2 \A1
  attribute \capacitance "0.0017380000"
  wire input 3 \A2
  attribute \capacitance "0.0017510000"
  wire input 4 \A3
  attribute \capacitance "0.0054550000"
  wire input 6 \S0
  attribute \capacitance "0.0031740000"
  wire input 7 \S1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2792
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2791
    connect \Y $auto$rtlil.cc:2977:AndGate$2793
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2796
    connect \A $auto$rtlil.cc:2977:AndGate$2793
    connect \B $auto$rtlil.cc:2976:NotGate$2795
    connect \Y $auto$rtlil.cc:2977:AndGate$2797
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2798
    connect \A \A1
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2799
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2802
    connect \A $auto$rtlil.cc:2977:AndGate$2799
    connect \B $auto$rtlil.cc:2976:NotGate$2801
    connect \Y $auto$rtlil.cc:2977:AndGate$2803
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2808
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$2807
    connect \Y $auto$rtlil.cc:2977:AndGate$2809
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2810
    connect \A $auto$rtlil.cc:2977:AndGate$2809
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2811
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2814
    connect \A \A3
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2815
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2816
    connect \A $auto$rtlil.cc:2977:AndGate$2815
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2817
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2804
    connect \A $auto$rtlil.cc:2977:AndGate$2797
    connect \B $auto$rtlil.cc:2977:AndGate$2803
    connect \Y $auto$rtlil.cc:2979:OrGate$2805
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2812
    connect \A $auto$rtlil.cc:2979:OrGate$2805
    connect \B $auto$rtlil.cc:2977:AndGate$2811
    connect \Y $auto$rtlil.cc:2979:OrGate$2813
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2818
    connect \A $auto$rtlil.cc:2979:OrGate$2813
    connect \B $auto$rtlil.cc:2977:AndGate$2817
    connect \Y $auto$rtlil.cc:2979:OrGate$2819
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2790
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2791
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2794
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2795
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2800
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2801
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2806
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2807
  end
  cell $specify2 $auto$liberty.cc:737:execute$2820
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2821
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S0
  end
  cell $specify2 $auto$liberty.cc:737:execute$2822
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2823
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2824
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2825
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2819
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__mux4_4
  wire $auto$rtlil.cc:2976:NotGate$2827
  wire $auto$rtlil.cc:2976:NotGate$2831
  wire $auto$rtlil.cc:2976:NotGate$2837
  wire $auto$rtlil.cc:2976:NotGate$2843
  wire $auto$rtlil.cc:2977:AndGate$2829
  wire $auto$rtlil.cc:2977:AndGate$2833
  wire $auto$rtlil.cc:2977:AndGate$2835
  wire $auto$rtlil.cc:2977:AndGate$2839
  wire $auto$rtlil.cc:2977:AndGate$2845
  wire $auto$rtlil.cc:2977:AndGate$2847
  wire $auto$rtlil.cc:2977:AndGate$2851
  wire $auto$rtlil.cc:2977:AndGate$2853
  wire $auto$rtlil.cc:2979:OrGate$2841
  wire $auto$rtlil.cc:2979:OrGate$2849
  wire $auto$rtlil.cc:2979:OrGate$2855
  attribute \capacitance "0.0017890000"
  wire input 5 \A0
  attribute \capacitance "0.0017780000"
  wire input 2 \A1
  attribute \capacitance "0.0017420000"
  wire input 3 \A2
  attribute \capacitance "0.0017450000"
  wire input 4 \A3
  attribute \capacitance "0.0054620000"
  wire input 6 \S0
  attribute \capacitance "0.0031760000"
  wire input 7 \S1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2828
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2827
    connect \Y $auto$rtlil.cc:2977:AndGate$2829
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2832
    connect \A $auto$rtlil.cc:2977:AndGate$2829
    connect \B $auto$rtlil.cc:2976:NotGate$2831
    connect \Y $auto$rtlil.cc:2977:AndGate$2833
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2834
    connect \A \A1
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2835
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2838
    connect \A $auto$rtlil.cc:2977:AndGate$2835
    connect \B $auto$rtlil.cc:2976:NotGate$2837
    connect \Y $auto$rtlil.cc:2977:AndGate$2839
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2844
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$2843
    connect \Y $auto$rtlil.cc:2977:AndGate$2845
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2846
    connect \A $auto$rtlil.cc:2977:AndGate$2845
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2847
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2850
    connect \A \A3
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2851
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2852
    connect \A $auto$rtlil.cc:2977:AndGate$2851
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2853
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2840
    connect \A $auto$rtlil.cc:2977:AndGate$2833
    connect \B $auto$rtlil.cc:2977:AndGate$2839
    connect \Y $auto$rtlil.cc:2979:OrGate$2841
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2848
    connect \A $auto$rtlil.cc:2979:OrGate$2841
    connect \B $auto$rtlil.cc:2977:AndGate$2847
    connect \Y $auto$rtlil.cc:2979:OrGate$2849
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2854
    connect \A $auto$rtlil.cc:2979:OrGate$2849
    connect \B $auto$rtlil.cc:2977:AndGate$2853
    connect \Y $auto$rtlil.cc:2979:OrGate$2855
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2826
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2827
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2830
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2831
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2836
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2837
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2842
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2843
  end
  cell $specify2 $auto$liberty.cc:737:execute$2856
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2857
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S0
  end
  cell $specify2 $auto$liberty.cc:737:execute$2858
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2859
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2860
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2861
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2855
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2_1
  wire $auto$rtlil.cc:2976:NotGate$2863
  wire $auto$rtlil.cc:2976:NotGate$2865
  wire $auto$rtlil.cc:2979:OrGate$2867
  attribute \capacitance "0.0023150000"
  wire input 1 \A
  attribute \capacitance "0.0023240000"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2866
    connect \A $auto$rtlil.cc:2976:NotGate$2863
    connect \B $auto$rtlil.cc:2976:NotGate$2865
    connect \Y $auto$rtlil.cc:2979:OrGate$2867
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2862
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2863
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2864
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2865
  end
  cell $specify2 $auto$liberty.cc:737:execute$2868
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2869
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2867
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2_2
  wire $auto$rtlil.cc:2976:NotGate$2871
  wire $auto$rtlil.cc:2976:NotGate$2873
  wire $auto$rtlil.cc:2979:OrGate$2875
  attribute \capacitance "0.0044310000"
  wire input 1 \A
  attribute \capacitance "0.0044180000"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2874
    connect \A $auto$rtlil.cc:2976:NotGate$2871
    connect \B $auto$rtlil.cc:2976:NotGate$2873
    connect \Y $auto$rtlil.cc:2979:OrGate$2875
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2870
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2871
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2872
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2873
  end
  cell $specify2 $auto$liberty.cc:737:execute$2876
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2877
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2875
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2_4
  wire $auto$rtlil.cc:2976:NotGate$2879
  wire $auto$rtlil.cc:2976:NotGate$2881
  wire $auto$rtlil.cc:2979:OrGate$2883
  attribute \capacitance "0.0085370000"
  wire input 1 \A
  attribute \capacitance "0.0088300000"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2882
    connect \A $auto$rtlil.cc:2976:NotGate$2879
    connect \B $auto$rtlil.cc:2976:NotGate$2881
    connect \Y $auto$rtlil.cc:2979:OrGate$2883
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2878
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2879
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2880
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2881
  end
  cell $specify2 $auto$liberty.cc:737:execute$2884
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2885
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2883
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2_8
  wire $auto$rtlil.cc:2976:NotGate$2887
  wire $auto$rtlil.cc:2976:NotGate$2889
  wire $auto$rtlil.cc:2979:OrGate$2891
  attribute \capacitance "0.0169330000"
  wire input 1 \A
  attribute \capacitance "0.0172050000"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2890
    connect \A $auto$rtlil.cc:2976:NotGate$2887
    connect \B $auto$rtlil.cc:2976:NotGate$2889
    connect \Y $auto$rtlil.cc:2979:OrGate$2891
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2886
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2887
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2888
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2889
  end
  cell $specify2 $auto$liberty.cc:737:execute$2892
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2893
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2891
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2b_1
  wire $auto$rtlil.cc:2976:NotGate$2895
  wire $auto$rtlil.cc:2979:OrGate$2897
  attribute \capacitance "0.0013950000"
  wire input 3 \A_N
  attribute \capacitance "0.0023990000"
  wire input 1 \B
  wire output 2 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2896
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2895
    connect \Y $auto$rtlil.cc:2979:OrGate$2897
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2894
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2895
  end
  cell $specify2 $auto$liberty.cc:737:execute$2898
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2899
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2897
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2b_2
  wire $auto$rtlil.cc:2976:NotGate$2901
  wire $auto$rtlil.cc:2979:OrGate$2903
  attribute \capacitance "0.0013780000"
  wire input 3 \A_N
  attribute \capacitance "0.0045610000"
  wire input 1 \B
  wire output 2 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2902
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2901
    connect \Y $auto$rtlil.cc:2979:OrGate$2903
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2900
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2901
  end
  cell $specify2 $auto$liberty.cc:737:execute$2904
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2905
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2903
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand2b_4
  wire $auto$rtlil.cc:2976:NotGate$2907
  wire $auto$rtlil.cc:2979:OrGate$2909
  attribute \capacitance "0.0023730000"
  wire input 3 \A_N
  attribute \capacitance "0.0088640000"
  wire input 1 \B
  wire output 2 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2908
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2907
    connect \Y $auto$rtlil.cc:2979:OrGate$2909
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2906
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2907
  end
  cell $specify2 $auto$liberty.cc:737:execute$2910
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2911
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2909
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand3_1
  wire $auto$rtlil.cc:2976:NotGate$2913
  wire $auto$rtlil.cc:2976:NotGate$2915
  wire $auto$rtlil.cc:2976:NotGate$2919
  wire $auto$rtlil.cc:2979:OrGate$2917
  wire $auto$rtlil.cc:2979:OrGate$2921
  attribute \capacitance "0.0023010000"
  wire input 1 \A
  attribute \capacitance "0.0023950000"
  wire input 2 \B
  attribute \capacitance "0.0023550000"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2916
    connect \A $auto$rtlil.cc:2976:NotGate$2913
    connect \B $auto$rtlil.cc:2976:NotGate$2915
    connect \Y $auto$rtlil.cc:2979:OrGate$2917
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2920
    connect \A $auto$rtlil.cc:2979:OrGate$2917
    connect \B $auto$rtlil.cc:2976:NotGate$2919
    connect \Y $auto$rtlil.cc:2979:OrGate$2921
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2912
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2913
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2914
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2915
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2918
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2919
  end
  cell $specify2 $auto$liberty.cc:737:execute$2922
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2923
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2924
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2921
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand3_2
  wire $auto$rtlil.cc:2976:NotGate$2926
  wire $auto$rtlil.cc:2976:NotGate$2928
  wire $auto$rtlil.cc:2976:NotGate$2932
  wire $auto$rtlil.cc:2979:OrGate$2930
  wire $auto$rtlil.cc:2979:OrGate$2934
  attribute \capacitance "0.0043400000"
  wire input 1 \A
  attribute \capacitance "0.0044680000"
  wire input 2 \B
  attribute \capacitance "0.0045040000"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2929
    connect \A $auto$rtlil.cc:2976:NotGate$2926
    connect \B $auto$rtlil.cc:2976:NotGate$2928
    connect \Y $auto$rtlil.cc:2979:OrGate$2930
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2933
    connect \A $auto$rtlil.cc:2979:OrGate$2930
    connect \B $auto$rtlil.cc:2976:NotGate$2932
    connect \Y $auto$rtlil.cc:2979:OrGate$2934
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2925
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2926
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2927
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2928
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2931
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2932
  end
  cell $specify2 $auto$liberty.cc:737:execute$2935
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2936
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2937
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2934
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand3_4
  wire $auto$rtlil.cc:2976:NotGate$2939
  wire $auto$rtlil.cc:2976:NotGate$2941
  wire $auto$rtlil.cc:2976:NotGate$2945
  wire $auto$rtlil.cc:2979:OrGate$2943
  wire $auto$rtlil.cc:2979:OrGate$2947
  attribute \capacitance "0.0086630000"
  wire input 1 \A
  attribute \capacitance "0.0085870000"
  wire input 2 \B
  attribute \capacitance "0.0087760000"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2942
    connect \A $auto$rtlil.cc:2976:NotGate$2939
    connect \B $auto$rtlil.cc:2976:NotGate$2941
    connect \Y $auto$rtlil.cc:2979:OrGate$2943
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2946
    connect \A $auto$rtlil.cc:2979:OrGate$2943
    connect \B $auto$rtlil.cc:2976:NotGate$2945
    connect \Y $auto$rtlil.cc:2979:OrGate$2947
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2938
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2939
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2940
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2941
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2944
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2945
  end
  cell $specify2 $auto$liberty.cc:737:execute$2948
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2949
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2950
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2947
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand3b_1
  wire $auto$rtlil.cc:2976:NotGate$2952
  wire $auto$rtlil.cc:2976:NotGate$2956
  wire $auto$rtlil.cc:2979:OrGate$2954
  wire $auto$rtlil.cc:2979:OrGate$2958
  attribute \capacitance "0.0013770000"
  wire input 4 \A_N
  attribute \capacitance "0.0023250000"
  wire input 1 \B
  attribute \capacitance "0.0023300000"
  wire input 2 \C
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2953
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2952
    connect \Y $auto$rtlil.cc:2979:OrGate$2954
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2957
    connect \A $auto$rtlil.cc:2979:OrGate$2954
    connect \B $auto$rtlil.cc:2976:NotGate$2956
    connect \Y $auto$rtlil.cc:2979:OrGate$2958
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2951
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2952
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2955
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2956
  end
  cell $specify2 $auto$liberty.cc:737:execute$2959
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2960
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2961
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2958
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand3b_2
  wire $auto$rtlil.cc:2976:NotGate$2963
  wire $auto$rtlil.cc:2976:NotGate$2967
  wire $auto$rtlil.cc:2979:OrGate$2965
  wire $auto$rtlil.cc:2979:OrGate$2969
  attribute \capacitance "0.0014470000"
  wire input 4 \A_N
  attribute \capacitance "0.0045160000"
  wire input 1 \B
  attribute \capacitance "0.0044480000"
  wire input 2 \C
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2964
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2963
    connect \Y $auto$rtlil.cc:2979:OrGate$2965
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2968
    connect \A $auto$rtlil.cc:2979:OrGate$2965
    connect \B $auto$rtlil.cc:2976:NotGate$2967
    connect \Y $auto$rtlil.cc:2979:OrGate$2969
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2962
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2963
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2966
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2967
  end
  cell $specify2 $auto$liberty.cc:737:execute$2970
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2971
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2972
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2969
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand3b_4
  wire $auto$rtlil.cc:2976:NotGate$2974
  wire $auto$rtlil.cc:2976:NotGate$2978
  wire $auto$rtlil.cc:2979:OrGate$2976
  wire $auto$rtlil.cc:2979:OrGate$2980
  attribute \capacitance "0.0023570000"
  wire input 4 \A_N
  attribute \capacitance "0.0084720000"
  wire input 1 \B
  attribute \capacitance "0.0088630000"
  wire input 2 \C
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2975
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2974
    connect \Y $auto$rtlil.cc:2979:OrGate$2976
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2979
    connect \A $auto$rtlil.cc:2979:OrGate$2976
    connect \B $auto$rtlil.cc:2976:NotGate$2978
    connect \Y $auto$rtlil.cc:2979:OrGate$2980
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2973
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2974
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2977
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2978
  end
  cell $specify2 $auto$liberty.cc:737:execute$2981
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2982
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2983
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2980
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4_1
  wire $auto$rtlil.cc:2976:NotGate$2985
  wire $auto$rtlil.cc:2976:NotGate$2987
  wire $auto$rtlil.cc:2976:NotGate$2991
  wire $auto$rtlil.cc:2976:NotGate$2995
  wire $auto$rtlil.cc:2979:OrGate$2989
  wire $auto$rtlil.cc:2979:OrGate$2993
  wire $auto$rtlil.cc:2979:OrGate$2997
  attribute \capacitance "0.0023120000"
  wire input 1 \A
  attribute \capacitance "0.0023910000"
  wire input 2 \B
  attribute \capacitance "0.0023490000"
  wire input 3 \C
  attribute \capacitance "0.0022960000"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2988
    connect \A $auto$rtlil.cc:2976:NotGate$2985
    connect \B $auto$rtlil.cc:2976:NotGate$2987
    connect \Y $auto$rtlil.cc:2979:OrGate$2989
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2992
    connect \A $auto$rtlil.cc:2979:OrGate$2989
    connect \B $auto$rtlil.cc:2976:NotGate$2991
    connect \Y $auto$rtlil.cc:2979:OrGate$2993
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2996
    connect \A $auto$rtlil.cc:2979:OrGate$2993
    connect \B $auto$rtlil.cc:2976:NotGate$2995
    connect \Y $auto$rtlil.cc:2979:OrGate$2997
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2984
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2985
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2986
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2987
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2990
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2991
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2994
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$2995
  end
  cell $specify2 $auto$liberty.cc:737:execute$2998
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$2999
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3000
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3001
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2997
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4_2
  wire $auto$rtlil.cc:2976:NotGate$3003
  wire $auto$rtlil.cc:2976:NotGate$3005
  wire $auto$rtlil.cc:2976:NotGate$3009
  wire $auto$rtlil.cc:2976:NotGate$3013
  wire $auto$rtlil.cc:2979:OrGate$3007
  wire $auto$rtlil.cc:2979:OrGate$3011
  wire $auto$rtlil.cc:2979:OrGate$3015
  attribute \capacitance "0.0042940000"
  wire input 1 \A
  attribute \capacitance "0.0043790000"
  wire input 2 \B
  attribute \capacitance "0.0043170000"
  wire input 3 \C
  attribute \capacitance "0.0044380000"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3006
    connect \A $auto$rtlil.cc:2976:NotGate$3003
    connect \B $auto$rtlil.cc:2976:NotGate$3005
    connect \Y $auto$rtlil.cc:2979:OrGate$3007
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3010
    connect \A $auto$rtlil.cc:2979:OrGate$3007
    connect \B $auto$rtlil.cc:2976:NotGate$3009
    connect \Y $auto$rtlil.cc:2979:OrGate$3011
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3014
    connect \A $auto$rtlil.cc:2979:OrGate$3011
    connect \B $auto$rtlil.cc:2976:NotGate$3013
    connect \Y $auto$rtlil.cc:2979:OrGate$3015
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3002
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3003
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3004
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3005
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3008
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3009
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3012
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3013
  end
  cell $specify2 $auto$liberty.cc:737:execute$3016
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3017
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3018
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3019
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3015
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4_4
  wire $auto$rtlil.cc:2976:NotGate$3021
  wire $auto$rtlil.cc:2976:NotGate$3023
  wire $auto$rtlil.cc:2976:NotGate$3027
  wire $auto$rtlil.cc:2976:NotGate$3031
  wire $auto$rtlil.cc:2979:OrGate$3025
  wire $auto$rtlil.cc:2979:OrGate$3029
  wire $auto$rtlil.cc:2979:OrGate$3033
  attribute \capacitance "0.0084590000"
  wire input 1 \A
  attribute \capacitance "0.0084720000"
  wire input 2 \B
  attribute \capacitance "0.0085330000"
  wire input 3 \C
  attribute \capacitance "0.0087390000"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3024
    connect \A $auto$rtlil.cc:2976:NotGate$3021
    connect \B $auto$rtlil.cc:2976:NotGate$3023
    connect \Y $auto$rtlil.cc:2979:OrGate$3025
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3028
    connect \A $auto$rtlil.cc:2979:OrGate$3025
    connect \B $auto$rtlil.cc:2976:NotGate$3027
    connect \Y $auto$rtlil.cc:2979:OrGate$3029
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3032
    connect \A $auto$rtlil.cc:2979:OrGate$3029
    connect \B $auto$rtlil.cc:2976:NotGate$3031
    connect \Y $auto$rtlil.cc:2979:OrGate$3033
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3020
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3021
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3022
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3023
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3026
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3027
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3030
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3031
  end
  cell $specify2 $auto$liberty.cc:737:execute$3034
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3035
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3036
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3037
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3033
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4b_1
  wire $auto$rtlil.cc:2976:NotGate$3039
  wire $auto$rtlil.cc:2976:NotGate$3043
  wire $auto$rtlil.cc:2976:NotGate$3047
  wire $auto$rtlil.cc:2979:OrGate$3041
  wire $auto$rtlil.cc:2979:OrGate$3045
  wire $auto$rtlil.cc:2979:OrGate$3049
  attribute \capacitance "0.0013760000"
  wire input 5 \A_N
  attribute \capacitance "0.0023110000"
  wire input 1 \B
  attribute \capacitance "0.0023280000"
  wire input 2 \C
  attribute \capacitance "0.0023190000"
  wire input 3 \D
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3040
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$3039
    connect \Y $auto$rtlil.cc:2979:OrGate$3041
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3044
    connect \A $auto$rtlil.cc:2979:OrGate$3041
    connect \B $auto$rtlil.cc:2976:NotGate$3043
    connect \Y $auto$rtlil.cc:2979:OrGate$3045
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3048
    connect \A $auto$rtlil.cc:2979:OrGate$3045
    connect \B $auto$rtlil.cc:2976:NotGate$3047
    connect \Y $auto$rtlil.cc:2979:OrGate$3049
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3038
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3039
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3042
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3043
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3046
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3047
  end
  cell $specify2 $auto$liberty.cc:737:execute$3050
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3051
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3052
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3053
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3049
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4b_2
  wire $auto$rtlil.cc:2976:NotGate$3055
  wire $auto$rtlil.cc:2976:NotGate$3059
  wire $auto$rtlil.cc:2976:NotGate$3063
  wire $auto$rtlil.cc:2979:OrGate$3057
  wire $auto$rtlil.cc:2979:OrGate$3061
  wire $auto$rtlil.cc:2979:OrGate$3065
  attribute \capacitance "0.0015060000"
  wire input 5 \A_N
  attribute \capacitance "0.0044400000"
  wire input 1 \B
  attribute \capacitance "0.0044460000"
  wire input 2 \C
  attribute \capacitance "0.0044730000"
  wire input 3 \D
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3056
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$3055
    connect \Y $auto$rtlil.cc:2979:OrGate$3057
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3060
    connect \A $auto$rtlil.cc:2979:OrGate$3057
    connect \B $auto$rtlil.cc:2976:NotGate$3059
    connect \Y $auto$rtlil.cc:2979:OrGate$3061
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3064
    connect \A $auto$rtlil.cc:2979:OrGate$3061
    connect \B $auto$rtlil.cc:2976:NotGate$3063
    connect \Y $auto$rtlil.cc:2979:OrGate$3065
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3054
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3055
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3058
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3059
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3062
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3063
  end
  cell $specify2 $auto$liberty.cc:737:execute$3066
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3067
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3068
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3069
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3065
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4b_4
  wire $auto$rtlil.cc:2976:NotGate$3071
  wire $auto$rtlil.cc:2976:NotGate$3075
  wire $auto$rtlil.cc:2976:NotGate$3079
  wire $auto$rtlil.cc:2979:OrGate$3073
  wire $auto$rtlil.cc:2979:OrGate$3077
  wire $auto$rtlil.cc:2979:OrGate$3081
  attribute \capacitance "0.0023740000"
  wire input 5 \A_N
  attribute \capacitance "0.0085040000"
  wire input 1 \B
  attribute \capacitance "0.0086320000"
  wire input 2 \C
  attribute \capacitance "0.0087340000"
  wire input 3 \D
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3072
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$3071
    connect \Y $auto$rtlil.cc:2979:OrGate$3073
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3076
    connect \A $auto$rtlil.cc:2979:OrGate$3073
    connect \B $auto$rtlil.cc:2976:NotGate$3075
    connect \Y $auto$rtlil.cc:2979:OrGate$3077
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3080
    connect \A $auto$rtlil.cc:2979:OrGate$3077
    connect \B $auto$rtlil.cc:2976:NotGate$3079
    connect \Y $auto$rtlil.cc:2979:OrGate$3081
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3070
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3071
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3074
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3075
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3078
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3079
  end
  cell $specify2 $auto$liberty.cc:737:execute$3082
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3083
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3084
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3085
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3081
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4bb_1
  wire $auto$rtlil.cc:2976:NotGate$3089
  wire $auto$rtlil.cc:2976:NotGate$3093
  wire $auto$rtlil.cc:2979:OrGate$3087
  wire $auto$rtlil.cc:2979:OrGate$3091
  wire $auto$rtlil.cc:2979:OrGate$3095
  attribute \capacitance "0.0015440000"
  wire input 4 \A_N
  attribute \capacitance "0.0014960000"
  wire input 5 \B_N
  attribute \capacitance "0.0022900000"
  wire input 1 \C
  attribute \capacitance "0.0023130000"
  wire input 2 \D
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3086
    connect \A \A_N
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3087
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3090
    connect \A $auto$rtlil.cc:2979:OrGate$3087
    connect \B $auto$rtlil.cc:2976:NotGate$3089
    connect \Y $auto$rtlil.cc:2979:OrGate$3091
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3094
    connect \A $auto$rtlil.cc:2979:OrGate$3091
    connect \B $auto$rtlil.cc:2976:NotGate$3093
    connect \Y $auto$rtlil.cc:2979:OrGate$3095
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3088
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3089
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3092
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3093
  end
  cell $specify2 $auto$liberty.cc:737:execute$3096
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3097
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3098
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3099
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3095
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4bb_2
  wire $auto$rtlil.cc:2976:NotGate$3103
  wire $auto$rtlil.cc:2976:NotGate$3107
  wire $auto$rtlil.cc:2979:OrGate$3101
  wire $auto$rtlil.cc:2979:OrGate$3105
  wire $auto$rtlil.cc:2979:OrGate$3109
  attribute \capacitance "0.0015000000"
  wire input 4 \A_N
  attribute \capacitance "0.0014890000"
  wire input 5 \B_N
  attribute \capacitance "0.0044620000"
  wire input 1 \C
  attribute \capacitance "0.0044700000"
  wire input 2 \D
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3100
    connect \A \A_N
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3101
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3104
    connect \A $auto$rtlil.cc:2979:OrGate$3101
    connect \B $auto$rtlil.cc:2976:NotGate$3103
    connect \Y $auto$rtlil.cc:2979:OrGate$3105
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3108
    connect \A $auto$rtlil.cc:2979:OrGate$3105
    connect \B $auto$rtlil.cc:2976:NotGate$3107
    connect \Y $auto$rtlil.cc:2979:OrGate$3109
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3102
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3103
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3106
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3107
  end
  cell $specify2 $auto$liberty.cc:737:execute$3110
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3111
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3112
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3113
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3109
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nand4bb_4
  wire $auto$rtlil.cc:2976:NotGate$3117
  wire $auto$rtlil.cc:2976:NotGate$3121
  wire $auto$rtlil.cc:2979:OrGate$3115
  wire $auto$rtlil.cc:2979:OrGate$3119
  wire $auto$rtlil.cc:2979:OrGate$3123
  attribute \capacitance "0.0023840000"
  wire input 4 \A_N
  attribute \capacitance "0.0023850000"
  wire input 5 \B_N
  attribute \capacitance "0.0085950000"
  wire input 1 \C
  attribute \capacitance "0.0087430000"
  wire input 2 \D
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3114
    connect \A \A_N
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3115
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3118
    connect \A $auto$rtlil.cc:2979:OrGate$3115
    connect \B $auto$rtlil.cc:2976:NotGate$3117
    connect \Y $auto$rtlil.cc:2979:OrGate$3119
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3122
    connect \A $auto$rtlil.cc:2979:OrGate$3119
    connect \B $auto$rtlil.cc:2976:NotGate$3121
    connect \Y $auto$rtlil.cc:2979:OrGate$3123
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3116
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3117
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3120
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3121
  end
  cell $specify2 $auto$liberty.cc:737:execute$3124
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3125
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3126
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3127
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3123
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.7536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2_1
  wire $auto$rtlil.cc:2976:NotGate$3129
  wire $auto$rtlil.cc:2976:NotGate$3131
  wire $auto$rtlil.cc:2977:AndGate$3133
  attribute \capacitance "0.0023730000"
  wire input 1 \A
  attribute \capacitance "0.0023530000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3132
    connect \A $auto$rtlil.cc:2976:NotGate$3129
    connect \B $auto$rtlil.cc:2976:NotGate$3131
    connect \Y $auto$rtlil.cc:2977:AndGate$3133
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3128
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3129
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3130
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3131
  end
  cell $specify2 $auto$liberty.cc:737:execute$3134
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3135
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3133
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2_2
  wire $auto$rtlil.cc:2976:NotGate$3137
  wire $auto$rtlil.cc:2976:NotGate$3139
  wire $auto$rtlil.cc:2977:AndGate$3141
  attribute \capacitance "0.0044010000"
  wire input 1 \A
  attribute \capacitance "0.0044380000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3140
    connect \A $auto$rtlil.cc:2976:NotGate$3137
    connect \B $auto$rtlil.cc:2976:NotGate$3139
    connect \Y $auto$rtlil.cc:2977:AndGate$3141
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3136
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3137
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3138
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3139
  end
  cell $specify2 $auto$liberty.cc:737:execute$3142
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3143
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3141
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2_4
  wire $auto$rtlil.cc:2976:NotGate$3145
  wire $auto$rtlil.cc:2976:NotGate$3147
  wire $auto$rtlil.cc:2977:AndGate$3149
  attribute \capacitance "0.0087330000"
  wire input 1 \A
  attribute \capacitance "0.0086870000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3148
    connect \A $auto$rtlil.cc:2976:NotGate$3145
    connect \B $auto$rtlil.cc:2976:NotGate$3147
    connect \Y $auto$rtlil.cc:2977:AndGate$3149
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3144
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3145
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3146
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3147
  end
  cell $specify2 $auto$liberty.cc:737:execute$3150
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3151
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3149
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2_8
  wire $auto$rtlil.cc:2976:NotGate$3153
  wire $auto$rtlil.cc:2976:NotGate$3155
  wire $auto$rtlil.cc:2977:AndGate$3157
  attribute \capacitance "0.0169770000"
  wire input 1 \A
  attribute \capacitance "0.0168590000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3156
    connect \A $auto$rtlil.cc:2976:NotGate$3153
    connect \B $auto$rtlil.cc:2976:NotGate$3155
    connect \Y $auto$rtlil.cc:2977:AndGate$3157
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3152
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3153
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3154
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3155
  end
  cell $specify2 $auto$liberty.cc:737:execute$3158
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3159
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3157
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2b_1
  wire $auto$rtlil.cc:2976:NotGate$3161
  wire $auto$rtlil.cc:2977:AndGate$3163
  attribute \capacitance "0.0023670000"
  wire input 1 \A
  attribute \capacitance "0.0014900000"
  wire input 3 \B_N
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3162
    connect \A $auto$rtlil.cc:2976:NotGate$3161
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3163
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3160
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3161
  end
  cell $specify2 $auto$liberty.cc:737:execute$3164
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3165
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3163
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2b_2
  wire $auto$rtlil.cc:2976:NotGate$3167
  wire $auto$rtlil.cc:2977:AndGate$3169
  attribute \capacitance "0.0043250000"
  wire input 1 \A
  attribute \capacitance "0.0014500000"
  wire input 3 \B_N
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3168
    connect \A $auto$rtlil.cc:2976:NotGate$3167
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3169
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3166
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3167
  end
  cell $specify2 $auto$liberty.cc:737:execute$3170
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3171
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3169
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor2b_4
  wire $auto$rtlil.cc:2976:NotGate$3173
  wire $auto$rtlil.cc:2977:AndGate$3175
  attribute \capacitance "0.0086810000"
  wire input 1 \A
  attribute \capacitance "0.0023750000"
  wire input 3 \B_N
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3174
    connect \A $auto$rtlil.cc:2976:NotGate$3173
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3175
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3172
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3173
  end
  cell $specify2 $auto$liberty.cc:737:execute$3176
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3177
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3175
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor3_1
  wire $auto$rtlil.cc:2976:NotGate$3179
  wire $auto$rtlil.cc:2976:NotGate$3181
  wire $auto$rtlil.cc:2976:NotGate$3185
  wire $auto$rtlil.cc:2977:AndGate$3183
  wire $auto$rtlil.cc:2977:AndGate$3187
  attribute \capacitance "0.0024410000"
  wire input 1 \A
  attribute \capacitance "0.0023800000"
  wire input 2 \B
  attribute \capacitance "0.0023250000"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3182
    connect \A $auto$rtlil.cc:2976:NotGate$3179
    connect \B $auto$rtlil.cc:2976:NotGate$3181
    connect \Y $auto$rtlil.cc:2977:AndGate$3183
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3186
    connect \A $auto$rtlil.cc:2977:AndGate$3183
    connect \B $auto$rtlil.cc:2976:NotGate$3185
    connect \Y $auto$rtlil.cc:2977:AndGate$3187
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3178
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3179
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3180
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3181
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3184
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3185
  end
  cell $specify2 $auto$liberty.cc:737:execute$3188
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3189
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3190
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3187
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor3_2
  wire $auto$rtlil.cc:2976:NotGate$3192
  wire $auto$rtlil.cc:2976:NotGate$3194
  wire $auto$rtlil.cc:2976:NotGate$3198
  wire $auto$rtlil.cc:2977:AndGate$3196
  wire $auto$rtlil.cc:2977:AndGate$3200
  attribute \capacitance "0.0043840000"
  wire input 1 \A
  attribute \capacitance "0.0043790000"
  wire input 2 \B
  attribute \capacitance "0.0043460000"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3195
    connect \A $auto$rtlil.cc:2976:NotGate$3192
    connect \B $auto$rtlil.cc:2976:NotGate$3194
    connect \Y $auto$rtlil.cc:2977:AndGate$3196
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3199
    connect \A $auto$rtlil.cc:2977:AndGate$3196
    connect \B $auto$rtlil.cc:2976:NotGate$3198
    connect \Y $auto$rtlil.cc:2977:AndGate$3200
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3191
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3192
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3193
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3194
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3197
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3198
  end
  cell $specify2 $auto$liberty.cc:737:execute$3201
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3202
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3203
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3200
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor3_4
  wire $auto$rtlil.cc:2976:NotGate$3205
  wire $auto$rtlil.cc:2976:NotGate$3207
  wire $auto$rtlil.cc:2976:NotGate$3211
  wire $auto$rtlil.cc:2977:AndGate$3209
  wire $auto$rtlil.cc:2977:AndGate$3213
  attribute \capacitance "0.0086740000"
  wire input 1 \A
  attribute \capacitance "0.0090040000"
  wire input 2 \B
  attribute \capacitance "0.0083840000"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3208
    connect \A $auto$rtlil.cc:2976:NotGate$3205
    connect \B $auto$rtlil.cc:2976:NotGate$3207
    connect \Y $auto$rtlil.cc:2977:AndGate$3209
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3212
    connect \A $auto$rtlil.cc:2977:AndGate$3209
    connect \B $auto$rtlil.cc:2976:NotGate$3211
    connect \Y $auto$rtlil.cc:2977:AndGate$3213
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3204
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3205
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3206
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3207
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3210
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3211
  end
  cell $specify2 $auto$liberty.cc:737:execute$3214
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3215
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3216
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3213
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor3b_1
  wire $auto$rtlil.cc:2976:NotGate$3218
  wire $auto$rtlil.cc:2976:NotGate$3220
  wire $auto$rtlil.cc:2977:AndGate$3222
  wire $auto$rtlil.cc:2977:AndGate$3224
  attribute \capacitance "0.0023970000"
  wire input 1 \A
  attribute \capacitance "0.0023770000"
  wire input 2 \B
  attribute \capacitance "0.0014530000"
  wire input 4 \C_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3221
    connect \A $auto$rtlil.cc:2976:NotGate$3218
    connect \B $auto$rtlil.cc:2976:NotGate$3220
    connect \Y $auto$rtlil.cc:2977:AndGate$3222
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3223
    connect \A $auto$rtlil.cc:2977:AndGate$3222
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3224
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3217
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3218
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3219
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3220
  end
  cell $specify2 $auto$liberty.cc:737:execute$3225
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3226
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3227
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3224
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor3b_2
  wire $auto$rtlil.cc:2976:NotGate$3229
  wire $auto$rtlil.cc:2976:NotGate$3231
  wire $auto$rtlil.cc:2977:AndGate$3233
  wire $auto$rtlil.cc:2977:AndGate$3235
  attribute \capacitance "0.0043910000"
  wire input 1 \A
  attribute \capacitance "0.0044790000"
  wire input 2 \B
  attribute \capacitance "0.0012770000"
  wire input 4 \C_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3232
    connect \A $auto$rtlil.cc:2976:NotGate$3229
    connect \B $auto$rtlil.cc:2976:NotGate$3231
    connect \Y $auto$rtlil.cc:2977:AndGate$3233
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3234
    connect \A $auto$rtlil.cc:2977:AndGate$3233
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3235
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3228
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3229
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3230
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3231
  end
  cell $specify2 $auto$liberty.cc:737:execute$3236
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3237
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3238
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3235
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor3b_4
  wire $auto$rtlil.cc:2976:NotGate$3240
  wire $auto$rtlil.cc:2976:NotGate$3242
  wire $auto$rtlil.cc:2977:AndGate$3244
  wire $auto$rtlil.cc:2977:AndGate$3246
  attribute \capacitance "0.0087190000"
  wire input 1 \A
  attribute \capacitance "0.0084420000"
  wire input 2 \B
  attribute \capacitance "0.0023650000"
  wire input 4 \C_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3243
    connect \A $auto$rtlil.cc:2976:NotGate$3240
    connect \B $auto$rtlil.cc:2976:NotGate$3242
    connect \Y $auto$rtlil.cc:2977:AndGate$3244
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3245
    connect \A $auto$rtlil.cc:2977:AndGate$3244
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3246
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3239
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3240
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3241
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3242
  end
  cell $specify2 $auto$liberty.cc:737:execute$3247
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3248
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3249
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3246
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4_1
  wire $auto$rtlil.cc:2976:NotGate$3251
  wire $auto$rtlil.cc:2976:NotGate$3253
  wire $auto$rtlil.cc:2976:NotGate$3257
  wire $auto$rtlil.cc:2976:NotGate$3261
  wire $auto$rtlil.cc:2977:AndGate$3255
  wire $auto$rtlil.cc:2977:AndGate$3259
  wire $auto$rtlil.cc:2977:AndGate$3263
  attribute \capacitance "0.0023370000"
  wire input 1 \A
  attribute \capacitance "0.0023450000"
  wire input 2 \B
  attribute \capacitance "0.0024120000"
  wire input 3 \C
  attribute \capacitance "0.0023470000"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3254
    connect \A $auto$rtlil.cc:2976:NotGate$3251
    connect \B $auto$rtlil.cc:2976:NotGate$3253
    connect \Y $auto$rtlil.cc:2977:AndGate$3255
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3258
    connect \A $auto$rtlil.cc:2977:AndGate$3255
    connect \B $auto$rtlil.cc:2976:NotGate$3257
    connect \Y $auto$rtlil.cc:2977:AndGate$3259
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3262
    connect \A $auto$rtlil.cc:2977:AndGate$3259
    connect \B $auto$rtlil.cc:2976:NotGate$3261
    connect \Y $auto$rtlil.cc:2977:AndGate$3263
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3250
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3251
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3252
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3253
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3256
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3257
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3260
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3261
  end
  cell $specify2 $auto$liberty.cc:737:execute$3264
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3265
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3266
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3267
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3263
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4_2
  wire $auto$rtlil.cc:2976:NotGate$3269
  wire $auto$rtlil.cc:2976:NotGate$3271
  wire $auto$rtlil.cc:2976:NotGate$3275
  wire $auto$rtlil.cc:2976:NotGate$3279
  wire $auto$rtlil.cc:2977:AndGate$3273
  wire $auto$rtlil.cc:2977:AndGate$3277
  wire $auto$rtlil.cc:2977:AndGate$3281
  attribute \capacitance "0.0043590000"
  wire input 1 \A
  attribute \capacitance "0.0043070000"
  wire input 2 \B
  attribute \capacitance "0.0043000000"
  wire input 3 \C
  attribute \capacitance "0.0042970000"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3272
    connect \A $auto$rtlil.cc:2976:NotGate$3269
    connect \B $auto$rtlil.cc:2976:NotGate$3271
    connect \Y $auto$rtlil.cc:2977:AndGate$3273
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3276
    connect \A $auto$rtlil.cc:2977:AndGate$3273
    connect \B $auto$rtlil.cc:2976:NotGate$3275
    connect \Y $auto$rtlil.cc:2977:AndGate$3277
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3280
    connect \A $auto$rtlil.cc:2977:AndGate$3277
    connect \B $auto$rtlil.cc:2976:NotGate$3279
    connect \Y $auto$rtlil.cc:2977:AndGate$3281
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3268
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3269
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3270
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3271
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3274
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3275
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3278
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3279
  end
  cell $specify2 $auto$liberty.cc:737:execute$3282
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3283
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3284
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3285
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3281
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4_4
  wire $auto$rtlil.cc:2976:NotGate$3287
  wire $auto$rtlil.cc:2976:NotGate$3289
  wire $auto$rtlil.cc:2976:NotGate$3293
  wire $auto$rtlil.cc:2976:NotGate$3297
  wire $auto$rtlil.cc:2977:AndGate$3291
  wire $auto$rtlil.cc:2977:AndGate$3295
  wire $auto$rtlil.cc:2977:AndGate$3299
  attribute \capacitance "0.0086290000"
  wire input 1 \A
  attribute \capacitance "0.0085660000"
  wire input 2 \B
  attribute \capacitance "0.0083640000"
  wire input 3 \C
  attribute \capacitance "0.0085430000"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3290
    connect \A $auto$rtlil.cc:2976:NotGate$3287
    connect \B $auto$rtlil.cc:2976:NotGate$3289
    connect \Y $auto$rtlil.cc:2977:AndGate$3291
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3294
    connect \A $auto$rtlil.cc:2977:AndGate$3291
    connect \B $auto$rtlil.cc:2976:NotGate$3293
    connect \Y $auto$rtlil.cc:2977:AndGate$3295
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3298
    connect \A $auto$rtlil.cc:2977:AndGate$3295
    connect \B $auto$rtlil.cc:2976:NotGate$3297
    connect \Y $auto$rtlil.cc:2977:AndGate$3299
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3286
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3287
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3288
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3289
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3292
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3293
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3296
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3297
  end
  cell $specify2 $auto$liberty.cc:737:execute$3300
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3301
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3302
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3303
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3299
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4b_1
  wire $auto$rtlil.cc:2976:NotGate$3305
  wire $auto$rtlil.cc:2976:NotGate$3307
  wire $auto$rtlil.cc:2976:NotGate$3311
  wire $auto$rtlil.cc:2977:AndGate$3309
  wire $auto$rtlil.cc:2977:AndGate$3313
  wire $auto$rtlil.cc:2977:AndGate$3315
  attribute \capacitance "0.0023910000"
  wire input 1 \A
  attribute \capacitance "0.0023770000"
  wire input 2 \B
  attribute \capacitance "0.0023450000"
  wire input 3 \C
  attribute \capacitance "0.0014580000"
  wire input 5 \D_N
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3308
    connect \A $auto$rtlil.cc:2976:NotGate$3305
    connect \B $auto$rtlil.cc:2976:NotGate$3307
    connect \Y $auto$rtlil.cc:2977:AndGate$3309
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3312
    connect \A $auto$rtlil.cc:2977:AndGate$3309
    connect \B $auto$rtlil.cc:2976:NotGate$3311
    connect \Y $auto$rtlil.cc:2977:AndGate$3313
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3314
    connect \A $auto$rtlil.cc:2977:AndGate$3313
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3315
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3304
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3305
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3306
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3307
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3310
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3311
  end
  cell $specify2 $auto$liberty.cc:737:execute$3316
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3317
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3318
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3319
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3315
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4b_2
  wire $auto$rtlil.cc:2976:NotGate$3321
  wire $auto$rtlil.cc:2976:NotGate$3323
  wire $auto$rtlil.cc:2976:NotGate$3327
  wire $auto$rtlil.cc:2977:AndGate$3325
  wire $auto$rtlil.cc:2977:AndGate$3329
  wire $auto$rtlil.cc:2977:AndGate$3331
  attribute \capacitance "0.0044560000"
  wire input 1 \A
  attribute \capacitance "0.0044220000"
  wire input 2 \B
  attribute \capacitance "0.0043030000"
  wire input 3 \C
  attribute \capacitance "0.0014290000"
  wire input 5 \D_N
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3324
    connect \A $auto$rtlil.cc:2976:NotGate$3321
    connect \B $auto$rtlil.cc:2976:NotGate$3323
    connect \Y $auto$rtlil.cc:2977:AndGate$3325
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3328
    connect \A $auto$rtlil.cc:2977:AndGate$3325
    connect \B $auto$rtlil.cc:2976:NotGate$3327
    connect \Y $auto$rtlil.cc:2977:AndGate$3329
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3330
    connect \A $auto$rtlil.cc:2977:AndGate$3329
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3331
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3320
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3321
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3322
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3323
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3326
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3327
  end
  cell $specify2 $auto$liberty.cc:737:execute$3332
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3333
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3334
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3335
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3331
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4b_4
  wire $auto$rtlil.cc:2976:NotGate$3337
  wire $auto$rtlil.cc:2976:NotGate$3339
  wire $auto$rtlil.cc:2976:NotGate$3343
  wire $auto$rtlil.cc:2977:AndGate$3341
  wire $auto$rtlil.cc:2977:AndGate$3345
  wire $auto$rtlil.cc:2977:AndGate$3347
  attribute \capacitance "0.0085850000"
  wire input 1 \A
  attribute \capacitance "0.0084790000"
  wire input 2 \B
  attribute \capacitance "0.0083790000"
  wire input 3 \C
  attribute \capacitance "0.0024210000"
  wire input 5 \D_N
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3340
    connect \A $auto$rtlil.cc:2976:NotGate$3337
    connect \B $auto$rtlil.cc:2976:NotGate$3339
    connect \Y $auto$rtlil.cc:2977:AndGate$3341
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3344
    connect \A $auto$rtlil.cc:2977:AndGate$3341
    connect \B $auto$rtlil.cc:2976:NotGate$3343
    connect \Y $auto$rtlil.cc:2977:AndGate$3345
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3346
    connect \A $auto$rtlil.cc:2977:AndGate$3345
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3347
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3336
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3337
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3338
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3339
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3342
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3343
  end
  cell $specify2 $auto$liberty.cc:737:execute$3348
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3349
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3350
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3351
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3347
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4bb_1
  wire $auto$rtlil.cc:2976:NotGate$3353
  wire $auto$rtlil.cc:2976:NotGate$3355
  wire $auto$rtlil.cc:2977:AndGate$3357
  wire $auto$rtlil.cc:2977:AndGate$3359
  wire $auto$rtlil.cc:2977:AndGate$3361
  attribute \capacitance "0.0023290000"
  wire input 1 \A
  attribute \capacitance "0.0023560000"
  wire input 2 \B
  attribute \capacitance "0.0015020000"
  wire input 4 \C_N
  attribute \capacitance "0.0013900000"
  wire input 5 \D_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3356
    connect \A $auto$rtlil.cc:2976:NotGate$3353
    connect \B $auto$rtlil.cc:2976:NotGate$3355
    connect \Y $auto$rtlil.cc:2977:AndGate$3357
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3358
    connect \A $auto$rtlil.cc:2977:AndGate$3357
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3359
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3360
    connect \A $auto$rtlil.cc:2977:AndGate$3359
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3361
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3352
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3353
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3354
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3355
  end
  cell $specify2 $auto$liberty.cc:737:execute$3362
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3363
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3364
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3365
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3361
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4bb_2
  wire $auto$rtlil.cc:2976:NotGate$3367
  wire $auto$rtlil.cc:2976:NotGate$3369
  wire $auto$rtlil.cc:2977:AndGate$3371
  wire $auto$rtlil.cc:2977:AndGate$3373
  wire $auto$rtlil.cc:2977:AndGate$3375
  attribute \capacitance "0.0043720000"
  wire input 1 \A
  attribute \capacitance "0.0043280000"
  wire input 2 \B
  attribute \capacitance "0.0013610000"
  wire input 4 \C_N
  attribute \capacitance "0.0014870000"
  wire input 5 \D_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3370
    connect \A $auto$rtlil.cc:2976:NotGate$3367
    connect \B $auto$rtlil.cc:2976:NotGate$3369
    connect \Y $auto$rtlil.cc:2977:AndGate$3371
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3372
    connect \A $auto$rtlil.cc:2977:AndGate$3371
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3373
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3374
    connect \A $auto$rtlil.cc:2977:AndGate$3373
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3375
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3366
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3367
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3368
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3369
  end
  cell $specify2 $auto$liberty.cc:737:execute$3376
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3377
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3378
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3379
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3375
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__nor4bb_4
  wire $auto$rtlil.cc:2976:NotGate$3381
  wire $auto$rtlil.cc:2976:NotGate$3383
  wire $auto$rtlil.cc:2977:AndGate$3385
  wire $auto$rtlil.cc:2977:AndGate$3387
  wire $auto$rtlil.cc:2977:AndGate$3389
  attribute \capacitance "0.0086380000"
  wire input 1 \A
  attribute \capacitance "0.0085340000"
  wire input 2 \B
  attribute \capacitance "0.0023790000"
  wire input 4 \C_N
  attribute \capacitance "0.0023990000"
  wire input 5 \D_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3384
    connect \A $auto$rtlil.cc:2976:NotGate$3381
    connect \B $auto$rtlil.cc:2976:NotGate$3383
    connect \Y $auto$rtlil.cc:2977:AndGate$3385
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3386
    connect \A $auto$rtlil.cc:2977:AndGate$3385
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3387
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3388
    connect \A $auto$rtlil.cc:2977:AndGate$3387
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3389
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3380
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3381
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3382
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3383
  end
  cell $specify2 $auto$liberty.cc:737:execute$3390
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3391
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3392
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3393
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3389
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2111a_1
  wire $auto$rtlil.cc:2977:AndGate$3395
  wire $auto$rtlil.cc:2977:AndGate$3397
  wire $auto$rtlil.cc:2977:AndGate$3399
  wire $auto$rtlil.cc:2977:AndGate$3401
  wire $auto$rtlil.cc:2977:AndGate$3403
  wire $auto$rtlil.cc:2977:AndGate$3405
  wire $auto$rtlil.cc:2979:OrGate$3407
  attribute \capacitance "0.0023640000"
  wire input 2 \A1
  attribute \capacitance "0.0023410000"
  wire input 3 \A2
  attribute \capacitance "0.0023600000"
  wire input 4 \B1
  attribute \capacitance "0.0023800000"
  wire input 5 \C1
  attribute \capacitance "0.0023640000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3394
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3395
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3396
    connect \A $auto$rtlil.cc:2977:AndGate$3395
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3397
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3398
    connect \A $auto$rtlil.cc:2977:AndGate$3397
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3399
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3400
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3401
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3402
    connect \A $auto$rtlil.cc:2977:AndGate$3401
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3403
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3404
    connect \A $auto$rtlil.cc:2977:AndGate$3403
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3405
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3406
    connect \A $auto$rtlil.cc:2977:AndGate$3399
    connect \B $auto$rtlil.cc:2977:AndGate$3405
    connect \Y $auto$rtlil.cc:2979:OrGate$3407
  end
  cell $specify2 $auto$liberty.cc:737:execute$3408
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3409
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3410
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3411
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3412
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3407
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2111a_2
  wire $auto$rtlil.cc:2977:AndGate$3414
  wire $auto$rtlil.cc:2977:AndGate$3416
  wire $auto$rtlil.cc:2977:AndGate$3418
  wire $auto$rtlil.cc:2977:AndGate$3420
  wire $auto$rtlil.cc:2977:AndGate$3422
  wire $auto$rtlil.cc:2977:AndGate$3424
  wire $auto$rtlil.cc:2979:OrGate$3426
  attribute \capacitance "0.0024700000"
  wire input 2 \A1
  attribute \capacitance "0.0023830000"
  wire input 3 \A2
  attribute \capacitance "0.0023230000"
  wire input 4 \B1
  attribute \capacitance "0.0024500000"
  wire input 5 \C1
  attribute \capacitance "0.0023650000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3413
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3414
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3415
    connect \A $auto$rtlil.cc:2977:AndGate$3414
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3416
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3417
    connect \A $auto$rtlil.cc:2977:AndGate$3416
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3418
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3419
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3420
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3421
    connect \A $auto$rtlil.cc:2977:AndGate$3420
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3422
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3423
    connect \A $auto$rtlil.cc:2977:AndGate$3422
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3424
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3425
    connect \A $auto$rtlil.cc:2977:AndGate$3418
    connect \B $auto$rtlil.cc:2977:AndGate$3424
    connect \Y $auto$rtlil.cc:2979:OrGate$3426
  end
  cell $specify2 $auto$liberty.cc:737:execute$3427
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3428
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3429
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3430
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3431
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3426
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2111a_4
  wire $auto$rtlil.cc:2977:AndGate$3433
  wire $auto$rtlil.cc:2977:AndGate$3435
  wire $auto$rtlil.cc:2977:AndGate$3437
  wire $auto$rtlil.cc:2977:AndGate$3439
  wire $auto$rtlil.cc:2977:AndGate$3441
  wire $auto$rtlil.cc:2977:AndGate$3443
  wire $auto$rtlil.cc:2979:OrGate$3445
  attribute \capacitance "0.0043670000"
  wire input 2 \A1
  attribute \capacitance "0.0046810000"
  wire input 3 \A2
  attribute \capacitance "0.0043640000"
  wire input 4 \B1
  attribute \capacitance "0.0047180000"
  wire input 5 \C1
  attribute \capacitance "0.0043290000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3432
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3433
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3434
    connect \A $auto$rtlil.cc:2977:AndGate$3433
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3435
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3436
    connect \A $auto$rtlil.cc:2977:AndGate$3435
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3437
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3438
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3439
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3440
    connect \A $auto$rtlil.cc:2977:AndGate$3439
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3441
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3442
    connect \A $auto$rtlil.cc:2977:AndGate$3441
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3443
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3444
    connect \A $auto$rtlil.cc:2977:AndGate$3437
    connect \B $auto$rtlil.cc:2977:AndGate$3443
    connect \Y $auto$rtlil.cc:2979:OrGate$3445
  end
  cell $specify2 $auto$liberty.cc:737:execute$3446
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3447
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3448
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3449
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3450
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3445
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2111ai_1
  wire $auto$rtlil.cc:2976:NotGate$3452
  wire $auto$rtlil.cc:2976:NotGate$3454
  wire $auto$rtlil.cc:2976:NotGate$3458
  wire $auto$rtlil.cc:2976:NotGate$3462
  wire $auto$rtlil.cc:2976:NotGate$3466
  wire $auto$rtlil.cc:2977:AndGate$3456
  wire $auto$rtlil.cc:2979:OrGate$3460
  wire $auto$rtlil.cc:2979:OrGate$3464
  wire $auto$rtlil.cc:2979:OrGate$3468
  attribute \capacitance "0.0023260000"
  wire input 2 \A1
  attribute \capacitance "0.0023850000"
  wire input 3 \A2
  attribute \capacitance "0.0023240000"
  wire input 4 \B1
  attribute \capacitance "0.0024040000"
  wire input 5 \C1
  attribute \capacitance "0.0023090000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3455
    connect \A $auto$rtlil.cc:2976:NotGate$3452
    connect \B $auto$rtlil.cc:2976:NotGate$3454
    connect \Y $auto$rtlil.cc:2977:AndGate$3456
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3459
    connect \A $auto$rtlil.cc:2977:AndGate$3456
    connect \B $auto$rtlil.cc:2976:NotGate$3458
    connect \Y $auto$rtlil.cc:2979:OrGate$3460
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3463
    connect \A $auto$rtlil.cc:2979:OrGate$3460
    connect \B $auto$rtlil.cc:2976:NotGate$3462
    connect \Y $auto$rtlil.cc:2979:OrGate$3464
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3467
    connect \A $auto$rtlil.cc:2979:OrGate$3464
    connect \B $auto$rtlil.cc:2976:NotGate$3466
    connect \Y $auto$rtlil.cc:2979:OrGate$3468
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3451
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3452
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3453
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3454
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3457
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3458
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3461
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3462
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3465
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$3466
  end
  cell $specify2 $auto$liberty.cc:737:execute$3469
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3470
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3471
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3472
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3473
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3468
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2111ai_2
  wire $auto$rtlil.cc:2976:NotGate$3475
  wire $auto$rtlil.cc:2976:NotGate$3477
  wire $auto$rtlil.cc:2976:NotGate$3481
  wire $auto$rtlil.cc:2976:NotGate$3485
  wire $auto$rtlil.cc:2976:NotGate$3489
  wire $auto$rtlil.cc:2977:AndGate$3479
  wire $auto$rtlil.cc:2979:OrGate$3483
  wire $auto$rtlil.cc:2979:OrGate$3487
  wire $auto$rtlil.cc:2979:OrGate$3491
  attribute \capacitance "0.0043420000"
  wire input 2 \A1
  attribute \capacitance "0.0043280000"
  wire input 3 \A2
  attribute \capacitance "0.0044470000"
  wire input 4 \B1
  attribute \capacitance "0.0043070000"
  wire input 5 \C1
  attribute \capacitance "0.0042940000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3478
    connect \A $auto$rtlil.cc:2976:NotGate$3475
    connect \B $auto$rtlil.cc:2976:NotGate$3477
    connect \Y $auto$rtlil.cc:2977:AndGate$3479
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3482
    connect \A $auto$rtlil.cc:2977:AndGate$3479
    connect \B $auto$rtlil.cc:2976:NotGate$3481
    connect \Y $auto$rtlil.cc:2979:OrGate$3483
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3486
    connect \A $auto$rtlil.cc:2979:OrGate$3483
    connect \B $auto$rtlil.cc:2976:NotGate$3485
    connect \Y $auto$rtlil.cc:2979:OrGate$3487
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3490
    connect \A $auto$rtlil.cc:2979:OrGate$3487
    connect \B $auto$rtlil.cc:2976:NotGate$3489
    connect \Y $auto$rtlil.cc:2979:OrGate$3491
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3474
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3475
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3476
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3477
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3480
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3481
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3484
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3485
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3488
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$3489
  end
  cell $specify2 $auto$liberty.cc:737:execute$3492
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3493
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3494
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3495
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3496
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3491
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2111ai_4
  wire $auto$rtlil.cc:2976:NotGate$3498
  wire $auto$rtlil.cc:2976:NotGate$3500
  wire $auto$rtlil.cc:2976:NotGate$3504
  wire $auto$rtlil.cc:2976:NotGate$3508
  wire $auto$rtlil.cc:2976:NotGate$3512
  wire $auto$rtlil.cc:2977:AndGate$3502
  wire $auto$rtlil.cc:2979:OrGate$3506
  wire $auto$rtlil.cc:2979:OrGate$3510
  wire $auto$rtlil.cc:2979:OrGate$3514
  attribute \capacitance "0.0086720000"
  wire input 2 \A1
  attribute \capacitance "0.0084330000"
  wire input 3 \A2
  attribute \capacitance "0.0084830000"
  wire input 4 \B1
  attribute \capacitance "0.0083670000"
  wire input 5 \C1
  attribute \capacitance "0.0083610000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3501
    connect \A $auto$rtlil.cc:2976:NotGate$3498
    connect \B $auto$rtlil.cc:2976:NotGate$3500
    connect \Y $auto$rtlil.cc:2977:AndGate$3502
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3505
    connect \A $auto$rtlil.cc:2977:AndGate$3502
    connect \B $auto$rtlil.cc:2976:NotGate$3504
    connect \Y $auto$rtlil.cc:2979:OrGate$3506
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3509
    connect \A $auto$rtlil.cc:2979:OrGate$3506
    connect \B $auto$rtlil.cc:2976:NotGate$3508
    connect \Y $auto$rtlil.cc:2979:OrGate$3510
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3513
    connect \A $auto$rtlil.cc:2979:OrGate$3510
    connect \B $auto$rtlil.cc:2976:NotGate$3512
    connect \Y $auto$rtlil.cc:2979:OrGate$3514
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3497
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3498
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3499
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3500
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3503
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3504
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3507
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3508
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3511
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$3512
  end
  cell $specify2 $auto$liberty.cc:737:execute$3515
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3516
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3517
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3518
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3519
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3514
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o211a_1
  wire $auto$rtlil.cc:2977:AndGate$3521
  wire $auto$rtlil.cc:2977:AndGate$3523
  wire $auto$rtlil.cc:2977:AndGate$3525
  wire $auto$rtlil.cc:2977:AndGate$3527
  wire $auto$rtlil.cc:2979:OrGate$3529
  attribute \capacitance "0.0023550000"
  wire input 2 \A1
  attribute \capacitance "0.0023450000"
  wire input 3 \A2
  attribute \capacitance "0.0023110000"
  wire input 4 \B1
  attribute \capacitance "0.0023460000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3520
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3521
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3522
    connect \A $auto$rtlil.cc:2977:AndGate$3521
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3523
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3524
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3525
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3526
    connect \A $auto$rtlil.cc:2977:AndGate$3525
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3527
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3528
    connect \A $auto$rtlil.cc:2977:AndGate$3523
    connect \B $auto$rtlil.cc:2977:AndGate$3527
    connect \Y $auto$rtlil.cc:2979:OrGate$3529
  end
  cell $specify2 $auto$liberty.cc:737:execute$3530
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3531
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3532
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3533
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3529
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o211a_2
  wire $auto$rtlil.cc:2977:AndGate$3535
  wire $auto$rtlil.cc:2977:AndGate$3537
  wire $auto$rtlil.cc:2977:AndGate$3539
  wire $auto$rtlil.cc:2977:AndGate$3541
  wire $auto$rtlil.cc:2979:OrGate$3543
  attribute \capacitance "0.0024100000"
  wire input 2 \A1
  attribute \capacitance "0.0023240000"
  wire input 3 \A2
  attribute \capacitance "0.0023420000"
  wire input 4 \B1
  attribute \capacitance "0.0023710000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3534
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3535
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3536
    connect \A $auto$rtlil.cc:2977:AndGate$3535
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3537
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3538
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3539
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3540
    connect \A $auto$rtlil.cc:2977:AndGate$3539
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3541
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3542
    connect \A $auto$rtlil.cc:2977:AndGate$3537
    connect \B $auto$rtlil.cc:2977:AndGate$3541
    connect \Y $auto$rtlil.cc:2979:OrGate$3543
  end
  cell $specify2 $auto$liberty.cc:737:execute$3544
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3545
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3546
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3547
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3543
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o211a_4
  wire $auto$rtlil.cc:2977:AndGate$3549
  wire $auto$rtlil.cc:2977:AndGate$3551
  wire $auto$rtlil.cc:2977:AndGate$3553
  wire $auto$rtlil.cc:2977:AndGate$3555
  wire $auto$rtlil.cc:2979:OrGate$3557
  attribute \capacitance "0.0048630000"
  wire input 2 \A1
  attribute \capacitance "0.0044610000"
  wire input 3 \A2
  attribute \capacitance "0.0049490000"
  wire input 4 \B1
  attribute \capacitance "0.0044470000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3548
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3549
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3550
    connect \A $auto$rtlil.cc:2977:AndGate$3549
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3551
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3552
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3553
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3554
    connect \A $auto$rtlil.cc:2977:AndGate$3553
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3555
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3556
    connect \A $auto$rtlil.cc:2977:AndGate$3551
    connect \B $auto$rtlil.cc:2977:AndGate$3555
    connect \Y $auto$rtlil.cc:2979:OrGate$3557
  end
  cell $specify2 $auto$liberty.cc:737:execute$3558
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3559
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3560
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3561
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3557
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o211ai_1
  wire $auto$rtlil.cc:2976:NotGate$3563
  wire $auto$rtlil.cc:2976:NotGate$3565
  wire $auto$rtlil.cc:2976:NotGate$3569
  wire $auto$rtlil.cc:2976:NotGate$3573
  wire $auto$rtlil.cc:2977:AndGate$3567
  wire $auto$rtlil.cc:2979:OrGate$3571
  wire $auto$rtlil.cc:2979:OrGate$3575
  attribute \capacitance "0.0023410000"
  wire input 2 \A1
  attribute \capacitance "0.0023310000"
  wire input 3 \A2
  attribute \capacitance "0.0023400000"
  wire input 4 \B1
  attribute \capacitance "0.0023590000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3566
    connect \A $auto$rtlil.cc:2976:NotGate$3563
    connect \B $auto$rtlil.cc:2976:NotGate$3565
    connect \Y $auto$rtlil.cc:2977:AndGate$3567
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3570
    connect \A $auto$rtlil.cc:2977:AndGate$3567
    connect \B $auto$rtlil.cc:2976:NotGate$3569
    connect \Y $auto$rtlil.cc:2979:OrGate$3571
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3574
    connect \A $auto$rtlil.cc:2979:OrGate$3571
    connect \B $auto$rtlil.cc:2976:NotGate$3573
    connect \Y $auto$rtlil.cc:2979:OrGate$3575
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3562
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3563
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3564
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3565
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3568
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3569
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3572
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3573
  end
  cell $specify2 $auto$liberty.cc:737:execute$3576
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3577
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3578
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3579
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3575
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o211ai_2
  wire $auto$rtlil.cc:2976:NotGate$3581
  wire $auto$rtlil.cc:2976:NotGate$3583
  wire $auto$rtlil.cc:2976:NotGate$3587
  wire $auto$rtlil.cc:2976:NotGate$3591
  wire $auto$rtlil.cc:2977:AndGate$3585
  wire $auto$rtlil.cc:2979:OrGate$3589
  wire $auto$rtlil.cc:2979:OrGate$3593
  attribute \capacitance "0.0043840000"
  wire input 2 \A1
  attribute \capacitance "0.0043690000"
  wire input 3 \A2
  attribute \capacitance "0.0043810000"
  wire input 4 \B1
  attribute \capacitance "0.0043510000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3584
    connect \A $auto$rtlil.cc:2976:NotGate$3581
    connect \B $auto$rtlil.cc:2976:NotGate$3583
    connect \Y $auto$rtlil.cc:2977:AndGate$3585
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3588
    connect \A $auto$rtlil.cc:2977:AndGate$3585
    connect \B $auto$rtlil.cc:2976:NotGate$3587
    connect \Y $auto$rtlil.cc:2979:OrGate$3589
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3592
    connect \A $auto$rtlil.cc:2979:OrGate$3589
    connect \B $auto$rtlil.cc:2976:NotGate$3591
    connect \Y $auto$rtlil.cc:2979:OrGate$3593
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3580
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3581
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3582
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3583
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3586
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3587
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3590
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3591
  end
  cell $specify2 $auto$liberty.cc:737:execute$3594
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3595
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3596
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3597
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3593
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o211ai_4
  wire $auto$rtlil.cc:2976:NotGate$3599
  wire $auto$rtlil.cc:2976:NotGate$3601
  wire $auto$rtlil.cc:2976:NotGate$3605
  wire $auto$rtlil.cc:2976:NotGate$3609
  wire $auto$rtlil.cc:2977:AndGate$3603
  wire $auto$rtlil.cc:2979:OrGate$3607
  wire $auto$rtlil.cc:2979:OrGate$3611
  attribute \capacitance "0.0090560000"
  wire input 2 \A1
  attribute \capacitance "0.0085000000"
  wire input 3 \A2
  attribute \capacitance "0.0090450000"
  wire input 4 \B1
  attribute \capacitance "0.0084390000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3602
    connect \A $auto$rtlil.cc:2976:NotGate$3599
    connect \B $auto$rtlil.cc:2976:NotGate$3601
    connect \Y $auto$rtlil.cc:2977:AndGate$3603
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3606
    connect \A $auto$rtlil.cc:2977:AndGate$3603
    connect \B $auto$rtlil.cc:2976:NotGate$3605
    connect \Y $auto$rtlil.cc:2979:OrGate$3607
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3610
    connect \A $auto$rtlil.cc:2979:OrGate$3607
    connect \B $auto$rtlil.cc:2976:NotGate$3609
    connect \Y $auto$rtlil.cc:2979:OrGate$3611
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3598
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3599
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3600
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3601
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3604
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3605
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3608
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3609
  end
  cell $specify2 $auto$liberty.cc:737:execute$3612
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3613
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3614
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3615
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3611
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21a_1
  wire $auto$rtlil.cc:2977:AndGate$3617
  wire $auto$rtlil.cc:2977:AndGate$3619
  wire $auto$rtlil.cc:2979:OrGate$3621
  attribute \capacitance "0.0023610000"
  wire input 2 \A1
  attribute \capacitance "0.0024150000"
  wire input 3 \A2
  attribute \capacitance "0.0023690000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3616
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3617
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3618
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3619
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3620
    connect \A $auto$rtlil.cc:2977:AndGate$3617
    connect \B $auto$rtlil.cc:2977:AndGate$3619
    connect \Y $auto$rtlil.cc:2979:OrGate$3621
  end
  cell $specify2 $auto$liberty.cc:737:execute$3622
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3623
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3624
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3621
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21a_2
  wire $auto$rtlil.cc:2977:AndGate$3626
  wire $auto$rtlil.cc:2977:AndGate$3628
  wire $auto$rtlil.cc:2979:OrGate$3630
  attribute \capacitance "0.0023320000"
  wire input 2 \A1
  attribute \capacitance "0.0024040000"
  wire input 3 \A2
  attribute \capacitance "0.0024110000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3625
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3626
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3627
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3628
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3629
    connect \A $auto$rtlil.cc:2977:AndGate$3626
    connect \B $auto$rtlil.cc:2977:AndGate$3628
    connect \Y $auto$rtlil.cc:2979:OrGate$3630
  end
  cell $specify2 $auto$liberty.cc:737:execute$3631
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3632
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3633
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3630
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21a_4
  wire $auto$rtlil.cc:2977:AndGate$3635
  wire $auto$rtlil.cc:2977:AndGate$3637
  wire $auto$rtlil.cc:2979:OrGate$3639
  attribute \capacitance "0.0048480000"
  wire input 2 \A1
  attribute \capacitance "0.0044330000"
  wire input 3 \A2
  attribute \capacitance "0.0045100000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3634
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3635
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3636
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3637
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3638
    connect \A $auto$rtlil.cc:2977:AndGate$3635
    connect \B $auto$rtlil.cc:2977:AndGate$3637
    connect \Y $auto$rtlil.cc:2979:OrGate$3639
  end
  cell $specify2 $auto$liberty.cc:737:execute$3640
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3641
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3642
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3639
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ai_0
  wire $auto$rtlil.cc:2976:NotGate$3644
  wire $auto$rtlil.cc:2976:NotGate$3646
  wire $auto$rtlil.cc:2976:NotGate$3650
  wire $auto$rtlil.cc:2977:AndGate$3648
  wire $auto$rtlil.cc:2979:OrGate$3652
  attribute \capacitance "0.0017470000"
  wire input 2 \A1
  attribute \capacitance "0.0017060000"
  wire input 3 \A2
  attribute \capacitance "0.0016580000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3647
    connect \A $auto$rtlil.cc:2976:NotGate$3644
    connect \B $auto$rtlil.cc:2976:NotGate$3646
    connect \Y $auto$rtlil.cc:2977:AndGate$3648
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3651
    connect \A $auto$rtlil.cc:2977:AndGate$3648
    connect \B $auto$rtlil.cc:2976:NotGate$3650
    connect \Y $auto$rtlil.cc:2979:OrGate$3652
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3643
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3644
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3645
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3646
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3649
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3650
  end
  cell $specify2 $auto$liberty.cc:737:execute$3653
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3654
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3655
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3652
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.0048000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ai_1
  wire $auto$rtlil.cc:2976:NotGate$3657
  wire $auto$rtlil.cc:2976:NotGate$3659
  wire $auto$rtlil.cc:2976:NotGate$3663
  wire $auto$rtlil.cc:2977:AndGate$3661
  wire $auto$rtlil.cc:2979:OrGate$3665
  attribute \capacitance "0.0023350000"
  wire input 2 \A1
  attribute \capacitance "0.0024590000"
  wire input 3 \A2
  attribute \capacitance "0.0019960000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3660
    connect \A $auto$rtlil.cc:2976:NotGate$3657
    connect \B $auto$rtlil.cc:2976:NotGate$3659
    connect \Y $auto$rtlil.cc:2977:AndGate$3661
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3664
    connect \A $auto$rtlil.cc:2977:AndGate$3661
    connect \B $auto$rtlil.cc:2976:NotGate$3663
    connect \Y $auto$rtlil.cc:2979:OrGate$3665
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3656
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3657
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3658
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3659
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3662
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3663
  end
  cell $specify2 $auto$liberty.cc:737:execute$3666
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3667
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3668
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3665
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ai_2
  wire $auto$rtlil.cc:2976:NotGate$3670
  wire $auto$rtlil.cc:2976:NotGate$3672
  wire $auto$rtlil.cc:2976:NotGate$3676
  wire $auto$rtlil.cc:2977:AndGate$3674
  wire $auto$rtlil.cc:2979:OrGate$3678
  attribute \capacitance "0.0048320000"
  wire input 2 \A1
  attribute \capacitance "0.0044220000"
  wire input 3 \A2
  attribute \capacitance "0.0043790000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3673
    connect \A $auto$rtlil.cc:2976:NotGate$3670
    connect \B $auto$rtlil.cc:2976:NotGate$3672
    connect \Y $auto$rtlil.cc:2977:AndGate$3674
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3677
    connect \A $auto$rtlil.cc:2977:AndGate$3674
    connect \B $auto$rtlil.cc:2976:NotGate$3676
    connect \Y $auto$rtlil.cc:2979:OrGate$3678
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3669
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3670
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3671
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3672
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3675
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3676
  end
  cell $specify2 $auto$liberty.cc:737:execute$3679
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3680
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3681
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3678
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ai_4
  wire $auto$rtlil.cc:2976:NotGate$3683
  wire $auto$rtlil.cc:2976:NotGate$3685
  wire $auto$rtlil.cc:2976:NotGate$3689
  wire $auto$rtlil.cc:2977:AndGate$3687
  wire $auto$rtlil.cc:2979:OrGate$3691
  attribute \capacitance "0.0091440000"
  wire input 2 \A1
  attribute \capacitance "0.0084740000"
  wire input 3 \A2
  attribute \capacitance "0.0086920000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3686
    connect \A $auto$rtlil.cc:2976:NotGate$3683
    connect \B $auto$rtlil.cc:2976:NotGate$3685
    connect \Y $auto$rtlil.cc:2977:AndGate$3687
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3690
    connect \A $auto$rtlil.cc:2977:AndGate$3687
    connect \B $auto$rtlil.cc:2976:NotGate$3689
    connect \Y $auto$rtlil.cc:2979:OrGate$3691
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3682
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3683
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3684
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3685
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3688
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3689
  end
  cell $specify2 $auto$liberty.cc:737:execute$3692
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3693
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3694
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3691
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ba_1
  wire $auto$rtlil.cc:2976:NotGate$3696
  wire $auto$rtlil.cc:2976:NotGate$3700
  wire $auto$rtlil.cc:2977:AndGate$3698
  wire $auto$rtlil.cc:2977:AndGate$3702
  wire $auto$rtlil.cc:2979:OrGate$3704
  attribute \capacitance "0.0023960000"
  wire input 2 \A1
  attribute \capacitance "0.0024160000"
  wire input 3 \A2
  attribute \capacitance "0.0013550000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3697
    connect \A \A1
    connect \B $auto$rtlil.cc:2976:NotGate$3696
    connect \Y $auto$rtlil.cc:2977:AndGate$3698
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3701
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$3700
    connect \Y $auto$rtlil.cc:2977:AndGate$3702
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3703
    connect \A $auto$rtlil.cc:2977:AndGate$3698
    connect \B $auto$rtlil.cc:2977:AndGate$3702
    connect \Y $auto$rtlil.cc:2979:OrGate$3704
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3695
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3696
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3699
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3700
  end
  cell $specify2 $auto$liberty.cc:737:execute$3705
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3706
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3707
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3704
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ba_2
  wire $auto$rtlil.cc:2976:NotGate$3709
  wire $auto$rtlil.cc:2976:NotGate$3713
  wire $auto$rtlil.cc:2977:AndGate$3711
  wire $auto$rtlil.cc:2977:AndGate$3715
  wire $auto$rtlil.cc:2979:OrGate$3717
  attribute \capacitance "0.0023900000"
  wire input 2 \A1
  attribute \capacitance "0.0023780000"
  wire input 3 \A2
  attribute \capacitance "0.0013850000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3710
    connect \A \A1
    connect \B $auto$rtlil.cc:2976:NotGate$3709
    connect \Y $auto$rtlil.cc:2977:AndGate$3711
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3714
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$3713
    connect \Y $auto$rtlil.cc:2977:AndGate$3715
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3716
    connect \A $auto$rtlil.cc:2977:AndGate$3711
    connect \B $auto$rtlil.cc:2977:AndGate$3715
    connect \Y $auto$rtlil.cc:2979:OrGate$3717
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3708
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3709
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3712
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3713
  end
  cell $specify2 $auto$liberty.cc:737:execute$3718
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3719
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3720
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3717
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21ba_4
  wire $auto$rtlil.cc:2976:NotGate$3722
  wire $auto$rtlil.cc:2976:NotGate$3726
  wire $auto$rtlil.cc:2977:AndGate$3724
  wire $auto$rtlil.cc:2977:AndGate$3728
  wire $auto$rtlil.cc:2979:OrGate$3730
  attribute \capacitance "0.0043960000"
  wire input 2 \A1
  attribute \capacitance "0.0043840000"
  wire input 3 \A2
  attribute \capacitance "0.0023920000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3723
    connect \A \A1
    connect \B $auto$rtlil.cc:2976:NotGate$3722
    connect \Y $auto$rtlil.cc:2977:AndGate$3724
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3727
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$3726
    connect \Y $auto$rtlil.cc:2977:AndGate$3728
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3729
    connect \A $auto$rtlil.cc:2977:AndGate$3724
    connect \B $auto$rtlil.cc:2977:AndGate$3728
    connect \Y $auto$rtlil.cc:2979:OrGate$3730
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3721
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3722
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3725
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3726
  end
  cell $specify2 $auto$liberty.cc:737:execute$3731
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3732
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3733
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3730
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21bai_1
  wire $auto$rtlil.cc:2976:NotGate$3735
  wire $auto$rtlil.cc:2976:NotGate$3737
  wire $auto$rtlil.cc:2977:AndGate$3739
  wire $auto$rtlil.cc:2979:OrGate$3741
  attribute \capacitance "0.0023460000"
  wire input 2 \A1
  attribute \capacitance "0.0023380000"
  wire input 3 \A2
  attribute \capacitance "0.0016960000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3738
    connect \A $auto$rtlil.cc:2976:NotGate$3735
    connect \B $auto$rtlil.cc:2976:NotGate$3737
    connect \Y $auto$rtlil.cc:2977:AndGate$3739
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3740
    connect \A $auto$rtlil.cc:2977:AndGate$3739
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3741
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3734
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3735
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3736
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3737
  end
  cell $specify2 $auto$liberty.cc:737:execute$3742
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3743
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3744
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3741
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21bai_2
  wire $auto$rtlil.cc:2976:NotGate$3746
  wire $auto$rtlil.cc:2976:NotGate$3748
  wire $auto$rtlil.cc:2977:AndGate$3750
  wire $auto$rtlil.cc:2979:OrGate$3752
  attribute \capacitance "0.0043790000"
  wire input 2 \A1
  attribute \capacitance "0.0044110000"
  wire input 3 \A2
  attribute \capacitance "0.0013440000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3749
    connect \A $auto$rtlil.cc:2976:NotGate$3746
    connect \B $auto$rtlil.cc:2976:NotGate$3748
    connect \Y $auto$rtlil.cc:2977:AndGate$3750
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3751
    connect \A $auto$rtlil.cc:2977:AndGate$3750
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3752
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3745
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3746
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3747
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3748
  end
  cell $specify2 $auto$liberty.cc:737:execute$3753
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3754
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3755
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3752
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o21bai_4
  wire $auto$rtlil.cc:2976:NotGate$3757
  wire $auto$rtlil.cc:2976:NotGate$3759
  wire $auto$rtlil.cc:2977:AndGate$3761
  wire $auto$rtlil.cc:2979:OrGate$3763
  attribute \capacitance "0.0088780000"
  wire input 2 \A1
  attribute \capacitance "0.0085010000"
  wire input 3 \A2
  attribute \capacitance "0.0023560000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3760
    connect \A $auto$rtlil.cc:2976:NotGate$3757
    connect \B $auto$rtlil.cc:2976:NotGate$3759
    connect \Y $auto$rtlil.cc:2977:AndGate$3761
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3762
    connect \A $auto$rtlil.cc:2977:AndGate$3761
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3763
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3756
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3757
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3758
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3759
  end
  cell $specify2 $auto$liberty.cc:737:execute$3764
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3765
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3766
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3763
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o221a_1
  wire $auto$rtlil.cc:2977:AndGate$3768
  wire $auto$rtlil.cc:2977:AndGate$3770
  wire $auto$rtlil.cc:2977:AndGate$3772
  wire $auto$rtlil.cc:2977:AndGate$3774
  wire $auto$rtlil.cc:2977:AndGate$3778
  wire $auto$rtlil.cc:2977:AndGate$3780
  wire $auto$rtlil.cc:2977:AndGate$3784
  wire $auto$rtlil.cc:2977:AndGate$3786
  wire $auto$rtlil.cc:2979:OrGate$3776
  wire $auto$rtlil.cc:2979:OrGate$3782
  wire $auto$rtlil.cc:2979:OrGate$3788
  attribute \capacitance "0.0023800000"
  wire input 2 \A1
  attribute \capacitance "0.0024010000"
  wire input 3 \A2
  attribute \capacitance "0.0023410000"
  wire input 4 \B1
  attribute \capacitance "0.0023550000"
  wire input 6 \B2
  attribute \capacitance "0.0023180000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3767
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3768
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3769
    connect \A $auto$rtlil.cc:2977:AndGate$3768
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3770
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3771
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3772
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3773
    connect \A $auto$rtlil.cc:2977:AndGate$3772
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3774
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3777
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3778
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3779
    connect \A $auto$rtlil.cc:2977:AndGate$3778
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3780
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3783
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3784
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3785
    connect \A $auto$rtlil.cc:2977:AndGate$3784
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3786
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3775
    connect \A $auto$rtlil.cc:2977:AndGate$3770
    connect \B $auto$rtlil.cc:2977:AndGate$3774
    connect \Y $auto$rtlil.cc:2979:OrGate$3776
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3781
    connect \A $auto$rtlil.cc:2979:OrGate$3776
    connect \B $auto$rtlil.cc:2977:AndGate$3780
    connect \Y $auto$rtlil.cc:2979:OrGate$3782
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3787
    connect \A $auto$rtlil.cc:2979:OrGate$3782
    connect \B $auto$rtlil.cc:2977:AndGate$3786
    connect \Y $auto$rtlil.cc:2979:OrGate$3788
  end
  cell $specify2 $auto$liberty.cc:737:execute$3789
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3790
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3791
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3792
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3793
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3788
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o221a_2
  wire $auto$rtlil.cc:2977:AndGate$3795
  wire $auto$rtlil.cc:2977:AndGate$3797
  wire $auto$rtlil.cc:2977:AndGate$3799
  wire $auto$rtlil.cc:2977:AndGate$3801
  wire $auto$rtlil.cc:2977:AndGate$3805
  wire $auto$rtlil.cc:2977:AndGate$3807
  wire $auto$rtlil.cc:2977:AndGate$3811
  wire $auto$rtlil.cc:2977:AndGate$3813
  wire $auto$rtlil.cc:2979:OrGate$3803
  wire $auto$rtlil.cc:2979:OrGate$3809
  wire $auto$rtlil.cc:2979:OrGate$3815
  attribute \capacitance "0.0023740000"
  wire input 2 \A1
  attribute \capacitance "0.0023810000"
  wire input 3 \A2
  attribute \capacitance "0.0023330000"
  wire input 4 \B1
  attribute \capacitance "0.0023400000"
  wire input 6 \B2
  attribute \capacitance "0.0023120000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3794
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3795
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3796
    connect \A $auto$rtlil.cc:2977:AndGate$3795
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3797
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3798
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3799
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3800
    connect \A $auto$rtlil.cc:2977:AndGate$3799
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3801
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3804
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3805
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3806
    connect \A $auto$rtlil.cc:2977:AndGate$3805
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3807
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3810
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3811
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3812
    connect \A $auto$rtlil.cc:2977:AndGate$3811
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3813
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3802
    connect \A $auto$rtlil.cc:2977:AndGate$3797
    connect \B $auto$rtlil.cc:2977:AndGate$3801
    connect \Y $auto$rtlil.cc:2979:OrGate$3803
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3808
    connect \A $auto$rtlil.cc:2979:OrGate$3803
    connect \B $auto$rtlil.cc:2977:AndGate$3807
    connect \Y $auto$rtlil.cc:2979:OrGate$3809
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3814
    connect \A $auto$rtlil.cc:2979:OrGate$3809
    connect \B $auto$rtlil.cc:2977:AndGate$3813
    connect \Y $auto$rtlil.cc:2979:OrGate$3815
  end
  cell $specify2 $auto$liberty.cc:737:execute$3816
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3817
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3818
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3819
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3820
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3815
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o221a_4
  wire $auto$rtlil.cc:2977:AndGate$3822
  wire $auto$rtlil.cc:2977:AndGate$3824
  wire $auto$rtlil.cc:2977:AndGate$3826
  wire $auto$rtlil.cc:2977:AndGate$3828
  wire $auto$rtlil.cc:2977:AndGate$3832
  wire $auto$rtlil.cc:2977:AndGate$3834
  wire $auto$rtlil.cc:2977:AndGate$3838
  wire $auto$rtlil.cc:2977:AndGate$3840
  wire $auto$rtlil.cc:2979:OrGate$3830
  wire $auto$rtlil.cc:2979:OrGate$3836
  wire $auto$rtlil.cc:2979:OrGate$3842
  attribute \capacitance "0.0048640000"
  wire input 2 \A1
  attribute \capacitance "0.0043010000"
  wire input 3 \A2
  attribute \capacitance "0.0047430000"
  wire input 4 \B1
  attribute \capacitance "0.0042740000"
  wire input 6 \B2
  attribute \capacitance "0.0043050000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3821
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3822
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3823
    connect \A $auto$rtlil.cc:2977:AndGate$3822
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3824
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3825
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3826
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3827
    connect \A $auto$rtlil.cc:2977:AndGate$3826
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3828
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3831
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3832
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3833
    connect \A $auto$rtlil.cc:2977:AndGate$3832
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3834
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3837
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3838
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3839
    connect \A $auto$rtlil.cc:2977:AndGate$3838
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3840
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3829
    connect \A $auto$rtlil.cc:2977:AndGate$3824
    connect \B $auto$rtlil.cc:2977:AndGate$3828
    connect \Y $auto$rtlil.cc:2979:OrGate$3830
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3835
    connect \A $auto$rtlil.cc:2979:OrGate$3830
    connect \B $auto$rtlil.cc:2977:AndGate$3834
    connect \Y $auto$rtlil.cc:2979:OrGate$3836
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3841
    connect \A $auto$rtlil.cc:2979:OrGate$3836
    connect \B $auto$rtlil.cc:2977:AndGate$3840
    connect \Y $auto$rtlil.cc:2979:OrGate$3842
  end
  cell $specify2 $auto$liberty.cc:737:execute$3843
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3844
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3845
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3846
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3847
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3842
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o221ai_1
  wire $auto$rtlil.cc:2976:NotGate$3849
  wire $auto$rtlil.cc:2976:NotGate$3851
  wire $auto$rtlil.cc:2976:NotGate$3855
  wire $auto$rtlil.cc:2976:NotGate$3857
  wire $auto$rtlil.cc:2976:NotGate$3863
  wire $auto$rtlil.cc:2977:AndGate$3853
  wire $auto$rtlil.cc:2977:AndGate$3859
  wire $auto$rtlil.cc:2979:OrGate$3861
  wire $auto$rtlil.cc:2979:OrGate$3865
  attribute \capacitance "0.0023270000"
  wire input 2 \A1
  attribute \capacitance "0.0023230000"
  wire input 3 \A2
  attribute \capacitance "0.0023190000"
  wire input 4 \B1
  attribute \capacitance "0.0023020000"
  wire input 6 \B2
  attribute \capacitance "0.0022480000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3852
    connect \A $auto$rtlil.cc:2976:NotGate$3849
    connect \B $auto$rtlil.cc:2976:NotGate$3851
    connect \Y $auto$rtlil.cc:2977:AndGate$3853
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3858
    connect \A $auto$rtlil.cc:2976:NotGate$3855
    connect \B $auto$rtlil.cc:2976:NotGate$3857
    connect \Y $auto$rtlil.cc:2977:AndGate$3859
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3860
    connect \A $auto$rtlil.cc:2977:AndGate$3853
    connect \B $auto$rtlil.cc:2977:AndGate$3859
    connect \Y $auto$rtlil.cc:2979:OrGate$3861
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3864
    connect \A $auto$rtlil.cc:2979:OrGate$3861
    connect \B $auto$rtlil.cc:2976:NotGate$3863
    connect \Y $auto$rtlil.cc:2979:OrGate$3865
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3848
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3849
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3850
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3851
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3854
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3855
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3856
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3857
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3862
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3863
  end
  cell $specify2 $auto$liberty.cc:737:execute$3866
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3867
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3868
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3869
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3870
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3865
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o221ai_2
  wire $auto$rtlil.cc:2976:NotGate$3872
  wire $auto$rtlil.cc:2976:NotGate$3874
  wire $auto$rtlil.cc:2976:NotGate$3878
  wire $auto$rtlil.cc:2976:NotGate$3880
  wire $auto$rtlil.cc:2976:NotGate$3886
  wire $auto$rtlil.cc:2977:AndGate$3876
  wire $auto$rtlil.cc:2977:AndGate$3882
  wire $auto$rtlil.cc:2979:OrGate$3884
  wire $auto$rtlil.cc:2979:OrGate$3888
  attribute \capacitance "0.0047770000"
  wire input 2 \A1
  attribute \capacitance "0.0043180000"
  wire input 3 \A2
  attribute \capacitance "0.0048790000"
  wire input 4 \B1
  attribute \capacitance "0.0042780000"
  wire input 6 \B2
  attribute \capacitance "0.0042400000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3875
    connect \A $auto$rtlil.cc:2976:NotGate$3872
    connect \B $auto$rtlil.cc:2976:NotGate$3874
    connect \Y $auto$rtlil.cc:2977:AndGate$3876
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3881
    connect \A $auto$rtlil.cc:2976:NotGate$3878
    connect \B $auto$rtlil.cc:2976:NotGate$3880
    connect \Y $auto$rtlil.cc:2977:AndGate$3882
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3883
    connect \A $auto$rtlil.cc:2977:AndGate$3876
    connect \B $auto$rtlil.cc:2977:AndGate$3882
    connect \Y $auto$rtlil.cc:2979:OrGate$3884
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3887
    connect \A $auto$rtlil.cc:2979:OrGate$3884
    connect \B $auto$rtlil.cc:2976:NotGate$3886
    connect \Y $auto$rtlil.cc:2979:OrGate$3888
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3871
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3872
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3873
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3874
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3877
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3878
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3879
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3880
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3885
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3886
  end
  cell $specify2 $auto$liberty.cc:737:execute$3889
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3890
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3891
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3892
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3893
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3888
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o221ai_4
  wire $auto$rtlil.cc:2976:NotGate$3895
  wire $auto$rtlil.cc:2976:NotGate$3897
  wire $auto$rtlil.cc:2976:NotGate$3901
  wire $auto$rtlil.cc:2976:NotGate$3903
  wire $auto$rtlil.cc:2976:NotGate$3909
  wire $auto$rtlil.cc:2977:AndGate$3899
  wire $auto$rtlil.cc:2977:AndGate$3905
  wire $auto$rtlil.cc:2979:OrGate$3907
  wire $auto$rtlil.cc:2979:OrGate$3911
  attribute \capacitance "0.0091070000"
  wire input 2 \A1
  attribute \capacitance "0.0084800000"
  wire input 3 \A2
  attribute \capacitance "0.0089150000"
  wire input 4 \B1
  attribute \capacitance "0.0081250000"
  wire input 6 \B2
  attribute \capacitance "0.0084170000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3898
    connect \A $auto$rtlil.cc:2976:NotGate$3895
    connect \B $auto$rtlil.cc:2976:NotGate$3897
    connect \Y $auto$rtlil.cc:2977:AndGate$3899
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3904
    connect \A $auto$rtlil.cc:2976:NotGate$3901
    connect \B $auto$rtlil.cc:2976:NotGate$3903
    connect \Y $auto$rtlil.cc:2977:AndGate$3905
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3906
    connect \A $auto$rtlil.cc:2977:AndGate$3899
    connect \B $auto$rtlil.cc:2977:AndGate$3905
    connect \Y $auto$rtlil.cc:2979:OrGate$3907
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3910
    connect \A $auto$rtlil.cc:2979:OrGate$3907
    connect \B $auto$rtlil.cc:2976:NotGate$3909
    connect \Y $auto$rtlil.cc:2979:OrGate$3911
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3894
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3895
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3896
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3897
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3900
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3901
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3902
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3903
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3908
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3909
  end
  cell $specify2 $auto$liberty.cc:737:execute$3912
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3913
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3914
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3915
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3916
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3911
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o22a_1
  wire $auto$rtlil.cc:2977:AndGate$3918
  wire $auto$rtlil.cc:2977:AndGate$3920
  wire $auto$rtlil.cc:2977:AndGate$3924
  wire $auto$rtlil.cc:2977:AndGate$3928
  wire $auto$rtlil.cc:2979:OrGate$3922
  wire $auto$rtlil.cc:2979:OrGate$3926
  wire $auto$rtlil.cc:2979:OrGate$3930
  attribute \capacitance "0.0023540000"
  wire input 2 \A1
  attribute \capacitance "0.0024230000"
  wire input 3 \A2
  attribute \capacitance "0.0024050000"
  wire input 4 \B1
  attribute \capacitance "0.0023640000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3917
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3918
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3919
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3920
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3923
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3924
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3927
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3928
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3921
    connect \A $auto$rtlil.cc:2977:AndGate$3918
    connect \B $auto$rtlil.cc:2977:AndGate$3920
    connect \Y $auto$rtlil.cc:2979:OrGate$3922
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3925
    connect \A $auto$rtlil.cc:2979:OrGate$3922
    connect \B $auto$rtlil.cc:2977:AndGate$3924
    connect \Y $auto$rtlil.cc:2979:OrGate$3926
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3929
    connect \A $auto$rtlil.cc:2979:OrGate$3926
    connect \B $auto$rtlil.cc:2977:AndGate$3928
    connect \Y $auto$rtlil.cc:2979:OrGate$3930
  end
  cell $specify2 $auto$liberty.cc:737:execute$3931
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3932
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3933
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3934
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3930
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o22a_2
  wire $auto$rtlil.cc:2977:AndGate$3936
  wire $auto$rtlil.cc:2977:AndGate$3938
  wire $auto$rtlil.cc:2977:AndGate$3942
  wire $auto$rtlil.cc:2977:AndGate$3946
  wire $auto$rtlil.cc:2979:OrGate$3940
  wire $auto$rtlil.cc:2979:OrGate$3944
  wire $auto$rtlil.cc:2979:OrGate$3948
  attribute \capacitance "0.0023490000"
  wire input 2 \A1
  attribute \capacitance "0.0023550000"
  wire input 3 \A2
  attribute \capacitance "0.0023890000"
  wire input 4 \B1
  attribute \capacitance "0.0023440000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3935
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3936
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3937
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3938
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3941
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3942
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3945
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3946
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3939
    connect \A $auto$rtlil.cc:2977:AndGate$3936
    connect \B $auto$rtlil.cc:2977:AndGate$3938
    connect \Y $auto$rtlil.cc:2979:OrGate$3940
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3943
    connect \A $auto$rtlil.cc:2979:OrGate$3940
    connect \B $auto$rtlil.cc:2977:AndGate$3942
    connect \Y $auto$rtlil.cc:2979:OrGate$3944
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3947
    connect \A $auto$rtlil.cc:2979:OrGate$3944
    connect \B $auto$rtlil.cc:2977:AndGate$3946
    connect \Y $auto$rtlil.cc:2979:OrGate$3948
  end
  cell $specify2 $auto$liberty.cc:737:execute$3949
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3950
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3951
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3952
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3948
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o22a_4
  wire $auto$rtlil.cc:2977:AndGate$3954
  wire $auto$rtlil.cc:2977:AndGate$3956
  wire $auto$rtlil.cc:2977:AndGate$3960
  wire $auto$rtlil.cc:2977:AndGate$3964
  wire $auto$rtlil.cc:2979:OrGate$3958
  wire $auto$rtlil.cc:2979:OrGate$3962
  wire $auto$rtlil.cc:2979:OrGate$3966
  attribute \capacitance "0.0047950000"
  wire input 2 \A1
  attribute \capacitance "0.0043350000"
  wire input 3 \A2
  attribute \capacitance "0.0048190000"
  wire input 4 \B1
  attribute \capacitance "0.0043130000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3953
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3954
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3955
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3956
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3959
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3960
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3963
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3964
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3957
    connect \A $auto$rtlil.cc:2977:AndGate$3954
    connect \B $auto$rtlil.cc:2977:AndGate$3956
    connect \Y $auto$rtlil.cc:2979:OrGate$3958
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3961
    connect \A $auto$rtlil.cc:2979:OrGate$3958
    connect \B $auto$rtlil.cc:2977:AndGate$3960
    connect \Y $auto$rtlil.cc:2979:OrGate$3962
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3965
    connect \A $auto$rtlil.cc:2979:OrGate$3962
    connect \B $auto$rtlil.cc:2977:AndGate$3964
    connect \Y $auto$rtlil.cc:2979:OrGate$3966
  end
  cell $specify2 $auto$liberty.cc:737:execute$3967
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3968
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3969
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3970
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3966
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o22ai_1
  wire $auto$rtlil.cc:2976:NotGate$3972
  wire $auto$rtlil.cc:2976:NotGate$3974
  wire $auto$rtlil.cc:2976:NotGate$3978
  wire $auto$rtlil.cc:2976:NotGate$3980
  wire $auto$rtlil.cc:2977:AndGate$3976
  wire $auto$rtlil.cc:2977:AndGate$3982
  wire $auto$rtlil.cc:2979:OrGate$3984
  attribute \capacitance "0.0023300000"
  wire input 2 \A1
  attribute \capacitance "0.0023450000"
  wire input 3 \A2
  attribute \capacitance "0.0024310000"
  wire input 4 \B1
  attribute \capacitance "0.0023630000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3975
    connect \A $auto$rtlil.cc:2976:NotGate$3972
    connect \B $auto$rtlil.cc:2976:NotGate$3974
    connect \Y $auto$rtlil.cc:2977:AndGate$3976
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3981
    connect \A $auto$rtlil.cc:2976:NotGate$3978
    connect \B $auto$rtlil.cc:2976:NotGate$3980
    connect \Y $auto$rtlil.cc:2977:AndGate$3982
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3983
    connect \A $auto$rtlil.cc:2977:AndGate$3976
    connect \B $auto$rtlil.cc:2977:AndGate$3982
    connect \Y $auto$rtlil.cc:2979:OrGate$3984
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3971
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3972
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3973
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3974
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3977
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3978
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3979
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3980
  end
  cell $specify2 $auto$liberty.cc:737:execute$3985
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3986
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3987
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3988
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3984
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o22ai_2
  wire $auto$rtlil.cc:2976:NotGate$3990
  wire $auto$rtlil.cc:2976:NotGate$3992
  wire $auto$rtlil.cc:2976:NotGate$3996
  wire $auto$rtlil.cc:2976:NotGate$3998
  wire $auto$rtlil.cc:2977:AndGate$3994
  wire $auto$rtlil.cc:2977:AndGate$4000
  wire $auto$rtlil.cc:2979:OrGate$4002
  attribute \capacitance "0.0043670000"
  wire input 2 \A1
  attribute \capacitance "0.0043120000"
  wire input 3 \A2
  attribute \capacitance "0.0042990000"
  wire input 4 \B1
  attribute \capacitance "0.0043140000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3993
    connect \A $auto$rtlil.cc:2976:NotGate$3990
    connect \B $auto$rtlil.cc:2976:NotGate$3992
    connect \Y $auto$rtlil.cc:2977:AndGate$3994
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3999
    connect \A $auto$rtlil.cc:2976:NotGate$3996
    connect \B $auto$rtlil.cc:2976:NotGate$3998
    connect \Y $auto$rtlil.cc:2977:AndGate$4000
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4001
    connect \A $auto$rtlil.cc:2977:AndGate$3994
    connect \B $auto$rtlil.cc:2977:AndGate$4000
    connect \Y $auto$rtlil.cc:2979:OrGate$4002
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3989
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3990
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3991
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3992
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3995
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3996
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3997
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3998
  end
  cell $specify2 $auto$liberty.cc:737:execute$4003
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4004
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4005
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4006
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4002
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o22ai_4
  wire $auto$rtlil.cc:2976:NotGate$4008
  wire $auto$rtlil.cc:2976:NotGate$4010
  wire $auto$rtlil.cc:2976:NotGate$4014
  wire $auto$rtlil.cc:2976:NotGate$4016
  wire $auto$rtlil.cc:2977:AndGate$4012
  wire $auto$rtlil.cc:2977:AndGate$4018
  wire $auto$rtlil.cc:2979:OrGate$4020
  attribute \capacitance "0.0091080000"
  wire input 2 \A1
  attribute \capacitance "0.0084970000"
  wire input 3 \A2
  attribute \capacitance "0.0089300000"
  wire input 4 \B1
  attribute \capacitance "0.0083220000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4011
    connect \A $auto$rtlil.cc:2976:NotGate$4008
    connect \B $auto$rtlil.cc:2976:NotGate$4010
    connect \Y $auto$rtlil.cc:2977:AndGate$4012
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4017
    connect \A $auto$rtlil.cc:2976:NotGate$4014
    connect \B $auto$rtlil.cc:2976:NotGate$4016
    connect \Y $auto$rtlil.cc:2977:AndGate$4018
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4019
    connect \A $auto$rtlil.cc:2977:AndGate$4012
    connect \B $auto$rtlil.cc:2977:AndGate$4018
    connect \Y $auto$rtlil.cc:2979:OrGate$4020
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4007
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4008
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4009
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4010
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4013
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4014
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4015
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4016
  end
  cell $specify2 $auto$liberty.cc:737:execute$4021
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4022
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4023
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4024
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4020
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2bb2a_1
  wire $auto$rtlil.cc:2976:NotGate$4026
  wire $auto$rtlil.cc:2976:NotGate$4030
  wire $auto$rtlil.cc:2976:NotGate$4036
  wire $auto$rtlil.cc:2976:NotGate$4042
  wire $auto$rtlil.cc:2977:AndGate$4028
  wire $auto$rtlil.cc:2977:AndGate$4032
  wire $auto$rtlil.cc:2977:AndGate$4038
  wire $auto$rtlil.cc:2977:AndGate$4044
  wire $auto$rtlil.cc:2979:OrGate$4034
  wire $auto$rtlil.cc:2979:OrGate$4040
  wire $auto$rtlil.cc:2979:OrGate$4046
  attribute \capacitance "0.0013960000"
  wire input 4 \A1_N
  attribute \capacitance "0.0014870000"
  wire input 5 \A2_N
  attribute \capacitance "0.0014810000"
  wire input 2 \B1
  attribute \capacitance "0.0016130000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4027
    connect \A $auto$rtlil.cc:2976:NotGate$4026
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4028
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4031
    connect \A $auto$rtlil.cc:2976:NotGate$4030
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4032
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4037
    connect \A $auto$rtlil.cc:2976:NotGate$4036
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4038
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4043
    connect \A $auto$rtlil.cc:2976:NotGate$4042
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4044
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4033
    connect \A $auto$rtlil.cc:2977:AndGate$4028
    connect \B $auto$rtlil.cc:2977:AndGate$4032
    connect \Y $auto$rtlil.cc:2979:OrGate$4034
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4039
    connect \A $auto$rtlil.cc:2979:OrGate$4034
    connect \B $auto$rtlil.cc:2977:AndGate$4038
    connect \Y $auto$rtlil.cc:2979:OrGate$4040
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4045
    connect \A $auto$rtlil.cc:2979:OrGate$4040
    connect \B $auto$rtlil.cc:2977:AndGate$4044
    connect \Y $auto$rtlil.cc:2979:OrGate$4046
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4025
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4026
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4029
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4030
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4035
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4036
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4041
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4042
  end
  cell $specify2 $auto$liberty.cc:737:execute$4047
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4048
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4049
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4050
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4046
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2bb2a_2
  wire $auto$rtlil.cc:2976:NotGate$4052
  wire $auto$rtlil.cc:2976:NotGate$4056
  wire $auto$rtlil.cc:2976:NotGate$4062
  wire $auto$rtlil.cc:2976:NotGate$4068
  wire $auto$rtlil.cc:2977:AndGate$4054
  wire $auto$rtlil.cc:2977:AndGate$4058
  wire $auto$rtlil.cc:2977:AndGate$4064
  wire $auto$rtlil.cc:2977:AndGate$4070
  wire $auto$rtlil.cc:2979:OrGate$4060
  wire $auto$rtlil.cc:2979:OrGate$4066
  wire $auto$rtlil.cc:2979:OrGate$4072
  attribute \capacitance "0.0016650000"
  wire input 4 \A1_N
  attribute \capacitance "0.0017540000"
  wire input 5 \A2_N
  attribute \capacitance "0.0017220000"
  wire input 2 \B1
  attribute \capacitance "0.0018810000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4053
    connect \A $auto$rtlil.cc:2976:NotGate$4052
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4054
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4057
    connect \A $auto$rtlil.cc:2976:NotGate$4056
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4058
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4063
    connect \A $auto$rtlil.cc:2976:NotGate$4062
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4064
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4069
    connect \A $auto$rtlil.cc:2976:NotGate$4068
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4070
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4059
    connect \A $auto$rtlil.cc:2977:AndGate$4054
    connect \B $auto$rtlil.cc:2977:AndGate$4058
    connect \Y $auto$rtlil.cc:2979:OrGate$4060
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4065
    connect \A $auto$rtlil.cc:2979:OrGate$4060
    connect \B $auto$rtlil.cc:2977:AndGate$4064
    connect \Y $auto$rtlil.cc:2979:OrGate$4066
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4071
    connect \A $auto$rtlil.cc:2979:OrGate$4066
    connect \B $auto$rtlil.cc:2977:AndGate$4070
    connect \Y $auto$rtlil.cc:2979:OrGate$4072
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4051
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4052
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4055
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4056
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4061
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4062
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4067
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4068
  end
  cell $specify2 $auto$liberty.cc:737:execute$4073
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4074
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4075
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4076
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4072
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2bb2a_4
  wire $auto$rtlil.cc:2976:NotGate$4078
  wire $auto$rtlil.cc:2976:NotGate$4082
  wire $auto$rtlil.cc:2976:NotGate$4088
  wire $auto$rtlil.cc:2976:NotGate$4094
  wire $auto$rtlil.cc:2977:AndGate$4080
  wire $auto$rtlil.cc:2977:AndGate$4084
  wire $auto$rtlil.cc:2977:AndGate$4090
  wire $auto$rtlil.cc:2977:AndGate$4096
  wire $auto$rtlil.cc:2979:OrGate$4086
  wire $auto$rtlil.cc:2979:OrGate$4092
  wire $auto$rtlil.cc:2979:OrGate$4098
  attribute \capacitance "0.0048940000"
  wire input 4 \A1_N
  attribute \capacitance "0.0044270000"
  wire input 5 \A2_N
  attribute \capacitance "0.0048120000"
  wire input 2 \B1
  attribute \capacitance "0.0043550000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4079
    connect \A $auto$rtlil.cc:2976:NotGate$4078
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4080
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4083
    connect \A $auto$rtlil.cc:2976:NotGate$4082
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4084
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4089
    connect \A $auto$rtlil.cc:2976:NotGate$4088
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4090
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4095
    connect \A $auto$rtlil.cc:2976:NotGate$4094
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4096
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4085
    connect \A $auto$rtlil.cc:2977:AndGate$4080
    connect \B $auto$rtlil.cc:2977:AndGate$4084
    connect \Y $auto$rtlil.cc:2979:OrGate$4086
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4091
    connect \A $auto$rtlil.cc:2979:OrGate$4086
    connect \B $auto$rtlil.cc:2977:AndGate$4090
    connect \Y $auto$rtlil.cc:2979:OrGate$4092
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4097
    connect \A $auto$rtlil.cc:2979:OrGate$4092
    connect \B $auto$rtlil.cc:2977:AndGate$4096
    connect \Y $auto$rtlil.cc:2979:OrGate$4098
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4077
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4078
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4081
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4082
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4087
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4088
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4093
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4094
  end
  cell $specify2 $auto$liberty.cc:737:execute$4099
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4100
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4101
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4102
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4098
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2bb2ai_1
  wire $auto$rtlil.cc:2976:NotGate$4104
  wire $auto$rtlil.cc:2976:NotGate$4106
  wire $auto$rtlil.cc:2977:AndGate$4108
  wire $auto$rtlil.cc:2977:AndGate$4110
  wire $auto$rtlil.cc:2979:OrGate$4112
  attribute \capacitance "0.0023580000"
  wire input 4 \A1_N
  attribute \capacitance "0.0025040000"
  wire input 5 \A2_N
  attribute \capacitance "0.0023240000"
  wire input 2 \B1
  attribute \capacitance "0.0023790000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4107
    connect \A $auto$rtlil.cc:2976:NotGate$4104
    connect \B $auto$rtlil.cc:2976:NotGate$4106
    connect \Y $auto$rtlil.cc:2977:AndGate$4108
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4109
    connect \A \A1_N
    connect \B \A2_N
    connect \Y $auto$rtlil.cc:2977:AndGate$4110
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4111
    connect \A $auto$rtlil.cc:2977:AndGate$4108
    connect \B $auto$rtlil.cc:2977:AndGate$4110
    connect \Y $auto$rtlil.cc:2979:OrGate$4112
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4103
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4104
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4105
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4106
  end
  cell $specify2 $auto$liberty.cc:737:execute$4113
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4114
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4115
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4116
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4112
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2bb2ai_2
  wire $auto$rtlil.cc:2976:NotGate$4118
  wire $auto$rtlil.cc:2976:NotGate$4120
  wire $auto$rtlil.cc:2977:AndGate$4122
  wire $auto$rtlil.cc:2977:AndGate$4124
  wire $auto$rtlil.cc:2979:OrGate$4126
  attribute \capacitance "0.0049000000"
  wire input 4 \A1_N
  attribute \capacitance "0.0044510000"
  wire input 5 \A2_N
  attribute \capacitance "0.0048090000"
  wire input 2 \B1
  attribute \capacitance "0.0043440000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4121
    connect \A $auto$rtlil.cc:2976:NotGate$4118
    connect \B $auto$rtlil.cc:2976:NotGate$4120
    connect \Y $auto$rtlil.cc:2977:AndGate$4122
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4123
    connect \A \A1_N
    connect \B \A2_N
    connect \Y $auto$rtlil.cc:2977:AndGate$4124
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4125
    connect \A $auto$rtlil.cc:2977:AndGate$4122
    connect \B $auto$rtlil.cc:2977:AndGate$4124
    connect \Y $auto$rtlil.cc:2979:OrGate$4126
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4117
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4118
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4119
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4120
  end
  cell $specify2 $auto$liberty.cc:737:execute$4127
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4128
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4129
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4130
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4126
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o2bb2ai_4
  wire $auto$rtlil.cc:2976:NotGate$4132
  wire $auto$rtlil.cc:2976:NotGate$4134
  wire $auto$rtlil.cc:2977:AndGate$4136
  wire $auto$rtlil.cc:2977:AndGate$4138
  wire $auto$rtlil.cc:2979:OrGate$4140
  attribute \capacitance "0.0087480000"
  wire input 4 \A1_N
  attribute \capacitance "0.0088120000"
  wire input 5 \A2_N
  attribute \capacitance "0.0086730000"
  wire input 2 \B1
  attribute \capacitance "0.0084840000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4135
    connect \A $auto$rtlil.cc:2976:NotGate$4132
    connect \B $auto$rtlil.cc:2976:NotGate$4134
    connect \Y $auto$rtlil.cc:2977:AndGate$4136
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4137
    connect \A \A1_N
    connect \B \A2_N
    connect \Y $auto$rtlil.cc:2977:AndGate$4138
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4139
    connect \A $auto$rtlil.cc:2977:AndGate$4136
    connect \B $auto$rtlil.cc:2977:AndGate$4138
    connect \Y $auto$rtlil.cc:2979:OrGate$4140
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4131
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4132
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4133
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4134
  end
  cell $specify2 $auto$liberty.cc:737:execute$4141
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4142
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4143
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4144
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4140
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311a_1
  wire $auto$rtlil.cc:2977:AndGate$4146
  wire $auto$rtlil.cc:2977:AndGate$4148
  wire $auto$rtlil.cc:2977:AndGate$4150
  wire $auto$rtlil.cc:2977:AndGate$4152
  wire $auto$rtlil.cc:2977:AndGate$4156
  wire $auto$rtlil.cc:2977:AndGate$4158
  wire $auto$rtlil.cc:2979:OrGate$4154
  wire $auto$rtlil.cc:2979:OrGate$4160
  attribute \capacitance "0.0023510000"
  wire input 2 \A1
  attribute \capacitance "0.0023620000"
  wire input 3 \A2
  attribute \capacitance "0.0023490000"
  wire input 6 \A3
  attribute \capacitance "0.0023720000"
  wire input 4 \B1
  attribute \capacitance "0.0023650000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4145
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4146
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4147
    connect \A $auto$rtlil.cc:2977:AndGate$4146
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4148
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4149
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4150
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4151
    connect \A $auto$rtlil.cc:2977:AndGate$4150
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4152
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4155
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4156
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4157
    connect \A $auto$rtlil.cc:2977:AndGate$4156
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4158
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4153
    connect \A $auto$rtlil.cc:2977:AndGate$4148
    connect \B $auto$rtlil.cc:2977:AndGate$4152
    connect \Y $auto$rtlil.cc:2979:OrGate$4154
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4159
    connect \A $auto$rtlil.cc:2979:OrGate$4154
    connect \B $auto$rtlil.cc:2977:AndGate$4158
    connect \Y $auto$rtlil.cc:2979:OrGate$4160
  end
  cell $specify2 $auto$liberty.cc:737:execute$4161
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4162
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4163
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4164
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4165
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4160
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311a_2
  wire $auto$rtlil.cc:2977:AndGate$4167
  wire $auto$rtlil.cc:2977:AndGate$4169
  wire $auto$rtlil.cc:2977:AndGate$4171
  wire $auto$rtlil.cc:2977:AndGate$4173
  wire $auto$rtlil.cc:2977:AndGate$4177
  wire $auto$rtlil.cc:2977:AndGate$4179
  wire $auto$rtlil.cc:2979:OrGate$4175
  wire $auto$rtlil.cc:2979:OrGate$4181
  attribute \capacitance "0.0023460000"
  wire input 2 \A1
  attribute \capacitance "0.0023580000"
  wire input 3 \A2
  attribute \capacitance "0.0023420000"
  wire input 6 \A3
  attribute \capacitance "0.0023600000"
  wire input 4 \B1
  attribute \capacitance "0.0023440000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4166
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4167
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4168
    connect \A $auto$rtlil.cc:2977:AndGate$4167
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4169
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4170
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4171
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4172
    connect \A $auto$rtlil.cc:2977:AndGate$4171
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4173
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4176
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4177
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4178
    connect \A $auto$rtlil.cc:2977:AndGate$4177
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4179
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4174
    connect \A $auto$rtlil.cc:2977:AndGate$4169
    connect \B $auto$rtlil.cc:2977:AndGate$4173
    connect \Y $auto$rtlil.cc:2979:OrGate$4175
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4180
    connect \A $auto$rtlil.cc:2979:OrGate$4175
    connect \B $auto$rtlil.cc:2977:AndGate$4179
    connect \Y $auto$rtlil.cc:2979:OrGate$4181
  end
  cell $specify2 $auto$liberty.cc:737:execute$4182
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4183
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4184
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4185
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4186
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4181
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311a_4
  wire $auto$rtlil.cc:2977:AndGate$4188
  wire $auto$rtlil.cc:2977:AndGate$4190
  wire $auto$rtlil.cc:2977:AndGate$4192
  wire $auto$rtlil.cc:2977:AndGate$4194
  wire $auto$rtlil.cc:2977:AndGate$4198
  wire $auto$rtlil.cc:2977:AndGate$4200
  wire $auto$rtlil.cc:2979:OrGate$4196
  wire $auto$rtlil.cc:2979:OrGate$4202
  attribute \capacitance "0.0044250000"
  wire input 2 \A1
  attribute \capacitance "0.0043240000"
  wire input 3 \A2
  attribute \capacitance "0.0044440000"
  wire input 6 \A3
  attribute \capacitance "0.0044550000"
  wire input 4 \B1
  attribute \capacitance "0.0044320000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4187
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4188
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4189
    connect \A $auto$rtlil.cc:2977:AndGate$4188
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4190
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4191
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4192
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4193
    connect \A $auto$rtlil.cc:2977:AndGate$4192
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4194
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4197
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4198
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4199
    connect \A $auto$rtlil.cc:2977:AndGate$4198
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4200
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4195
    connect \A $auto$rtlil.cc:2977:AndGate$4190
    connect \B $auto$rtlil.cc:2977:AndGate$4194
    connect \Y $auto$rtlil.cc:2979:OrGate$4196
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4201
    connect \A $auto$rtlil.cc:2979:OrGate$4196
    connect \B $auto$rtlil.cc:2977:AndGate$4200
    connect \Y $auto$rtlil.cc:2979:OrGate$4202
  end
  cell $specify2 $auto$liberty.cc:737:execute$4203
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4204
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4205
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4206
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4207
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4202
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311ai_0
  wire $auto$rtlil.cc:2976:NotGate$4209
  wire $auto$rtlil.cc:2976:NotGate$4211
  wire $auto$rtlil.cc:2976:NotGate$4215
  wire $auto$rtlil.cc:2976:NotGate$4219
  wire $auto$rtlil.cc:2976:NotGate$4223
  wire $auto$rtlil.cc:2977:AndGate$4213
  wire $auto$rtlil.cc:2977:AndGate$4217
  wire $auto$rtlil.cc:2979:OrGate$4221
  wire $auto$rtlil.cc:2979:OrGate$4225
  attribute \capacitance "0.0017820000"
  wire input 2 \A1
  attribute \capacitance "0.0018750000"
  wire input 3 \A2
  attribute \capacitance "0.0016940000"
  wire input 6 \A3
  attribute \capacitance "0.0017280000"
  wire input 4 \B1
  attribute \capacitance "0.0017240000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4212
    connect \A $auto$rtlil.cc:2976:NotGate$4209
    connect \B $auto$rtlil.cc:2976:NotGate$4211
    connect \Y $auto$rtlil.cc:2977:AndGate$4213
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4216
    connect \A $auto$rtlil.cc:2977:AndGate$4213
    connect \B $auto$rtlil.cc:2976:NotGate$4215
    connect \Y $auto$rtlil.cc:2977:AndGate$4217
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4220
    connect \A $auto$rtlil.cc:2977:AndGate$4217
    connect \B $auto$rtlil.cc:2976:NotGate$4219
    connect \Y $auto$rtlil.cc:2979:OrGate$4221
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4224
    connect \A $auto$rtlil.cc:2979:OrGate$4221
    connect \B $auto$rtlil.cc:2976:NotGate$4223
    connect \Y $auto$rtlil.cc:2979:OrGate$4225
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4208
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4209
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4210
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4211
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4214
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4215
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4218
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4219
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4222
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$4223
  end
  cell $specify2 $auto$liberty.cc:737:execute$4226
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4227
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4228
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4229
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4230
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4225
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311ai_1
  wire $auto$rtlil.cc:2976:NotGate$4232
  wire $auto$rtlil.cc:2976:NotGate$4234
  wire $auto$rtlil.cc:2976:NotGate$4238
  wire $auto$rtlil.cc:2976:NotGate$4242
  wire $auto$rtlil.cc:2976:NotGate$4246
  wire $auto$rtlil.cc:2977:AndGate$4236
  wire $auto$rtlil.cc:2977:AndGate$4240
  wire $auto$rtlil.cc:2979:OrGate$4244
  wire $auto$rtlil.cc:2979:OrGate$4248
  attribute \capacitance "0.0023690000"
  wire input 2 \A1
  attribute \capacitance "0.0024650000"
  wire input 3 \A2
  attribute \capacitance "0.0023330000"
  wire input 6 \A3
  attribute \capacitance "0.0023410000"
  wire input 4 \B1
  attribute \capacitance "0.0023320000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4235
    connect \A $auto$rtlil.cc:2976:NotGate$4232
    connect \B $auto$rtlil.cc:2976:NotGate$4234
    connect \Y $auto$rtlil.cc:2977:AndGate$4236
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4239
    connect \A $auto$rtlil.cc:2977:AndGate$4236
    connect \B $auto$rtlil.cc:2976:NotGate$4238
    connect \Y $auto$rtlil.cc:2977:AndGate$4240
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4243
    connect \A $auto$rtlil.cc:2977:AndGate$4240
    connect \B $auto$rtlil.cc:2976:NotGate$4242
    connect \Y $auto$rtlil.cc:2979:OrGate$4244
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4247
    connect \A $auto$rtlil.cc:2979:OrGate$4244
    connect \B $auto$rtlil.cc:2976:NotGate$4246
    connect \Y $auto$rtlil.cc:2979:OrGate$4248
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4231
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4232
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4233
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4234
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4237
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4238
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4241
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4242
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4245
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$4246
  end
  cell $specify2 $auto$liberty.cc:737:execute$4249
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4250
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4251
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4252
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4253
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4248
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311ai_2
  wire $auto$rtlil.cc:2976:NotGate$4255
  wire $auto$rtlil.cc:2976:NotGate$4257
  wire $auto$rtlil.cc:2976:NotGate$4261
  wire $auto$rtlil.cc:2976:NotGate$4265
  wire $auto$rtlil.cc:2976:NotGate$4269
  wire $auto$rtlil.cc:2977:AndGate$4259
  wire $auto$rtlil.cc:2977:AndGate$4263
  wire $auto$rtlil.cc:2979:OrGate$4267
  wire $auto$rtlil.cc:2979:OrGate$4271
  attribute \capacitance "0.0044470000"
  wire input 2 \A1
  attribute \capacitance "0.0043630000"
  wire input 3 \A2
  attribute \capacitance "0.0044110000"
  wire input 6 \A3
  attribute \capacitance "0.0044880000"
  wire input 4 \B1
  attribute \capacitance "0.0043780000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4258
    connect \A $auto$rtlil.cc:2976:NotGate$4255
    connect \B $auto$rtlil.cc:2976:NotGate$4257
    connect \Y $auto$rtlil.cc:2977:AndGate$4259
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4262
    connect \A $auto$rtlil.cc:2977:AndGate$4259
    connect \B $auto$rtlil.cc:2976:NotGate$4261
    connect \Y $auto$rtlil.cc:2977:AndGate$4263
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4266
    connect \A $auto$rtlil.cc:2977:AndGate$4263
    connect \B $auto$rtlil.cc:2976:NotGate$4265
    connect \Y $auto$rtlil.cc:2979:OrGate$4267
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4270
    connect \A $auto$rtlil.cc:2979:OrGate$4267
    connect \B $auto$rtlil.cc:2976:NotGate$4269
    connect \Y $auto$rtlil.cc:2979:OrGate$4271
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4254
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4255
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4256
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4257
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4260
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4261
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4264
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4265
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4268
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$4269
  end
  cell $specify2 $auto$liberty.cc:737:execute$4272
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4273
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4274
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4275
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4276
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4271
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o311ai_4
  wire $auto$rtlil.cc:2976:NotGate$4278
  wire $auto$rtlil.cc:2976:NotGate$4280
  wire $auto$rtlil.cc:2976:NotGate$4284
  wire $auto$rtlil.cc:2976:NotGate$4288
  wire $auto$rtlil.cc:2976:NotGate$4292
  wire $auto$rtlil.cc:2977:AndGate$4282
  wire $auto$rtlil.cc:2977:AndGate$4286
  wire $auto$rtlil.cc:2979:OrGate$4290
  wire $auto$rtlil.cc:2979:OrGate$4294
  attribute \capacitance "0.0086430000"
  wire input 2 \A1
  attribute \capacitance "0.0084510000"
  wire input 3 \A2
  attribute \capacitance "0.0085460000"
  wire input 6 \A3
  attribute \capacitance "0.0084630000"
  wire input 4 \B1
  attribute \capacitance "0.0084520000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4281
    connect \A $auto$rtlil.cc:2976:NotGate$4278
    connect \B $auto$rtlil.cc:2976:NotGate$4280
    connect \Y $auto$rtlil.cc:2977:AndGate$4282
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4285
    connect \A $auto$rtlil.cc:2977:AndGate$4282
    connect \B $auto$rtlil.cc:2976:NotGate$4284
    connect \Y $auto$rtlil.cc:2977:AndGate$4286
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4289
    connect \A $auto$rtlil.cc:2977:AndGate$4286
    connect \B $auto$rtlil.cc:2976:NotGate$4288
    connect \Y $auto$rtlil.cc:2979:OrGate$4290
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4293
    connect \A $auto$rtlil.cc:2979:OrGate$4290
    connect \B $auto$rtlil.cc:2976:NotGate$4292
    connect \Y $auto$rtlil.cc:2979:OrGate$4294
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4277
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4278
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4279
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4280
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4283
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4284
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4287
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4288
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4291
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$4292
  end
  cell $specify2 $auto$liberty.cc:737:execute$4295
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4296
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4297
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4298
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4299
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4294
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o31a_1
  wire $auto$rtlil.cc:2977:AndGate$4301
  wire $auto$rtlil.cc:2977:AndGate$4303
  wire $auto$rtlil.cc:2977:AndGate$4307
  wire $auto$rtlil.cc:2979:OrGate$4305
  wire $auto$rtlil.cc:2979:OrGate$4309
  attribute \capacitance "0.0023790000"
  wire input 2 \A1
  attribute \capacitance "0.0023650000"
  wire input 3 \A2
  attribute \capacitance "0.0023360000"
  wire input 5 \A3
  attribute \capacitance "0.0023630000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4300
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4301
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4302
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4303
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4306
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4307
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4304
    connect \A $auto$rtlil.cc:2977:AndGate$4301
    connect \B $auto$rtlil.cc:2977:AndGate$4303
    connect \Y $auto$rtlil.cc:2979:OrGate$4305
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4308
    connect \A $auto$rtlil.cc:2979:OrGate$4305
    connect \B $auto$rtlil.cc:2977:AndGate$4307
    connect \Y $auto$rtlil.cc:2979:OrGate$4309
  end
  cell $specify2 $auto$liberty.cc:737:execute$4310
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4311
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4312
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4313
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4309
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o31a_2
  wire $auto$rtlil.cc:2977:AndGate$4315
  wire $auto$rtlil.cc:2977:AndGate$4317
  wire $auto$rtlil.cc:2977:AndGate$4321
  wire $auto$rtlil.cc:2979:OrGate$4319
  wire $auto$rtlil.cc:2979:OrGate$4323
  attribute \capacitance "0.0023680000"
  wire input 2 \A1
  attribute \capacitance "0.0023560000"
  wire input 3 \A2
  attribute \capacitance "0.0023230000"
  wire input 5 \A3
  attribute \capacitance "0.0023400000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4314
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4315
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4316
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4317
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4320
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4321
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4318
    connect \A $auto$rtlil.cc:2977:AndGate$4315
    connect \B $auto$rtlil.cc:2977:AndGate$4317
    connect \Y $auto$rtlil.cc:2979:OrGate$4319
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4322
    connect \A $auto$rtlil.cc:2979:OrGate$4319
    connect \B $auto$rtlil.cc:2977:AndGate$4321
    connect \Y $auto$rtlil.cc:2979:OrGate$4323
  end
  cell $specify2 $auto$liberty.cc:737:execute$4324
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4325
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4326
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4327
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4323
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.516800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o31a_4
  wire $auto$rtlil.cc:2977:AndGate$4329
  wire $auto$rtlil.cc:2977:AndGate$4331
  wire $auto$rtlil.cc:2977:AndGate$4335
  wire $auto$rtlil.cc:2979:OrGate$4333
  wire $auto$rtlil.cc:2979:OrGate$4337
  attribute \capacitance "0.0043750000"
  wire input 2 \A1
  attribute \capacitance "0.0047900000"
  wire input 3 \A2
  attribute \capacitance "0.0042530000"
  wire input 5 \A3
  attribute \capacitance "0.0045730000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4328
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4329
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4330
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4331
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4334
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4335
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4332
    connect \A $auto$rtlil.cc:2977:AndGate$4329
    connect \B $auto$rtlil.cc:2977:AndGate$4331
    connect \Y $auto$rtlil.cc:2979:OrGate$4333
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4336
    connect \A $auto$rtlil.cc:2979:OrGate$4333
    connect \B $auto$rtlil.cc:2977:AndGate$4335
    connect \Y $auto$rtlil.cc:2979:OrGate$4337
  end
  cell $specify2 $auto$liberty.cc:737:execute$4338
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4339
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4340
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4341
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4337
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o31ai_1
  wire $auto$rtlil.cc:2976:NotGate$4343
  wire $auto$rtlil.cc:2976:NotGate$4345
  wire $auto$rtlil.cc:2976:NotGate$4349
  wire $auto$rtlil.cc:2976:NotGate$4353
  wire $auto$rtlil.cc:2977:AndGate$4347
  wire $auto$rtlil.cc:2977:AndGate$4351
  wire $auto$rtlil.cc:2979:OrGate$4355
  attribute \capacitance "0.0023040000"
  wire input 2 \A1
  attribute \capacitance "0.0025250000"
  wire input 3 \A2
  attribute \capacitance "0.0024790000"
  wire input 5 \A3
  attribute \capacitance "0.0023300000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4346
    connect \A $auto$rtlil.cc:2976:NotGate$4343
    connect \B $auto$rtlil.cc:2976:NotGate$4345
    connect \Y $auto$rtlil.cc:2977:AndGate$4347
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4350
    connect \A $auto$rtlil.cc:2977:AndGate$4347
    connect \B $auto$rtlil.cc:2976:NotGate$4349
    connect \Y $auto$rtlil.cc:2977:AndGate$4351
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4354
    connect \A $auto$rtlil.cc:2977:AndGate$4351
    connect \B $auto$rtlil.cc:2976:NotGate$4353
    connect \Y $auto$rtlil.cc:2979:OrGate$4355
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4342
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4343
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4344
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4345
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4348
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4349
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4352
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4353
  end
  cell $specify2 $auto$liberty.cc:737:execute$4356
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4357
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4358
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4359
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4355
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o31ai_2
  wire $auto$rtlil.cc:2976:NotGate$4361
  wire $auto$rtlil.cc:2976:NotGate$4363
  wire $auto$rtlil.cc:2976:NotGate$4367
  wire $auto$rtlil.cc:2976:NotGate$4371
  wire $auto$rtlil.cc:2977:AndGate$4365
  wire $auto$rtlil.cc:2977:AndGate$4369
  wire $auto$rtlil.cc:2979:OrGate$4373
  attribute \capacitance "0.0044550000"
  wire input 2 \A1
  attribute \capacitance "0.0043700000"
  wire input 3 \A2
  attribute \capacitance "0.0043160000"
  wire input 5 \A3
  attribute \capacitance "0.0044040000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4364
    connect \A $auto$rtlil.cc:2976:NotGate$4361
    connect \B $auto$rtlil.cc:2976:NotGate$4363
    connect \Y $auto$rtlil.cc:2977:AndGate$4365
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4368
    connect \A $auto$rtlil.cc:2977:AndGate$4365
    connect \B $auto$rtlil.cc:2976:NotGate$4367
    connect \Y $auto$rtlil.cc:2977:AndGate$4369
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4372
    connect \A $auto$rtlil.cc:2977:AndGate$4369
    connect \B $auto$rtlil.cc:2976:NotGate$4371
    connect \Y $auto$rtlil.cc:2979:OrGate$4373
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4360
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4361
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4362
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4363
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4366
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4367
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4370
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4371
  end
  cell $specify2 $auto$liberty.cc:737:execute$4374
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4375
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4376
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4377
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4373
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o31ai_4
  wire $auto$rtlil.cc:2976:NotGate$4379
  wire $auto$rtlil.cc:2976:NotGate$4381
  wire $auto$rtlil.cc:2976:NotGate$4385
  wire $auto$rtlil.cc:2976:NotGate$4389
  wire $auto$rtlil.cc:2977:AndGate$4383
  wire $auto$rtlil.cc:2977:AndGate$4387
  wire $auto$rtlil.cc:2979:OrGate$4391
  attribute \capacitance "0.0086170000"
  wire input 2 \A1
  attribute \capacitance "0.0084620000"
  wire input 3 \A2
  attribute \capacitance "0.0086850000"
  wire input 5 \A3
  attribute \capacitance "0.0085620000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4382
    connect \A $auto$rtlil.cc:2976:NotGate$4379
    connect \B $auto$rtlil.cc:2976:NotGate$4381
    connect \Y $auto$rtlil.cc:2977:AndGate$4383
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4386
    connect \A $auto$rtlil.cc:2977:AndGate$4383
    connect \B $auto$rtlil.cc:2976:NotGate$4385
    connect \Y $auto$rtlil.cc:2977:AndGate$4387
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4390
    connect \A $auto$rtlil.cc:2977:AndGate$4387
    connect \B $auto$rtlil.cc:2976:NotGate$4389
    connect \Y $auto$rtlil.cc:2979:OrGate$4391
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4378
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4379
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4380
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4381
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4384
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4385
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4388
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4389
  end
  cell $specify2 $auto$liberty.cc:737:execute$4392
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4393
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4394
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4395
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4391
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o32a_1
  wire $auto$rtlil.cc:2977:AndGate$4397
  wire $auto$rtlil.cc:2977:AndGate$4399
  wire $auto$rtlil.cc:2977:AndGate$4403
  wire $auto$rtlil.cc:2977:AndGate$4407
  wire $auto$rtlil.cc:2977:AndGate$4411
  wire $auto$rtlil.cc:2977:AndGate$4415
  wire $auto$rtlil.cc:2979:OrGate$4401
  wire $auto$rtlil.cc:2979:OrGate$4405
  wire $auto$rtlil.cc:2979:OrGate$4409
  wire $auto$rtlil.cc:2979:OrGate$4413
  wire $auto$rtlil.cc:2979:OrGate$4417
  attribute \capacitance "0.0023170000"
  wire input 2 \A1
  attribute \capacitance "0.0024080000"
  wire input 3 \A2
  attribute \capacitance "0.0023210000"
  wire input 6 \A3
  attribute \capacitance "0.0023180000"
  wire input 4 \B1
  attribute \capacitance "0.0023740000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4396
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4397
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4398
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4399
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4402
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4403
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4406
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4407
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4410
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4411
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4414
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4415
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4400
    connect \A $auto$rtlil.cc:2977:AndGate$4397
    connect \B $auto$rtlil.cc:2977:AndGate$4399
    connect \Y $auto$rtlil.cc:2979:OrGate$4401
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4404
    connect \A $auto$rtlil.cc:2979:OrGate$4401
    connect \B $auto$rtlil.cc:2977:AndGate$4403
    connect \Y $auto$rtlil.cc:2979:OrGate$4405
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4408
    connect \A $auto$rtlil.cc:2979:OrGate$4405
    connect \B $auto$rtlil.cc:2977:AndGate$4407
    connect \Y $auto$rtlil.cc:2979:OrGate$4409
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4412
    connect \A $auto$rtlil.cc:2979:OrGate$4409
    connect \B $auto$rtlil.cc:2977:AndGate$4411
    connect \Y $auto$rtlil.cc:2979:OrGate$4413
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4416
    connect \A $auto$rtlil.cc:2979:OrGate$4413
    connect \B $auto$rtlil.cc:2977:AndGate$4415
    connect \Y $auto$rtlil.cc:2979:OrGate$4417
  end
  cell $specify2 $auto$liberty.cc:737:execute$4418
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4419
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4420
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4421
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4422
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4417
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o32a_2
  wire $auto$rtlil.cc:2977:AndGate$4424
  wire $auto$rtlil.cc:2977:AndGate$4426
  wire $auto$rtlil.cc:2977:AndGate$4430
  wire $auto$rtlil.cc:2977:AndGate$4434
  wire $auto$rtlil.cc:2977:AndGate$4438
  wire $auto$rtlil.cc:2977:AndGate$4442
  wire $auto$rtlil.cc:2979:OrGate$4428
  wire $auto$rtlil.cc:2979:OrGate$4432
  wire $auto$rtlil.cc:2979:OrGate$4436
  wire $auto$rtlil.cc:2979:OrGate$4440
  wire $auto$rtlil.cc:2979:OrGate$4444
  attribute \capacitance "0.0023510000"
  wire input 2 \A1
  attribute \capacitance "0.0022960000"
  wire input 3 \A2
  attribute \capacitance "0.0022950000"
  wire input 6 \A3
  attribute \capacitance "0.0022760000"
  wire input 4 \B1
  attribute \capacitance "0.0023010000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4423
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4424
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4425
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4426
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4429
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4430
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4433
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4434
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4437
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4438
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4441
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4442
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4427
    connect \A $auto$rtlil.cc:2977:AndGate$4424
    connect \B $auto$rtlil.cc:2977:AndGate$4426
    connect \Y $auto$rtlil.cc:2979:OrGate$4428
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4431
    connect \A $auto$rtlil.cc:2979:OrGate$4428
    connect \B $auto$rtlil.cc:2977:AndGate$4430
    connect \Y $auto$rtlil.cc:2979:OrGate$4432
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4435
    connect \A $auto$rtlil.cc:2979:OrGate$4432
    connect \B $auto$rtlil.cc:2977:AndGate$4434
    connect \Y $auto$rtlil.cc:2979:OrGate$4436
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4439
    connect \A $auto$rtlil.cc:2979:OrGate$4436
    connect \B $auto$rtlil.cc:2977:AndGate$4438
    connect \Y $auto$rtlil.cc:2979:OrGate$4440
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4443
    connect \A $auto$rtlil.cc:2979:OrGate$4440
    connect \B $auto$rtlil.cc:2977:AndGate$4442
    connect \Y $auto$rtlil.cc:2979:OrGate$4444
  end
  cell $specify2 $auto$liberty.cc:737:execute$4445
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4446
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4447
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4448
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4449
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4444
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o32a_4
  wire $auto$rtlil.cc:2977:AndGate$4451
  wire $auto$rtlil.cc:2977:AndGate$4453
  wire $auto$rtlil.cc:2977:AndGate$4457
  wire $auto$rtlil.cc:2977:AndGate$4461
  wire $auto$rtlil.cc:2977:AndGate$4465
  wire $auto$rtlil.cc:2977:AndGate$4469
  wire $auto$rtlil.cc:2979:OrGate$4455
  wire $auto$rtlil.cc:2979:OrGate$4459
  wire $auto$rtlil.cc:2979:OrGate$4463
  wire $auto$rtlil.cc:2979:OrGate$4467
  wire $auto$rtlil.cc:2979:OrGate$4471
  attribute \capacitance "0.0043510000"
  wire input 2 \A1
  attribute \capacitance "0.0042450000"
  wire input 3 \A2
  attribute \capacitance "0.0042940000"
  wire input 6 \A3
  attribute \capacitance "0.0042390000"
  wire input 4 \B1
  attribute \capacitance "0.0042170000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4450
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4451
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4452
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4453
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4456
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4457
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4460
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4461
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4464
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4465
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4468
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4469
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4454
    connect \A $auto$rtlil.cc:2977:AndGate$4451
    connect \B $auto$rtlil.cc:2977:AndGate$4453
    connect \Y $auto$rtlil.cc:2979:OrGate$4455
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4458
    connect \A $auto$rtlil.cc:2979:OrGate$4455
    connect \B $auto$rtlil.cc:2977:AndGate$4457
    connect \Y $auto$rtlil.cc:2979:OrGate$4459
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4462
    connect \A $auto$rtlil.cc:2979:OrGate$4459
    connect \B $auto$rtlil.cc:2977:AndGate$4461
    connect \Y $auto$rtlil.cc:2979:OrGate$4463
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4466
    connect \A $auto$rtlil.cc:2979:OrGate$4463
    connect \B $auto$rtlil.cc:2977:AndGate$4465
    connect \Y $auto$rtlil.cc:2979:OrGate$4467
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4470
    connect \A $auto$rtlil.cc:2979:OrGate$4467
    connect \B $auto$rtlil.cc:2977:AndGate$4469
    connect \Y $auto$rtlil.cc:2979:OrGate$4471
  end
  cell $specify2 $auto$liberty.cc:737:execute$4472
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4473
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4474
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4475
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4476
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4471
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o32ai_1
  wire $auto$rtlil.cc:2976:NotGate$4478
  wire $auto$rtlil.cc:2976:NotGate$4480
  wire $auto$rtlil.cc:2976:NotGate$4484
  wire $auto$rtlil.cc:2976:NotGate$4488
  wire $auto$rtlil.cc:2976:NotGate$4490
  wire $auto$rtlil.cc:2977:AndGate$4482
  wire $auto$rtlil.cc:2977:AndGate$4486
  wire $auto$rtlil.cc:2977:AndGate$4492
  wire $auto$rtlil.cc:2979:OrGate$4494
  attribute \capacitance "0.0023140000"
  wire input 2 \A1
  attribute \capacitance "0.0024000000"
  wire input 3 \A2
  attribute \capacitance "0.0022880000"
  wire input 6 \A3
  attribute \capacitance "0.0023490000"
  wire input 4 \B1
  attribute \capacitance "0.0023840000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4481
    connect \A $auto$rtlil.cc:2976:NotGate$4478
    connect \B $auto$rtlil.cc:2976:NotGate$4480
    connect \Y $auto$rtlil.cc:2977:AndGate$4482
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4485
    connect \A $auto$rtlil.cc:2977:AndGate$4482
    connect \B $auto$rtlil.cc:2976:NotGate$4484
    connect \Y $auto$rtlil.cc:2977:AndGate$4486
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4491
    connect \A $auto$rtlil.cc:2976:NotGate$4488
    connect \B $auto$rtlil.cc:2976:NotGate$4490
    connect \Y $auto$rtlil.cc:2977:AndGate$4492
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4493
    connect \A $auto$rtlil.cc:2977:AndGate$4486
    connect \B $auto$rtlil.cc:2977:AndGate$4492
    connect \Y $auto$rtlil.cc:2979:OrGate$4494
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4477
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4478
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4479
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4480
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4483
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4484
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4487
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4488
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4489
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4490
  end
  cell $specify2 $auto$liberty.cc:737:execute$4495
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4496
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4497
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4498
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4499
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4494
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o32ai_2
  wire $auto$rtlil.cc:2976:NotGate$4501
  wire $auto$rtlil.cc:2976:NotGate$4503
  wire $auto$rtlil.cc:2976:NotGate$4507
  wire $auto$rtlil.cc:2976:NotGate$4511
  wire $auto$rtlil.cc:2976:NotGate$4513
  wire $auto$rtlil.cc:2977:AndGate$4505
  wire $auto$rtlil.cc:2977:AndGate$4509
  wire $auto$rtlil.cc:2977:AndGate$4515
  wire $auto$rtlil.cc:2979:OrGate$4517
  attribute \capacitance "0.0044600000"
  wire input 2 \A1
  attribute \capacitance "0.0043190000"
  wire input 3 \A2
  attribute \capacitance "0.0043800000"
  wire input 6 \A3
  attribute \capacitance "0.0043800000"
  wire input 4 \B1
  attribute \capacitance "0.0042410000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4504
    connect \A $auto$rtlil.cc:2976:NotGate$4501
    connect \B $auto$rtlil.cc:2976:NotGate$4503
    connect \Y $auto$rtlil.cc:2977:AndGate$4505
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4508
    connect \A $auto$rtlil.cc:2977:AndGate$4505
    connect \B $auto$rtlil.cc:2976:NotGate$4507
    connect \Y $auto$rtlil.cc:2977:AndGate$4509
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4514
    connect \A $auto$rtlil.cc:2976:NotGate$4511
    connect \B $auto$rtlil.cc:2976:NotGate$4513
    connect \Y $auto$rtlil.cc:2977:AndGate$4515
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4516
    connect \A $auto$rtlil.cc:2977:AndGate$4509
    connect \B $auto$rtlil.cc:2977:AndGate$4515
    connect \Y $auto$rtlil.cc:2979:OrGate$4517
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4500
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4501
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4502
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4503
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4506
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4507
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4510
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4511
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4512
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4513
  end
  cell $specify2 $auto$liberty.cc:737:execute$4518
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4519
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4520
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4521
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4522
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4517
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o32ai_4
  wire $auto$rtlil.cc:2976:NotGate$4524
  wire $auto$rtlil.cc:2976:NotGate$4526
  wire $auto$rtlil.cc:2976:NotGate$4530
  wire $auto$rtlil.cc:2976:NotGate$4534
  wire $auto$rtlil.cc:2976:NotGate$4536
  wire $auto$rtlil.cc:2977:AndGate$4528
  wire $auto$rtlil.cc:2977:AndGate$4532
  wire $auto$rtlil.cc:2977:AndGate$4538
  wire $auto$rtlil.cc:2979:OrGate$4540
  attribute \capacitance "0.0086590000"
  wire input 2 \A1
  attribute \capacitance "0.0082520000"
  wire input 3 \A2
  attribute \capacitance "0.0084670000"
  wire input 6 \A3
  attribute \capacitance "0.0083800000"
  wire input 4 \B1
  attribute \capacitance "0.0083060000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4527
    connect \A $auto$rtlil.cc:2976:NotGate$4524
    connect \B $auto$rtlil.cc:2976:NotGate$4526
    connect \Y $auto$rtlil.cc:2977:AndGate$4528
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4531
    connect \A $auto$rtlil.cc:2977:AndGate$4528
    connect \B $auto$rtlil.cc:2976:NotGate$4530
    connect \Y $auto$rtlil.cc:2977:AndGate$4532
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4537
    connect \A $auto$rtlil.cc:2976:NotGate$4534
    connect \B $auto$rtlil.cc:2976:NotGate$4536
    connect \Y $auto$rtlil.cc:2977:AndGate$4538
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4539
    connect \A $auto$rtlil.cc:2977:AndGate$4532
    connect \B $auto$rtlil.cc:2977:AndGate$4538
    connect \Y $auto$rtlil.cc:2979:OrGate$4540
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4523
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4524
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4525
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4526
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4529
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4530
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4533
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4534
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4535
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4536
  end
  cell $specify2 $auto$liberty.cc:737:execute$4541
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4542
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4543
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4544
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4545
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4540
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o41a_1
  wire $auto$rtlil.cc:2977:AndGate$4547
  wire $auto$rtlil.cc:2977:AndGate$4549
  wire $auto$rtlil.cc:2977:AndGate$4553
  wire $auto$rtlil.cc:2977:AndGate$4557
  wire $auto$rtlil.cc:2979:OrGate$4551
  wire $auto$rtlil.cc:2979:OrGate$4555
  wire $auto$rtlil.cc:2979:OrGate$4559
  attribute \capacitance "0.0023150000"
  wire input 2 \A1
  attribute \capacitance "0.0023980000"
  wire input 3 \A2
  attribute \capacitance "0.0023890000"
  wire input 5 \A3
  attribute \capacitance "0.0024250000"
  wire input 6 \A4
  attribute \capacitance "0.0023950000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4546
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4547
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4548
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4549
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4552
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4553
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4556
    connect \A \A4
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4557
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4550
    connect \A $auto$rtlil.cc:2977:AndGate$4547
    connect \B $auto$rtlil.cc:2977:AndGate$4549
    connect \Y $auto$rtlil.cc:2979:OrGate$4551
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4554
    connect \A $auto$rtlil.cc:2979:OrGate$4551
    connect \B $auto$rtlil.cc:2977:AndGate$4553
    connect \Y $auto$rtlil.cc:2979:OrGate$4555
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4558
    connect \A $auto$rtlil.cc:2979:OrGate$4555
    connect \B $auto$rtlil.cc:2977:AndGate$4557
    connect \Y $auto$rtlil.cc:2979:OrGate$4559
  end
  cell $specify2 $auto$liberty.cc:737:execute$4560
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4561
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4562
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4563
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4564
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4559
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o41a_2
  wire $auto$rtlil.cc:2977:AndGate$4566
  wire $auto$rtlil.cc:2977:AndGate$4568
  wire $auto$rtlil.cc:2977:AndGate$4572
  wire $auto$rtlil.cc:2977:AndGate$4576
  wire $auto$rtlil.cc:2979:OrGate$4570
  wire $auto$rtlil.cc:2979:OrGate$4574
  wire $auto$rtlil.cc:2979:OrGate$4578
  attribute \capacitance "0.0023700000"
  wire input 2 \A1
  attribute \capacitance "0.0023900000"
  wire input 3 \A2
  attribute \capacitance "0.0023900000"
  wire input 5 \A3
  attribute \capacitance "0.0023050000"
  wire input 6 \A4
  attribute \capacitance "0.0023190000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4565
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4566
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4567
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4568
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4571
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4572
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4575
    connect \A \A4
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4576
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4569
    connect \A $auto$rtlil.cc:2977:AndGate$4566
    connect \B $auto$rtlil.cc:2977:AndGate$4568
    connect \Y $auto$rtlil.cc:2979:OrGate$4570
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4573
    connect \A $auto$rtlil.cc:2979:OrGate$4570
    connect \B $auto$rtlil.cc:2977:AndGate$4572
    connect \Y $auto$rtlil.cc:2979:OrGate$4574
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4577
    connect \A $auto$rtlil.cc:2979:OrGate$4574
    connect \B $auto$rtlil.cc:2977:AndGate$4576
    connect \Y $auto$rtlil.cc:2979:OrGate$4578
  end
  cell $specify2 $auto$liberty.cc:737:execute$4579
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4580
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4581
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4582
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4583
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4578
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.270400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o41a_4
  wire $auto$rtlil.cc:2977:AndGate$4585
  wire $auto$rtlil.cc:2977:AndGate$4587
  wire $auto$rtlil.cc:2977:AndGate$4591
  wire $auto$rtlil.cc:2977:AndGate$4595
  wire $auto$rtlil.cc:2979:OrGate$4589
  wire $auto$rtlil.cc:2979:OrGate$4593
  wire $auto$rtlil.cc:2979:OrGate$4597
  attribute \capacitance "0.0044650000"
  wire input 2 \A1
  attribute \capacitance "0.0044620000"
  wire input 3 \A2
  attribute \capacitance "0.0041920000"
  wire input 5 \A3
  attribute \capacitance "0.0042080000"
  wire input 6 \A4
  attribute \capacitance "0.0044470000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4584
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4585
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4586
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4587
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4590
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4591
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4594
    connect \A \A4
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4595
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4588
    connect \A $auto$rtlil.cc:2977:AndGate$4585
    connect \B $auto$rtlil.cc:2977:AndGate$4587
    connect \Y $auto$rtlil.cc:2979:OrGate$4589
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4592
    connect \A $auto$rtlil.cc:2979:OrGate$4589
    connect \B $auto$rtlil.cc:2977:AndGate$4591
    connect \Y $auto$rtlil.cc:2979:OrGate$4593
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4596
    connect \A $auto$rtlil.cc:2979:OrGate$4593
    connect \B $auto$rtlil.cc:2977:AndGate$4595
    connect \Y $auto$rtlil.cc:2979:OrGate$4597
  end
  cell $specify2 $auto$liberty.cc:737:execute$4598
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4599
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4600
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4601
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4602
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4597
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o41ai_1
  wire $auto$rtlil.cc:2976:NotGate$4604
  wire $auto$rtlil.cc:2976:NotGate$4606
  wire $auto$rtlil.cc:2976:NotGate$4610
  wire $auto$rtlil.cc:2976:NotGate$4614
  wire $auto$rtlil.cc:2976:NotGate$4618
  wire $auto$rtlil.cc:2977:AndGate$4608
  wire $auto$rtlil.cc:2977:AndGate$4612
  wire $auto$rtlil.cc:2977:AndGate$4616
  wire $auto$rtlil.cc:2979:OrGate$4620
  attribute \capacitance "0.0023290000"
  wire input 2 \A1
  attribute \capacitance "0.0024190000"
  wire input 3 \A2
  attribute \capacitance "0.0024070000"
  wire input 5 \A3
  attribute \capacitance "0.0023800000"
  wire input 6 \A4
  attribute \capacitance "0.0022880000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4607
    connect \A $auto$rtlil.cc:2976:NotGate$4604
    connect \B $auto$rtlil.cc:2976:NotGate$4606
    connect \Y $auto$rtlil.cc:2977:AndGate$4608
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4611
    connect \A $auto$rtlil.cc:2977:AndGate$4608
    connect \B $auto$rtlil.cc:2976:NotGate$4610
    connect \Y $auto$rtlil.cc:2977:AndGate$4612
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4615
    connect \A $auto$rtlil.cc:2977:AndGate$4612
    connect \B $auto$rtlil.cc:2976:NotGate$4614
    connect \Y $auto$rtlil.cc:2977:AndGate$4616
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4619
    connect \A $auto$rtlil.cc:2977:AndGate$4616
    connect \B $auto$rtlil.cc:2976:NotGate$4618
    connect \Y $auto$rtlil.cc:2979:OrGate$4620
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4603
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4604
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4605
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4606
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4609
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4610
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4613
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$4614
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4617
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4618
  end
  cell $specify2 $auto$liberty.cc:737:execute$4621
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4622
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4623
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4624
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4625
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4620
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o41ai_2
  wire $auto$rtlil.cc:2976:NotGate$4627
  wire $auto$rtlil.cc:2976:NotGate$4629
  wire $auto$rtlil.cc:2976:NotGate$4633
  wire $auto$rtlil.cc:2976:NotGate$4637
  wire $auto$rtlil.cc:2976:NotGate$4641
  wire $auto$rtlil.cc:2977:AndGate$4631
  wire $auto$rtlil.cc:2977:AndGate$4635
  wire $auto$rtlil.cc:2977:AndGate$4639
  wire $auto$rtlil.cc:2979:OrGate$4643
  attribute \capacitance "0.0044270000"
  wire input 2 \A1
  attribute \capacitance "0.0042970000"
  wire input 3 \A2
  attribute \capacitance "0.0043230000"
  wire input 5 \A3
  attribute \capacitance "0.0043310000"
  wire input 6 \A4
  attribute \capacitance "0.0043460000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4630
    connect \A $auto$rtlil.cc:2976:NotGate$4627
    connect \B $auto$rtlil.cc:2976:NotGate$4629
    connect \Y $auto$rtlil.cc:2977:AndGate$4631
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4634
    connect \A $auto$rtlil.cc:2977:AndGate$4631
    connect \B $auto$rtlil.cc:2976:NotGate$4633
    connect \Y $auto$rtlil.cc:2977:AndGate$4635
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4638
    connect \A $auto$rtlil.cc:2977:AndGate$4635
    connect \B $auto$rtlil.cc:2976:NotGate$4637
    connect \Y $auto$rtlil.cc:2977:AndGate$4639
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4642
    connect \A $auto$rtlil.cc:2977:AndGate$4639
    connect \B $auto$rtlil.cc:2976:NotGate$4641
    connect \Y $auto$rtlil.cc:2979:OrGate$4643
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4626
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4627
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4628
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4629
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4632
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4633
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4636
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$4637
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4640
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4641
  end
  cell $specify2 $auto$liberty.cc:737:execute$4644
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4645
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4646
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4647
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4648
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4643
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__o41ai_4
  wire $auto$rtlil.cc:2976:NotGate$4650
  wire $auto$rtlil.cc:2976:NotGate$4652
  wire $auto$rtlil.cc:2976:NotGate$4656
  wire $auto$rtlil.cc:2976:NotGate$4660
  wire $auto$rtlil.cc:2976:NotGate$4664
  wire $auto$rtlil.cc:2977:AndGate$4654
  wire $auto$rtlil.cc:2977:AndGate$4658
  wire $auto$rtlil.cc:2977:AndGate$4662
  wire $auto$rtlil.cc:2979:OrGate$4666
  attribute \capacitance "0.0086400000"
  wire input 2 \A1
  attribute \capacitance "0.0084130000"
  wire input 3 \A2
  attribute \capacitance "0.0083630000"
  wire input 5 \A3
  attribute \capacitance "0.0084050000"
  wire input 6 \A4
  attribute \capacitance "0.0086500000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4653
    connect \A $auto$rtlil.cc:2976:NotGate$4650
    connect \B $auto$rtlil.cc:2976:NotGate$4652
    connect \Y $auto$rtlil.cc:2977:AndGate$4654
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4657
    connect \A $auto$rtlil.cc:2977:AndGate$4654
    connect \B $auto$rtlil.cc:2976:NotGate$4656
    connect \Y $auto$rtlil.cc:2977:AndGate$4658
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4661
    connect \A $auto$rtlil.cc:2977:AndGate$4658
    connect \B $auto$rtlil.cc:2976:NotGate$4660
    connect \Y $auto$rtlil.cc:2977:AndGate$4662
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4665
    connect \A $auto$rtlil.cc:2977:AndGate$4662
    connect \B $auto$rtlil.cc:2976:NotGate$4664
    connect \Y $auto$rtlil.cc:2979:OrGate$4666
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4649
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4650
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4651
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4652
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4655
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4656
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4659
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$4660
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4663
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4664
  end
  cell $specify2 $auto$liberty.cc:737:execute$4667
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4668
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4669
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4670
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4671
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4666
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2_0
  wire $auto$rtlil.cc:2979:OrGate$4673
  attribute \capacitance "0.0015330000"
  wire input 1 \A
  attribute \capacitance "0.0014860000"
  wire input 2 \B
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4672
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4673
  end
  cell $specify2 $auto$liberty.cc:737:execute$4674
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4675
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4673
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2_1
  wire $auto$rtlil.cc:2979:OrGate$4677
  attribute \capacitance "0.0014710000"
  wire input 1 \A
  attribute \capacitance "0.0014600000"
  wire input 2 \B
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4676
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4677
  end
  cell $specify2 $auto$liberty.cc:737:execute$4678
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4679
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4677
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2_2
  wire $auto$rtlil.cc:2979:OrGate$4681
  attribute \capacitance "0.0014920000"
  wire input 1 \A
  attribute \capacitance "0.0014080000"
  wire input 2 \B
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4680
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4681
  end
  cell $specify2 $auto$liberty.cc:737:execute$4682
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4683
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4681
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2_4
  wire $auto$rtlil.cc:2979:OrGate$4685
  attribute \capacitance "0.0024100000"
  wire input 1 \A
  attribute \capacitance "0.0023670000"
  wire input 2 \B
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4684
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4685
  end
  cell $specify2 $auto$liberty.cc:737:execute$4686
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4687
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4685
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2b_1
  wire $auto$rtlil.cc:2976:NotGate$4689
  wire $auto$rtlil.cc:2979:OrGate$4691
  attribute \capacitance "0.0017300000"
  wire input 1 \A
  attribute \capacitance "0.0014180000"
  wire input 3 \B_N
  wire output 2 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4690
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$4689
    connect \Y $auto$rtlil.cc:2979:OrGate$4691
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4688
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4689
  end
  cell $specify2 $auto$liberty.cc:737:execute$4692
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4693
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4691
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2b_2
  wire $auto$rtlil.cc:2976:NotGate$4695
  wire $auto$rtlil.cc:2979:OrGate$4697
  attribute \capacitance "0.0017060000"
  wire input 1 \A
  attribute \capacitance "0.0014220000"
  wire input 3 \B_N
  wire output 2 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4696
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$4695
    connect \Y $auto$rtlil.cc:2979:OrGate$4697
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4694
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4695
  end
  cell $specify2 $auto$liberty.cc:737:execute$4698
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4699
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4697
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or2b_4
  wire $auto$rtlil.cc:2976:NotGate$4701
  wire $auto$rtlil.cc:2979:OrGate$4703
  attribute \capacitance "0.0024740000"
  wire input 1 \A
  attribute \capacitance "0.0015690000"
  wire input 3 \B_N
  wire output 2 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4702
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$4701
    connect \Y $auto$rtlil.cc:2979:OrGate$4703
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4700
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4701
  end
  cell $specify2 $auto$liberty.cc:737:execute$4704
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4705
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4703
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.2560000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or3_1
  wire $auto$rtlil.cc:2979:OrGate$4707
  wire $auto$rtlil.cc:2979:OrGate$4709
  attribute \capacitance "0.0015700000"
  wire input 1 \A
  attribute \capacitance "0.0016360000"
  wire input 2 \B
  attribute \capacitance "0.0013960000"
  wire input 3 \C
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4706
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4707
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4708
    connect \A $auto$rtlil.cc:2979:OrGate$4707
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4709
  end
  cell $specify2 $auto$liberty.cc:737:execute$4710
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4711
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4712
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4709
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or3_2
  wire $auto$rtlil.cc:2979:OrGate$4714
  wire $auto$rtlil.cc:2979:OrGate$4716
  attribute \capacitance "0.0015540000"
  wire input 1 \A
  attribute \capacitance "0.0016220000"
  wire input 2 \B
  attribute \capacitance "0.0013790000"
  wire input 3 \C
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4713
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4714
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4715
    connect \A $auto$rtlil.cc:2979:OrGate$4714
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4716
  end
  cell $specify2 $auto$liberty.cc:737:execute$4717
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4718
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4719
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4716
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or3_4
  wire $auto$rtlil.cc:2979:OrGate$4721
  wire $auto$rtlil.cc:2979:OrGate$4723
  attribute \capacitance "0.0024030000"
  wire input 1 \A
  attribute \capacitance "0.0023510000"
  wire input 2 \B
  attribute \capacitance "0.0023010000"
  wire input 3 \C
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4720
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4721
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4722
    connect \A $auto$rtlil.cc:2979:OrGate$4721
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4723
  end
  cell $specify2 $auto$liberty.cc:737:execute$4724
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4725
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4726
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4723
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or3b_1
  wire $auto$rtlil.cc:2976:NotGate$4730
  wire $auto$rtlil.cc:2979:OrGate$4728
  wire $auto$rtlil.cc:2979:OrGate$4732
  attribute \capacitance "0.0015730000"
  wire input 1 \A
  attribute \capacitance "0.0017330000"
  wire input 2 \B
  attribute \capacitance "0.0013530000"
  wire input 4 \C_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4727
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4728
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4731
    connect \A $auto$rtlil.cc:2979:OrGate$4728
    connect \B $auto$rtlil.cc:2976:NotGate$4730
    connect \Y $auto$rtlil.cc:2979:OrGate$4732
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4729
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4730
  end
  cell $specify2 $auto$liberty.cc:737:execute$4733
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4734
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4735
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4732
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or3b_2
  wire $auto$rtlil.cc:2976:NotGate$4739
  wire $auto$rtlil.cc:2979:OrGate$4737
  wire $auto$rtlil.cc:2979:OrGate$4741
  attribute \capacitance "0.0014640000"
  wire input 1 \A
  attribute \capacitance "0.0015510000"
  wire input 2 \B
  attribute \capacitance "0.0015090000"
  wire input 4 \C_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4736
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4737
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4740
    connect \A $auto$rtlil.cc:2979:OrGate$4737
    connect \B $auto$rtlil.cc:2976:NotGate$4739
    connect \Y $auto$rtlil.cc:2979:OrGate$4741
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4738
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4739
  end
  cell $specify2 $auto$liberty.cc:737:execute$4742
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4743
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4744
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4741
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or3b_4
  wire $auto$rtlil.cc:2976:NotGate$4748
  wire $auto$rtlil.cc:2979:OrGate$4746
  wire $auto$rtlil.cc:2979:OrGate$4750
  attribute \capacitance "0.0024290000"
  wire input 1 \A
  attribute \capacitance "0.0023740000"
  wire input 2 \B
  attribute \capacitance "0.0014920000"
  wire input 4 \C_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4745
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4746
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4749
    connect \A $auto$rtlil.cc:2979:OrGate$4746
    connect \B $auto$rtlil.cc:2976:NotGate$4748
    connect \Y $auto$rtlil.cc:2979:OrGate$4750
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4747
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4748
  end
  cell $specify2 $auto$liberty.cc:737:execute$4751
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4752
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4753
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4750
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.5072000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4_1
  wire $auto$rtlil.cc:2979:OrGate$4755
  wire $auto$rtlil.cc:2979:OrGate$4757
  wire $auto$rtlil.cc:2979:OrGate$4759
  attribute \capacitance "0.0014380000"
  wire input 1 \A
  attribute \capacitance "0.0017270000"
  wire input 2 \B
  attribute \capacitance "0.0015200000"
  wire input 3 \C
  attribute \capacitance "0.0013590000"
  wire input 4 \D
  wire output 5 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4754
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4755
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4756
    connect \A $auto$rtlil.cc:2979:OrGate$4755
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4757
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4758
    connect \A $auto$rtlil.cc:2979:OrGate$4757
    connect \B \D
    connect \Y $auto$rtlil.cc:2979:OrGate$4759
  end
  cell $specify2 $auto$liberty.cc:737:execute$4760
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$4761
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4762
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4763
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4759
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4_2
  wire $auto$rtlil.cc:2979:OrGate$4765
  wire $auto$rtlil.cc:2979:OrGate$4767
  wire $auto$rtlil.cc:2979:OrGate$4769
  attribute \capacitance "0.0014250000"
  wire input 1 \A
  attribute \capacitance "0.0017160000"
  wire input 2 \B
  attribute \capacitance "0.0015080000"
  wire input 3 \C
  attribute \capacitance "0.0013490000"
  wire input 4 \D
  wire output 5 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4764
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4765
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4766
    connect \A $auto$rtlil.cc:2979:OrGate$4765
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4767
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4768
    connect \A $auto$rtlil.cc:2979:OrGate$4767
    connect \B \D
    connect \Y $auto$rtlil.cc:2979:OrGate$4769
  end
  cell $specify2 $auto$liberty.cc:737:execute$4770
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$4771
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4772
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4773
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4769
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4_4
  wire $auto$rtlil.cc:2979:OrGate$4775
  wire $auto$rtlil.cc:2979:OrGate$4777
  wire $auto$rtlil.cc:2979:OrGate$4779
  attribute \capacitance "0.0023670000"
  wire input 1 \A
  attribute \capacitance "0.0024510000"
  wire input 2 \B
  attribute \capacitance "0.0024460000"
  wire input 3 \C
  attribute \capacitance "0.0023000000"
  wire input 4 \D
  wire output 5 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4774
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4775
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4776
    connect \A $auto$rtlil.cc:2979:OrGate$4775
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4777
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4778
    connect \A $auto$rtlil.cc:2979:OrGate$4777
    connect \B \D
    connect \Y $auto$rtlil.cc:2979:OrGate$4779
  end
  cell $specify2 $auto$liberty.cc:737:execute$4780
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$4781
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4782
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4783
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4779
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4b_1
  wire $auto$rtlil.cc:2976:NotGate$4789
  wire $auto$rtlil.cc:2979:OrGate$4785
  wire $auto$rtlil.cc:2979:OrGate$4787
  wire $auto$rtlil.cc:2979:OrGate$4791
  attribute \capacitance "0.0014450000"
  wire input 1 \A
  attribute \capacitance "0.0018110000"
  wire input 2 \B
  attribute \capacitance "0.0015030000"
  wire input 3 \C
  attribute \capacitance "0.0014190000"
  wire input 5 \D_N
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4784
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4785
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4786
    connect \A $auto$rtlil.cc:2979:OrGate$4785
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4787
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4790
    connect \A $auto$rtlil.cc:2979:OrGate$4787
    connect \B $auto$rtlil.cc:2976:NotGate$4789
    connect \Y $auto$rtlil.cc:2979:OrGate$4791
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4788
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4789
  end
  cell $specify2 $auto$liberty.cc:737:execute$4792
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4793
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4794
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4795
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4791
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.009600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4b_2
  wire $auto$rtlil.cc:2976:NotGate$4801
  wire $auto$rtlil.cc:2979:OrGate$4797
  wire $auto$rtlil.cc:2979:OrGate$4799
  wire $auto$rtlil.cc:2979:OrGate$4803
  attribute \capacitance "0.0014520000"
  wire input 1 \A
  attribute \capacitance "0.0014960000"
  wire input 2 \B
  attribute \capacitance "0.0014920000"
  wire input 3 \C
  attribute \capacitance "0.0014390000"
  wire input 5 \D_N
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4796
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4797
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4798
    connect \A $auto$rtlil.cc:2979:OrGate$4797
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4799
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4802
    connect \A $auto$rtlil.cc:2979:OrGate$4799
    connect \B $auto$rtlil.cc:2976:NotGate$4801
    connect \Y $auto$rtlil.cc:2979:OrGate$4803
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4800
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4801
  end
  cell $specify2 $auto$liberty.cc:737:execute$4804
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4805
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4806
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4807
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4803
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4b_4
  wire $auto$rtlil.cc:2976:NotGate$4813
  wire $auto$rtlil.cc:2979:OrGate$4809
  wire $auto$rtlil.cc:2979:OrGate$4811
  wire $auto$rtlil.cc:2979:OrGate$4815
  attribute \capacitance "0.0023650000"
  wire input 1 \A
  attribute \capacitance "0.0024460000"
  wire input 2 \B
  attribute \capacitance "0.0024470000"
  wire input 3 \C
  attribute \capacitance "0.0014850000"
  wire input 5 \D_N
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4808
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4809
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4810
    connect \A $auto$rtlil.cc:2979:OrGate$4809
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4811
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4814
    connect \A $auto$rtlil.cc:2979:OrGate$4811
    connect \B $auto$rtlil.cc:2976:NotGate$4813
    connect \Y $auto$rtlil.cc:2979:OrGate$4815
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4812
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4813
  end
  cell $specify2 $auto$liberty.cc:737:execute$4816
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4817
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4818
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4819
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4815
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.260800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4bb_1
  wire $auto$rtlil.cc:2976:NotGate$4823
  wire $auto$rtlil.cc:2976:NotGate$4827
  wire $auto$rtlil.cc:2979:OrGate$4821
  wire $auto$rtlil.cc:2979:OrGate$4825
  wire $auto$rtlil.cc:2979:OrGate$4829
  attribute \capacitance "0.0015030000"
  wire input 1 \A
  attribute \capacitance "0.0015440000"
  wire input 2 \B
  attribute \capacitance "0.0015160000"
  wire input 4 \C_N
  attribute \capacitance "0.0014080000"
  wire input 5 \D_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4820
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4821
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4824
    connect \A $auto$rtlil.cc:2979:OrGate$4821
    connect \B $auto$rtlil.cc:2976:NotGate$4823
    connect \Y $auto$rtlil.cc:2979:OrGate$4825
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4828
    connect \A $auto$rtlil.cc:2979:OrGate$4825
    connect \B $auto$rtlil.cc:2976:NotGate$4827
    connect \Y $auto$rtlil.cc:2979:OrGate$4829
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4822
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4823
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4826
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4827
  end
  cell $specify2 $auto$liberty.cc:737:execute$4830
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4831
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4832
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4833
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4829
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.512000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4bb_2
  wire $auto$rtlil.cc:2976:NotGate$4837
  wire $auto$rtlil.cc:2976:NotGate$4841
  wire $auto$rtlil.cc:2979:OrGate$4835
  wire $auto$rtlil.cc:2979:OrGate$4839
  wire $auto$rtlil.cc:2979:OrGate$4843
  attribute \capacitance "0.0014890000"
  wire input 1 \A
  attribute \capacitance "0.0015340000"
  wire input 2 \B
  attribute \capacitance "0.0015170000"
  wire input 4 \C_N
  attribute \capacitance "0.0014070000"
  wire input 5 \D_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4834
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4835
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4838
    connect \A $auto$rtlil.cc:2979:OrGate$4835
    connect \B $auto$rtlil.cc:2976:NotGate$4837
    connect \Y $auto$rtlil.cc:2979:OrGate$4839
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4842
    connect \A $auto$rtlil.cc:2979:OrGate$4839
    connect \B $auto$rtlil.cc:2976:NotGate$4841
    connect \Y $auto$rtlil.cc:2979:OrGate$4843
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4836
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4837
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4840
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4841
  end
  cell $specify2 $auto$liberty.cc:737:execute$4844
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4845
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4846
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4847
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4843
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__or4bb_4
  wire $auto$rtlil.cc:2976:NotGate$4851
  wire $auto$rtlil.cc:2976:NotGate$4855
  wire $auto$rtlil.cc:2979:OrGate$4849
  wire $auto$rtlil.cc:2979:OrGate$4853
  wire $auto$rtlil.cc:2979:OrGate$4857
  attribute \capacitance "0.0023650000"
  wire input 1 \A
  attribute \capacitance "0.0024190000"
  wire input 2 \B
  attribute \capacitance "0.0015030000"
  wire input 4 \C_N
  attribute \capacitance "0.0013970000"
  wire input 5 \D_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4848
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4849
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4852
    connect \A $auto$rtlil.cc:2979:OrGate$4849
    connect \B $auto$rtlil.cc:2976:NotGate$4851
    connect \Y $auto$rtlil.cc:2979:OrGate$4853
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4856
    connect \A $auto$rtlil.cc:2979:OrGate$4853
    connect \B $auto$rtlil.cc:2976:NotGate$4855
    connect \Y $auto$rtlil.cc:2979:OrGate$4857
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4850
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4851
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4854
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4855
  end
  cell $specify2 $auto$liberty.cc:737:execute$4858
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4859
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4860
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4861
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4857
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__probe_p_8
  attribute \capacitance "0.0068580000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$4862
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.014400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__probec_p_8
  attribute \capacitance "0.0068760000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$4863
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \liberty_cell 1
attribute \area "38.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfbbn_1
  wire $auto$rtlil.cc:2976:NotGate$4865
  wire $auto$rtlil.cc:2976:NotGate$4867
  wire $auto$rtlil.cc:2976:NotGate$4869
  wire $auto$rtlil.cc:2976:NotGate$4877
  wire $auto$rtlil.cc:2977:AndGate$4871
  wire $auto$rtlil.cc:2977:AndGate$4873
  wire $auto$rtlil.cc:2979:OrGate$4875
  attribute \capacitance "0.0017800000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0015380000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0016200000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0017630000"
  wire input 7 \SCD
  attribute \capacitance "0.0026290000"
  wire input 8 \SCE
  attribute \capacitance "0.0034340000"
  wire input 6 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4870
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4869
    connect \Y $auto$rtlil.cc:2977:AndGate$4871
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4872
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4873
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4874
    connect \A $auto$rtlil.cc:2977:AndGate$4871
    connect \B $auto$rtlil.cc:2977:AndGate$4873
    connect \Y $auto$rtlil.cc:2979:OrGate$4875
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4878
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$4879
    connect \C \CLK_N
    connect \D $auto$rtlil.cc:2979:OrGate$4875
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4864
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4865
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4866
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4867
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4868
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4869
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4876
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4877
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "41.289600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfbbn_2
  wire $auto$rtlil.cc:2976:NotGate$4881
  wire $auto$rtlil.cc:2976:NotGate$4883
  wire $auto$rtlil.cc:2976:NotGate$4885
  wire $auto$rtlil.cc:2976:NotGate$4893
  wire $auto$rtlil.cc:2977:AndGate$4887
  wire $auto$rtlil.cc:2977:AndGate$4889
  wire $auto$rtlil.cc:2979:OrGate$4891
  attribute \capacitance "0.0017700000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0015420000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0016250000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0017590000"
  wire input 7 \SCD
  attribute \capacitance "0.0026180000"
  wire input 8 \SCE
  attribute \capacitance "0.0034250000"
  wire input 6 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4886
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4885
    connect \Y $auto$rtlil.cc:2977:AndGate$4887
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4888
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4889
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4890
    connect \A $auto$rtlil.cc:2977:AndGate$4887
    connect \B $auto$rtlil.cc:2977:AndGate$4889
    connect \Y $auto$rtlil.cc:2979:OrGate$4891
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4894
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$4895
    connect \C \CLK_N
    connect \D $auto$rtlil.cc:2979:OrGate$4891
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4880
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4881
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4882
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4883
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4884
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4885
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4892
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4893
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "38.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfbbp_1
  wire $auto$rtlil.cc:2976:NotGate$4897
  wire $auto$rtlil.cc:2976:NotGate$4899
  wire $auto$rtlil.cc:2976:NotGate$4907
  wire $auto$rtlil.cc:2977:AndGate$4901
  wire $auto$rtlil.cc:2977:AndGate$4903
  wire $auto$rtlil.cc:2979:OrGate$4905
  attribute \capacitance "0.0017630000"
  wire input 1 \CLK
  attribute \capacitance "0.0015420000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0016390000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0017440000"
  wire input 7 \SCD
  attribute \capacitance "0.0026210000"
  wire input 8 \SCE
  attribute \capacitance "0.0034300000"
  wire input 6 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4900
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4899
    connect \Y $auto$rtlil.cc:2977:AndGate$4901
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4902
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4903
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4904
    connect \A $auto$rtlil.cc:2977:AndGate$4901
    connect \B $auto$rtlil.cc:2977:AndGate$4903
    connect \Y $auto$rtlil.cc:2979:OrGate$4905
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4908
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$4909
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4905
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4896
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4897
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4898
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4899
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4906
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4907
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfrbp_1
  wire $auto$rtlil.cc:2976:NotGate$4911
  wire $auto$rtlil.cc:2976:NotGate$4913
  wire $auto$rtlil.cc:2977:AndGate$4915
  wire $auto$rtlil.cc:2977:AndGate$4917
  wire $auto$rtlil.cc:2979:OrGate$4919
  attribute \capacitance "0.0024510000"
  wire input 1 \CLK
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0035110000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0018710000"
  wire input 6 \SCD
  attribute \capacitance "0.0036860000"
  wire input 7 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4914
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4913
    connect \Y $auto$rtlil.cc:2977:AndGate$4915
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4916
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4917
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4918
    connect \A $auto$rtlil.cc:2977:AndGate$4915
    connect \B $auto$rtlil.cc:2977:AndGate$4917
    connect \Y $auto$rtlil.cc:2979:OrGate$4919
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4920
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4921
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4919
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4910
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4911
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4912
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4913
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "36.284800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfrbp_2
  wire $auto$rtlil.cc:2976:NotGate$4923
  wire $auto$rtlil.cc:2976:NotGate$4925
  wire $auto$rtlil.cc:2977:AndGate$4927
  wire $auto$rtlil.cc:2977:AndGate$4929
  wire $auto$rtlil.cc:2979:OrGate$4931
  attribute \capacitance "0.0024460000"
  wire input 1 \CLK
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0035140000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0018710000"
  wire input 6 \SCD
  attribute \capacitance "0.0036860000"
  wire input 7 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4926
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4925
    connect \Y $auto$rtlil.cc:2977:AndGate$4927
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4928
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4929
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4930
    connect \A $auto$rtlil.cc:2977:AndGate$4927
    connect \B $auto$rtlil.cc:2977:AndGate$4929
    connect \Y $auto$rtlil.cc:2979:OrGate$4931
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4932
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4933
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4931
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4922
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4923
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4924
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4925
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "31.280000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfrtn_1
  wire $auto$rtlil.cc:2976:NotGate$4935
  wire $auto$rtlil.cc:2976:NotGate$4937
  wire $auto$rtlil.cc:2976:NotGate$4939
  wire $auto$rtlil.cc:2977:AndGate$4941
  wire $auto$rtlil.cc:2977:AndGate$4943
  wire $auto$rtlil.cc:2979:OrGate$4945
  attribute \capacitance "0.0024530000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0016130000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0035030000"
  wire input 4 \RESET_B
  attribute \capacitance "0.0018710000"
  wire input 5 \SCD
  attribute \capacitance "0.0036840000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4940
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4939
    connect \Y $auto$rtlil.cc:2977:AndGate$4941
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4942
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4943
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4944
    connect \A $auto$rtlil.cc:2977:AndGate$4941
    connect \B $auto$rtlil.cc:2977:AndGate$4943
    connect \Y $auto$rtlil.cc:2979:OrGate$4945
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4946
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_NN0_ $auto$liberty.cc:243:create_ff$4947
    connect \C \CLK_N
    connect \D $auto$rtlil.cc:2979:OrGate$4945
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4934
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4935
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4936
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4937
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4938
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4939
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "31.280000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfrtp_1
  wire $auto$rtlil.cc:2976:NotGate$4949
  wire $auto$rtlil.cc:2976:NotGate$4951
  wire $auto$rtlil.cc:2977:AndGate$4953
  wire $auto$rtlil.cc:2977:AndGate$4955
  wire $auto$rtlil.cc:2979:OrGate$4957
  attribute \capacitance "0.0024400000"
  wire input 1 \CLK
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0035390000"
  wire input 4 \RESET_B
  attribute \capacitance "0.0018710000"
  wire input 5 \SCD
  attribute \capacitance "0.0036860000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4952
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4951
    connect \Y $auto$rtlil.cc:2977:AndGate$4953
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4954
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4955
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4956
    connect \A $auto$rtlil.cc:2977:AndGate$4953
    connect \B $auto$rtlil.cc:2977:AndGate$4955
    connect \Y $auto$rtlil.cc:2979:OrGate$4957
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4958
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4959
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4957
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4948
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4949
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4950
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4951
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "32.531200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfrtp_2
  wire $auto$rtlil.cc:2976:NotGate$4961
  wire $auto$rtlil.cc:2976:NotGate$4963
  wire $auto$rtlil.cc:2977:AndGate$4965
  wire $auto$rtlil.cc:2977:AndGate$4967
  wire $auto$rtlil.cc:2979:OrGate$4969
  attribute \capacitance "0.0024370000"
  wire input 1 \CLK
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0035310000"
  wire input 4 \RESET_B
  attribute \capacitance "0.0018710000"
  wire input 5 \SCD
  attribute \capacitance "0.0036860000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4964
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4963
    connect \Y $auto$rtlil.cc:2977:AndGate$4965
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4966
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4967
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4968
    connect \A $auto$rtlil.cc:2977:AndGate$4965
    connect \B $auto$rtlil.cc:2977:AndGate$4967
    connect \Y $auto$rtlil.cc:2979:OrGate$4969
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4970
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4971
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4969
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4960
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4961
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4962
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4963
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfrtp_4
  wire $auto$rtlil.cc:2976:NotGate$4973
  wire $auto$rtlil.cc:2976:NotGate$4975
  wire $auto$rtlil.cc:2977:AndGate$4977
  wire $auto$rtlil.cc:2977:AndGate$4979
  wire $auto$rtlil.cc:2979:OrGate$4981
  attribute \capacitance "0.0024390000"
  wire input 1 \CLK
  attribute \capacitance "0.0016140000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0035230000"
  wire input 4 \RESET_B
  attribute \capacitance "0.0018710000"
  wire input 5 \SCD
  attribute \capacitance "0.0036860000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4976
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4975
    connect \Y $auto$rtlil.cc:2977:AndGate$4977
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4978
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4979
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4980
    connect \A $auto$rtlil.cc:2977:AndGate$4977
    connect \B $auto$rtlil.cc:2977:AndGate$4979
    connect \Y $auto$rtlil.cc:2979:OrGate$4981
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4982
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4983
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4981
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4972
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4973
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4974
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4975
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "36.284800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfsbp_1
  wire $auto$rtlil.cc:2976:NotGate$4985
  wire $auto$rtlil.cc:2976:NotGate$4993
  wire $auto$rtlil.cc:2977:AndGate$4987
  wire $auto$rtlil.cc:2977:AndGate$4989
  wire $auto$rtlil.cc:2979:OrGate$4991
  attribute \capacitance "0.0019500000"
  wire input 1 \CLK
  attribute \capacitance "0.0018640000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0017350000"
  wire input 6 \SCD
  attribute \capacitance "0.0035260000"
  wire input 7 \SCE
  attribute \capacitance "0.0033440000"
  wire input 5 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4986
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4985
    connect \Y $auto$rtlil.cc:2977:AndGate$4987
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4988
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4989
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4990
    connect \A $auto$rtlil.cc:2977:AndGate$4987
    connect \B $auto$rtlil.cc:2977:AndGate$4989
    connect \Y $auto$rtlil.cc:2979:OrGate$4991
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4994
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$4995
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4991
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4984
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4985
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4992
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4993
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "38.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfsbp_2
  wire $auto$rtlil.cc:2976:NotGate$4997
  wire $auto$rtlil.cc:2976:NotGate$5005
  wire $auto$rtlil.cc:2977:AndGate$4999
  wire $auto$rtlil.cc:2977:AndGate$5001
  wire $auto$rtlil.cc:2979:OrGate$5003
  attribute \capacitance "0.0019810000"
  wire input 1 \CLK
  attribute \capacitance "0.0018570000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0017310000"
  wire input 6 \SCD
  attribute \capacitance "0.0035350000"
  wire input 7 \SCE
  attribute \capacitance "0.0033290000"
  wire input 5 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4998
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4997
    connect \Y $auto$rtlil.cc:2977:AndGate$4999
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5000
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5001
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5002
    connect \A $auto$rtlil.cc:2977:AndGate$4999
    connect \B $auto$rtlil.cc:2977:AndGate$5001
    connect \Y $auto$rtlil.cc:2979:OrGate$5003
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5006
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$5007
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5003
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4996
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4997
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5004
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$5005
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "33.782400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfstp_1
  wire $auto$rtlil.cc:2976:NotGate$5009
  wire $auto$rtlil.cc:2976:NotGate$5017
  wire $auto$rtlil.cc:2977:AndGate$5011
  wire $auto$rtlil.cc:2977:AndGate$5013
  wire $auto$rtlil.cc:2979:OrGate$5015
  attribute \capacitance "0.0019500000"
  wire input 1 \CLK
  attribute \capacitance "0.0018710000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0017320000"
  wire input 5 \SCD
  attribute \capacitance "0.0035400000"
  wire input 6 \SCE
  attribute \capacitance "0.0033190000"
  wire input 4 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5010
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5009
    connect \Y $auto$rtlil.cc:2977:AndGate$5011
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5012
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5013
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5014
    connect \A $auto$rtlil.cc:2977:AndGate$5011
    connect \B $auto$rtlil.cc:2977:AndGate$5013
    connect \Y $auto$rtlil.cc:2979:OrGate$5015
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5018
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$5019
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5015
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5008
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5009
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5016
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$5017
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "35.033600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfstp_2
  wire $auto$rtlil.cc:2976:NotGate$5021
  wire $auto$rtlil.cc:2976:NotGate$5029
  wire $auto$rtlil.cc:2977:AndGate$5023
  wire $auto$rtlil.cc:2977:AndGate$5025
  wire $auto$rtlil.cc:2979:OrGate$5027
  attribute \capacitance "0.0019580000"
  wire input 1 \CLK
  attribute \capacitance "0.0018710000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0017320000"
  wire input 5 \SCD
  attribute \capacitance "0.0035400000"
  wire input 6 \SCE
  attribute \capacitance "0.0033190000"
  wire input 4 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5022
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5021
    connect \Y $auto$rtlil.cc:2977:AndGate$5023
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5024
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5025
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5026
    connect \A $auto$rtlil.cc:2977:AndGate$5023
    connect \B $auto$rtlil.cc:2977:AndGate$5025
    connect \Y $auto$rtlil.cc:2979:OrGate$5027
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5030
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$5031
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5027
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5020
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5021
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5028
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$5029
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "37.536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfstp_4
  wire $auto$rtlil.cc:2976:NotGate$5033
  wire $auto$rtlil.cc:2976:NotGate$5041
  wire $auto$rtlil.cc:2977:AndGate$5035
  wire $auto$rtlil.cc:2977:AndGate$5037
  wire $auto$rtlil.cc:2979:OrGate$5039
  attribute \capacitance "0.0019500000"
  wire input 1 \CLK
  attribute \capacitance "0.0018710000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0017320000"
  wire input 5 \SCD
  attribute \capacitance "0.0035400000"
  wire input 6 \SCE
  attribute \capacitance "0.0033200000"
  wire input 4 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5034
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5033
    connect \Y $auto$rtlil.cc:2977:AndGate$5035
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5036
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5037
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5038
    connect \A $auto$rtlil.cc:2977:AndGate$5035
    connect \B $auto$rtlil.cc:2977:AndGate$5037
    connect \Y $auto$rtlil.cc:2979:OrGate$5039
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5042
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$5043
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5039
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5032
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5033
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5040
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$5041
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfxbp_1
  wire $auto$rtlil.cc:2976:NotGate$5045
  wire $auto$rtlil.cc:2977:AndGate$5047
  wire $auto$rtlil.cc:2977:AndGate$5049
  wire $auto$rtlil.cc:2979:OrGate$5051
  attribute \capacitance "0.0017840000"
  wire input 1 \CLK
  attribute \capacitance "0.0016980000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0018150000"
  wire input 5 \SCD
  attribute \capacitance "0.0033610000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5046
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5045
    connect \Y $auto$rtlil.cc:2977:AndGate$5047
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5048
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5049
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5050
    connect \A $auto$rtlil.cc:2977:AndGate$5047
    connect \B $auto$rtlil.cc:2977:AndGate$5049
    connect \Y $auto$rtlil.cc:2979:OrGate$5051
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5052
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5053
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5051
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5044
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5045
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "32.531200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfxbp_2
  wire $auto$rtlil.cc:2976:NotGate$5055
  wire $auto$rtlil.cc:2977:AndGate$5057
  wire $auto$rtlil.cc:2977:AndGate$5059
  wire $auto$rtlil.cc:2979:OrGate$5061
  attribute \capacitance "0.0017850000"
  wire input 1 \CLK
  attribute \capacitance "0.0016930000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0018240000"
  wire input 5 \SCD
  attribute \capacitance "0.0033670000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5056
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5055
    connect \Y $auto$rtlil.cc:2977:AndGate$5057
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5058
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5059
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5060
    connect \A $auto$rtlil.cc:2977:AndGate$5057
    connect \B $auto$rtlil.cc:2977:AndGate$5059
    connect \Y $auto$rtlil.cc:2979:OrGate$5061
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5062
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5063
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5061
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5054
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5055
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfxtp_1
  wire $auto$rtlil.cc:2976:NotGate$5065
  wire $auto$rtlil.cc:2977:AndGate$5067
  wire $auto$rtlil.cc:2977:AndGate$5069
  wire $auto$rtlil.cc:2979:OrGate$5071
  attribute \capacitance "0.0017760000"
  wire input 1 \CLK
  attribute \capacitance "0.0016960000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0018110000"
  wire input 4 \SCD
  attribute \capacitance "0.0033870000"
  wire input 5 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5066
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5065
    connect \Y $auto$rtlil.cc:2977:AndGate$5067
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5068
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5069
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5070
    connect \A $auto$rtlil.cc:2977:AndGate$5067
    connect \B $auto$rtlil.cc:2977:AndGate$5069
    connect \Y $auto$rtlil.cc:2979:OrGate$5071
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5072
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5073
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5071
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5064
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5065
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfxtp_2
  wire $auto$rtlil.cc:2976:NotGate$5075
  wire $auto$rtlil.cc:2977:AndGate$5077
  wire $auto$rtlil.cc:2977:AndGate$5079
  wire $auto$rtlil.cc:2979:OrGate$5081
  attribute \capacitance "0.0017840000"
  wire input 1 \CLK
  attribute \capacitance "0.0016920000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0018140000"
  wire input 4 \SCD
  attribute \capacitance "0.0033690000"
  wire input 5 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5076
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5075
    connect \Y $auto$rtlil.cc:2977:AndGate$5077
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5078
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5079
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5080
    connect \A $auto$rtlil.cc:2977:AndGate$5077
    connect \B $auto$rtlil.cc:2977:AndGate$5079
    connect \Y $auto$rtlil.cc:2979:OrGate$5081
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5082
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5083
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5081
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5074
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5075
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "30.028800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sdfxtp_4
  wire $auto$rtlil.cc:2976:NotGate$5085
  wire $auto$rtlil.cc:2977:AndGate$5087
  wire $auto$rtlil.cc:2977:AndGate$5089
  wire $auto$rtlil.cc:2979:OrGate$5091
  attribute \capacitance "0.0017750000"
  wire input 1 \CLK
  attribute \capacitance "0.0016930000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0018160000"
  wire input 4 \SCD
  attribute \capacitance "0.0033760000"
  wire input 5 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5086
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5085
    connect \Y $auto$rtlil.cc:2977:AndGate$5087
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5088
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5089
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5090
    connect \A $auto$rtlil.cc:2977:AndGate$5087
    connect \B $auto$rtlil.cc:2977:AndGate$5089
    connect \Y $auto$rtlil.cc:2979:OrGate$5091
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5092
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5093
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5091
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5084
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5085
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "18.768000000"
attribute \blackbox 1
module \sky130_fd_sc_hd__sdlclkp_1
  attribute \capacitance "0.0036450000"
  wire input 1 \CLK
  attribute \capacitance "0.0018960000"
  wire input 2 \GATE
  wire output 3 \GCLK
  attribute \capacitance "0.0018290000"
  wire input 4 \SCE
end
attribute \liberty_cell 1
attribute \area "20.019200000"
attribute \blackbox 1
module \sky130_fd_sc_hd__sdlclkp_2
  attribute \capacitance "0.0036390000"
  wire input 1 \CLK
  attribute \capacitance "0.0019120000"
  wire input 2 \GATE
  wire output 3 \GCLK
  attribute \capacitance "0.0018270000"
  wire input 4 \SCE
end
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \blackbox 1
module \sky130_fd_sc_hd__sdlclkp_4
  attribute \capacitance "0.0042780000"
  wire input 1 \CLK
  attribute \capacitance "0.0019350000"
  wire input 2 \GATE
  wire output 3 \GCLK
  attribute \capacitance "0.0018340000"
  wire input 4 \SCE
end
attribute \liberty_cell 1
attribute \area "38.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sedfxbp_1
  wire $auto$rtlil.cc:2976:NotGate$5097
  wire $auto$rtlil.cc:2976:NotGate$5101
  wire $auto$rtlil.cc:2976:NotGate$5105
  wire $auto$rtlil.cc:2977:AndGate$5095
  wire $auto$rtlil.cc:2977:AndGate$5099
  wire $auto$rtlil.cc:2977:AndGate$5103
  wire $auto$rtlil.cc:2977:AndGate$5107
  wire $auto$rtlil.cc:2977:AndGate$5111
  wire $auto$rtlil.cc:2979:OrGate$5109
  wire $auto$rtlil.cc:2979:OrGate$5113
  attribute \capacitance "0.0017580000"
  wire input 1 \CLK
  attribute \capacitance "0.0017660000"
  wire input 2 \D
  attribute \capacitance "0.0033020000"
  wire input 5 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0017260000"
  wire input 6 \SCD
  attribute \capacitance "0.0029600000"
  wire input 7 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5094
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5095
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5098
    connect \A $auto$rtlil.cc:2977:AndGate$5095
    connect \B $auto$rtlil.cc:2976:NotGate$5097
    connect \Y $auto$rtlil.cc:2977:AndGate$5099
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5102
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5101
    connect \Y $auto$rtlil.cc:2977:AndGate$5103
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5106
    connect \A $auto$rtlil.cc:2977:AndGate$5103
    connect \B $auto$rtlil.cc:2976:NotGate$5105
    connect \Y $auto$rtlil.cc:2977:AndGate$5107
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5110
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5111
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5108
    connect \A $auto$rtlil.cc:2977:AndGate$5099
    connect \B $auto$rtlil.cc:2977:AndGate$5107
    connect \Y $auto$rtlil.cc:2979:OrGate$5109
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5112
    connect \A $auto$rtlil.cc:2979:OrGate$5109
    connect \B $auto$rtlil.cc:2977:AndGate$5111
    connect \Y $auto$rtlil.cc:2979:OrGate$5113
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5114
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5115
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5113
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5096
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5097
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5100
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5101
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5104
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5105
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "41.289600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sedfxbp_2
  wire $auto$rtlil.cc:2976:NotGate$5119
  wire $auto$rtlil.cc:2976:NotGate$5123
  wire $auto$rtlil.cc:2976:NotGate$5127
  wire $auto$rtlil.cc:2977:AndGate$5117
  wire $auto$rtlil.cc:2977:AndGate$5121
  wire $auto$rtlil.cc:2977:AndGate$5125
  wire $auto$rtlil.cc:2977:AndGate$5129
  wire $auto$rtlil.cc:2977:AndGate$5133
  wire $auto$rtlil.cc:2979:OrGate$5131
  wire $auto$rtlil.cc:2979:OrGate$5135
  attribute \capacitance "0.0017640000"
  wire input 1 \CLK
  attribute \capacitance "0.0017660000"
  wire input 2 \D
  attribute \capacitance "0.0033020000"
  wire input 5 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0017260000"
  wire input 6 \SCD
  attribute \capacitance "0.0029540000"
  wire input 7 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5116
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5117
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5120
    connect \A $auto$rtlil.cc:2977:AndGate$5117
    connect \B $auto$rtlil.cc:2976:NotGate$5119
    connect \Y $auto$rtlil.cc:2977:AndGate$5121
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5124
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5123
    connect \Y $auto$rtlil.cc:2977:AndGate$5125
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5128
    connect \A $auto$rtlil.cc:2977:AndGate$5125
    connect \B $auto$rtlil.cc:2976:NotGate$5127
    connect \Y $auto$rtlil.cc:2977:AndGate$5129
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5132
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5133
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5130
    connect \A $auto$rtlil.cc:2977:AndGate$5121
    connect \B $auto$rtlil.cc:2977:AndGate$5129
    connect \Y $auto$rtlil.cc:2979:OrGate$5131
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5134
    connect \A $auto$rtlil.cc:2979:OrGate$5131
    connect \B $auto$rtlil.cc:2977:AndGate$5133
    connect \Y $auto$rtlil.cc:2979:OrGate$5135
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5136
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5137
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5135
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5118
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5119
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5122
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5123
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5126
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5127
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "36.284800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sedfxtp_1
  wire $auto$rtlil.cc:2976:NotGate$5141
  wire $auto$rtlil.cc:2976:NotGate$5145
  wire $auto$rtlil.cc:2976:NotGate$5149
  wire $auto$rtlil.cc:2977:AndGate$5139
  wire $auto$rtlil.cc:2977:AndGate$5143
  wire $auto$rtlil.cc:2977:AndGate$5147
  wire $auto$rtlil.cc:2977:AndGate$5151
  wire $auto$rtlil.cc:2977:AndGate$5155
  wire $auto$rtlil.cc:2979:OrGate$5153
  wire $auto$rtlil.cc:2979:OrGate$5157
  attribute \capacitance "0.0017670000"
  wire input 1 \CLK
  attribute \capacitance "0.0017660000"
  wire input 2 \D
  attribute \capacitance "0.0032910000"
  wire input 4 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0017270000"
  wire input 5 \SCD
  attribute \capacitance "0.0029610000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5138
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5139
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5142
    connect \A $auto$rtlil.cc:2977:AndGate$5139
    connect \B $auto$rtlil.cc:2976:NotGate$5141
    connect \Y $auto$rtlil.cc:2977:AndGate$5143
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5146
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5145
    connect \Y $auto$rtlil.cc:2977:AndGate$5147
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5150
    connect \A $auto$rtlil.cc:2977:AndGate$5147
    connect \B $auto$rtlil.cc:2976:NotGate$5149
    connect \Y $auto$rtlil.cc:2977:AndGate$5151
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5154
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5155
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5152
    connect \A $auto$rtlil.cc:2977:AndGate$5143
    connect \B $auto$rtlil.cc:2977:AndGate$5151
    connect \Y $auto$rtlil.cc:2979:OrGate$5153
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5156
    connect \A $auto$rtlil.cc:2979:OrGate$5153
    connect \B $auto$rtlil.cc:2977:AndGate$5155
    connect \Y $auto$rtlil.cc:2979:OrGate$5157
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5158
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5159
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5157
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5140
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5141
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5144
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5145
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5148
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5149
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "37.536000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sedfxtp_2
  wire $auto$rtlil.cc:2976:NotGate$5163
  wire $auto$rtlil.cc:2976:NotGate$5167
  wire $auto$rtlil.cc:2976:NotGate$5171
  wire $auto$rtlil.cc:2977:AndGate$5161
  wire $auto$rtlil.cc:2977:AndGate$5165
  wire $auto$rtlil.cc:2977:AndGate$5169
  wire $auto$rtlil.cc:2977:AndGate$5173
  wire $auto$rtlil.cc:2977:AndGate$5177
  wire $auto$rtlil.cc:2979:OrGate$5175
  wire $auto$rtlil.cc:2979:OrGate$5179
  attribute \capacitance "0.0017680000"
  wire input 1 \CLK
  attribute \capacitance "0.0017650000"
  wire input 2 \D
  attribute \capacitance "0.0032920000"
  wire input 4 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0017260000"
  wire input 5 \SCD
  attribute \capacitance "0.0029600000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5160
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5161
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5164
    connect \A $auto$rtlil.cc:2977:AndGate$5161
    connect \B $auto$rtlil.cc:2976:NotGate$5163
    connect \Y $auto$rtlil.cc:2977:AndGate$5165
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5168
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5167
    connect \Y $auto$rtlil.cc:2977:AndGate$5169
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5172
    connect \A $auto$rtlil.cc:2977:AndGate$5169
    connect \B $auto$rtlil.cc:2976:NotGate$5171
    connect \Y $auto$rtlil.cc:2977:AndGate$5173
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5176
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5177
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5174
    connect \A $auto$rtlil.cc:2977:AndGate$5165
    connect \B $auto$rtlil.cc:2977:AndGate$5173
    connect \Y $auto$rtlil.cc:2979:OrGate$5175
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5178
    connect \A $auto$rtlil.cc:2979:OrGate$5175
    connect \B $auto$rtlil.cc:2977:AndGate$5177
    connect \Y $auto$rtlil.cc:2979:OrGate$5179
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5180
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5181
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5179
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5162
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5163
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5166
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5167
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5170
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5171
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "40.038400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__sedfxtp_4
  wire $auto$rtlil.cc:2976:NotGate$5185
  wire $auto$rtlil.cc:2976:NotGate$5189
  wire $auto$rtlil.cc:2976:NotGate$5193
  wire $auto$rtlil.cc:2977:AndGate$5183
  wire $auto$rtlil.cc:2977:AndGate$5187
  wire $auto$rtlil.cc:2977:AndGate$5191
  wire $auto$rtlil.cc:2977:AndGate$5195
  wire $auto$rtlil.cc:2977:AndGate$5199
  wire $auto$rtlil.cc:2979:OrGate$5197
  wire $auto$rtlil.cc:2979:OrGate$5201
  attribute \capacitance "0.0017740000"
  wire input 1 \CLK
  attribute \capacitance "0.0017660000"
  wire input 2 \D
  attribute \capacitance "0.0032910000"
  wire input 4 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0017260000"
  wire input 5 \SCD
  attribute \capacitance "0.0029420000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5182
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5183
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5186
    connect \A $auto$rtlil.cc:2977:AndGate$5183
    connect \B $auto$rtlil.cc:2976:NotGate$5185
    connect \Y $auto$rtlil.cc:2977:AndGate$5187
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5190
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5189
    connect \Y $auto$rtlil.cc:2977:AndGate$5191
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5194
    connect \A $auto$rtlil.cc:2977:AndGate$5191
    connect \B $auto$rtlil.cc:2976:NotGate$5193
    connect \Y $auto$rtlil.cc:2977:AndGate$5195
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5198
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5199
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5196
    connect \A $auto$rtlil.cc:2977:AndGate$5187
    connect \B $auto$rtlil.cc:2977:AndGate$5195
    connect \Y $auto$rtlil.cc:2979:OrGate$5197
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5200
    connect \A $auto$rtlil.cc:2979:OrGate$5197
    connect \B $auto$rtlil.cc:2977:AndGate$5199
    connect \Y $auto$rtlil.cc:2979:OrGate$5201
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5202
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5203
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5201
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5184
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5185
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5188
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5189
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5192
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5193
  end
  connect \Q \IQ
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xnor2_1
  wire $auto$rtlil.cc:2976:NotGate$5205
  wire $auto$rtlil.cc:2976:NotGate$5207
  wire $auto$rtlil.cc:2977:AndGate$5209
  wire $auto$rtlil.cc:2977:AndGate$5211
  wire $auto$rtlil.cc:2979:OrGate$5213
  attribute \capacitance "0.0045080000"
  wire input 1 \A
  attribute \capacitance "0.0045620000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5208
    connect \A $auto$rtlil.cc:2976:NotGate$5205
    connect \B $auto$rtlil.cc:2976:NotGate$5207
    connect \Y $auto$rtlil.cc:2977:AndGate$5209
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5210
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5211
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5212
    connect \A $auto$rtlil.cc:2977:AndGate$5209
    connect \B $auto$rtlil.cc:2977:AndGate$5211
    connect \Y $auto$rtlil.cc:2979:OrGate$5213
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5204
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5205
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5206
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5207
  end
  cell $specify2 $auto$liberty.cc:737:execute$5214
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5215
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$5213
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xnor2_2
  wire $auto$rtlil.cc:2976:NotGate$5217
  wire $auto$rtlil.cc:2976:NotGate$5219
  wire $auto$rtlil.cc:2977:AndGate$5221
  wire $auto$rtlil.cc:2977:AndGate$5223
  wire $auto$rtlil.cc:2979:OrGate$5225
  attribute \capacitance "0.0086790000"
  wire input 1 \A
  attribute \capacitance "0.0082590000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5220
    connect \A $auto$rtlil.cc:2976:NotGate$5217
    connect \B $auto$rtlil.cc:2976:NotGate$5219
    connect \Y $auto$rtlil.cc:2977:AndGate$5221
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5222
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5223
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5224
    connect \A $auto$rtlil.cc:2977:AndGate$5221
    connect \B $auto$rtlil.cc:2977:AndGate$5223
    connect \Y $auto$rtlil.cc:2979:OrGate$5225
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5216
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5217
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5218
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5219
  end
  cell $specify2 $auto$liberty.cc:737:execute$5226
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5227
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$5225
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xnor2_4
  wire $auto$rtlil.cc:2976:NotGate$5229
  wire $auto$rtlil.cc:2976:NotGate$5231
  wire $auto$rtlil.cc:2977:AndGate$5233
  wire $auto$rtlil.cc:2977:AndGate$5235
  wire $auto$rtlil.cc:2979:OrGate$5237
  attribute \capacitance "0.0167660000"
  wire input 1 \A
  attribute \capacitance "0.0159280000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5232
    connect \A $auto$rtlil.cc:2976:NotGate$5229
    connect \B $auto$rtlil.cc:2976:NotGate$5231
    connect \Y $auto$rtlil.cc:2977:AndGate$5233
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5234
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5235
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5236
    connect \A $auto$rtlil.cc:2977:AndGate$5233
    connect \B $auto$rtlil.cc:2977:AndGate$5235
    connect \Y $auto$rtlil.cc:2979:OrGate$5237
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5228
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5229
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5230
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5231
  end
  cell $specify2 $auto$liberty.cc:737:execute$5238
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5239
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$5237
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.521600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xnor3_1
  wire $auto$rtlil.cc:2976:NotGate$5241
  wire $auto$rtlil.cc:2976:NotGate$5243
  wire $auto$rtlil.cc:2976:NotGate$5247
  wire $auto$rtlil.cc:2976:NotGate$5253
  wire $auto$rtlil.cc:2976:NotGate$5259
  wire $auto$rtlil.cc:2976:NotGate$5267
  wire $auto$rtlil.cc:2977:AndGate$5245
  wire $auto$rtlil.cc:2977:AndGate$5249
  wire $auto$rtlil.cc:2977:AndGate$5251
  wire $auto$rtlil.cc:2977:AndGate$5255
  wire $auto$rtlil.cc:2977:AndGate$5261
  wire $auto$rtlil.cc:2977:AndGate$5263
  wire $auto$rtlil.cc:2977:AndGate$5269
  wire $auto$rtlil.cc:2977:AndGate$5271
  wire $auto$rtlil.cc:2979:OrGate$5257
  wire $auto$rtlil.cc:2979:OrGate$5265
  wire $auto$rtlil.cc:2979:OrGate$5273
  attribute \capacitance "0.0024440000"
  wire input 1 \A
  attribute \capacitance "0.0052840000"
  wire input 2 \B
  attribute \capacitance "0.0034800000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5244
    connect \A $auto$rtlil.cc:2976:NotGate$5241
    connect \B $auto$rtlil.cc:2976:NotGate$5243
    connect \Y $auto$rtlil.cc:2977:AndGate$5245
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5248
    connect \A $auto$rtlil.cc:2977:AndGate$5245
    connect \B $auto$rtlil.cc:2976:NotGate$5247
    connect \Y $auto$rtlil.cc:2977:AndGate$5249
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5250
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5251
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5254
    connect \A $auto$rtlil.cc:2977:AndGate$5251
    connect \B $auto$rtlil.cc:2976:NotGate$5253
    connect \Y $auto$rtlil.cc:2977:AndGate$5255
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5260
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5259
    connect \Y $auto$rtlil.cc:2977:AndGate$5261
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5262
    connect \A $auto$rtlil.cc:2977:AndGate$5261
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5263
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5268
    connect \A $auto$rtlil.cc:2976:NotGate$5267
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5269
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5270
    connect \A $auto$rtlil.cc:2977:AndGate$5269
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5271
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5256
    connect \A $auto$rtlil.cc:2977:AndGate$5249
    connect \B $auto$rtlil.cc:2977:AndGate$5255
    connect \Y $auto$rtlil.cc:2979:OrGate$5257
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5264
    connect \A $auto$rtlil.cc:2979:OrGate$5257
    connect \B $auto$rtlil.cc:2977:AndGate$5263
    connect \Y $auto$rtlil.cc:2979:OrGate$5265
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5272
    connect \A $auto$rtlil.cc:2979:OrGate$5265
    connect \B $auto$rtlil.cc:2977:AndGate$5271
    connect \Y $auto$rtlil.cc:2979:OrGate$5273
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5240
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5241
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5242
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5243
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5246
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5247
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5252
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5253
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5258
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5259
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5266
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5267
  end
  cell $specify2 $auto$liberty.cc:737:execute$5274
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5275
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5276
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5273
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xnor3_2
  wire $auto$rtlil.cc:2976:NotGate$5278
  wire $auto$rtlil.cc:2976:NotGate$5280
  wire $auto$rtlil.cc:2976:NotGate$5284
  wire $auto$rtlil.cc:2976:NotGate$5290
  wire $auto$rtlil.cc:2976:NotGate$5296
  wire $auto$rtlil.cc:2976:NotGate$5304
  wire $auto$rtlil.cc:2977:AndGate$5282
  wire $auto$rtlil.cc:2977:AndGate$5286
  wire $auto$rtlil.cc:2977:AndGate$5288
  wire $auto$rtlil.cc:2977:AndGate$5292
  wire $auto$rtlil.cc:2977:AndGate$5298
  wire $auto$rtlil.cc:2977:AndGate$5300
  wire $auto$rtlil.cc:2977:AndGate$5306
  wire $auto$rtlil.cc:2977:AndGate$5308
  wire $auto$rtlil.cc:2979:OrGate$5294
  wire $auto$rtlil.cc:2979:OrGate$5302
  wire $auto$rtlil.cc:2979:OrGate$5310
  attribute \capacitance "0.0024400000"
  wire input 1 \A
  attribute \capacitance "0.0052800000"
  wire input 2 \B
  attribute \capacitance "0.0034750000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5281
    connect \A $auto$rtlil.cc:2976:NotGate$5278
    connect \B $auto$rtlil.cc:2976:NotGate$5280
    connect \Y $auto$rtlil.cc:2977:AndGate$5282
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5285
    connect \A $auto$rtlil.cc:2977:AndGate$5282
    connect \B $auto$rtlil.cc:2976:NotGate$5284
    connect \Y $auto$rtlil.cc:2977:AndGate$5286
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5287
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5288
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5291
    connect \A $auto$rtlil.cc:2977:AndGate$5288
    connect \B $auto$rtlil.cc:2976:NotGate$5290
    connect \Y $auto$rtlil.cc:2977:AndGate$5292
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5297
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5296
    connect \Y $auto$rtlil.cc:2977:AndGate$5298
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5299
    connect \A $auto$rtlil.cc:2977:AndGate$5298
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5300
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5305
    connect \A $auto$rtlil.cc:2976:NotGate$5304
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5306
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5307
    connect \A $auto$rtlil.cc:2977:AndGate$5306
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5308
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5293
    connect \A $auto$rtlil.cc:2977:AndGate$5286
    connect \B $auto$rtlil.cc:2977:AndGate$5292
    connect \Y $auto$rtlil.cc:2979:OrGate$5294
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5301
    connect \A $auto$rtlil.cc:2979:OrGate$5294
    connect \B $auto$rtlil.cc:2977:AndGate$5300
    connect \Y $auto$rtlil.cc:2979:OrGate$5302
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5309
    connect \A $auto$rtlil.cc:2979:OrGate$5302
    connect \B $auto$rtlil.cc:2977:AndGate$5308
    connect \Y $auto$rtlil.cc:2979:OrGate$5310
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5277
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5278
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5279
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5280
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5283
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5284
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5289
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5290
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5295
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5296
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5303
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5304
  end
  cell $specify2 $auto$liberty.cc:737:execute$5311
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5312
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5313
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5310
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "26.275200000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xnor3_4
  wire $auto$rtlil.cc:2976:NotGate$5315
  wire $auto$rtlil.cc:2976:NotGate$5317
  wire $auto$rtlil.cc:2976:NotGate$5321
  wire $auto$rtlil.cc:2976:NotGate$5327
  wire $auto$rtlil.cc:2976:NotGate$5333
  wire $auto$rtlil.cc:2976:NotGate$5341
  wire $auto$rtlil.cc:2977:AndGate$5319
  wire $auto$rtlil.cc:2977:AndGate$5323
  wire $auto$rtlil.cc:2977:AndGate$5325
  wire $auto$rtlil.cc:2977:AndGate$5329
  wire $auto$rtlil.cc:2977:AndGate$5335
  wire $auto$rtlil.cc:2977:AndGate$5337
  wire $auto$rtlil.cc:2977:AndGate$5343
  wire $auto$rtlil.cc:2977:AndGate$5345
  wire $auto$rtlil.cc:2979:OrGate$5331
  wire $auto$rtlil.cc:2979:OrGate$5339
  wire $auto$rtlil.cc:2979:OrGate$5347
  attribute \capacitance "0.0024370000"
  wire input 1 \A
  attribute \capacitance "0.0052800000"
  wire input 2 \B
  attribute \capacitance "0.0034750000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5318
    connect \A $auto$rtlil.cc:2976:NotGate$5315
    connect \B $auto$rtlil.cc:2976:NotGate$5317
    connect \Y $auto$rtlil.cc:2977:AndGate$5319
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5322
    connect \A $auto$rtlil.cc:2977:AndGate$5319
    connect \B $auto$rtlil.cc:2976:NotGate$5321
    connect \Y $auto$rtlil.cc:2977:AndGate$5323
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5324
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5325
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5328
    connect \A $auto$rtlil.cc:2977:AndGate$5325
    connect \B $auto$rtlil.cc:2976:NotGate$5327
    connect \Y $auto$rtlil.cc:2977:AndGate$5329
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5334
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5333
    connect \Y $auto$rtlil.cc:2977:AndGate$5335
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5336
    connect \A $auto$rtlil.cc:2977:AndGate$5335
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5337
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5342
    connect \A $auto$rtlil.cc:2976:NotGate$5341
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5343
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5344
    connect \A $auto$rtlil.cc:2977:AndGate$5343
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5345
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5330
    connect \A $auto$rtlil.cc:2977:AndGate$5323
    connect \B $auto$rtlil.cc:2977:AndGate$5329
    connect \Y $auto$rtlil.cc:2979:OrGate$5331
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5338
    connect \A $auto$rtlil.cc:2979:OrGate$5331
    connect \B $auto$rtlil.cc:2977:AndGate$5337
    connect \Y $auto$rtlil.cc:2979:OrGate$5339
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5346
    connect \A $auto$rtlil.cc:2979:OrGate$5339
    connect \B $auto$rtlil.cc:2977:AndGate$5345
    connect \Y $auto$rtlil.cc:2979:OrGate$5347
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5314
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5315
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5316
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5317
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5320
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5321
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5326
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5327
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5332
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5333
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5340
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5341
  end
  cell $specify2 $auto$liberty.cc:737:execute$5348
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5349
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5350
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5347
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.7584000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xor2_1
  wire $auto$rtlil.cc:2976:NotGate$5352
  wire $auto$rtlil.cc:2976:NotGate$5356
  wire $auto$rtlil.cc:2977:AndGate$5354
  wire $auto$rtlil.cc:2977:AndGate$5358
  wire $auto$rtlil.cc:2979:OrGate$5360
  attribute \capacitance "0.0043770000"
  wire input 1 \A
  attribute \capacitance "0.0043390000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5353
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5352
    connect \Y $auto$rtlil.cc:2977:AndGate$5354
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5357
    connect \A $auto$rtlil.cc:2976:NotGate$5356
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5358
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5359
    connect \A $auto$rtlil.cc:2977:AndGate$5354
    connect \B $auto$rtlil.cc:2977:AndGate$5358
    connect \Y $auto$rtlil.cc:2979:OrGate$5360
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5351
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5352
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5355
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5356
  end
  cell $specify2 $auto$liberty.cc:737:execute$5361
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5362
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5360
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.265600000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xor2_2
  wire $auto$rtlil.cc:2976:NotGate$5364
  wire $auto$rtlil.cc:2976:NotGate$5368
  wire $auto$rtlil.cc:2977:AndGate$5366
  wire $auto$rtlil.cc:2977:AndGate$5370
  wire $auto$rtlil.cc:2979:OrGate$5372
  attribute \capacitance "0.0089800000"
  wire input 1 \A
  attribute \capacitance "0.0081650000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5365
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5364
    connect \Y $auto$rtlil.cc:2977:AndGate$5366
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5369
    connect \A $auto$rtlil.cc:2976:NotGate$5368
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5370
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5371
    connect \A $auto$rtlil.cc:2977:AndGate$5366
    connect \B $auto$rtlil.cc:2977:AndGate$5370
    connect \Y $auto$rtlil.cc:2979:OrGate$5372
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5363
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5364
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5367
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5368
  end
  cell $specify2 $auto$liberty.cc:737:execute$5373
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5374
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5372
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xor2_4
  wire $auto$rtlil.cc:2976:NotGate$5376
  wire $auto$rtlil.cc:2976:NotGate$5380
  wire $auto$rtlil.cc:2977:AndGate$5378
  wire $auto$rtlil.cc:2977:AndGate$5382
  wire $auto$rtlil.cc:2979:OrGate$5384
  attribute \capacitance "0.0173590000"
  wire input 1 \A
  attribute \capacitance "0.0150830000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5377
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5376
    connect \Y $auto$rtlil.cc:2977:AndGate$5378
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5381
    connect \A $auto$rtlil.cc:2976:NotGate$5380
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5382
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5383
    connect \A $auto$rtlil.cc:2977:AndGate$5378
    connect \B $auto$rtlil.cc:2977:AndGate$5382
    connect \Y $auto$rtlil.cc:2979:OrGate$5384
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5375
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5376
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5379
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5380
  end
  cell $specify2 $auto$liberty.cc:737:execute$5385
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5386
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5384
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.772800000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xor3_1
  wire $auto$rtlil.cc:2976:NotGate$5388
  wire $auto$rtlil.cc:2976:NotGate$5392
  wire $auto$rtlil.cc:2976:NotGate$5396
  wire $auto$rtlil.cc:2976:NotGate$5400
  wire $auto$rtlil.cc:2976:NotGate$5406
  wire $auto$rtlil.cc:2976:NotGate$5408
  wire $auto$rtlil.cc:2977:AndGate$5390
  wire $auto$rtlil.cc:2977:AndGate$5394
  wire $auto$rtlil.cc:2977:AndGate$5398
  wire $auto$rtlil.cc:2977:AndGate$5402
  wire $auto$rtlil.cc:2977:AndGate$5410
  wire $auto$rtlil.cc:2977:AndGate$5412
  wire $auto$rtlil.cc:2977:AndGate$5416
  wire $auto$rtlil.cc:2977:AndGate$5418
  wire $auto$rtlil.cc:2979:OrGate$5404
  wire $auto$rtlil.cc:2979:OrGate$5414
  wire $auto$rtlil.cc:2979:OrGate$5420
  attribute \capacitance "0.0024410000"
  wire input 1 \A
  attribute \capacitance "0.0052800000"
  wire input 2 \B
  attribute \capacitance "0.0034850000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5389
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5388
    connect \Y $auto$rtlil.cc:2977:AndGate$5390
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5393
    connect \A $auto$rtlil.cc:2977:AndGate$5390
    connect \B $auto$rtlil.cc:2976:NotGate$5392
    connect \Y $auto$rtlil.cc:2977:AndGate$5394
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5397
    connect \A $auto$rtlil.cc:2976:NotGate$5396
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5398
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5401
    connect \A $auto$rtlil.cc:2977:AndGate$5398
    connect \B $auto$rtlil.cc:2976:NotGate$5400
    connect \Y $auto$rtlil.cc:2977:AndGate$5402
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5409
    connect \A $auto$rtlil.cc:2976:NotGate$5406
    connect \B $auto$rtlil.cc:2976:NotGate$5408
    connect \Y $auto$rtlil.cc:2977:AndGate$5410
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5411
    connect \A $auto$rtlil.cc:2977:AndGate$5410
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5412
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5415
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5416
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5417
    connect \A $auto$rtlil.cc:2977:AndGate$5416
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5418
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5403
    connect \A $auto$rtlil.cc:2977:AndGate$5394
    connect \B $auto$rtlil.cc:2977:AndGate$5402
    connect \Y $auto$rtlil.cc:2979:OrGate$5404
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5413
    connect \A $auto$rtlil.cc:2979:OrGate$5404
    connect \B $auto$rtlil.cc:2977:AndGate$5412
    connect \Y $auto$rtlil.cc:2979:OrGate$5414
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5419
    connect \A $auto$rtlil.cc:2979:OrGate$5414
    connect \B $auto$rtlil.cc:2977:AndGate$5418
    connect \Y $auto$rtlil.cc:2979:OrGate$5420
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5387
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5388
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5391
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5392
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5395
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5396
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5399
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5400
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5405
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5406
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5407
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5408
  end
  cell $specify2 $auto$liberty.cc:737:execute$5421
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5422
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5423
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5420
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.024000000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xor3_2
  wire $auto$rtlil.cc:2976:NotGate$5425
  wire $auto$rtlil.cc:2976:NotGate$5429
  wire $auto$rtlil.cc:2976:NotGate$5433
  wire $auto$rtlil.cc:2976:NotGate$5437
  wire $auto$rtlil.cc:2976:NotGate$5443
  wire $auto$rtlil.cc:2976:NotGate$5445
  wire $auto$rtlil.cc:2977:AndGate$5427
  wire $auto$rtlil.cc:2977:AndGate$5431
  wire $auto$rtlil.cc:2977:AndGate$5435
  wire $auto$rtlil.cc:2977:AndGate$5439
  wire $auto$rtlil.cc:2977:AndGate$5447
  wire $auto$rtlil.cc:2977:AndGate$5449
  wire $auto$rtlil.cc:2977:AndGate$5453
  wire $auto$rtlil.cc:2977:AndGate$5455
  wire $auto$rtlil.cc:2979:OrGate$5441
  wire $auto$rtlil.cc:2979:OrGate$5451
  wire $auto$rtlil.cc:2979:OrGate$5457
  attribute \capacitance "0.0024400000"
  wire input 1 \A
  attribute \capacitance "0.0052790000"
  wire input 2 \B
  attribute \capacitance "0.0034820000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5426
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5425
    connect \Y $auto$rtlil.cc:2977:AndGate$5427
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5430
    connect \A $auto$rtlil.cc:2977:AndGate$5427
    connect \B $auto$rtlil.cc:2976:NotGate$5429
    connect \Y $auto$rtlil.cc:2977:AndGate$5431
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5434
    connect \A $auto$rtlil.cc:2976:NotGate$5433
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5435
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5438
    connect \A $auto$rtlil.cc:2977:AndGate$5435
    connect \B $auto$rtlil.cc:2976:NotGate$5437
    connect \Y $auto$rtlil.cc:2977:AndGate$5439
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5446
    connect \A $auto$rtlil.cc:2976:NotGate$5443
    connect \B $auto$rtlil.cc:2976:NotGate$5445
    connect \Y $auto$rtlil.cc:2977:AndGate$5447
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5448
    connect \A $auto$rtlil.cc:2977:AndGate$5447
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5449
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5452
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5453
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5454
    connect \A $auto$rtlil.cc:2977:AndGate$5453
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5455
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5440
    connect \A $auto$rtlil.cc:2977:AndGate$5431
    connect \B $auto$rtlil.cc:2977:AndGate$5439
    connect \Y $auto$rtlil.cc:2979:OrGate$5441
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5450
    connect \A $auto$rtlil.cc:2979:OrGate$5441
    connect \B $auto$rtlil.cc:2977:AndGate$5449
    connect \Y $auto$rtlil.cc:2979:OrGate$5451
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5456
    connect \A $auto$rtlil.cc:2979:OrGate$5451
    connect \B $auto$rtlil.cc:2977:AndGate$5455
    connect \Y $auto$rtlil.cc:2979:OrGate$5457
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5424
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5425
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5428
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5429
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5432
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5433
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5436
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5437
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5442
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5443
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5444
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5445
  end
  cell $specify2 $auto$liberty.cc:737:execute$5458
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5459
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5460
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5457
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.526400000"
attribute \whitebox 1
module \sky130_fd_sc_hd__xor3_4
  wire $auto$rtlil.cc:2976:NotGate$5462
  wire $auto$rtlil.cc:2976:NotGate$5466
  wire $auto$rtlil.cc:2976:NotGate$5470
  wire $auto$rtlil.cc:2976:NotGate$5474
  wire $auto$rtlil.cc:2976:NotGate$5480
  wire $auto$rtlil.cc:2976:NotGate$5482
  wire $auto$rtlil.cc:2977:AndGate$5464
  wire $auto$rtlil.cc:2977:AndGate$5468
  wire $auto$rtlil.cc:2977:AndGate$5472
  wire $auto$rtlil.cc:2977:AndGate$5476
  wire $auto$rtlil.cc:2977:AndGate$5484
  wire $auto$rtlil.cc:2977:AndGate$5486
  wire $auto$rtlil.cc:2977:AndGate$5490
  wire $auto$rtlil.cc:2977:AndGate$5492
  wire $auto$rtlil.cc:2979:OrGate$5478
  wire $auto$rtlil.cc:2979:OrGate$5488
  wire $auto$rtlil.cc:2979:OrGate$5494
  attribute \capacitance "0.0024220000"
  wire input 1 \A
  attribute \capacitance "0.0052750000"
  wire input 2 \B
  attribute \capacitance "0.0034650000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5463
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5462
    connect \Y $auto$rtlil.cc:2977:AndGate$5464
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5467
    connect \A $auto$rtlil.cc:2977:AndGate$5464
    connect \B $auto$rtlil.cc:2976:NotGate$5466
    connect \Y $auto$rtlil.cc:2977:AndGate$5468
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5471
    connect \A $auto$rtlil.cc:2976:NotGate$5470
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5472
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5475
    connect \A $auto$rtlil.cc:2977:AndGate$5472
    connect \B $auto$rtlil.cc:2976:NotGate$5474
    connect \Y $auto$rtlil.cc:2977:AndGate$5476
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5483
    connect \A $auto$rtlil.cc:2976:NotGate$5480
    connect \B $auto$rtlil.cc:2976:NotGate$5482
    connect \Y $auto$rtlil.cc:2977:AndGate$5484
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5485
    connect \A $auto$rtlil.cc:2977:AndGate$5484
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5486
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5489
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5490
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5491
    connect \A $auto$rtlil.cc:2977:AndGate$5490
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5492
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5477
    connect \A $auto$rtlil.cc:2977:AndGate$5468
    connect \B $auto$rtlil.cc:2977:AndGate$5476
    connect \Y $auto$rtlil.cc:2979:OrGate$5478
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5487
    connect \A $auto$rtlil.cc:2979:OrGate$5478
    connect \B $auto$rtlil.cc:2977:AndGate$5486
    connect \Y $auto$rtlil.cc:2979:OrGate$5488
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5493
    connect \A $auto$rtlil.cc:2979:OrGate$5488
    connect \B $auto$rtlil.cc:2977:AndGate$5492
    connect \Y $auto$rtlil.cc:2979:OrGate$5494
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5461
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5462
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5465
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5466
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5469
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5470
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5473
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5474
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5479
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5480
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5481
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5482
  end
  cell $specify2 $auto$liberty.cc:737:execute$5495
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5496
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5497
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5494
end
