#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027778f1ed40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027778f25440 .scope module, "testbench" "testbench" 3 2;
 .timescale -9 -12;
v0000027778f91f30_0 .net "DataAdr", 31 0, L_0000027778ff0940;  1 drivers
v0000027778f91a30_0 .net "MemWrite", 0 0, L_0000027778f8edd0;  1 drivers
v0000027778f92070_0 .net "WriteData", 31 0, L_0000027778ff0300;  1 drivers
v0000027778f90d10_0 .var "clk", 0 0;
v0000027778f91710_0 .var "reset", 0 0;
S_0000027778f2cbd0 .scope module, "dut" "top" 3 11, 4 52 0, S_0000027778f25440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteDataM";
    .port_info 3 /OUTPUT 32 "DataAdrM";
    .port_info 4 /OUTPUT 1 "MemWriteM";
v0000027778f91670_0 .net "DataAdrM", 31 0, L_0000027778ff0940;  alias, 1 drivers
v0000027778f91850_0 .net "InstrF", 31 0, L_0000027778fec8b0;  1 drivers
v0000027778f91e90_0 .net "MemWriteM", 0 0, L_0000027778f8edd0;  alias, 1 drivers
v0000027778f918f0_0 .net "PCF", 31 0, v0000027778f83bc0_0;  1 drivers
v0000027778f910d0_0 .net "ReadDataM", 31 0, L_0000027778fec220;  1 drivers
v0000027778f91c10_0 .net "WriteDataM", 31 0, L_0000027778ff0300;  alias, 1 drivers
v0000027778f91990_0 .net "clk", 0 0, v0000027778f90d10_0;  1 drivers
v0000027778f91210_0 .net "reset", 0 0, v0000027778f91710_0;  1 drivers
S_0000027778e79d40 .scope module, "dmem" "dmem" 4 62, 4 433 0, S_0000027778f2cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000027778fec220 .functor BUFZ 32, L_0000027778ff08a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027778f23980 .array "RAM", 0 63, 31 0;
v0000027778f23c00_0 .net *"_ivl_0", 31 0, L_0000027778ff08a0;  1 drivers
v0000027778f241a0_0 .net *"_ivl_3", 29 0, L_0000027778ff0a80;  1 drivers
v0000027778f25280_0 .net "a", 31 0, L_0000027778ff0940;  alias, 1 drivers
v0000027778f23d40_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f23660_0 .net "rd", 31 0, L_0000027778fec220;  alias, 1 drivers
v0000027778f23e80_0 .net "wd", 31 0, L_0000027778ff0300;  alias, 1 drivers
v0000027778f244c0_0 .net "we", 0 0, L_0000027778f8edd0;  alias, 1 drivers
E_0000027778f0ed70 .event posedge, v0000027778f23d40_0;
L_0000027778ff08a0 .array/port v0000027778f23980, L_0000027778ff0a80;
L_0000027778ff0a80 .part L_0000027778ff0940, 2, 30;
S_0000027778e79ed0 .scope module, "imem" "imem" 4 61, 4 422 0, S_0000027778f2cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000027778fec8b0 .functor BUFZ 32, L_0000027778ff04e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027778f24060 .array "RAM", 0 63, 31 0;
v0000027778f23700_0 .net *"_ivl_0", 31 0, L_0000027778ff04e0;  1 drivers
v0000027778f24560_0 .net *"_ivl_3", 29 0, L_0000027778fefea0;  1 drivers
v0000027778f23de0_0 .net "a", 31 0, v0000027778f83bc0_0;  alias, 1 drivers
v0000027778f24f60_0 .net "rd", 31 0, L_0000027778fec8b0;  alias, 1 drivers
L_0000027778ff04e0 .array/port v0000027778f24060, L_0000027778fefea0;
L_0000027778fefea0 .part v0000027778f83bc0_0, 2, 30;
S_0000027778e7c2d0 .scope module, "riscv" "riscv" 4 59, 4 65 0, S_0000027778f2cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PCF";
    .port_info 3 /INPUT 32 "InstrF";
    .port_info 4 /OUTPUT 1 "MemWriteM";
    .port_info 5 /OUTPUT 32 "ALUResultM";
    .port_info 6 /OUTPUT 32 "WriteDataM";
    .port_info 7 /INPUT 32 "ReadDataM";
v0000027778f8ca90_0 .net "ALUControlE", 2 0, L_0000027778f90a90;  1 drivers
v0000027778f8de90_0 .net "ALUResultM", 31 0, L_0000027778ff0940;  alias, 1 drivers
v0000027778f8d710_0 .net "ALUSrcE", 0 0, L_0000027778f90e50;  1 drivers
v0000027778f8e070_0 .net "FlushD", 0 0, L_0000027778f02780;  1 drivers
v0000027778f8ce50_0 .net "FlushE", 0 0, L_0000027778f027f0;  1 drivers
v0000027778f8cc70_0 .net "ForwardAE", 1 0, v0000027778f89a10_0;  1 drivers
v0000027778f8d7b0_0 .net "ForwardBE", 1 0, v0000027778f8d670_0;  1 drivers
v0000027778f8d8f0_0 .net "ImmSrcD", 1 0, L_0000027778f90f90;  1 drivers
v0000027778f8d990_0 .net "InstrF", 31 0, L_0000027778fec8b0;  alias, 1 drivers
v0000027778f8c3b0_0 .net "MemWriteM", 0 0, L_0000027778f8edd0;  alias, 1 drivers
v0000027778f8c770_0 .net "PCF", 31 0, v0000027778f83bc0_0;  alias, 1 drivers
v0000027778f8da30_0 .net "PCSrcE", 0 0, L_0000027778f024e0;  1 drivers
v0000027778f8c1d0_0 .net "RdE", 4 0, L_0000027778f8feb0;  1 drivers
v0000027778f8dad0_0 .net "RdM", 4 0, L_0000027778ff0080;  1 drivers
v0000027778f8db70_0 .net "RdW", 4 0, L_0000027778fefa40;  1 drivers
v0000027778f8c450_0 .net "ReadDataM", 31 0, L_0000027778fec220;  alias, 1 drivers
v0000027778f8dc10_0 .net "RegWriteM", 0 0, L_0000027778f8fc30;  1 drivers
v0000027778f8d170_0 .net "RegWriteW", 0 0, L_0000027778f8f4b0;  1 drivers
v0000027778f8c4f0_0 .net "ResultSrcEb0", 0 0, L_0000027778f90ef0;  1 drivers
v0000027778f8c9f0_0 .net "ResultSrcW", 1 0, L_0000027778f8e830;  1 drivers
v0000027778f8cd10_0 .net "Rs1D", 4 0, L_0000027778f8ee70;  1 drivers
v0000027778f8c630_0 .net "Rs1E", 4 0, L_0000027778f90130;  1 drivers
v0000027778f8c6d0_0 .net "Rs2D", 4 0, L_0000027778f8f5f0;  1 drivers
v0000027778f8c810_0 .net "Rs2E", 4 0, L_0000027778f8efb0;  1 drivers
v0000027778f8c950_0 .net "StallD", 0 0, L_0000027778f02710;  1 drivers
v0000027778f8d210_0 .net "StallF", 0 0, L_0000027778f8fe10;  1 drivers
v0000027778f89650_0 .net "WriteDataM", 31 0, L_0000027778ff0300;  alias, 1 drivers
v0000027778f91d50_0 .net "ZeroE", 0 0, L_0000027778f8ea10;  1 drivers
v0000027778f91030_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f90b30_0 .net "funct3D", 2 0, L_0000027778f8e290;  1 drivers
v0000027778f91350_0 .net "funct7b5D", 0 0, L_0000027778f8eab0;  1 drivers
v0000027778f90bd0_0 .net "opD", 6 0, L_0000027778f8f9b0;  1 drivers
v0000027778f91df0_0 .net "reset", 0 0, v0000027778f91710_0;  alias, 1 drivers
S_0000027778e7c460 .scope module, "c" "controller" 4 90, 4 112 0, S_0000027778e7c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "opD";
    .port_info 3 /INPUT 3 "funct3D";
    .port_info 4 /INPUT 1 "funct7b5D";
    .port_info 5 /OUTPUT 2 "ImmSrcD";
    .port_info 6 /INPUT 1 "FlushE";
    .port_info 7 /INPUT 1 "ZeroE";
    .port_info 8 /OUTPUT 1 "PCSrcE";
    .port_info 9 /OUTPUT 3 "ALUControlE";
    .port_info 10 /OUTPUT 1 "ALUSrcE";
    .port_info 11 /OUTPUT 1 "ResultSrcEb0";
    .port_info 12 /OUTPUT 1 "MemWriteM";
    .port_info 13 /OUTPUT 1 "RegWriteM";
    .port_info 14 /OUTPUT 1 "RegWriteW";
    .port_info 15 /OUTPUT 2 "ResultSrcW";
L_0000027778f02630 .functor AND 1, L_0000027778f90db0, L_0000027778f8ea10, C4<1>, C4<1>;
L_0000027778f024e0 .functor OR 1, L_0000027778f02630, L_0000027778f91490, C4<0>, C4<0>;
v0000027778f23840_0 .net "ALUControlD", 2 0, v0000027778f24100_0;  1 drivers
v0000027778efc840_0 .net "ALUControlE", 2 0, L_0000027778f90a90;  alias, 1 drivers
v0000027778efbb20_0 .net "ALUOpD", 1 0, L_0000027778f90c70;  1 drivers
v0000027778efbd00_0 .net "ALUSrcD", 0 0, L_0000027778f91fd0;  1 drivers
v0000027778efd380_0 .net "ALUSrcE", 0 0, L_0000027778f90e50;  alias, 1 drivers
v0000027778efc020_0 .net "BranchD", 0 0, L_0000027778f91530;  1 drivers
v0000027778efcac0_0 .net "BranchE", 0 0, L_0000027778f90db0;  1 drivers
v0000027778ef6260_0 .net "FlushE", 0 0, L_0000027778f027f0;  alias, 1 drivers
v0000027778ef5ea0_0 .net "ImmSrcD", 1 0, L_0000027778f90f90;  alias, 1 drivers
v0000027778ef5fe0_0 .net "JumpD", 0 0, L_0000027778f912b0;  1 drivers
v0000027778ef6580_0 .net "JumpE", 0 0, L_0000027778f91490;  1 drivers
v0000027778f15070_0 .net "MemWriteD", 0 0, L_0000027778f91b70;  1 drivers
v0000027778f157f0_0 .net "MemWriteE", 0 0, L_0000027778f909f0;  1 drivers
v0000027778f15890_0 .net "MemWriteM", 0 0, L_0000027778f8edd0;  alias, 1 drivers
v0000027778f15c50_0 .net "PCSrcE", 0 0, L_0000027778f024e0;  alias, 1 drivers
v0000027778f80170_0 .net "RegWriteD", 0 0, L_0000027778f91ad0;  1 drivers
v0000027778f81930_0 .net "RegWriteE", 0 0, L_0000027778f915d0;  1 drivers
v0000027778f80350_0 .net "RegWriteM", 0 0, L_0000027778f8fc30;  alias, 1 drivers
v0000027778f80df0_0 .net "RegWriteW", 0 0, L_0000027778f8f4b0;  alias, 1 drivers
v0000027778f81070_0 .net "ResultSrcD", 1 0, L_0000027778f91170;  1 drivers
v0000027778f81d90_0 .net "ResultSrcE", 1 0, L_0000027778f917b0;  1 drivers
v0000027778f80e90_0 .net "ResultSrcEb0", 0 0, L_0000027778f90ef0;  alias, 1 drivers
v0000027778f816b0_0 .net "ResultSrcM", 1 0, L_0000027778f8fb90;  1 drivers
v0000027778f81390_0 .net "ResultSrcW", 1 0, L_0000027778f8e830;  alias, 1 drivers
v0000027778f80b70_0 .net "ZeroE", 0 0, L_0000027778f8ea10;  alias, 1 drivers
v0000027778f81430_0 .net *"_ivl_12", 0 0, L_0000027778f02630;  1 drivers
v0000027778f814d0_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f80fd0_0 .net "funct3D", 2 0, L_0000027778f8e290;  alias, 1 drivers
v0000027778f805d0_0 .net "funct7b5D", 0 0, L_0000027778f8eab0;  alias, 1 drivers
v0000027778f81110_0 .net "opD", 6 0, L_0000027778f8f9b0;  alias, 1 drivers
v0000027778f81890_0 .net "reset", 0 0, v0000027778f91710_0;  alias, 1 drivers
L_0000027778f913f0 .part L_0000027778f8f9b0, 5, 1;
LS_0000027778f91cb0_0_0 .concat [ 1 3 1 1], L_0000027778f91fd0, v0000027778f24100_0, L_0000027778f91530, L_0000027778f912b0;
LS_0000027778f91cb0_0_4 .concat [ 1 2 1 0], L_0000027778f91b70, L_0000027778f91170, L_0000027778f91ad0;
L_0000027778f91cb0 .concat [ 6 4 0 0], LS_0000027778f91cb0_0_0, LS_0000027778f91cb0_0_4;
L_0000027778f915d0 .part v0000027778f24ec0_0, 9, 1;
L_0000027778f917b0 .part v0000027778f24ec0_0, 7, 2;
L_0000027778f909f0 .part v0000027778f24ec0_0, 6, 1;
L_0000027778f91490 .part v0000027778f24ec0_0, 5, 1;
L_0000027778f90db0 .part v0000027778f24ec0_0, 4, 1;
L_0000027778f90a90 .part v0000027778f24ec0_0, 1, 3;
L_0000027778f90e50 .part v0000027778f24ec0_0, 0, 1;
L_0000027778f90ef0 .part L_0000027778f917b0, 0, 1;
L_0000027778f90950 .concat [ 1 2 1 0], L_0000027778f909f0, L_0000027778f917b0, L_0000027778f915d0;
L_0000027778f8fc30 .part v0000027778f23480_0, 3, 1;
L_0000027778f8fb90 .part v0000027778f23480_0, 1, 2;
L_0000027778f8edd0 .part v0000027778f23480_0, 0, 1;
L_0000027778f90090 .concat [ 2 1 0 0], L_0000027778f8fb90, L_0000027778f8fc30;
L_0000027778f8f4b0 .part v0000027778f24380_0, 2, 1;
L_0000027778f8e830 .part v0000027778f24380_0, 0, 2;
S_0000027778eab8b0 .scope module, "ad" "aludec" 4 145, 4 193 0, S_0000027778e7c460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_0000027778f02da0 .functor AND 1, L_0000027778f8eab0, L_0000027778f913f0, C4<1>, C4<1>;
v0000027778f24100_0 .var "ALUControl", 2 0;
v0000027778f23b60_0 .net "ALUOp", 1 0, L_0000027778f90c70;  alias, 1 drivers
v0000027778f24600_0 .net "RtypeSub", 0 0, L_0000027778f02da0;  1 drivers
v0000027778f24420_0 .net "funct3", 2 0, L_0000027778f8e290;  alias, 1 drivers
v0000027778f25000_0 .net "funct7b5", 0 0, L_0000027778f8eab0;  alias, 1 drivers
v0000027778f24740_0 .net "opb5", 0 0, L_0000027778f913f0;  1 drivers
E_0000027778f0f9f0 .event anyedge, v0000027778f23b60_0, v0000027778f24420_0, v0000027778f24600_0;
S_0000027778eaba40 .scope module, "controlregE" "floprc" 4 148, 4 392 0, S_0000027778e7c460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 10 "d";
    .port_info 4 /OUTPUT 10 "q";
P_0000027778f0eff0 .param/l "WIDTH" 0 4 392, +C4<00000000000000000000000000001010>;
v0000027778f23ca0_0 .net "clear", 0 0, L_0000027778f027f0;  alias, 1 drivers
v0000027778f24d80_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f23fc0_0 .net "d", 9 0, L_0000027778f91cb0;  1 drivers
v0000027778f24ec0_0 .var "q", 9 0;
v0000027778f250a0_0 .net "reset", 0 0, v0000027778f91710_0;  alias, 1 drivers
E_0000027778f0f670 .event posedge, v0000027778f250a0_0, v0000027778f23d40_0;
S_0000027778ec1d30 .scope module, "controlregM" "flopr" 4 156, 4 360 0, S_0000027778e7c460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0000027778f0f170 .param/l "WIDTH" 0 4 360, +C4<00000000000000000000000000000100>;
v0000027778f242e0_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f23a20_0 .net "d", 3 0, L_0000027778f90950;  1 drivers
v0000027778f23480_0 .var "q", 3 0;
v0000027778f23f20_0 .net "reset", 0 0, v0000027778f91710_0;  alias, 1 drivers
S_0000027778ec1ec0 .scope module, "controlregW" "flopr" 4 161, 4 360 0, S_0000027778e7c460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "d";
    .port_info 3 /OUTPUT 3 "q";
P_0000027778f0f430 .param/l "WIDTH" 0 4 360, +C4<00000000000000000000000000000011>;
v0000027778f247e0_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f25140_0 .net "d", 2 0, L_0000027778f90090;  1 drivers
v0000027778f24380_0 .var "q", 2 0;
v0000027778f249c0_0 .net "reset", 0 0, v0000027778f91710_0;  alias, 1 drivers
S_0000027778ebd8a0 .scope module, "md" "maindec" 4 143, 4 166 0, S_0000027778e7c460;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v0000027778f24920_0 .net "ALUOp", 1 0, L_0000027778f90c70;  alias, 1 drivers
v0000027778f24a60_0 .net "ALUSrc", 0 0, L_0000027778f91fd0;  alias, 1 drivers
v0000027778f23ac0_0 .net "Branch", 0 0, L_0000027778f91530;  alias, 1 drivers
v0000027778f24b00_0 .net "ImmSrc", 1 0, L_0000027778f90f90;  alias, 1 drivers
v0000027778f24c40_0 .net "Jump", 0 0, L_0000027778f912b0;  alias, 1 drivers
v0000027778f24ce0_0 .net "MemWrite", 0 0, L_0000027778f91b70;  alias, 1 drivers
v0000027778f237a0_0 .net "RegWrite", 0 0, L_0000027778f91ad0;  alias, 1 drivers
v0000027778f24e20_0 .net "ResultSrc", 1 0, L_0000027778f91170;  alias, 1 drivers
v0000027778f25320_0 .net *"_ivl_10", 10 0, v0000027778f23520_0;  1 drivers
v0000027778f23520_0 .var "controls", 10 0;
v0000027778f235c0_0 .net "op", 6 0, L_0000027778f8f9b0;  alias, 1 drivers
E_0000027778f0f4b0 .event anyedge, v0000027778f235c0_0;
L_0000027778f91ad0 .part v0000027778f23520_0, 10, 1;
L_0000027778f90f90 .part v0000027778f23520_0, 8, 2;
L_0000027778f91fd0 .part v0000027778f23520_0, 7, 1;
L_0000027778f91b70 .part v0000027778f23520_0, 6, 1;
L_0000027778f91170 .part v0000027778f23520_0, 4, 2;
L_0000027778f91530 .part v0000027778f23520_0, 3, 1;
L_0000027778f90c70 .part v0000027778f23520_0, 1, 2;
L_0000027778f912b0 .part v0000027778f23520_0, 0, 1;
S_0000027778ebda30 .scope module, "dp" "datapath" 4 101, 4 219 0, S_0000027778e7c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "StallF";
    .port_info 3 /OUTPUT 32 "PCF";
    .port_info 4 /INPUT 32 "InstrF";
    .port_info 5 /OUTPUT 7 "opD";
    .port_info 6 /OUTPUT 3 "funct3D";
    .port_info 7 /OUTPUT 1 "funct7b5D";
    .port_info 8 /INPUT 1 "StallD";
    .port_info 9 /INPUT 1 "FlushD";
    .port_info 10 /INPUT 2 "ImmSrcD";
    .port_info 11 /INPUT 1 "FlushE";
    .port_info 12 /INPUT 2 "ForwardAE";
    .port_info 13 /INPUT 2 "ForwardBE";
    .port_info 14 /INPUT 1 "PCSrcE";
    .port_info 15 /INPUT 3 "ALUControlE";
    .port_info 16 /INPUT 1 "ALUSrcE";
    .port_info 17 /OUTPUT 1 "ZeroE";
    .port_info 18 /INPUT 1 "MemWriteM";
    .port_info 19 /OUTPUT 32 "WriteDataM";
    .port_info 20 /OUTPUT 32 "ALUResultM";
    .port_info 21 /INPUT 32 "ReadDataM";
    .port_info 22 /INPUT 1 "RegWriteW";
    .port_info 23 /INPUT 2 "ResultSrcW";
    .port_info 24 /OUTPUT 5 "Rs1D";
    .port_info 25 /OUTPUT 5 "Rs2D";
    .port_info 26 /OUTPUT 5 "Rs1E";
    .port_info 27 /OUTPUT 5 "Rs2E";
    .port_info 28 /OUTPUT 5 "RdE";
    .port_info 29 /OUTPUT 5 "RdM";
    .port_info 30 /OUTPUT 5 "RdW";
L_0000027778f02be0 .functor NOT 1, L_0000027778f8fe10, C4<0>, C4<0>, C4<0>;
L_0000027778f02860 .functor NOT 1, L_0000027778f02710, C4<0>, C4<0>, C4<0>;
v0000027778f86600_0 .net "ALUControlE", 2 0, L_0000027778f90a90;  alias, 1 drivers
v0000027778f87c80_0 .net "ALUResultE", 31 0, v0000027778f808f0_0;  1 drivers
v0000027778f864c0_0 .net "ALUResultM", 31 0, L_0000027778ff0940;  alias, 1 drivers
v0000027778f87e60_0 .net "ALUResultW", 31 0, L_0000027778fefb80;  1 drivers
v0000027778f87fa0_0 .net "ALUSrcE", 0 0, L_0000027778f90e50;  alias, 1 drivers
v0000027778f87f00_0 .net "FlushD", 0 0, L_0000027778f02780;  alias, 1 drivers
v0000027778f861a0_0 .net "FlushE", 0 0, L_0000027778f027f0;  alias, 1 drivers
v0000027778f866a0_0 .net "ForwardAE", 1 0, v0000027778f89a10_0;  alias, 1 drivers
v0000027778f86740_0 .net "ForwardBE", 1 0, v0000027778f8d670_0;  alias, 1 drivers
v0000027778f8a050_0 .net "ImmExtD", 31 0, v0000027778f836c0_0;  1 drivers
v0000027778f882f0_0 .net "ImmExtE", 31 0, L_0000027778f8e8d0;  1 drivers
v0000027778f88bb0_0 .net "ImmSrcD", 1 0, L_0000027778f90f90;  alias, 1 drivers
v0000027778f89970_0 .net "InstrD", 31 0, L_0000027778f8f870;  1 drivers
v0000027778f895b0_0 .net "InstrF", 31 0, L_0000027778fec8b0;  alias, 1 drivers
v0000027778f89330_0 .net "MemWriteM", 0 0, L_0000027778f8edd0;  alias, 1 drivers
v0000027778f88390_0 .net "PCD", 31 0, L_0000027778f8e5b0;  1 drivers
v0000027778f88b10_0 .net "PCE", 31 0, L_0000027778f8f910;  1 drivers
v0000027778f88a70_0 .net "PCF", 31 0, v0000027778f83bc0_0;  alias, 1 drivers
v0000027778f88610_0 .net "PCNextF", 31 0, L_0000027778f8e3d0;  1 drivers
v0000027778f88e30_0 .net "PCPlus4D", 31 0, L_0000027778f8f550;  1 drivers
v0000027778f88890_0 .net "PCPlus4E", 31 0, L_0000027778f903b0;  1 drivers
v0000027778f88430_0 .net "PCPlus4F", 31 0, L_0000027778f8e650;  1 drivers
v0000027778f88ed0_0 .net "PCPlus4M", 31 0, L_0000027778fefe00;  1 drivers
v0000027778f88f70_0 .net "PCPlus4W", 31 0, L_0000027778ff0260;  1 drivers
v0000027778f89fb0_0 .net "PCSrcE", 0 0, L_0000027778f024e0;  alias, 1 drivers
v0000027778f886b0_0 .net "PCTargetE", 31 0, L_0000027778ff0ee0;  1 drivers
v0000027778f89b50_0 .net "RD1D", 31 0, L_0000027778f8e470;  1 drivers
v0000027778f89dd0_0 .net "RD1E", 31 0, L_0000027778f8f690;  1 drivers
v0000027778f893d0_0 .net "RD2D", 31 0, L_0000027778f8fcd0;  1 drivers
v0000027778f89010_0 .net "RD2E", 31 0, L_0000027778f8e330;  1 drivers
v0000027778f89ab0_0 .net "RdD", 4 0, L_0000027778f8ef10;  1 drivers
v0000027778f89d30_0 .net "RdE", 4 0, L_0000027778f8feb0;  alias, 1 drivers
v0000027778f89e70_0 .net "RdM", 4 0, L_0000027778ff0080;  alias, 1 drivers
v0000027778f881b0_0 .net "RdW", 4 0, L_0000027778fefa40;  alias, 1 drivers
v0000027778f889d0_0 .net "ReadDataM", 31 0, L_0000027778fec220;  alias, 1 drivers
v0000027778f89790_0 .net "ReadDataW", 31 0, L_0000027778ff06c0;  1 drivers
v0000027778f89830_0 .net "RegWriteW", 0 0, L_0000027778f8f4b0;  alias, 1 drivers
v0000027778f89bf0_0 .net "ResultSrcW", 1 0, L_0000027778f8e830;  alias, 1 drivers
v0000027778f88250_0 .net "ResultW", 31 0, L_0000027778ff0da0;  1 drivers
v0000027778f88c50_0 .net "Rs1D", 4 0, L_0000027778f8ee70;  alias, 1 drivers
v0000027778f88750_0 .net "Rs1E", 4 0, L_0000027778f90130;  alias, 1 drivers
v0000027778f890b0_0 .net "Rs2D", 4 0, L_0000027778f8f5f0;  alias, 1 drivers
v0000027778f89c90_0 .net "Rs2E", 4 0, L_0000027778f8efb0;  alias, 1 drivers
v0000027778f88cf0_0 .net "SrcAE", 31 0, L_0000027778f8f190;  1 drivers
v0000027778f88930_0 .net "SrcBE", 31 0, L_0000027778f904f0;  1 drivers
v0000027778f89f10_0 .net "StallD", 0 0, L_0000027778f02710;  alias, 1 drivers
v0000027778f887f0_0 .net "StallF", 0 0, L_0000027778f8fe10;  alias, 1 drivers
v0000027778f898d0_0 .net "WriteDataE", 31 0, L_0000027778f8f230;  1 drivers
v0000027778f88d90_0 .net "WriteDataM", 31 0, L_0000027778ff0300;  alias, 1 drivers
v0000027778f884d0_0 .net "ZeroE", 0 0, L_0000027778f8ea10;  alias, 1 drivers
v0000027778f89150_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f891f0_0 .net "funct3D", 2 0, L_0000027778f8e290;  alias, 1 drivers
v0000027778f89470_0 .net "funct7b5D", 0 0, L_0000027778f8eab0;  alias, 1 drivers
v0000027778f89290_0 .net "opD", 6 0, L_0000027778f8f9b0;  alias, 1 drivers
v0000027778f89510_0 .net "reset", 0 0, v0000027778f91710_0;  alias, 1 drivers
L_0000027778f8f0f0 .concat [ 32 32 32 0], L_0000027778f8e650, v0000027778f83bc0_0, L_0000027778fec8b0;
L_0000027778f8f870 .part v0000027778f82720_0, 64, 32;
L_0000027778f8e5b0 .part v0000027778f82720_0, 32, 32;
L_0000027778f8f550 .part v0000027778f82720_0, 0, 32;
L_0000027778f8f9b0 .part L_0000027778f8f870, 0, 7;
L_0000027778f8e290 .part L_0000027778f8f870, 12, 3;
L_0000027778f8eab0 .part L_0000027778f8f870, 30, 1;
L_0000027778f8ee70 .part L_0000027778f8f870, 15, 5;
L_0000027778f8f5f0 .part L_0000027778f8f870, 20, 5;
L_0000027778f8ef10 .part L_0000027778f8f870, 7, 5;
L_0000027778f8fff0 .part L_0000027778f8f870, 7, 25;
LS_0000027778f901d0_0_0 .concat [ 32 32 5 5], L_0000027778f8f550, v0000027778f836c0_0, L_0000027778f8ef10, L_0000027778f8f5f0;
LS_0000027778f901d0_0_4 .concat [ 5 32 32 32], L_0000027778f8ee70, L_0000027778f8e5b0, L_0000027778f8fcd0, L_0000027778f8e470;
L_0000027778f901d0 .concat [ 74 101 0 0], LS_0000027778f901d0_0_0, LS_0000027778f901d0_0_4;
L_0000027778f8f690 .part v0000027778f827c0_0, 143, 32;
L_0000027778f8e330 .part v0000027778f827c0_0, 111, 32;
L_0000027778f8f910 .part v0000027778f827c0_0, 79, 32;
L_0000027778f90130 .part v0000027778f827c0_0, 74, 5;
L_0000027778f8efb0 .part v0000027778f827c0_0, 69, 5;
L_0000027778f8feb0 .part v0000027778f827c0_0, 64, 5;
L_0000027778f8e8d0 .part v0000027778f827c0_0, 32, 32;
L_0000027778f903b0 .part v0000027778f827c0_0, 0, 32;
L_0000027778ff0e40 .concat [ 32 5 32 32], L_0000027778f903b0, L_0000027778f8feb0, L_0000027778f8f230, v0000027778f808f0_0;
L_0000027778ff0940 .part v0000027778f84020_0, 69, 32;
L_0000027778ff0300 .part v0000027778f84020_0, 37, 32;
L_0000027778ff0080 .part v0000027778f84020_0, 32, 5;
L_0000027778fefe00 .part v0000027778f84020_0, 0, 32;
L_0000027778ff09e0 .concat [ 32 5 32 32], L_0000027778fefe00, L_0000027778ff0080, L_0000027778fec220, L_0000027778ff0940;
L_0000027778fefb80 .part v0000027778f87280_0, 69, 32;
L_0000027778ff06c0 .part v0000027778f87280_0, 37, 32;
L_0000027778fefa40 .part v0000027778f87280_0, 32, 5;
L_0000027778ff0260 .part v0000027778f87280_0, 0, 32;
S_0000027778e8f510 .scope module, "alu" "alu" 4 299, 4 445 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0000027778f028d0 .functor NOT 32, L_0000027778f904f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027778f02c50 .functor NOT 1, L_0000027778f8f370, C4<0>, C4<0>, C4<0>;
L_0000027778f02e80 .functor NOT 1, L_0000027778f8f410, C4<0>, C4<0>, C4<0>;
L_0000027778ecefc0 .functor AND 1, L_0000027778f02c50, L_0000027778f02e80, C4<1>, C4<1>;
L_0000027778ecf0a0 .functor NOT 1, L_0000027778f8e510, C4<0>, C4<0>, C4<0>;
L_0000027778ecf340 .functor AND 1, L_0000027778ecf0a0, L_0000027778f8e970, C4<1>, C4<1>;
L_0000027778ecf5e0 .functor OR 1, L_0000027778ecefc0, L_0000027778ecf340, C4<0>, C4<0>;
L_0000027778fecca0 .functor XOR 1, L_0000027778f8eb50, L_0000027778ff0760, C4<0>, C4<0>;
L_0000027778feced0 .functor XOR 1, L_0000027778fecca0, L_0000027778fefae0, C4<0>, C4<0>;
L_0000027778fecfb0 .functor NOT 1, L_0000027778feced0, C4<0>, C4<0>, C4<0>;
L_0000027778fec290 .functor XOR 1, L_0000027778fefd60, L_0000027778fefc20, C4<0>, C4<0>;
L_0000027778fec530 .functor AND 1, L_0000027778fecfb0, L_0000027778fec290, C4<1>, C4<1>;
L_0000027778fec680 .functor AND 1, L_0000027778fec530, L_0000027778ecf5e0, C4<1>, C4<1>;
v0000027778f80490_0 .net *"_ivl_1", 0 0, L_0000027778f90590;  1 drivers
v0000027778f802b0_0 .net *"_ivl_10", 31 0, L_0000027778f90770;  1 drivers
L_0000027778f924c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027778f819d0_0 .net *"_ivl_13", 30 0, L_0000027778f924c0;  1 drivers
v0000027778f81750_0 .net *"_ivl_17", 0 0, L_0000027778f8f370;  1 drivers
v0000027778f80670_0 .net *"_ivl_18", 0 0, L_0000027778f02c50;  1 drivers
v0000027778f817f0_0 .net *"_ivl_2", 31 0, L_0000027778f028d0;  1 drivers
v0000027778f81e30_0 .net *"_ivl_21", 0 0, L_0000027778f8f410;  1 drivers
v0000027778f80ad0_0 .net *"_ivl_22", 0 0, L_0000027778f02e80;  1 drivers
v0000027778f80990_0 .net *"_ivl_24", 0 0, L_0000027778ecefc0;  1 drivers
v0000027778f80210_0 .net *"_ivl_27", 0 0, L_0000027778f8e510;  1 drivers
v0000027778f80cb0_0 .net *"_ivl_28", 0 0, L_0000027778ecf0a0;  1 drivers
v0000027778f81570_0 .net *"_ivl_31", 0 0, L_0000027778f8e970;  1 drivers
v0000027778f81a70_0 .net *"_ivl_32", 0 0, L_0000027778ecf340;  1 drivers
L_0000027778f92508 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027778f811b0_0 .net/2u *"_ivl_36", 31 0, L_0000027778f92508;  1 drivers
v0000027778f80850_0 .net *"_ivl_41", 0 0, L_0000027778f8eb50;  1 drivers
v0000027778f81250_0 .net *"_ivl_43", 0 0, L_0000027778ff0760;  1 drivers
v0000027778f80c10_0 .net *"_ivl_44", 0 0, L_0000027778fecca0;  1 drivers
v0000027778f80a30_0 .net *"_ivl_47", 0 0, L_0000027778fefae0;  1 drivers
v0000027778f81b10_0 .net *"_ivl_48", 0 0, L_0000027778feced0;  1 drivers
v0000027778f812f0_0 .net *"_ivl_50", 0 0, L_0000027778fecfb0;  1 drivers
v0000027778f803f0_0 .net *"_ivl_53", 0 0, L_0000027778fefd60;  1 drivers
v0000027778f81610_0 .net *"_ivl_55", 0 0, L_0000027778fefc20;  1 drivers
v0000027778f81bb0_0 .net *"_ivl_56", 0 0, L_0000027778fec290;  1 drivers
v0000027778f81c50_0 .net *"_ivl_58", 0 0, L_0000027778fec530;  1 drivers
v0000027778f80d50_0 .net *"_ivl_6", 31 0, L_0000027778f90630;  1 drivers
v0000027778f807b0_0 .net *"_ivl_9", 0 0, L_0000027778f906d0;  1 drivers
v0000027778f81cf0_0 .net "a", 31 0, L_0000027778f8f190;  alias, 1 drivers
v0000027778f80530_0 .net "alucontrol", 2 0, L_0000027778f90a90;  alias, 1 drivers
v0000027778f80710_0 .net "b", 31 0, L_0000027778f904f0;  alias, 1 drivers
v0000027778f81ed0_0 .net "condinvb", 31 0, L_0000027778f8e790;  1 drivers
v0000027778f81f70_0 .net "isAddSub", 0 0, L_0000027778ecf5e0;  1 drivers
v0000027778f808f0_0 .var "result", 31 0;
v0000027778f82010_0 .net "sum", 31 0, L_0000027778f908b0;  1 drivers
v0000027778f80f30_0 .net "v", 0 0, L_0000027778fec680;  1 drivers
v0000027778f83580_0 .net "zero", 0 0, L_0000027778f8ea10;  alias, 1 drivers
E_0000027778f0f530/0 .event anyedge, v0000027778efc840_0, v0000027778f82010_0, v0000027778f81cf0_0, v0000027778f80710_0;
E_0000027778f0f530/1 .event anyedge, v0000027778f82010_0, v0000027778f80f30_0, v0000027778f80710_0;
E_0000027778f0f530 .event/or E_0000027778f0f530/0, E_0000027778f0f530/1;
L_0000027778f90590 .part L_0000027778f90a90, 0, 1;
L_0000027778f8e790 .functor MUXZ 32, L_0000027778f904f0, L_0000027778f028d0, L_0000027778f90590, C4<>;
L_0000027778f90630 .arith/sum 32, L_0000027778f8f190, L_0000027778f8e790;
L_0000027778f906d0 .part L_0000027778f90a90, 0, 1;
L_0000027778f90770 .concat [ 1 31 0 0], L_0000027778f906d0, L_0000027778f924c0;
L_0000027778f908b0 .arith/sum 32, L_0000027778f90630, L_0000027778f90770;
L_0000027778f8f370 .part L_0000027778f90a90, 2, 1;
L_0000027778f8f410 .part L_0000027778f90a90, 1, 1;
L_0000027778f8e510 .part L_0000027778f90a90, 1, 1;
L_0000027778f8e970 .part L_0000027778f90a90, 0, 1;
L_0000027778f8ea10 .cmp/eq 32, v0000027778f808f0_0, L_0000027778f92508;
L_0000027778f8eb50 .part L_0000027778f90a90, 0, 1;
L_0000027778ff0760 .part L_0000027778f8f190, 31, 1;
L_0000027778fefae0 .part L_0000027778f904f0, 31, 1;
L_0000027778fefd60 .part L_0000027778f8f190, 31, 1;
L_0000027778fefc20 .part L_0000027778f908b0, 31, 1;
S_0000027778f2dcd0 .scope module, "branchadd" "adder" 4 300, 4 336 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000027778f82680_0 .net "a", 31 0, L_0000027778f8e8d0;  alias, 1 drivers
v0000027778f824a0_0 .net "b", 31 0, L_0000027778f8f910;  alias, 1 drivers
v0000027778f82360_0 .net "y", 31 0, L_0000027778ff0ee0;  alias, 1 drivers
L_0000027778ff0ee0 .arith/sum 32, L_0000027778f8e8d0, L_0000027778f8f910;
S_0000027778f2dff0 .scope module, "ext" "extend" 4 289, 4 342 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0000027778f836c0_0 .var "immext", 31 0;
v0000027778f83080_0 .net "immsrc", 1 0, L_0000027778f90f90;  alias, 1 drivers
v0000027778f83760_0 .net "instr", 31 7, L_0000027778f8fff0;  1 drivers
E_0000027778f107f0/0 .event anyedge, v0000027778f24b00_0, v0000027778f83760_0, v0000027778f83760_0, v0000027778f83760_0;
E_0000027778f107f0/1 .event anyedge, v0000027778f83760_0, v0000027778f83760_0, v0000027778f83760_0, v0000027778f83760_0;
E_0000027778f107f0/2 .event anyedge, v0000027778f83760_0, v0000027778f83760_0, v0000027778f83760_0;
E_0000027778f107f0 .event/or E_0000027778f107f0/0, E_0000027778f107f0/1, E_0000027778f107f0/2;
S_0000027778f2d500 .scope module, "faemux" "mux3" 4 296, 4 414 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000027778f10b70 .param/l "WIDTH" 0 4 414, +C4<00000000000000000000000000100000>;
v0000027778f82900_0 .net *"_ivl_1", 0 0, L_0000027778f8f730;  1 drivers
v0000027778f83300_0 .net *"_ivl_3", 0 0, L_0000027778f8f050;  1 drivers
v0000027778f83120_0 .net *"_ivl_4", 31 0, L_0000027778f90450;  1 drivers
v0000027778f833a0_0 .net "d0", 31 0, L_0000027778f8f690;  alias, 1 drivers
v0000027778f829a0_0 .net "d1", 31 0, L_0000027778ff0da0;  alias, 1 drivers
v0000027778f82180_0 .net "d2", 31 0, L_0000027778ff0940;  alias, 1 drivers
v0000027778f82e00_0 .net "s", 1 0, v0000027778f89a10_0;  alias, 1 drivers
v0000027778f83c60_0 .net "y", 31 0, L_0000027778f8f190;  alias, 1 drivers
L_0000027778f8f730 .part v0000027778f89a10_0, 1, 1;
L_0000027778f8f050 .part v0000027778f89a10_0, 0, 1;
L_0000027778f90450 .functor MUXZ 32, L_0000027778f8f690, L_0000027778ff0da0, L_0000027778f8f050, C4<>;
L_0000027778f8f190 .functor MUXZ 32, L_0000027778f90450, L_0000027778ff0940, L_0000027778f8f730, C4<>;
S_0000027778f2d820 .scope module, "fbemux" "mux3" 4 297, 4 414 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000027778f0fff0 .param/l "WIDTH" 0 4 414, +C4<00000000000000000000000000100000>;
v0000027778f83800_0 .net *"_ivl_1", 0 0, L_0000027778f8e6f0;  1 drivers
v0000027778f83ee0_0 .net *"_ivl_3", 0 0, L_0000027778f8faf0;  1 drivers
v0000027778f82ea0_0 .net *"_ivl_4", 31 0, L_0000027778f90310;  1 drivers
v0000027778f82c20_0 .net "d0", 31 0, L_0000027778f8e330;  alias, 1 drivers
v0000027778f82860_0 .net "d1", 31 0, L_0000027778ff0da0;  alias, 1 drivers
v0000027778f82f40_0 .net "d2", 31 0, L_0000027778ff0940;  alias, 1 drivers
v0000027778f83d00_0 .net "s", 1 0, v0000027778f8d670_0;  alias, 1 drivers
v0000027778f838a0_0 .net "y", 31 0, L_0000027778f8f230;  alias, 1 drivers
L_0000027778f8e6f0 .part v0000027778f8d670_0, 1, 1;
L_0000027778f8faf0 .part v0000027778f8d670_0, 0, 1;
L_0000027778f90310 .functor MUXZ 32, L_0000027778f8e330, L_0000027778ff0da0, L_0000027778f8faf0, C4<>;
L_0000027778f8f230 .functor MUXZ 32, L_0000027778f90310, L_0000027778ff0940, L_0000027778f8e6f0, C4<>;
S_0000027778f2d370 .scope module, "pcadd" "adder" 4 275, 4 336 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000027778f82fe0_0 .net "a", 31 0, v0000027778f83bc0_0;  alias, 1 drivers
L_0000027778f92238 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027778f831c0_0 .net "b", 31 0, L_0000027778f92238;  1 drivers
v0000027778f83440_0 .net "y", 31 0, L_0000027778f8e650;  alias, 1 drivers
L_0000027778f8e650 .arith/sum 32, v0000027778f83bc0_0, L_0000027778f92238;
S_0000027778f2db40 .scope module, "pcmux" "mux2" 4 273, 4 406 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000027778f10a30 .param/l "WIDTH" 0 4 406, +C4<00000000000000000000000000100000>;
v0000027778f839e0_0 .net "d0", 31 0, L_0000027778f8e650;  alias, 1 drivers
v0000027778f82400_0 .net "d1", 31 0, L_0000027778ff0ee0;  alias, 1 drivers
v0000027778f82540_0 .net "s", 0 0, L_0000027778f024e0;  alias, 1 drivers
v0000027778f82b80_0 .net "y", 31 0, L_0000027778f8e3d0;  alias, 1 drivers
L_0000027778f8e3d0 .functor MUXZ 32, L_0000027778f8e650, L_0000027778ff0ee0, L_0000027778f024e0, C4<>;
S_0000027778f2de60 .scope module, "pcreg" "flopenr" 4 274, 4 370 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0000027778f0fef0 .param/l "WIDTH" 0 4 370, +C4<00000000000000000000000000100000>;
v0000027778f83620_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f83940_0 .net "d", 31 0, L_0000027778f8e3d0;  alias, 1 drivers
v0000027778f83260_0 .net "en", 0 0, L_0000027778f02be0;  1 drivers
v0000027778f83bc0_0 .var "q", 31 0;
v0000027778f825e0_0 .net "reset", 0 0, v0000027778f91710_0;  alias, 1 drivers
S_0000027778f2e180 .scope module, "regD" "flopenrc" 4 278, 4 380 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 96 "d";
    .port_info 5 /OUTPUT 96 "q";
P_0000027778f100f0 .param/l "WIDTH" 0 4 380, +C4<00000000000000000000000001100000>;
v0000027778f82a40_0 .net "clear", 0 0, L_0000027778f02780;  alias, 1 drivers
v0000027778f834e0_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f83a80_0 .net "d", 95 0, L_0000027778f8f0f0;  1 drivers
v0000027778f83b20_0 .net "en", 0 0, L_0000027778f02860;  1 drivers
v0000027778f82720_0 .var "q", 95 0;
v0000027778f822c0_0 .net "reset", 0 0, v0000027778f91710_0;  alias, 1 drivers
S_0000027778f2d9b0 .scope module, "regE" "floprc" 4 292, 4 392 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 175 "d";
    .port_info 4 /OUTPUT 175 "q";
P_0000027778f105b0 .param/l "WIDTH" 0 4 392, +C4<00000000000000000000000010101111>;
v0000027778f83da0_0 .net "clear", 0 0, L_0000027778f027f0;  alias, 1 drivers
v0000027778f82ae0_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f83e40_0 .net "d", 174 0, L_0000027778f901d0;  1 drivers
v0000027778f827c0_0 .var "q", 174 0;
v0000027778f83f80_0 .net "reset", 0 0, v0000027778f91710_0;  alias, 1 drivers
S_0000027778f2d690 .scope module, "regM" "flopr" 4 303, 4 360 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 101 "d";
    .port_info 3 /OUTPUT 101 "q";
P_0000027778f102b0 .param/l "WIDTH" 0 4 360, +C4<00000000000000000000000001100101>;
v0000027778f82cc0_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f82d60_0 .net "d", 100 0, L_0000027778ff0e40;  1 drivers
v0000027778f84020_0 .var "q", 100 0;
v0000027778f82220_0 .net "reset", 0 0, v0000027778f91710_0;  alias, 1 drivers
S_0000027778f84c80 .scope module, "regW" "flopr" 4 308, 4 360 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 101 "d";
    .port_info 3 /OUTPUT 101 "q";
P_0000027778f10030 .param/l "WIDTH" 0 4 360, +C4<00000000000000000000000001100101>;
v0000027778f86920_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f876e0_0 .net "d", 100 0, L_0000027778ff09e0;  1 drivers
v0000027778f87280_0 .var "q", 100 0;
v0000027778f862e0_0 .net "reset", 0 0, v0000027778f91710_0;  alias, 1 drivers
S_0000027778f84e10 .scope module, "resultmux" "mux3" 4 311, 4 414 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000027778f109b0 .param/l "WIDTH" 0 4 414, +C4<00000000000000000000000000100000>;
v0000027778f87000_0 .net *"_ivl_1", 0 0, L_0000027778ff0800;  1 drivers
v0000027778f86a60_0 .net *"_ivl_3", 0 0, L_0000027778feff40;  1 drivers
v0000027778f870a0_0 .net *"_ivl_4", 31 0, L_0000027778ff0f80;  1 drivers
v0000027778f88040_0 .net "d0", 31 0, L_0000027778fefb80;  alias, 1 drivers
v0000027778f86ce0_0 .net "d1", 31 0, L_0000027778ff06c0;  alias, 1 drivers
v0000027778f87960_0 .net "d2", 31 0, L_0000027778ff0260;  alias, 1 drivers
v0000027778f86b00_0 .net "s", 1 0, L_0000027778f8e830;  alias, 1 drivers
v0000027778f86d80_0 .net "y", 31 0, L_0000027778ff0da0;  alias, 1 drivers
L_0000027778ff0800 .part L_0000027778f8e830, 1, 1;
L_0000027778feff40 .part L_0000027778f8e830, 0, 1;
L_0000027778ff0f80 .functor MUXZ 32, L_0000027778fefb80, L_0000027778ff06c0, L_0000027778feff40, C4<>;
L_0000027778ff0da0 .functor MUXZ 32, L_0000027778ff0f80, L_0000027778ff0260, L_0000027778ff0800, C4<>;
S_0000027778f852c0 .scope module, "rf" "regfile" 4 288, 4 315 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000027778f86ba0_0 .net *"_ivl_0", 31 0, L_0000027778f8fa50;  1 drivers
v0000027778f86c40_0 .net *"_ivl_10", 6 0, L_0000027778f8e1f0;  1 drivers
L_0000027778f92310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027778f86560_0 .net *"_ivl_13", 1 0, L_0000027778f92310;  1 drivers
L_0000027778f92358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027778f87140_0 .net/2u *"_ivl_14", 31 0, L_0000027778f92358;  1 drivers
v0000027778f87820_0 .net *"_ivl_18", 31 0, L_0000027778f8f2d0;  1 drivers
L_0000027778f923a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027778f875a0_0 .net *"_ivl_21", 26 0, L_0000027778f923a0;  1 drivers
L_0000027778f923e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027778f867e0_0 .net/2u *"_ivl_22", 31 0, L_0000027778f923e8;  1 drivers
v0000027778f87780_0 .net *"_ivl_24", 0 0, L_0000027778f8ec90;  1 drivers
v0000027778f86e20_0 .net *"_ivl_26", 31 0, L_0000027778f90270;  1 drivers
v0000027778f871e0_0 .net *"_ivl_28", 6 0, L_0000027778f90810;  1 drivers
L_0000027778f92280 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027778f87d20_0 .net *"_ivl_3", 26 0, L_0000027778f92280;  1 drivers
L_0000027778f92430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027778f873c0_0 .net *"_ivl_31", 1 0, L_0000027778f92430;  1 drivers
L_0000027778f92478 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027778f86240_0 .net/2u *"_ivl_32", 31 0, L_0000027778f92478;  1 drivers
L_0000027778f922c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027778f87320_0 .net/2u *"_ivl_4", 31 0, L_0000027778f922c8;  1 drivers
v0000027778f86380_0 .net *"_ivl_6", 0 0, L_0000027778f8ebf0;  1 drivers
v0000027778f87500_0 .net *"_ivl_8", 31 0, L_0000027778f8ff50;  1 drivers
v0000027778f87be0_0 .net "a1", 4 0, L_0000027778f8ee70;  alias, 1 drivers
v0000027778f86420_0 .net "a2", 4 0, L_0000027778f8f5f0;  alias, 1 drivers
v0000027778f86ec0_0 .net "a3", 4 0, L_0000027778fefa40;  alias, 1 drivers
v0000027778f87640_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f86f60_0 .net "rd1", 31 0, L_0000027778f8e470;  alias, 1 drivers
v0000027778f87460_0 .net "rd2", 31 0, L_0000027778f8fcd0;  alias, 1 drivers
v0000027778f87dc0 .array "rf", 0 31, 31 0;
v0000027778f869c0_0 .net "wd3", 31 0, L_0000027778ff0da0;  alias, 1 drivers
v0000027778f878c0_0 .net "we3", 0 0, L_0000027778f8f4b0;  alias, 1 drivers
E_0000027778f10670 .event negedge, v0000027778f23d40_0;
L_0000027778f8fa50 .concat [ 5 27 0 0], L_0000027778f8ee70, L_0000027778f92280;
L_0000027778f8ebf0 .cmp/ne 32, L_0000027778f8fa50, L_0000027778f922c8;
L_0000027778f8ff50 .array/port v0000027778f87dc0, L_0000027778f8e1f0;
L_0000027778f8e1f0 .concat [ 5 2 0 0], L_0000027778f8ee70, L_0000027778f92310;
L_0000027778f8e470 .functor MUXZ 32, L_0000027778f92358, L_0000027778f8ff50, L_0000027778f8ebf0, C4<>;
L_0000027778f8f2d0 .concat [ 5 27 0 0], L_0000027778f8f5f0, L_0000027778f923a0;
L_0000027778f8ec90 .cmp/ne 32, L_0000027778f8f2d0, L_0000027778f923e8;
L_0000027778f90270 .array/port v0000027778f87dc0, L_0000027778f90810;
L_0000027778f90810 .concat [ 5 2 0 0], L_0000027778f8f5f0, L_0000027778f92430;
L_0000027778f8fcd0 .functor MUXZ 32, L_0000027778f92478, L_0000027778f90270, L_0000027778f8ec90, C4<>;
S_0000027778f855e0 .scope module, "srcbmux" "mux2" 4 298, 4 406 0, S_0000027778ebda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000027778f10170 .param/l "WIDTH" 0 4 406, +C4<00000000000000000000000000100000>;
v0000027778f87a00_0 .net "d0", 31 0, L_0000027778f8f230;  alias, 1 drivers
v0000027778f86880_0 .net "d1", 31 0, L_0000027778f8e8d0;  alias, 1 drivers
v0000027778f87aa0_0 .net "s", 0 0, L_0000027778f90e50;  alias, 1 drivers
v0000027778f87b40_0 .net "y", 31 0, L_0000027778f904f0;  alias, 1 drivers
L_0000027778f904f0 .functor MUXZ 32, L_0000027778f8f230, L_0000027778f8e8d0, L_0000027778f90e50, C4<>;
S_0000027778f84320 .scope module, "hu" "hazardunit" 4 96, 4 8 0, S_0000027778e7c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "Rs1D";
    .port_info 3 /INPUT 5 "Rs2D";
    .port_info 4 /INPUT 5 "Rs1E";
    .port_info 5 /INPUT 5 "Rs2E";
    .port_info 6 /INPUT 5 "RdE";
    .port_info 7 /INPUT 5 "RdM";
    .port_info 8 /INPUT 5 "RdW";
    .port_info 9 /INPUT 1 "RegWriteM";
    .port_info 10 /INPUT 1 "RegWriteW";
    .port_info 11 /INPUT 1 "ResultSrcEb0";
    .port_info 12 /INPUT 1 "PCSrcE";
    .port_info 13 /OUTPUT 2 "ForwardAE";
    .port_info 14 /OUTPUT 2 "ForwardBE";
    .port_info 15 /OUTPUT 1 "StallF";
    .port_info 16 /OUTPUT 1 "StallD";
    .port_info 17 /OUTPUT 1 "FlushD";
    .port_info 18 /OUTPUT 1 "FlushE";
L_0000027778f026a0 .functor OR 1, L_0000027778f8fd70, L_0000027778f8f7d0, C4<0>, C4<0>;
L_0000027778f02e10 .functor AND 1, L_0000027778f90ef0, L_0000027778f026a0, C4<1>, C4<1>;
L_0000027778f02710 .functor BUFZ 1, L_0000027778f8fe10, C4<0>, C4<0>, C4<0>;
L_0000027778f02780 .functor BUFZ 1, L_0000027778f024e0, C4<0>, C4<0>, C4<0>;
L_0000027778f027f0 .functor OR 1, L_0000027778f8fe10, L_0000027778f024e0, C4<0>, C4<0>;
v0000027778f88570_0 .net "FlushD", 0 0, L_0000027778f02780;  alias, 1 drivers
v0000027778f896f0_0 .net "FlushE", 0 0, L_0000027778f027f0;  alias, 1 drivers
v0000027778f89a10_0 .var "ForwardAE", 1 0;
v0000027778f8d670_0 .var "ForwardBE", 1 0;
v0000027778f8df30_0 .net "PCSrcE", 0 0, L_0000027778f024e0;  alias, 1 drivers
v0000027778f8cdb0_0 .net "RdE", 4 0, L_0000027778f8feb0;  alias, 1 drivers
v0000027778f8cb30_0 .net "RdM", 4 0, L_0000027778ff0080;  alias, 1 drivers
v0000027778f8dcb0_0 .net "RdW", 4 0, L_0000027778fefa40;  alias, 1 drivers
v0000027778f8d850_0 .net "RegWriteM", 0 0, L_0000027778f8fc30;  alias, 1 drivers
v0000027778f8cbd0_0 .net "RegWriteW", 0 0, L_0000027778f8f4b0;  alias, 1 drivers
v0000027778f8d490_0 .net "ResultSrcEb0", 0 0, L_0000027778f90ef0;  alias, 1 drivers
v0000027778f8cf90_0 .net "Rs1D", 4 0, L_0000027778f8ee70;  alias, 1 drivers
v0000027778f8c590_0 .net "Rs1E", 4 0, L_0000027778f90130;  alias, 1 drivers
v0000027778f8d2b0_0 .net "Rs2D", 4 0, L_0000027778f8f5f0;  alias, 1 drivers
v0000027778f8d030_0 .net "Rs2E", 4 0, L_0000027778f8efb0;  alias, 1 drivers
v0000027778f8d5d0_0 .net "StallD", 0 0, L_0000027778f02710;  alias, 1 drivers
v0000027778f8d0d0_0 .net "StallF", 0 0, L_0000027778f8fe10;  alias, 1 drivers
v0000027778f8c8b0_0 .net *"_ivl_0", 0 0, L_0000027778f8fd70;  1 drivers
L_0000027778f921f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027778f8ddf0_0 .net/2s *"_ivl_10", 1 0, L_0000027778f921f0;  1 drivers
v0000027778f8c310_0 .net *"_ivl_12", 1 0, L_0000027778f8ed30;  1 drivers
v0000027778f8cef0_0 .net *"_ivl_2", 0 0, L_0000027778f8f7d0;  1 drivers
v0000027778f8dd50_0 .net *"_ivl_4", 0 0, L_0000027778f026a0;  1 drivers
v0000027778f8d3f0_0 .net *"_ivl_6", 0 0, L_0000027778f02e10;  1 drivers
L_0000027778f921a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027778f8c270_0 .net/2s *"_ivl_8", 1 0, L_0000027778f921a8;  1 drivers
v0000027778f8d350_0 .net "clk", 0 0, v0000027778f90d10_0;  alias, 1 drivers
v0000027778f8dfd0_0 .net "reset", 0 0, v0000027778f91710_0;  alias, 1 drivers
E_0000027778f102f0/0 .event anyedge, v0000027778f80350_0, v0000027778f89e70_0, v0000027778f89c90_0, v0000027778f80df0_0;
E_0000027778f102f0/1 .event anyedge, v0000027778f86ec0_0;
E_0000027778f102f0 .event/or E_0000027778f102f0/0, E_0000027778f102f0/1;
E_0000027778f10bf0/0 .event anyedge, v0000027778f80350_0, v0000027778f89e70_0, v0000027778f88750_0, v0000027778f80df0_0;
E_0000027778f10bf0/1 .event anyedge, v0000027778f86ec0_0;
E_0000027778f10bf0 .event/or E_0000027778f10bf0/0, E_0000027778f10bf0/1;
L_0000027778f8fd70 .cmp/eq 5, L_0000027778f8feb0, L_0000027778f8ee70;
L_0000027778f8f7d0 .cmp/eq 5, L_0000027778f8feb0, L_0000027778f8f5f0;
L_0000027778f8ed30 .functor MUXZ 2, L_0000027778f921f0, L_0000027778f921a8, L_0000027778f02e10, C4<>;
L_0000027778f8fe10 .part L_0000027778f8ed30, 0, 1;
    .scope S_0000027778ebd8a0;
T_0 ;
Ewait_0 .event/or E_0000027778f0f4b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000027778f235c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0000027778f23520_0, 0, 11;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0000027778f23520_0, 0, 11;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0000027778f23520_0, 0, 11;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v0000027778f23520_0, 0, 11;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0000027778f23520_0, 0, 11;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0000027778f23520_0, 0, 11;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v0000027778f23520_0, 0, 11;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000027778f23520_0, 0, 11;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027778eab8b0;
T_1 ;
Ewait_1 .event/or E_0000027778f0f9f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000027778f23b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0000027778f24420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000027778f24100_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0000027778f24600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027778f24100_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027778f24100_0, 0, 3;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027778f24100_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027778f24100_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027778f24100_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027778f24100_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027778f24100_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027778eaba40;
T_2 ;
    %wait E_0000027778f0f670;
    %load/vec4 v0000027778f250a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000027778f24ec0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027778f23ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000027778f24ec0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000027778f23fc0_0;
    %assign/vec4 v0000027778f24ec0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027778ec1d30;
T_3 ;
    %wait E_0000027778f0f670;
    %load/vec4 v0000027778f23f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027778f23480_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027778f23a20_0;
    %assign/vec4 v0000027778f23480_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027778ec1ec0;
T_4 ;
    %wait E_0000027778f0f670;
    %load/vec4 v0000027778f249c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027778f24380_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027778f25140_0;
    %assign/vec4 v0000027778f24380_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027778f84320;
T_5 ;
Ewait_2 .event/or E_0000027778f10bf0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000027778f8d850_0;
    %load/vec4 v0000027778f8cb30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027778f8cb30_0;
    %load/vec4 v0000027778f8c590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027778f89a10_0, 0, 2;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027778f8cbd0_0;
    %load/vec4 v0000027778f8dcb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027778f8dcb0_0;
    %load/vec4 v0000027778f8c590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027778f89a10_0, 0, 2;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027778f89a10_0, 0, 2;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027778f84320;
T_6 ;
Ewait_3 .event/or E_0000027778f102f0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0000027778f8d850_0;
    %load/vec4 v0000027778f8cb30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027778f8cb30_0;
    %load/vec4 v0000027778f8d030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027778f8d670_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027778f8cbd0_0;
    %load/vec4 v0000027778f8dcb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027778f8dcb0_0;
    %load/vec4 v0000027778f8d030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027778f8d670_0, 0, 2;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027778f8d670_0, 0, 2;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027778f2de60;
T_7 ;
    %wait E_0000027778f0f670;
    %load/vec4 v0000027778f825e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027778f83bc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000027778f83260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000027778f83940_0;
    %assign/vec4 v0000027778f83bc0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027778f2e180;
T_8 ;
    %wait E_0000027778f0f670;
    %load/vec4 v0000027778f822c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0000027778f82720_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000027778f83b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000027778f82a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0000027778f82720_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000027778f83a80_0;
    %assign/vec4 v0000027778f82720_0, 0;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027778f852c0;
T_9 ;
    %wait E_0000027778f10670;
    %load/vec4 v0000027778f878c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000027778f869c0_0;
    %load/vec4 v0000027778f86ec0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027778f87dc0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027778f2dff0;
T_10 ;
Ewait_4 .event/or E_0000027778f107f0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0000027778f83080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000027778f836c0_0, 0, 32;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0000027778f83760_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000027778f83760_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027778f836c0_0, 0, 32;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0000027778f83760_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000027778f83760_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027778f83760_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027778f836c0_0, 0, 32;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0000027778f83760_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000027778f83760_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027778f83760_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027778f83760_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027778f836c0_0, 0, 32;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0000027778f83760_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0000027778f83760_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027778f83760_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027778f83760_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027778f836c0_0, 0, 32;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027778f2d9b0;
T_11 ;
    %wait E_0000027778f0f670;
    %load/vec4 v0000027778f83f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 175;
    %assign/vec4 v0000027778f827c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000027778f83da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 175;
    %assign/vec4 v0000027778f827c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000027778f83e40_0;
    %assign/vec4 v0000027778f827c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000027778e8f510;
T_12 ;
Ewait_5 .event/or E_0000027778f0f530, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0000027778f80530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000027778f808f0_0, 0, 32;
    %jmp T_12.9;
T_12.0 ;
    %load/vec4 v0000027778f82010_0;
    %store/vec4 v0000027778f808f0_0, 0, 32;
    %jmp T_12.9;
T_12.1 ;
    %load/vec4 v0000027778f82010_0;
    %store/vec4 v0000027778f808f0_0, 0, 32;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v0000027778f81cf0_0;
    %load/vec4 v0000027778f80710_0;
    %and;
    %store/vec4 v0000027778f808f0_0, 0, 32;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v0000027778f81cf0_0;
    %load/vec4 v0000027778f80710_0;
    %or;
    %store/vec4 v0000027778f808f0_0, 0, 32;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0000027778f81cf0_0;
    %load/vec4 v0000027778f80710_0;
    %xor;
    %store/vec4 v0000027778f808f0_0, 0, 32;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0000027778f82010_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000027778f80f30_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0000027778f808f0_0, 0, 32;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0000027778f81cf0_0;
    %load/vec4 v0000027778f80710_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000027778f808f0_0, 0, 32;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0000027778f81cf0_0;
    %load/vec4 v0000027778f80710_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000027778f808f0_0, 0, 32;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000027778f2d690;
T_13 ;
    %wait E_0000027778f0f670;
    %load/vec4 v0000027778f82220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 101;
    %assign/vec4 v0000027778f84020_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000027778f82d60_0;
    %assign/vec4 v0000027778f84020_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000027778f84c80;
T_14 ;
    %wait E_0000027778f0f670;
    %load/vec4 v0000027778f862e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 101;
    %assign/vec4 v0000027778f87280_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000027778f876e0_0;
    %assign/vec4 v0000027778f87280_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000027778e79ed0;
T_15 ;
    %vpi_call/w 4 428 "$readmemh", "riscvtest.txt", v0000027778f24060 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000027778e79d40;
T_16 ;
    %wait E_0000027778f0ed70;
    %load/vec4 v0000027778f244c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000027778f23e80_0;
    %load/vec4 v0000027778f25280_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027778f23980, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000027778f25440;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027778f91710_0, 0;
    %delay 22000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027778f91710_0, 0;
    %end;
    .thread T_17;
    .scope S_0000027778f25440;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027778f90d10_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027778f90d10_0, 0;
    %delay 5000, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0000027778f25440;
T_19 ;
    %wait E_0000027778f10670;
    %load/vec4 v0000027778f91a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000027778f91f30_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000027778f92070_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %vpi_call/w 3 30 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 31 "$stop" {0 0 0};
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000027778f91f30_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_19.4, 6;
    %vpi_call/w 3 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 34 "$stop" {0 0 0};
T_19.4 ;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "riscvp2commented.sv";
