library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;


entity rambod_azimi_clock_divider is
Port (enable : in std_logic;
reset : in std_logic;
clk : in std_logic;
en_out : out std_logic);
end rambod_azimi_clock_divider;

