{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678401728490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678401728491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  9 17:42:08 2023 " "Processing started: Thu Mar  9 17:42:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678401728491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401728491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgrewallab6vhdl -c rgrewallab6vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgrewallab6vhdl -c rgrewallab6vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401728491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678401729231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678401729231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgrewallab6vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgrewallab6vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgrewallab6vhdl-adder " "Found design unit 1: rgrewallab6vhdl-adder" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678401746464 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgrewallab6vhdl " "Found entity 1: rgrewallab6vhdl" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678401746464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401746464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rgrewallab6vhdl " "Elaborating entity \"rgrewallab6vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678401746519 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(26) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(26): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401746521 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(27) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(27): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401746521 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(29) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(29): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401746522 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(30) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(30): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401746522 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(32) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(32): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401746522 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(33) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(33): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401746522 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(35) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(35): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401746522 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin rgrewallab6vhdl.vhd(36) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(36): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678401746522 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carryin rgrewallab6vhdl.vhd(19) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(19): inferring latch(es) for signal or variable \"carryin\", which holds its previous value in one or more paths through the process" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678401746522 "|rgrewallab6vhdl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Carry rgrewallab6vhdl.vhd(19) " "VHDL Process Statement warning at rgrewallab6vhdl.vhd(19): inferring latch(es) for signal or variable \"Carry\", which holds its previous value in one or more paths through the process" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678401746523 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry\[1\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"Carry\[1\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401746523 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry\[2\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"Carry\[2\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401746523 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry\[3\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"Carry\[3\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401746523 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryin\[0\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"carryin\[0\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401746523 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryin\[1\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"carryin\[1\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401746523 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryin\[2\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"carryin\[2\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401746523 "|rgrewallab6vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryin\[3\] rgrewallab6vhdl.vhd(19) " "Inferred latch for \"carryin\[3\]\" at rgrewallab6vhdl.vhd(19)" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401746524 "|rgrewallab6vhdl"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[0\] GND " "Pin \"Hex1\[0\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401747323 "|rgrewallab6vhdl|Hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[1\] GND " "Pin \"Hex1\[1\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401747323 "|rgrewallab6vhdl|Hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[2\] GND " "Pin \"Hex1\[2\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401747323 "|rgrewallab6vhdl|Hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[3\] VCC " "Pin \"Hex1\[3\]\" is stuck at VCC" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401747323 "|rgrewallab6vhdl|Hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[0\] GND " "Pin \"Hex2\[0\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401747323 "|rgrewallab6vhdl|Hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[1\] GND " "Pin \"Hex2\[1\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401747323 "|rgrewallab6vhdl|Hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[2\] GND " "Pin \"Hex2\[2\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401747323 "|rgrewallab6vhdl|Hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[3\] VCC " "Pin \"Hex2\[3\]\" is stuck at VCC" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401747323 "|rgrewallab6vhdl|Hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[4\] GND " "Pin \"Hex2\[4\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401747323 "|rgrewallab6vhdl|Hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[5\] GND " "Pin \"Hex2\[5\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401747323 "|rgrewallab6vhdl|Hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[6\] GND " "Pin \"Hex2\[6\]\" is stuck at GND" {  } { { "rgrewallab6vhdl.vhd" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/VHDL/rgrewallab6vhdl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401747323 "|rgrewallab6vhdl|Hex2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678401747323 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678401747443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678401747919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678401747919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678401748155 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678401748155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678401748155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678401748155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678401748241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  9 17:42:28 2023 " "Processing ended: Thu Mar  9 17:42:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678401748241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678401748241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678401748241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401748241 ""}
