Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jan  5 12:13:47 2025
| Host         : DESKTOP-FEDBMRF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.004        0.000                      0                 1558        0.060        0.000                      0                 1558        3.500        0.000                       0                   639  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.004        0.000                      0                 1558        0.060        0.000                      0                 1558        3.500        0.000                       0                   639  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 1.366ns (21.353%)  route 5.031ns (78.647%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 13.366 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.850     5.924    spi_m/clk_IBUF_BUFG
    SLICE_X108Y79        FDCE                                         r  spi_m/w5500state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     6.442 r  spi_m/w5500state_reg[2]/Q
                         net (fo=122, routed)         0.801     7.243    spi_m/w5500state[2]
    SLICE_X107Y80        LUT3 (Prop_lut3_I1_O)        0.150     7.393 r  spi_m/conf_header[13]_i_47/O
                         net (fo=2, routed)           1.103     8.496    spi_m/conf_header[13]_i_47_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I4_O)        0.326     8.822 r  spi_m/conf_header[13]_i_24/O
                         net (fo=1, routed)           0.810     9.632    spi_m/conf_header[13]_i_24_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I1_O)        0.124     9.756 r  spi_m/conf_header[13]_i_8/O
                         net (fo=2, routed)           0.817    10.573    spi_m/conf_header[13]_i_8_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    10.697 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          0.947    11.645    spi_m/payload_byte_length_1
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.552    12.321    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X101Y84        FDRE                                         r  spi_m/payload_byte_length_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.602    13.366    spi_m/clk_IBUF_BUFG
    SLICE_X101Y84        FDRE                                         r  spi_m/payload_byte_length_reg[12]/C
                         clock pessimism              0.423    13.790    
                         clock uncertainty           -0.035    13.754    
    SLICE_X101Y84        FDRE (Setup_fdre_C_R)       -0.429    13.325    spi_m/payload_byte_length_reg[12]
  -------------------------------------------------------------------
                         required time                         13.325    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 1.366ns (21.353%)  route 5.031ns (78.647%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 13.366 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.850     5.924    spi_m/clk_IBUF_BUFG
    SLICE_X108Y79        FDCE                                         r  spi_m/w5500state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     6.442 r  spi_m/w5500state_reg[2]/Q
                         net (fo=122, routed)         0.801     7.243    spi_m/w5500state[2]
    SLICE_X107Y80        LUT3 (Prop_lut3_I1_O)        0.150     7.393 r  spi_m/conf_header[13]_i_47/O
                         net (fo=2, routed)           1.103     8.496    spi_m/conf_header[13]_i_47_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I4_O)        0.326     8.822 r  spi_m/conf_header[13]_i_24/O
                         net (fo=1, routed)           0.810     9.632    spi_m/conf_header[13]_i_24_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I1_O)        0.124     9.756 r  spi_m/conf_header[13]_i_8/O
                         net (fo=2, routed)           0.817    10.573    spi_m/conf_header[13]_i_8_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    10.697 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          0.947    11.645    spi_m/payload_byte_length_1
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.552    12.321    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X101Y84        FDRE                                         r  spi_m/payload_byte_length_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.602    13.366    spi_m/clk_IBUF_BUFG
    SLICE_X101Y84        FDRE                                         r  spi_m/payload_byte_length_reg[13]/C
                         clock pessimism              0.423    13.790    
                         clock uncertainty           -0.035    13.754    
    SLICE_X101Y84        FDRE (Setup_fdre_C_R)       -0.429    13.325    spi_m/payload_byte_length_reg[13]
  -------------------------------------------------------------------
                         required time                         13.325    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 1.366ns (21.353%)  route 5.031ns (78.647%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 13.366 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.850     5.924    spi_m/clk_IBUF_BUFG
    SLICE_X108Y79        FDCE                                         r  spi_m/w5500state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     6.442 r  spi_m/w5500state_reg[2]/Q
                         net (fo=122, routed)         0.801     7.243    spi_m/w5500state[2]
    SLICE_X107Y80        LUT3 (Prop_lut3_I1_O)        0.150     7.393 r  spi_m/conf_header[13]_i_47/O
                         net (fo=2, routed)           1.103     8.496    spi_m/conf_header[13]_i_47_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I4_O)        0.326     8.822 r  spi_m/conf_header[13]_i_24/O
                         net (fo=1, routed)           0.810     9.632    spi_m/conf_header[13]_i_24_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I1_O)        0.124     9.756 r  spi_m/conf_header[13]_i_8/O
                         net (fo=2, routed)           0.817    10.573    spi_m/conf_header[13]_i_8_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    10.697 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          0.947    11.645    spi_m/payload_byte_length_1
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.552    12.321    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X101Y84        FDRE                                         r  spi_m/payload_byte_length_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.602    13.366    spi_m/clk_IBUF_BUFG
    SLICE_X101Y84        FDRE                                         r  spi_m/payload_byte_length_reg[14]/C
                         clock pessimism              0.423    13.790    
                         clock uncertainty           -0.035    13.754    
    SLICE_X101Y84        FDRE (Setup_fdre_C_R)       -0.429    13.325    spi_m/payload_byte_length_reg[14]
  -------------------------------------------------------------------
                         required time                         13.325    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 1.366ns (21.353%)  route 5.031ns (78.647%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 13.366 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.850     5.924    spi_m/clk_IBUF_BUFG
    SLICE_X108Y79        FDCE                                         r  spi_m/w5500state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     6.442 r  spi_m/w5500state_reg[2]/Q
                         net (fo=122, routed)         0.801     7.243    spi_m/w5500state[2]
    SLICE_X107Y80        LUT3 (Prop_lut3_I1_O)        0.150     7.393 r  spi_m/conf_header[13]_i_47/O
                         net (fo=2, routed)           1.103     8.496    spi_m/conf_header[13]_i_47_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I4_O)        0.326     8.822 r  spi_m/conf_header[13]_i_24/O
                         net (fo=1, routed)           0.810     9.632    spi_m/conf_header[13]_i_24_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I1_O)        0.124     9.756 r  spi_m/conf_header[13]_i_8/O
                         net (fo=2, routed)           0.817    10.573    spi_m/conf_header[13]_i_8_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    10.697 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          0.947    11.645    spi_m/payload_byte_length_1
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.552    12.321    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X101Y84        FDRE                                         r  spi_m/payload_byte_length_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.602    13.366    spi_m/clk_IBUF_BUFG
    SLICE_X101Y84        FDRE                                         r  spi_m/payload_byte_length_reg[15]/C
                         clock pessimism              0.423    13.790    
                         clock uncertainty           -0.035    13.754    
    SLICE_X101Y84        FDRE (Setup_fdre_C_R)       -0.429    13.325    spi_m/payload_byte_length_reg[15]
  -------------------------------------------------------------------
                         required time                         13.325    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/raw_payload_buffer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 1.388ns (21.462%)  route 5.079ns (78.538%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.850     5.924    spi_m/clk_IBUF_BUFG
    SLICE_X108Y79        FDCE                                         r  spi_m/w5500state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     6.442 f  spi_m/w5500state_reg[2]/Q
                         net (fo=122, routed)         1.185     7.627    spi_m/w5500state[2]
    SLICE_X104Y76        LUT4 (Prop_lut4_I0_O)        0.150     7.777 r  spi_m/conf_header[13]_i_36/O
                         net (fo=1, routed)           1.032     8.809    spi_m/conf_header[13]_i_36_n_0
    SLICE_X108Y76        LUT6 (Prop_lut6_I1_O)        0.348     9.157 r  spi_m/conf_header[13]_i_17/O
                         net (fo=1, routed)           0.502     9.659    spi_m/conf_header[13]_i_17_n_0
    SLICE_X108Y76        LUT6 (Prop_lut6_I0_O)        0.124     9.783 r  spi_m/conf_header[13]_i_6/O
                         net (fo=3, routed)           0.928    10.711    spi_m/conf_header[13]_i_6_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    10.835 r  spi_m/raw_payload_buffer[31]_i_1/O
                         net (fo=27, routed)          0.806    11.641    spi_m/raw_payload_buffer_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I5_O)        0.124    11.765 r  spi_m/raw_payload_buffer[6]_i_1/O
                         net (fo=4, routed)           0.626    12.391    spi_m/raw_payload_buffer[6]_i_1_n_0
    SLICE_X106Y83        FDSE                                         r  spi_m/raw_payload_buffer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.676    13.440    spi_m/clk_IBUF_BUFG
    SLICE_X106Y83        FDSE                                         r  spi_m/raw_payload_buffer_reg[0]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X106Y83        FDSE (Setup_fdse_C_S)       -0.429    13.440    spi_m/raw_payload_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/raw_payload_buffer_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 1.388ns (21.462%)  route 5.079ns (78.538%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.850     5.924    spi_m/clk_IBUF_BUFG
    SLICE_X108Y79        FDCE                                         r  spi_m/w5500state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     6.442 f  spi_m/w5500state_reg[2]/Q
                         net (fo=122, routed)         1.185     7.627    spi_m/w5500state[2]
    SLICE_X104Y76        LUT4 (Prop_lut4_I0_O)        0.150     7.777 r  spi_m/conf_header[13]_i_36/O
                         net (fo=1, routed)           1.032     8.809    spi_m/conf_header[13]_i_36_n_0
    SLICE_X108Y76        LUT6 (Prop_lut6_I1_O)        0.348     9.157 r  spi_m/conf_header[13]_i_17/O
                         net (fo=1, routed)           0.502     9.659    spi_m/conf_header[13]_i_17_n_0
    SLICE_X108Y76        LUT6 (Prop_lut6_I0_O)        0.124     9.783 r  spi_m/conf_header[13]_i_6/O
                         net (fo=3, routed)           0.928    10.711    spi_m/conf_header[13]_i_6_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    10.835 r  spi_m/raw_payload_buffer[31]_i_1/O
                         net (fo=27, routed)          0.806    11.641    spi_m/raw_payload_buffer_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I5_O)        0.124    11.765 r  spi_m/raw_payload_buffer[6]_i_1/O
                         net (fo=4, routed)           0.626    12.391    spi_m/raw_payload_buffer[6]_i_1_n_0
    SLICE_X106Y83        FDSE                                         r  spi_m/raw_payload_buffer_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.676    13.440    spi_m/clk_IBUF_BUFG
    SLICE_X106Y83        FDSE                                         r  spi_m/raw_payload_buffer_reg[3]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X106Y83        FDSE (Setup_fdse_C_S)       -0.429    13.440    spi_m/raw_payload_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/raw_payload_buffer_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 1.388ns (21.462%)  route 5.079ns (78.538%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.850     5.924    spi_m/clk_IBUF_BUFG
    SLICE_X108Y79        FDCE                                         r  spi_m/w5500state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     6.442 f  spi_m/w5500state_reg[2]/Q
                         net (fo=122, routed)         1.185     7.627    spi_m/w5500state[2]
    SLICE_X104Y76        LUT4 (Prop_lut4_I0_O)        0.150     7.777 r  spi_m/conf_header[13]_i_36/O
                         net (fo=1, routed)           1.032     8.809    spi_m/conf_header[13]_i_36_n_0
    SLICE_X108Y76        LUT6 (Prop_lut6_I1_O)        0.348     9.157 r  spi_m/conf_header[13]_i_17/O
                         net (fo=1, routed)           0.502     9.659    spi_m/conf_header[13]_i_17_n_0
    SLICE_X108Y76        LUT6 (Prop_lut6_I0_O)        0.124     9.783 r  spi_m/conf_header[13]_i_6/O
                         net (fo=3, routed)           0.928    10.711    spi_m/conf_header[13]_i_6_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    10.835 r  spi_m/raw_payload_buffer[31]_i_1/O
                         net (fo=27, routed)          0.806    11.641    spi_m/raw_payload_buffer_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I5_O)        0.124    11.765 r  spi_m/raw_payload_buffer[6]_i_1/O
                         net (fo=4, routed)           0.626    12.391    spi_m/raw_payload_buffer[6]_i_1_n_0
    SLICE_X106Y83        FDSE                                         r  spi_m/raw_payload_buffer_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.676    13.440    spi_m/clk_IBUF_BUFG
    SLICE_X106Y83        FDSE                                         r  spi_m/raw_payload_buffer_reg[5]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X106Y83        FDSE (Setup_fdse_C_S)       -0.429    13.440    spi_m/raw_payload_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/raw_payload_buffer_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 1.388ns (21.462%)  route 5.079ns (78.538%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.850     5.924    spi_m/clk_IBUF_BUFG
    SLICE_X108Y79        FDCE                                         r  spi_m/w5500state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     6.442 f  spi_m/w5500state_reg[2]/Q
                         net (fo=122, routed)         1.185     7.627    spi_m/w5500state[2]
    SLICE_X104Y76        LUT4 (Prop_lut4_I0_O)        0.150     7.777 r  spi_m/conf_header[13]_i_36/O
                         net (fo=1, routed)           1.032     8.809    spi_m/conf_header[13]_i_36_n_0
    SLICE_X108Y76        LUT6 (Prop_lut6_I1_O)        0.348     9.157 r  spi_m/conf_header[13]_i_17/O
                         net (fo=1, routed)           0.502     9.659    spi_m/conf_header[13]_i_17_n_0
    SLICE_X108Y76        LUT6 (Prop_lut6_I0_O)        0.124     9.783 r  spi_m/conf_header[13]_i_6/O
                         net (fo=3, routed)           0.928    10.711    spi_m/conf_header[13]_i_6_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    10.835 r  spi_m/raw_payload_buffer[31]_i_1/O
                         net (fo=27, routed)          0.806    11.641    spi_m/raw_payload_buffer_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I5_O)        0.124    11.765 r  spi_m/raw_payload_buffer[6]_i_1/O
                         net (fo=4, routed)           0.626    12.391    spi_m/raw_payload_buffer[6]_i_1_n_0
    SLICE_X106Y83        FDSE                                         r  spi_m/raw_payload_buffer_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.676    13.440    spi_m/clk_IBUF_BUFG
    SLICE_X106Y83        FDSE                                         r  spi_m/raw_payload_buffer_reg[6]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X106Y83        FDSE (Setup_fdse_C_S)       -0.429    13.440    spi_m/raw_payload_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 1.366ns (21.834%)  route 4.890ns (78.166%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.850     5.924    spi_m/clk_IBUF_BUFG
    SLICE_X108Y79        FDCE                                         r  spi_m/w5500state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     6.442 r  spi_m/w5500state_reg[2]/Q
                         net (fo=122, routed)         0.801     7.243    spi_m/w5500state[2]
    SLICE_X107Y80        LUT3 (Prop_lut3_I1_O)        0.150     7.393 r  spi_m/conf_header[13]_i_47/O
                         net (fo=2, routed)           1.103     8.496    spi_m/conf_header[13]_i_47_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I4_O)        0.326     8.822 r  spi_m/conf_header[13]_i_24/O
                         net (fo=1, routed)           0.810     9.632    spi_m/conf_header[13]_i_24_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I1_O)        0.124     9.756 r  spi_m/conf_header[13]_i_8/O
                         net (fo=2, routed)           0.817    10.573    spi_m/conf_header[13]_i_8_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    10.697 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          0.947    11.645    spi_m/payload_byte_length_1
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.411    12.180    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X101Y82        FDRE                                         r  spi_m/payload_byte_length_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.600    13.364    spi_m/clk_IBUF_BUFG
    SLICE_X101Y82        FDRE                                         r  spi_m/payload_byte_length_reg[10]/C
                         clock pessimism              0.423    13.788    
                         clock uncertainty           -0.035    13.752    
    SLICE_X101Y82        FDRE (Setup_fdre_C_R)       -0.429    13.323    spi_m/payload_byte_length_reg[10]
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 spi_m/w5500state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/payload_byte_length_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 1.366ns (21.834%)  route 4.890ns (78.166%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.850     5.924    spi_m/clk_IBUF_BUFG
    SLICE_X108Y79        FDCE                                         r  spi_m/w5500state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     6.442 r  spi_m/w5500state_reg[2]/Q
                         net (fo=122, routed)         0.801     7.243    spi_m/w5500state[2]
    SLICE_X107Y80        LUT3 (Prop_lut3_I1_O)        0.150     7.393 r  spi_m/conf_header[13]_i_47/O
                         net (fo=2, routed)           1.103     8.496    spi_m/conf_header[13]_i_47_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I4_O)        0.326     8.822 r  spi_m/conf_header[13]_i_24/O
                         net (fo=1, routed)           0.810     9.632    spi_m/conf_header[13]_i_24_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I1_O)        0.124     9.756 r  spi_m/conf_header[13]_i_8/O
                         net (fo=2, routed)           0.817    10.573    spi_m/conf_header[13]_i_8_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I0_O)        0.124    10.697 r  spi_m/payload_byte_length[15]_i_2/O
                         net (fo=17, routed)          0.947    11.645    spi_m/payload_byte_length_1
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  spi_m/payload_byte_length[15]_i_1/O
                         net (fo=13, routed)          0.411    12.180    spi_m/payload_byte_length[15]_i_1_n_0
    SLICE_X101Y82        FDRE                                         r  spi_m/payload_byte_length_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.600    13.364    spi_m/clk_IBUF_BUFG
    SLICE_X101Y82        FDRE                                         r  spi_m/payload_byte_length_reg[3]/C
                         clock pessimism              0.423    13.788    
                         clock uncertainty           -0.035    13.752    
    SLICE_X101Y82        FDRE (Setup_fdre_C_R)       -0.429    13.323    spi_m/payload_byte_length_reg[3]
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  1.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 spi_m/payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.767%)  route 0.251ns (66.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.601     1.687    spi_m/clk_IBUF_BUFG
    SLICE_X97Y82         FDRE                                         r  spi_m/payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.128     1.815 r  spi_m/payload_data_reg[7]/Q
                         net (fo=1, routed)           0.251     2.066    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X4Y32         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.911     2.254    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y32         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.490     1.764    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243     2.007    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 spi_m/payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.745%)  route 0.251ns (66.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.601     1.687    spi_m/clk_IBUF_BUFG
    SLICE_X97Y82         FDRE                                         r  spi_m/payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.128     1.815 r  spi_m/payload_data_reg[1]/Q
                         net (fo=1, routed)           0.251     2.067    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB18_X4Y32         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.911     2.254    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y32         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.490     1.764    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.242     2.006    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 spi_m/payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.436%)  route 0.255ns (66.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.601     1.687    spi_m/clk_IBUF_BUFG
    SLICE_X97Y82         FDRE                                         r  spi_m/payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.128     1.815 r  spi_m/payload_data_reg[5]/Q
                         net (fo=1, routed)           0.255     2.070    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB18_X4Y32         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.911     2.254    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y32         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.490     1.764    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.243     2.007    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.090%)  route 0.172ns (54.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.566     1.652    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X55Y78         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     1.793 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/Q
                         net (fo=4, routed)           0.172     1.965    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[10]
    RAMB18_X3Y30         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.875     2.218    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y30         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.509     1.709    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.892    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.469%)  route 0.183ns (56.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.566     1.652    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X55Y77         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     1.793 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/Q
                         net (fo=4, routed)           0.183     1.977    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[6]
    RAMB18_X3Y30         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.875     2.218    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y30         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.509     1.709    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.892    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 spi_m/payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.118%)  route 0.283ns (68.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.601     1.687    spi_m/clk_IBUF_BUFG
    SLICE_X97Y82         FDRE                                         r  spi_m/payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.128     1.815 r  spi_m/payload_data_reg[3]/Q
                         net (fo=1, routed)           0.283     2.099    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB18_X4Y32         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.911     2.254    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y32         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.490     1.764    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.243     2.007    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.648%)  route 0.309ns (65.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.598     1.684    spi_m/u_w5500_axi_data_streamer/clk_IBUF_BUFG
    SLICE_X96Y79         FDCE                                         r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y79         FDCE (Prop_fdce_C_Q)         0.164     1.848 r  spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/Q
                         net (fo=1, routed)           0.309     2.158    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[0]
    RAMB18_X4Y31         RAMB18E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.906     2.249    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y31         RAMB18E1                                     r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.490     1.759    
    RAMB18_X4Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.055    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 spi_m/payload_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.441%)  route 0.312ns (65.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.603     1.689    spi_m/clk_IBUF_BUFG
    SLICE_X98Y83         FDRE                                         r  spi_m/payload_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDRE (Prop_fdre_C_Q)         0.164     1.853 r  spi_m/payload_last_reg/Q
                         net (fo=2, routed)           0.312     2.165    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB18_X4Y32         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.911     2.254    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y32         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.490     1.764    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     2.060    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 spi_m/shift_payload_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/shift_payload_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.604     1.690    spi_m/clk_IBUF_BUFG
    SLICE_X105Y85        FDRE                                         r  spi_m/shift_payload_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  spi_m/shift_payload_buffer_reg[21]/Q
                         net (fo=1, routed)           0.054     1.885    spi_m/shift_payload_buffer[21]
    SLICE_X104Y85        LUT4 (Prop_lut4_I3_O)        0.045     1.930 r  spi_m/shift_payload_buffer[29]_i_1/O
                         net (fo=1, routed)           0.000     1.930    spi_m/p_1_in[29]
    SLICE_X104Y85        FDRE                                         r  spi_m/shift_payload_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.874     2.216    spi_m/clk_IBUF_BUFG
    SLICE_X104Y85        FDRE                                         r  spi_m/shift_payload_buffer_reg[29]/C
                         clock pessimism             -0.513     1.703    
    SLICE_X104Y85        FDRE (Hold_fdre_C_D)         0.121     1.824    spi_m/shift_payload_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.249%)  route 0.218ns (60.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.566     1.652    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X55Y77         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     1.793 r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/Q
                         net (fo=4, routed)           0.218     2.011    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[4]
    RAMB18_X3Y30         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.875     2.218    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y30         RAMB18E1                                     r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.509     1.709    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.892    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y32    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y32    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X3Y30    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X3Y30    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y34    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y34    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y31    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y31    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X92Y85    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X92Y85    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X92Y85    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X95Y85    extdatahandler/byte_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X95Y85    extdatahandler/byte_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X95Y85    extdatahandler/byte_index_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X95Y85    extdatahandler/byte_index_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X97Y84    extdatahandler/byte_index_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X97Y84    extdatahandler/byte_index_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X97Y84    extdatahandler/byte_index_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X97Y84    extdatahandler/byte_index_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X92Y85    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X92Y85    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X95Y85    extdatahandler/byte_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X95Y85    extdatahandler/byte_index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X95Y85    extdatahandler/byte_index_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X95Y85    extdatahandler/byte_index_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X97Y84    extdatahandler/byte_index_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X97Y84    extdatahandler/byte_index_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X97Y84    extdatahandler/byte_index_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X97Y84    extdatahandler/byte_index_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.809ns  (logic 1.463ns (18.740%)  route 6.346ns (81.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=89, routed)          6.346     7.809    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X96Y77         FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.594     5.358    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X96Y77         FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.463ns (19.602%)  route 6.002ns (80.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=89, routed)          6.002     7.466    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X82Y76         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.531     5.295    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X82Y76         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.892ns  (logic 1.463ns (21.234%)  route 5.428ns (78.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=89, routed)          5.428     6.892    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X88Y86         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.541     5.305    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X88Y86         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.350ns  (logic 1.463ns (23.046%)  route 4.886ns (76.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=89, routed)          4.886     6.350    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X95Y82         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.600     5.364    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X95Y82         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.348ns  (logic 0.231ns (9.856%)  route 2.116ns (90.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=89, routed)          2.116     2.348    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X95Y82         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.869     2.211    spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X95Y82         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.624ns  (logic 0.231ns (8.819%)  route 2.392ns (91.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=89, routed)          2.392     2.624    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X88Y86         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.848     2.190    txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X88Y86         FDRE                                         r  txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.824ns  (logic 0.231ns (8.195%)  route 2.592ns (91.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=89, routed)          2.592     2.824    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X82Y76         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.837     2.179    spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X82Y76         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.922ns  (logic 0.231ns (7.919%)  route 2.691ns (92.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=89, routed)          2.691     2.922    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X96Y77         FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.864     2.206    txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X96Y77         FDRE                                         r  txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 txrx_unit/sclk_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.927ns  (logic 4.097ns (59.151%)  route 2.830ns (40.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.776     5.850    txrx_unit/clk_IBUF_BUFG
    SLICE_X92Y84         FDRE                                         r  txrx_unit/sclk_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         FDRE (Prop_fdre_C_Q)         0.518     6.368 r  txrx_unit/sclk_buffer_reg/Q
                         net (fo=2, routed)           2.830     9.197    sclk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579    12.777 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    12.777    sclk
    Y18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/cs_buffer_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.854ns  (logic 4.029ns (58.792%)  route 2.824ns (41.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.773     5.847    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y83         FDRE                                         r  txrx_unit/cs_buffer_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDRE (Prop_fdre_C_Q)         0.456     6.303 r  txrx_unit/cs_buffer_reg_lopt_replica/Q
                         net (fo=1, routed)           2.824     9.127    lopt
    Y19                  OBUF (Prop_obuf_I_O)         3.573    12.700 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    12.700    cs
    Y19                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.548ns  (logic 4.155ns (63.456%)  route 2.393ns (36.544%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.778     5.852    clk_IBUF_BUFG
    SLICE_X92Y85         FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y85         FDRE (Prop_fdre_C_Q)         0.518     6.370 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           2.393     8.762    mosi_TRI
    Y17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.637    12.399 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    12.399    mosi
    Y17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 4.123ns (66.013%)  route 2.123ns (33.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.858     5.932    spi_m/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  spi_m/state_debug_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.450 r  spi_m/state_debug_out_reg[2]/Q
                         net (fo=1, routed)           2.123     8.572    state_debug_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.605    12.177 r  state_debug_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.177    state_debug_out[2]
    T11                                                               r  state_debug_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.224ns  (logic 4.072ns (65.411%)  route 2.153ns (34.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.853     5.927    spi_m/clk_IBUF_BUFG
    SLICE_X112Y80        FDRE                                         r  spi_m/state_debug_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518     6.445 r  spi_m/state_debug_out_reg[5]/Q
                         net (fo=1, routed)           2.153     8.598    state_debug_out_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.554    12.151 r  state_debug_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.151    state_debug_out[5]
    W16                                                               r  state_debug_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.223ns  (logic 4.071ns (65.424%)  route 2.152ns (34.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.853     5.927    spi_m/clk_IBUF_BUFG
    SLICE_X112Y80        FDRE                                         r  spi_m/state_debug_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518     6.445 r  spi_m/state_debug_out_reg[4]/Q
                         net (fo=1, routed)           2.152     8.596    state_debug_out_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.553    12.149 r  state_debug_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.149    state_debug_out[4]
    V16                                                               r  state_debug_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.176ns  (logic 4.116ns (66.648%)  route 2.060ns (33.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.858     5.932    spi_m/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  spi_m/state_debug_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.450 r  spi_m/state_debug_out_reg[3]/Q
                         net (fo=1, routed)           2.060     8.509    state_debug_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.598    12.107 r  state_debug_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.107    state_debug_out[3]
    T10                                                               r  state_debug_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 4.173ns (71.446%)  route 1.668ns (28.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.857     5.931    spi_m/clk_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  spi_m/state_debug_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  spi_m/state_debug_out_reg[0]/Q
                         net (fo=1, routed)           1.668     8.116    state_debug_out_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.655    11.771 r  state_debug_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.771    state_debug_out[0]
    W14                                                               r  state_debug_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 4.162ns (71.420%)  route 1.665ns (28.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.857     5.931    spi_m/clk_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  spi_m/state_debug_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.449 r  spi_m/state_debug_out_reg[1]/Q
                         net (fo=1, routed)           1.665     8.114    state_debug_out_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    11.758 r  state_debug_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.758    state_debug_out[1]
    Y14                                                               r  state_debug_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.507ns (81.937%)  route 0.332ns (18.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.631     1.717    spi_m/clk_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  spi_m/state_debug_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  spi_m/state_debug_out_reg[1]/Q
                         net (fo=1, routed)           0.332     2.213    state_debug_out_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.343     3.557 r  state_debug_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.557    state_debug_out[1]
    Y14                                                               r  state_debug_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.519ns (81.850%)  route 0.337ns (18.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.631     1.717    spi_m/clk_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  spi_m/state_debug_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  spi_m/state_debug_out_reg[0]/Q
                         net (fo=1, routed)           0.337     2.218    state_debug_out_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.355     3.573 r  state_debug_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.573    state_debug_out[0]
    W14                                                               r  state_debug_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.945ns  (logic 0.988ns (50.802%)  route 0.957ns (49.198%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.602     1.688    clk_IBUF_BUFG
    SLICE_X92Y85         FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y85         FDRE (Prop_fdre_C_Q)         0.164     1.852 r  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.957     2.809    mosi_TRI
    Y17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.633 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     3.633    mosi
    Y17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.462ns (74.416%)  route 0.503ns (25.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.632     1.718    spi_m/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  spi_m/state_debug_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  spi_m/state_debug_out_reg[3]/Q
                         net (fo=1, routed)           0.503     2.385    state_debug_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.683 r  state_debug_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.683    state_debug_out[3]
    T10                                                               r  state_debug_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.418ns (71.848%)  route 0.556ns (28.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.628     1.714    spi_m/clk_IBUF_BUFG
    SLICE_X112Y80        FDRE                                         r  spi_m/state_debug_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.164     1.878 r  spi_m/state_debug_out_reg[4]/Q
                         net (fo=1, routed)           0.556     2.434    state_debug_out_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         1.254     3.687 r  state_debug_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.687    state_debug_out[4]
    V16                                                               r  state_debug_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.418ns (71.764%)  route 0.558ns (28.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.628     1.714    spi_m/clk_IBUF_BUFG
    SLICE_X112Y80        FDRE                                         r  spi_m/state_debug_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.164     1.878 r  spi_m/state_debug_out_reg[5]/Q
                         net (fo=1, routed)           0.558     2.436    state_debug_out_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.254     3.690 r  state_debug_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.690    state_debug_out[5]
    W16                                                               r  state_debug_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_m/state_debug_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_debug_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.469ns (73.243%)  route 0.537ns (26.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.632     1.718    spi_m/clk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  spi_m/state_debug_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  spi_m/state_debug_out_reg[2]/Q
                         net (fo=1, routed)           0.537     2.419    state_debug_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.305     3.723 r  state_debug_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.723    state_debug_out[2]
    T11                                                               r  state_debug_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/cs_buffer_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.415ns (61.060%)  route 0.902ns (38.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.601     1.687    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y83         FDRE                                         r  txrx_unit/cs_buffer_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDRE (Prop_fdre_C_Q)         0.141     1.828 r  txrx_unit/cs_buffer_reg_lopt_replica/Q
                         net (fo=1, routed)           0.902     2.730    lopt
    Y19                  OBUF (Prop_obuf_I_O)         1.274     4.004 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     4.004    cs
    Y19                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txrx_unit/sclk_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.444ns (61.374%)  route 0.909ns (38.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.602     1.688    txrx_unit/clk_IBUF_BUFG
    SLICE_X92Y84         FDRE                                         r  txrx_unit/sclk_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         FDRE (Prop_fdre_C_Q)         0.164     1.852 r  txrx_unit/sclk_buffer_reg/Q
                         net (fo=2, routed)           0.909     2.761    sclk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     4.041 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.041    sclk
    Y18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           207 Endpoints
Min Delay           207 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mosi_OBUFT_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.685ns  (logic 1.907ns (21.962%)  route 6.777ns (78.038%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=89, routed)          5.438     6.901    txrx_unit/reset_IBUF
    SLICE_X87Y83         LUT2 (Prop_lut2_I1_O)        0.118     7.019 r  txrx_unit/clk_toggles[3]_i_3/O
                         net (fo=2, routed)           1.340     8.359    txrx_unit/rx_buffer_valid0
    SLICE_X92Y85         LUT6 (Prop_lut6_I1_O)        0.326     8.685 r  txrx_unit/mosi_OBUFT_inst_i_2/O
                         net (fo=1, routed)           0.000     8.685    txrx_unit_n_17
    SLICE_X92Y85         FDRE                                         r  mosi_OBUFT_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.601     5.365    clk_IBUF_BUFG
    SLICE_X92Y85         FDRE                                         r  mosi_OBUFT_inst_i_1/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/clk_toggles_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.683ns  (logic 1.907ns (21.968%)  route 6.775ns (78.032%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=89, routed)          5.438     6.901    txrx_unit/reset_IBUF
    SLICE_X87Y83         LUT2 (Prop_lut2_I1_O)        0.118     7.019 r  txrx_unit/clk_toggles[3]_i_3/O
                         net (fo=2, routed)           0.546     7.565    txrx_unit/rx_buffer_valid0
    SLICE_X91Y84         LUT6 (Prop_lut6_I0_O)        0.326     7.891 r  txrx_unit/clk_toggles[3]_i_1/O
                         net (fo=4, routed)           0.792     8.683    txrx_unit/clk_toggles0
    SLICE_X90Y86         FDRE                                         r  txrx_unit/clk_toggles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.600     5.364    txrx_unit/clk_IBUF_BUFG
    SLICE_X90Y86         FDRE                                         r  txrx_unit/clk_toggles_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/clk_toggles_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.683ns  (logic 1.907ns (21.968%)  route 6.775ns (78.032%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=89, routed)          5.438     6.901    txrx_unit/reset_IBUF
    SLICE_X87Y83         LUT2 (Prop_lut2_I1_O)        0.118     7.019 r  txrx_unit/clk_toggles[3]_i_3/O
                         net (fo=2, routed)           0.546     7.565    txrx_unit/rx_buffer_valid0
    SLICE_X91Y84         LUT6 (Prop_lut6_I0_O)        0.326     7.891 r  txrx_unit/clk_toggles[3]_i_1/O
                         net (fo=4, routed)           0.792     8.683    txrx_unit/clk_toggles0
    SLICE_X90Y86         FDRE                                         r  txrx_unit/clk_toggles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.600     5.364    txrx_unit/clk_IBUF_BUFG
    SLICE_X90Y86         FDRE                                         r  txrx_unit/clk_toggles_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.463ns  (logic 1.587ns (18.756%)  route 6.876ns (81.244%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=89, routed)          5.696     7.159    txrx_unit/reset_IBUF
    SLICE_X86Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.283 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          1.180     8.463    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X87Y75         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.529     5.293    spi_m/u_w5500_axi_data_streamer/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.463ns  (logic 1.587ns (18.756%)  route 6.876ns (81.244%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=89, routed)          5.696     7.159    txrx_unit/reset_IBUF
    SLICE_X86Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.283 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          1.180     8.463    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X87Y75         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.529     5.293    spi_m/u_w5500_axi_data_streamer/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.463ns  (logic 1.587ns (18.756%)  route 6.876ns (81.244%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=89, routed)          5.696     7.159    txrx_unit/reset_IBUF
    SLICE_X86Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.283 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          1.180     8.463    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X87Y75         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.529     5.293    spi_m/u_w5500_axi_data_streamer/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.463ns  (logic 1.587ns (18.756%)  route 6.876ns (81.244%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=89, routed)          5.696     7.159    txrx_unit/reset_IBUF
    SLICE_X86Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.283 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          1.180     8.463    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X87Y75         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.529     5.293    spi_m/u_w5500_axi_data_streamer/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/clk_toggles_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.400ns  (logic 1.907ns (22.707%)  route 6.492ns (77.293%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=89, routed)          5.438     6.901    txrx_unit/reset_IBUF
    SLICE_X87Y83         LUT2 (Prop_lut2_I1_O)        0.118     7.019 r  txrx_unit/clk_toggles[3]_i_3/O
                         net (fo=2, routed)           0.546     7.565    txrx_unit/rx_buffer_valid0
    SLICE_X91Y84         LUT6 (Prop_lut6_I0_O)        0.326     7.891 r  txrx_unit/clk_toggles[3]_i_1/O
                         net (fo=4, routed)           0.509     8.400    txrx_unit/clk_toggles0
    SLICE_X91Y85         FDRE                                         r  txrx_unit/clk_toggles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.600     5.364    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y85         FDRE                                         r  txrx_unit/clk_toggles_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txrx_unit/clk_toggles_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.400ns  (logic 1.907ns (22.707%)  route 6.492ns (77.293%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=89, routed)          5.438     6.901    txrx_unit/reset_IBUF
    SLICE_X87Y83         LUT2 (Prop_lut2_I1_O)        0.118     7.019 r  txrx_unit/clk_toggles[3]_i_3/O
                         net (fo=2, routed)           0.546     7.565    txrx_unit/rx_buffer_valid0
    SLICE_X91Y84         LUT6 (Prop_lut6_I0_O)        0.326     7.891 r  txrx_unit/clk_toggles[3]_i_1/O
                         net (fo=4, routed)           0.509     8.400    txrx_unit/clk_toggles0
    SLICE_X91Y85         FDRE                                         r  txrx_unit/clk_toggles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.600     5.364    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y85         FDRE                                         r  txrx_unit/clk_toggles_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spi_m/u_w5500_axi_data_streamer/bytes_received_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.314ns  (logic 1.587ns (19.092%)  route 6.727ns (80.908%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=89, routed)          5.696     7.159    txrx_unit/reset_IBUF
    SLICE_X86Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.283 r  txrx_unit/bytes_received[0]_i_1/O
                         net (fo=32, routed)          1.031     8.314    spi_m/u_w5500_axi_data_streamer/clear
    SLICE_X87Y76         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         1.531     5.295    spi_m/u_w5500_axi_data_streamer/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  spi_m/u_w5500_axi_data_streamer/bytes_received_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            txrx_unit/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.336ns (30.939%)  route 0.750ns (69.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.086    txrx_unit/D[0]
    SLICE_X91Y86         FDRE                                         r  txrx_unit/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.871     2.213    txrx_unit/clk_IBUF_BUFG
    SLICE_X91Y86         FDRE                                         r  txrx_unit/rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.231ns (14.607%)  route 1.353ns (85.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=89, routed)          1.353     1.584    extdatahandler/reset_IBUF
    SLICE_X96Y93         FDRE                                         r  extdatahandler/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.877     2.219    extdatahandler/clk_IBUF_BUFG
    SLICE_X96Y93         FDRE                                         r  extdatahandler/counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.231ns (14.607%)  route 1.353ns (85.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=89, routed)          1.353     1.584    extdatahandler/reset_IBUF
    SLICE_X96Y93         FDRE                                         r  extdatahandler/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.877     2.219    extdatahandler/clk_IBUF_BUFG
    SLICE_X96Y93         FDRE                                         r  extdatahandler/counter_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.231ns (14.037%)  route 1.417ns (85.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=89, routed)          1.417     1.649    extdatahandler/reset_IBUF
    SLICE_X96Y92         FDRE                                         r  extdatahandler/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.876     2.218    extdatahandler/clk_IBUF_BUFG
    SLICE_X96Y92         FDRE                                         r  extdatahandler/counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.231ns (14.037%)  route 1.417ns (85.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=89, routed)          1.417     1.649    extdatahandler/reset_IBUF
    SLICE_X96Y92         FDRE                                         r  extdatahandler/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.876     2.218    extdatahandler/clk_IBUF_BUFG
    SLICE_X96Y92         FDRE                                         r  extdatahandler/counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.231ns (14.037%)  route 1.417ns (85.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=89, routed)          1.417     1.649    extdatahandler/reset_IBUF
    SLICE_X96Y92         FDRE                                         r  extdatahandler/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.876     2.218    extdatahandler/clk_IBUF_BUFG
    SLICE_X96Y92         FDRE                                         r  extdatahandler/counter_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.231ns (14.037%)  route 1.417ns (85.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=89, routed)          1.417     1.649    extdatahandler/reset_IBUF
    SLICE_X96Y92         FDRE                                         r  extdatahandler/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.876     2.218    extdatahandler/clk_IBUF_BUFG
    SLICE_X96Y92         FDRE                                         r  extdatahandler/counter_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.231ns (14.037%)  route 1.417ns (85.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=89, routed)          1.417     1.649    extdatahandler/reset_IBUF
    SLICE_X96Y92         FDRE                                         r  extdatahandler/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.876     2.218    extdatahandler/clk_IBUF_BUFG
    SLICE_X96Y92         FDRE                                         r  extdatahandler/counter_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.231ns (14.037%)  route 1.417ns (85.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=89, routed)          1.417     1.649    extdatahandler/reset_IBUF
    SLICE_X96Y92         FDRE                                         r  extdatahandler/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.876     2.218    extdatahandler/clk_IBUF_BUFG
    SLICE_X96Y92         FDRE                                         r  extdatahandler/counter_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            extdatahandler/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.756ns  (logic 0.276ns (15.739%)  route 1.480ns (84.261%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=89, routed)          1.480     1.711    extdatahandler/reset_IBUF
    SLICE_X99Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.756 r  extdatahandler/sending_i_1/O
                         net (fo=1, routed)           0.000     1.756    extdatahandler/sending_i_1_n_0
    SLICE_X99Y87         FDRE                                         r  extdatahandler/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=638, routed)         0.874     2.216    extdatahandler/clk_IBUF_BUFG
    SLICE_X99Y87         FDRE                                         r  extdatahandler/sending_reg/C





