
004LED_PERIODIC_TASKS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b04  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08005c94  08005c94  00015c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005dfc  08005dfc  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  08005dfc  08005dfc  00015dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e04  08005e04  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e04  08005e04  00015e04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e08  08005e08  00015e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08005e0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002001c  2**0
                  CONTENTS
 10 .bss          00014414  2000001c  2000001c  0002001c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20014430  20014430  0002001c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016884  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002df7  00000000  00000000  000368d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001130  00000000  00000000  000396c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fc8  00000000  00000000  0003a7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023796  00000000  00000000  0003b7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000131ee  00000000  00000000  0005ef56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6b8c  00000000  00000000  00072144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00148cd0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004758  00000000  00000000  00148d24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000001c 	.word	0x2000001c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005c7c 	.word	0x08005c7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000020 	.word	0x20000020
 80001cc:	08005c7c 	.word	0x08005c7c

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20014388 	.word	0x20014388

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b96e 	b.w	8000558 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	4604      	mov	r4, r0
 800029c:	468c      	mov	ip, r1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	f040 8083 	bne.w	80003aa <__udivmoddi4+0x116>
 80002a4:	428a      	cmp	r2, r1
 80002a6:	4617      	mov	r7, r2
 80002a8:	d947      	bls.n	800033a <__udivmoddi4+0xa6>
 80002aa:	fab2 f282 	clz	r2, r2
 80002ae:	b142      	cbz	r2, 80002c2 <__udivmoddi4+0x2e>
 80002b0:	f1c2 0020 	rsb	r0, r2, #32
 80002b4:	fa24 f000 	lsr.w	r0, r4, r0
 80002b8:	4091      	lsls	r1, r2
 80002ba:	4097      	lsls	r7, r2
 80002bc:	ea40 0c01 	orr.w	ip, r0, r1
 80002c0:	4094      	lsls	r4, r2
 80002c2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002c6:	0c23      	lsrs	r3, r4, #16
 80002c8:	fbbc f6f8 	udiv	r6, ip, r8
 80002cc:	fa1f fe87 	uxth.w	lr, r7
 80002d0:	fb08 c116 	mls	r1, r8, r6, ip
 80002d4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002d8:	fb06 f10e 	mul.w	r1, r6, lr
 80002dc:	4299      	cmp	r1, r3
 80002de:	d909      	bls.n	80002f4 <__udivmoddi4+0x60>
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002e6:	f080 8119 	bcs.w	800051c <__udivmoddi4+0x288>
 80002ea:	4299      	cmp	r1, r3
 80002ec:	f240 8116 	bls.w	800051c <__udivmoddi4+0x288>
 80002f0:	3e02      	subs	r6, #2
 80002f2:	443b      	add	r3, r7
 80002f4:	1a5b      	subs	r3, r3, r1
 80002f6:	b2a4      	uxth	r4, r4
 80002f8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002fc:	fb08 3310 	mls	r3, r8, r0, r3
 8000300:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000304:	fb00 fe0e 	mul.w	lr, r0, lr
 8000308:	45a6      	cmp	lr, r4
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x8c>
 800030c:	193c      	adds	r4, r7, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000312:	f080 8105 	bcs.w	8000520 <__udivmoddi4+0x28c>
 8000316:	45a6      	cmp	lr, r4
 8000318:	f240 8102 	bls.w	8000520 <__udivmoddi4+0x28c>
 800031c:	3802      	subs	r0, #2
 800031e:	443c      	add	r4, r7
 8000320:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000324:	eba4 040e 	sub.w	r4, r4, lr
 8000328:	2600      	movs	r6, #0
 800032a:	b11d      	cbz	r5, 8000334 <__udivmoddi4+0xa0>
 800032c:	40d4      	lsrs	r4, r2
 800032e:	2300      	movs	r3, #0
 8000330:	e9c5 4300 	strd	r4, r3, [r5]
 8000334:	4631      	mov	r1, r6
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	b902      	cbnz	r2, 800033e <__udivmoddi4+0xaa>
 800033c:	deff      	udf	#255	; 0xff
 800033e:	fab2 f282 	clz	r2, r2
 8000342:	2a00      	cmp	r2, #0
 8000344:	d150      	bne.n	80003e8 <__udivmoddi4+0x154>
 8000346:	1bcb      	subs	r3, r1, r7
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f f887 	uxth.w	r8, r7
 8000350:	2601      	movs	r6, #1
 8000352:	fbb3 fcfe 	udiv	ip, r3, lr
 8000356:	0c21      	lsrs	r1, r4, #16
 8000358:	fb0e 331c 	mls	r3, lr, ip, r3
 800035c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000360:	fb08 f30c 	mul.w	r3, r8, ip
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xe4>
 8000368:	1879      	adds	r1, r7, r1
 800036a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0xe2>
 8000370:	428b      	cmp	r3, r1
 8000372:	f200 80e9 	bhi.w	8000548 <__udivmoddi4+0x2b4>
 8000376:	4684      	mov	ip, r0
 8000378:	1ac9      	subs	r1, r1, r3
 800037a:	b2a3      	uxth	r3, r4
 800037c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000380:	fb0e 1110 	mls	r1, lr, r0, r1
 8000384:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000388:	fb08 f800 	mul.w	r8, r8, r0
 800038c:	45a0      	cmp	r8, r4
 800038e:	d907      	bls.n	80003a0 <__udivmoddi4+0x10c>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 33ff 	add.w	r3, r0, #4294967295
 8000396:	d202      	bcs.n	800039e <__udivmoddi4+0x10a>
 8000398:	45a0      	cmp	r8, r4
 800039a:	f200 80d9 	bhi.w	8000550 <__udivmoddi4+0x2bc>
 800039e:	4618      	mov	r0, r3
 80003a0:	eba4 0408 	sub.w	r4, r4, r8
 80003a4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003a8:	e7bf      	b.n	800032a <__udivmoddi4+0x96>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d909      	bls.n	80003c2 <__udivmoddi4+0x12e>
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	f000 80b1 	beq.w	8000516 <__udivmoddi4+0x282>
 80003b4:	2600      	movs	r6, #0
 80003b6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ba:	4630      	mov	r0, r6
 80003bc:	4631      	mov	r1, r6
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	fab3 f683 	clz	r6, r3
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d14a      	bne.n	8000460 <__udivmoddi4+0x1cc>
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0x140>
 80003ce:	4282      	cmp	r2, r0
 80003d0:	f200 80b8 	bhi.w	8000544 <__udivmoddi4+0x2b0>
 80003d4:	1a84      	subs	r4, r0, r2
 80003d6:	eb61 0103 	sbc.w	r1, r1, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	468c      	mov	ip, r1
 80003de:	2d00      	cmp	r5, #0
 80003e0:	d0a8      	beq.n	8000334 <__udivmoddi4+0xa0>
 80003e2:	e9c5 4c00 	strd	r4, ip, [r5]
 80003e6:	e7a5      	b.n	8000334 <__udivmoddi4+0xa0>
 80003e8:	f1c2 0320 	rsb	r3, r2, #32
 80003ec:	fa20 f603 	lsr.w	r6, r0, r3
 80003f0:	4097      	lsls	r7, r2
 80003f2:	fa01 f002 	lsl.w	r0, r1, r2
 80003f6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fa:	40d9      	lsrs	r1, r3
 80003fc:	4330      	orrs	r0, r6
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	fbb1 f6fe 	udiv	r6, r1, lr
 8000404:	fa1f f887 	uxth.w	r8, r7
 8000408:	fb0e 1116 	mls	r1, lr, r6, r1
 800040c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000410:	fb06 f108 	mul.w	r1, r6, r8
 8000414:	4299      	cmp	r1, r3
 8000416:	fa04 f402 	lsl.w	r4, r4, r2
 800041a:	d909      	bls.n	8000430 <__udivmoddi4+0x19c>
 800041c:	18fb      	adds	r3, r7, r3
 800041e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000422:	f080 808d 	bcs.w	8000540 <__udivmoddi4+0x2ac>
 8000426:	4299      	cmp	r1, r3
 8000428:	f240 808a 	bls.w	8000540 <__udivmoddi4+0x2ac>
 800042c:	3e02      	subs	r6, #2
 800042e:	443b      	add	r3, r7
 8000430:	1a5b      	subs	r3, r3, r1
 8000432:	b281      	uxth	r1, r0
 8000434:	fbb3 f0fe 	udiv	r0, r3, lr
 8000438:	fb0e 3310 	mls	r3, lr, r0, r3
 800043c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000440:	fb00 f308 	mul.w	r3, r0, r8
 8000444:	428b      	cmp	r3, r1
 8000446:	d907      	bls.n	8000458 <__udivmoddi4+0x1c4>
 8000448:	1879      	adds	r1, r7, r1
 800044a:	f100 3cff 	add.w	ip, r0, #4294967295
 800044e:	d273      	bcs.n	8000538 <__udivmoddi4+0x2a4>
 8000450:	428b      	cmp	r3, r1
 8000452:	d971      	bls.n	8000538 <__udivmoddi4+0x2a4>
 8000454:	3802      	subs	r0, #2
 8000456:	4439      	add	r1, r7
 8000458:	1acb      	subs	r3, r1, r3
 800045a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800045e:	e778      	b.n	8000352 <__udivmoddi4+0xbe>
 8000460:	f1c6 0c20 	rsb	ip, r6, #32
 8000464:	fa03 f406 	lsl.w	r4, r3, r6
 8000468:	fa22 f30c 	lsr.w	r3, r2, ip
 800046c:	431c      	orrs	r4, r3
 800046e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000472:	fa01 f306 	lsl.w	r3, r1, r6
 8000476:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800047a:	fa21 f10c 	lsr.w	r1, r1, ip
 800047e:	431f      	orrs	r7, r3
 8000480:	0c3b      	lsrs	r3, r7, #16
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fa1f f884 	uxth.w	r8, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000492:	fb09 fa08 	mul.w	sl, r9, r8
 8000496:	458a      	cmp	sl, r1
 8000498:	fa02 f206 	lsl.w	r2, r2, r6
 800049c:	fa00 f306 	lsl.w	r3, r0, r6
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x220>
 80004a2:	1861      	adds	r1, r4, r1
 80004a4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004a8:	d248      	bcs.n	800053c <__udivmoddi4+0x2a8>
 80004aa:	458a      	cmp	sl, r1
 80004ac:	d946      	bls.n	800053c <__udivmoddi4+0x2a8>
 80004ae:	f1a9 0902 	sub.w	r9, r9, #2
 80004b2:	4421      	add	r1, r4
 80004b4:	eba1 010a 	sub.w	r1, r1, sl
 80004b8:	b2bf      	uxth	r7, r7
 80004ba:	fbb1 f0fe 	udiv	r0, r1, lr
 80004be:	fb0e 1110 	mls	r1, lr, r0, r1
 80004c2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004c6:	fb00 f808 	mul.w	r8, r0, r8
 80004ca:	45b8      	cmp	r8, r7
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x24a>
 80004ce:	19e7      	adds	r7, r4, r7
 80004d0:	f100 31ff 	add.w	r1, r0, #4294967295
 80004d4:	d22e      	bcs.n	8000534 <__udivmoddi4+0x2a0>
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d92c      	bls.n	8000534 <__udivmoddi4+0x2a0>
 80004da:	3802      	subs	r0, #2
 80004dc:	4427      	add	r7, r4
 80004de:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004e2:	eba7 0708 	sub.w	r7, r7, r8
 80004e6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ea:	454f      	cmp	r7, r9
 80004ec:	46c6      	mov	lr, r8
 80004ee:	4649      	mov	r1, r9
 80004f0:	d31a      	bcc.n	8000528 <__udivmoddi4+0x294>
 80004f2:	d017      	beq.n	8000524 <__udivmoddi4+0x290>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x27a>
 80004f6:	ebb3 020e 	subs.w	r2, r3, lr
 80004fa:	eb67 0701 	sbc.w	r7, r7, r1
 80004fe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000502:	40f2      	lsrs	r2, r6
 8000504:	ea4c 0202 	orr.w	r2, ip, r2
 8000508:	40f7      	lsrs	r7, r6
 800050a:	e9c5 2700 	strd	r2, r7, [r5]
 800050e:	2600      	movs	r6, #0
 8000510:	4631      	mov	r1, r6
 8000512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000516:	462e      	mov	r6, r5
 8000518:	4628      	mov	r0, r5
 800051a:	e70b      	b.n	8000334 <__udivmoddi4+0xa0>
 800051c:	4606      	mov	r6, r0
 800051e:	e6e9      	b.n	80002f4 <__udivmoddi4+0x60>
 8000520:	4618      	mov	r0, r3
 8000522:	e6fd      	b.n	8000320 <__udivmoddi4+0x8c>
 8000524:	4543      	cmp	r3, r8
 8000526:	d2e5      	bcs.n	80004f4 <__udivmoddi4+0x260>
 8000528:	ebb8 0e02 	subs.w	lr, r8, r2
 800052c:	eb69 0104 	sbc.w	r1, r9, r4
 8000530:	3801      	subs	r0, #1
 8000532:	e7df      	b.n	80004f4 <__udivmoddi4+0x260>
 8000534:	4608      	mov	r0, r1
 8000536:	e7d2      	b.n	80004de <__udivmoddi4+0x24a>
 8000538:	4660      	mov	r0, ip
 800053a:	e78d      	b.n	8000458 <__udivmoddi4+0x1c4>
 800053c:	4681      	mov	r9, r0
 800053e:	e7b9      	b.n	80004b4 <__udivmoddi4+0x220>
 8000540:	4666      	mov	r6, ip
 8000542:	e775      	b.n	8000430 <__udivmoddi4+0x19c>
 8000544:	4630      	mov	r0, r6
 8000546:	e74a      	b.n	80003de <__udivmoddi4+0x14a>
 8000548:	f1ac 0c02 	sub.w	ip, ip, #2
 800054c:	4439      	add	r1, r7
 800054e:	e713      	b.n	8000378 <__udivmoddi4+0xe4>
 8000550:	3802      	subs	r0, #2
 8000552:	443c      	add	r4, r7
 8000554:	e724      	b.n	80003a0 <__udivmoddi4+0x10c>
 8000556:	bf00      	nop

08000558 <__aeabi_idiv0>:
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop

0800055c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b08a      	sub	sp, #40	; 0x28
 8000560:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000562:	f000 fb81 	bl	8000c68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000566:	f000 f86d 	bl	8000644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800056a:	f000 f8d5 	bl	8000718 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */


  //Enable the Cycle counter
  	  DWT_CTRL |= (1<<0);
 800056e:	4b2d      	ldr	r3, [pc, #180]	; (8000624 <main+0xc8>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4a2c      	ldr	r2, [pc, #176]	; (8000624 <main+0xc8>)
 8000574:	f043 0301 	orr.w	r3, r3, #1
 8000578:	6013      	str	r3, [r2, #0]
  	SEGGER_UART_init(250000);
 800057a:	482b      	ldr	r0, [pc, #172]	; (8000628 <main+0xcc>)
 800057c:	f003 f9f0 	bl	8003960 <SEGGER_UART_init>
  	  SEGGER_SYSVIEW_Conf();
 8000580:	f003 f820 	bl	80035c4 <SEGGER_SYSVIEW_Conf>
  	  //SEGGER_SYSVIEW_Start();

  	  status = xTaskCreate(LED1_function,"GREEN LED",200,NULL,2, &LED1_handle);
 8000584:	f107 030c 	add.w	r3, r7, #12
 8000588:	9301      	str	r3, [sp, #4]
 800058a:	2302      	movs	r3, #2
 800058c:	9300      	str	r3, [sp, #0]
 800058e:	2300      	movs	r3, #0
 8000590:	22c8      	movs	r2, #200	; 0xc8
 8000592:	4926      	ldr	r1, [pc, #152]	; (800062c <main+0xd0>)
 8000594:	4826      	ldr	r0, [pc, #152]	; (8000630 <main+0xd4>)
 8000596:	f001 fe4f 	bl	8002238 <xTaskCreate>
 800059a:	61f8      	str	r0, [r7, #28]
  	  configASSERT(status == pdPASS);
 800059c:	69fb      	ldr	r3, [r7, #28]
 800059e:	2b01      	cmp	r3, #1
 80005a0:	d00a      	beq.n	80005b8 <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005a6:	f383 8811 	msr	BASEPRI, r3
 80005aa:	f3bf 8f6f 	isb	sy
 80005ae:	f3bf 8f4f 	dsb	sy
 80005b2:	61bb      	str	r3, [r7, #24]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005b4:	bf00      	nop
 80005b6:	e7fe      	b.n	80005b6 <main+0x5a>

  	  status = xTaskCreate(LED2_function,"RED LED",200,NULL,2, &LED2_handle);
 80005b8:	f107 0308 	add.w	r3, r7, #8
 80005bc:	9301      	str	r3, [sp, #4]
 80005be:	2302      	movs	r3, #2
 80005c0:	9300      	str	r3, [sp, #0]
 80005c2:	2300      	movs	r3, #0
 80005c4:	22c8      	movs	r2, #200	; 0xc8
 80005c6:	491b      	ldr	r1, [pc, #108]	; (8000634 <main+0xd8>)
 80005c8:	481b      	ldr	r0, [pc, #108]	; (8000638 <main+0xdc>)
 80005ca:	f001 fe35 	bl	8002238 <xTaskCreate>
 80005ce:	61f8      	str	r0, [r7, #28]
  	  configASSERT(status == pdPASS);
 80005d0:	69fb      	ldr	r3, [r7, #28]
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d00a      	beq.n	80005ec <main+0x90>
        __asm volatile
 80005d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005da:	f383 8811 	msr	BASEPRI, r3
 80005de:	f3bf 8f6f 	isb	sy
 80005e2:	f3bf 8f4f 	dsb	sy
 80005e6:	617b      	str	r3, [r7, #20]
    }
 80005e8:	bf00      	nop
 80005ea:	e7fe      	b.n	80005ea <main+0x8e>

  	  status = xTaskCreate(LED3_function,"ORANGE LED",200,NULL,2, &LED3_handle);
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	9301      	str	r3, [sp, #4]
 80005f0:	2302      	movs	r3, #2
 80005f2:	9300      	str	r3, [sp, #0]
 80005f4:	2300      	movs	r3, #0
 80005f6:	22c8      	movs	r2, #200	; 0xc8
 80005f8:	4910      	ldr	r1, [pc, #64]	; (800063c <main+0xe0>)
 80005fa:	4811      	ldr	r0, [pc, #68]	; (8000640 <main+0xe4>)
 80005fc:	f001 fe1c 	bl	8002238 <xTaskCreate>
 8000600:	61f8      	str	r0, [r7, #28]
  	  configASSERT(status == pdPASS);
 8000602:	69fb      	ldr	r3, [r7, #28]
 8000604:	2b01      	cmp	r3, #1
 8000606:	d00a      	beq.n	800061e <main+0xc2>
        __asm volatile
 8000608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800060c:	f383 8811 	msr	BASEPRI, r3
 8000610:	f3bf 8f6f 	isb	sy
 8000614:	f3bf 8f4f 	dsb	sy
 8000618:	613b      	str	r3, [r7, #16]
    }
 800061a:	bf00      	nop
 800061c:	e7fe      	b.n	800061c <main+0xc0>



  	  vTaskStartScheduler();
 800061e:	f001 fff1 	bl	8002604 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000622:	e7fe      	b.n	8000622 <main+0xc6>
 8000624:	e0001000 	.word	0xe0001000
 8000628:	0003d090 	.word	0x0003d090
 800062c:	08005c94 	.word	0x08005c94
 8000630:	080009d5 	.word	0x080009d5
 8000634:	08005ca0 	.word	0x08005ca0
 8000638:	08000a0d 	.word	0x08000a0d
 800063c:	08005ca8 	.word	0x08005ca8
 8000640:	08000a45 	.word	0x08000a45

08000644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b094      	sub	sp, #80	; 0x50
 8000648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064a:	f107 0320 	add.w	r3, r7, #32
 800064e:	2230      	movs	r2, #48	; 0x30
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f005 fb0a 	bl	8005c6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000658:	f107 030c 	add.w	r3, r7, #12
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000668:	2300      	movs	r3, #0
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	4b28      	ldr	r3, [pc, #160]	; (8000710 <SystemClock_Config+0xcc>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000670:	4a27      	ldr	r2, [pc, #156]	; (8000710 <SystemClock_Config+0xcc>)
 8000672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000676:	6413      	str	r3, [r2, #64]	; 0x40
 8000678:	4b25      	ldr	r3, [pc, #148]	; (8000710 <SystemClock_Config+0xcc>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000680:	60bb      	str	r3, [r7, #8]
 8000682:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000684:	2300      	movs	r3, #0
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	4b22      	ldr	r3, [pc, #136]	; (8000714 <SystemClock_Config+0xd0>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a21      	ldr	r2, [pc, #132]	; (8000714 <SystemClock_Config+0xd0>)
 800068e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000692:	6013      	str	r3, [r2, #0]
 8000694:	4b1f      	ldr	r3, [pc, #124]	; (8000714 <SystemClock_Config+0xd0>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006a0:	2301      	movs	r3, #1
 80006a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006aa:	2302      	movs	r3, #2
 80006ac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006b4:	2308      	movs	r3, #8
 80006b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006b8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006bc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006be:	2302      	movs	r3, #2
 80006c0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006c2:	2307      	movs	r3, #7
 80006c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c6:	f107 0320 	add.w	r3, r7, #32
 80006ca:	4618      	mov	r0, r3
 80006cc:	f000 fdc0 	bl	8001250 <HAL_RCC_OscConfig>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006d6:	f000 f9e3 	bl	8000aa0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006da:	230f      	movs	r3, #15
 80006dc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006de:	2302      	movs	r3, #2
 80006e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e2:	2300      	movs	r3, #0
 80006e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006e6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006f2:	f107 030c 	add.w	r3, r7, #12
 80006f6:	2105      	movs	r1, #5
 80006f8:	4618      	mov	r0, r3
 80006fa:	f001 f821 	bl	8001740 <HAL_RCC_ClockConfig>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000704:	f000 f9cc 	bl	8000aa0 <Error_Handler>
  }
}
 8000708:	bf00      	nop
 800070a:	3750      	adds	r7, #80	; 0x50
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	40023800 	.word	0x40023800
 8000714:	40007000 	.word	0x40007000

08000718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08c      	sub	sp, #48	; 0x30
 800071c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	61bb      	str	r3, [r7, #24]
 8000732:	4ba2      	ldr	r3, [pc, #648]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	4aa1      	ldr	r2, [pc, #644]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000738:	f043 0310 	orr.w	r3, r3, #16
 800073c:	6313      	str	r3, [r2, #48]	; 0x30
 800073e:	4b9f      	ldr	r3, [pc, #636]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	f003 0310 	and.w	r3, r3, #16
 8000746:	61bb      	str	r3, [r7, #24]
 8000748:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]
 800074e:	4b9b      	ldr	r3, [pc, #620]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a9a      	ldr	r2, [pc, #616]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000754:	f043 0304 	orr.w	r3, r3, #4
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b98      	ldr	r3, [pc, #608]	; (80009bc <MX_GPIO_Init+0x2a4>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0304 	and.w	r3, r3, #4
 8000762:	617b      	str	r3, [r7, #20]
 8000764:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
 800076a:	4b94      	ldr	r3, [pc, #592]	; (80009bc <MX_GPIO_Init+0x2a4>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a93      	ldr	r2, [pc, #588]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b91      	ldr	r3, [pc, #580]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800077e:	613b      	str	r3, [r7, #16]
 8000780:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	60fb      	str	r3, [r7, #12]
 8000786:	4b8d      	ldr	r3, [pc, #564]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a8c      	ldr	r2, [pc, #560]	; (80009bc <MX_GPIO_Init+0x2a4>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b8a      	ldr	r3, [pc, #552]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	60fb      	str	r3, [r7, #12]
 800079c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	60bb      	str	r3, [r7, #8]
 80007a2:	4b86      	ldr	r3, [pc, #536]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a85      	ldr	r2, [pc, #532]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007a8:	f043 0302 	orr.w	r3, r3, #2
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b83      	ldr	r3, [pc, #524]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0302 	and.w	r3, r3, #2
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	607b      	str	r3, [r7, #4]
 80007be:	4b7f      	ldr	r3, [pc, #508]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	4a7e      	ldr	r2, [pc, #504]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007c4:	f043 0308 	orr.w	r3, r3, #8
 80007c8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ca:	4b7c      	ldr	r3, [pc, #496]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	f003 0308 	and.w	r3, r3, #8
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2108      	movs	r1, #8
 80007da:	4879      	ldr	r0, [pc, #484]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 80007dc:	f000 fd04 	bl	80011e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007e0:	2201      	movs	r2, #1
 80007e2:	2101      	movs	r1, #1
 80007e4:	4877      	ldr	r0, [pc, #476]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 80007e6:	f000 fcff 	bl	80011e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007ea:	2200      	movs	r2, #0
 80007ec:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007f0:	4875      	ldr	r0, [pc, #468]	; (80009c8 <MX_GPIO_Init+0x2b0>)
 80007f2:	f000 fcf9 	bl	80011e8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80007f6:	2308      	movs	r3, #8
 80007f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fa:	2301      	movs	r3, #1
 80007fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fe:	2300      	movs	r3, #0
 8000800:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000802:	2300      	movs	r3, #0
 8000804:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000806:	f107 031c 	add.w	r3, r7, #28
 800080a:	4619      	mov	r1, r3
 800080c:	486c      	ldr	r0, [pc, #432]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 800080e:	f000 fb4f 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000812:	2301      	movs	r3, #1
 8000814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000816:	2301      	movs	r3, #1
 8000818:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081a:	2300      	movs	r3, #0
 800081c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081e:	2300      	movs	r3, #0
 8000820:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000822:	f107 031c 	add.w	r3, r7, #28
 8000826:	4619      	mov	r1, r3
 8000828:	4866      	ldr	r0, [pc, #408]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 800082a:	f000 fb41 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800082e:	2308      	movs	r3, #8
 8000830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000832:	2302      	movs	r3, #2
 8000834:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	2300      	movs	r3, #0
 800083c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800083e:	2305      	movs	r3, #5
 8000840:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	4619      	mov	r1, r3
 8000848:	485e      	ldr	r0, [pc, #376]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 800084a:	f000 fb31 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800084e:	2301      	movs	r3, #1
 8000850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000852:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000856:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	4619      	mov	r1, r3
 8000862:	485a      	ldr	r0, [pc, #360]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000864:	f000 fb24 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000868:	2310      	movs	r3, #16
 800086a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086c:	2302      	movs	r3, #2
 800086e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000870:	2300      	movs	r3, #0
 8000872:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000874:	2300      	movs	r3, #0
 8000876:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000878:	2306      	movs	r3, #6
 800087a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800087c:	f107 031c 	add.w	r3, r7, #28
 8000880:	4619      	mov	r1, r3
 8000882:	4852      	ldr	r0, [pc, #328]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000884:	f000 fb14 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000888:	23e0      	movs	r3, #224	; 0xe0
 800088a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088c:	2302      	movs	r3, #2
 800088e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000894:	2300      	movs	r3, #0
 8000896:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000898:	2305      	movs	r3, #5
 800089a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089c:	f107 031c 	add.w	r3, r7, #28
 80008a0:	4619      	mov	r1, r3
 80008a2:	484a      	ldr	r0, [pc, #296]	; (80009cc <MX_GPIO_Init+0x2b4>)
 80008a4:	f000 fb04 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008a8:	2304      	movs	r3, #4
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ac:	2300      	movs	r3, #0
 80008ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008b4:	f107 031c 	add.w	r3, r7, #28
 80008b8:	4619      	mov	r1, r3
 80008ba:	4845      	ldr	r0, [pc, #276]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 80008bc:	f000 faf8 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c6:	2302      	movs	r3, #2
 80008c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ce:	2300      	movs	r3, #0
 80008d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008d2:	2305      	movs	r3, #5
 80008d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	483c      	ldr	r0, [pc, #240]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 80008de:	f000 fae7 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008e2:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008e6:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f4:	f107 031c 	add.w	r3, r7, #28
 80008f8:	4619      	mov	r1, r3
 80008fa:	4833      	ldr	r0, [pc, #204]	; (80009c8 <MX_GPIO_Init+0x2b0>)
 80008fc:	f000 fad8 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000900:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000906:	2302      	movs	r3, #2
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000912:	2306      	movs	r3, #6
 8000914:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	4829      	ldr	r0, [pc, #164]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 800091e:	f000 fac7 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000922:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000928:	2300      	movs	r3, #0
 800092a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	4825      	ldr	r0, [pc, #148]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000938:	f000 faba 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800093c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	2302      	movs	r3, #2
 8000944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800094e:	230a      	movs	r3, #10
 8000950:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000952:	f107 031c 	add.w	r3, r7, #28
 8000956:	4619      	mov	r1, r3
 8000958:	481c      	ldr	r0, [pc, #112]	; (80009cc <MX_GPIO_Init+0x2b4>)
 800095a:	f000 faa9 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800095e:	2320      	movs	r3, #32
 8000960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000962:	2300      	movs	r3, #0
 8000964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	4619      	mov	r1, r3
 8000970:	4815      	ldr	r0, [pc, #84]	; (80009c8 <MX_GPIO_Init+0x2b0>)
 8000972:	f000 fa9d 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000976:	f44f 7310 	mov.w	r3, #576	; 0x240
 800097a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800097c:	2312      	movs	r3, #18
 800097e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000980:	2301      	movs	r3, #1
 8000982:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000984:	2300      	movs	r3, #0
 8000986:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000988:	2304      	movs	r3, #4
 800098a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098c:	f107 031c 	add.w	r3, r7, #28
 8000990:	4619      	mov	r1, r3
 8000992:	480f      	ldr	r0, [pc, #60]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 8000994:	f000 fa8c 	bl	8000eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000998:	2302      	movs	r3, #2
 800099a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800099c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 031c 	add.w	r3, r7, #28
 80009aa:	4619      	mov	r1, r3
 80009ac:	4804      	ldr	r0, [pc, #16]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 80009ae:	f000 fa7f 	bl	8000eb0 <HAL_GPIO_Init>

}
 80009b2:	bf00      	nop
 80009b4:	3730      	adds	r7, #48	; 0x30
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40023800 	.word	0x40023800
 80009c0:	40021000 	.word	0x40021000
 80009c4:	40020800 	.word	0x40020800
 80009c8:	40020c00 	.word	0x40020c00
 80009cc:	40020000 	.word	0x40020000
 80009d0:	40020400 	.word	0x40020400

080009d4 <LED1_function>:

/* USER CODE BEGIN 4 */
static void LED1_function(void* parameters)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
	TickType_t Last_tick_state;
	Last_tick_state = xTaskGetTickCount();
 80009dc:	f001 ff1c 	bl	8002818 <xTaskGetTickCount>
 80009e0:	4603      	mov	r3, r0
 80009e2:	60fb      	str	r3, [r7, #12]
	while(1)
		{
			SEGGER_SYSVIEW_PrintfTarget("Toggling Green LED");
 80009e4:	4807      	ldr	r0, [pc, #28]	; (8000a04 <LED1_function+0x30>)
 80009e6:	f005 f863 	bl	8005ab0 <SEGGER_SYSVIEW_PrintfTarget>
			HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80009ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009ee:	4806      	ldr	r0, [pc, #24]	; (8000a08 <LED1_function+0x34>)
 80009f0:	f000 fc13 	bl	800121a <HAL_GPIO_TogglePin>
			// Blocking Delay
			vTaskDelayUntil(&Last_tick_state,pdMS_TO_TICKS(1000));
 80009f4:	f107 030c 	add.w	r3, r7, #12
 80009f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80009fc:	4618      	mov	r0, r3
 80009fe:	f001 fd7f 	bl	8002500 <xTaskDelayUntil>
			SEGGER_SYSVIEW_PrintfTarget("Toggling Green LED");
 8000a02:	e7ef      	b.n	80009e4 <LED1_function+0x10>
 8000a04:	08005cb4 	.word	0x08005cb4
 8000a08:	40020c00 	.word	0x40020c00

08000a0c <LED2_function>:
			//taskYIELD();
		}

}
static void LED2_function(void* parameters)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b084      	sub	sp, #16
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
	TickType_t Last_tick_state;
	Last_tick_state = xTaskGetTickCount();
 8000a14:	f001 ff00 	bl	8002818 <xTaskGetTickCount>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	60fb      	str	r3, [r7, #12]
	while(1)
		{
			SEGGER_SYSVIEW_PrintfTarget("Toggling RED LED");
 8000a1c:	4807      	ldr	r0, [pc, #28]	; (8000a3c <LED2_function+0x30>)
 8000a1e:	f005 f847 	bl	8005ab0 <SEGGER_SYSVIEW_PrintfTarget>
			HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
 8000a22:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a26:	4806      	ldr	r0, [pc, #24]	; (8000a40 <LED2_function+0x34>)
 8000a28:	f000 fbf7 	bl	800121a <HAL_GPIO_TogglePin>
			// Blocking Delay
			vTaskDelayUntil(&Last_tick_state,pdMS_TO_TICKS(800));
 8000a2c:	f107 030c 	add.w	r3, r7, #12
 8000a30:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000a34:	4618      	mov	r0, r3
 8000a36:	f001 fd63 	bl	8002500 <xTaskDelayUntil>
			SEGGER_SYSVIEW_PrintfTarget("Toggling RED LED");
 8000a3a:	e7ef      	b.n	8000a1c <LED2_function+0x10>
 8000a3c:	08005cc8 	.word	0x08005cc8
 8000a40:	40020c00 	.word	0x40020c00

08000a44 <LED3_function>:
			//taskYIELD();
		}

}
static void LED3_function(void* parameters)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
TickType_t Last_tick_state;
Last_tick_state = xTaskGetTickCount();
 8000a4c:	f001 fee4 	bl	8002818 <xTaskGetTickCount>
 8000a50:	4603      	mov	r3, r0
 8000a52:	60fb      	str	r3, [r7, #12]
	while(1)
		{
			SEGGER_SYSVIEW_PrintfTarget("Toggling ORANGE LED");
 8000a54:	4807      	ldr	r0, [pc, #28]	; (8000a74 <LED3_function+0x30>)
 8000a56:	f005 f82b 	bl	8005ab0 <SEGGER_SYSVIEW_PrintfTarget>
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000a5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a5e:	4806      	ldr	r0, [pc, #24]	; (8000a78 <LED3_function+0x34>)
 8000a60:	f000 fbdb 	bl	800121a <HAL_GPIO_TogglePin>
			// Blocking Delay
			vTaskDelayUntil(&Last_tick_state,pdMS_TO_TICKS(400));
 8000a64:	f107 030c 	add.w	r3, r7, #12
 8000a68:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f001 fd47 	bl	8002500 <xTaskDelayUntil>
			SEGGER_SYSVIEW_PrintfTarget("Toggling ORANGE LED");
 8000a72:	e7ef      	b.n	8000a54 <LED3_function+0x10>
 8000a74:	08005cdc 	.word	0x08005cdc
 8000a78:	40020c00 	.word	0x40020c00

08000a7c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a04      	ldr	r2, [pc, #16]	; (8000a9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d101      	bne.n	8000a92 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a8e:	f000 f90d 	bl	8000cac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a92:	bf00      	nop
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40001000 	.word	0x40001000

08000aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa4:	b672      	cpsid	i
}
 8000aa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa8:	e7fe      	b.n	8000aa8 <Error_Handler+0x8>
	...

08000aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	607b      	str	r3, [r7, #4]
 8000ab6:	4b10      	ldr	r3, [pc, #64]	; (8000af8 <HAL_MspInit+0x4c>)
 8000ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aba:	4a0f      	ldr	r2, [pc, #60]	; (8000af8 <HAL_MspInit+0x4c>)
 8000abc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ac2:	4b0d      	ldr	r3, [pc, #52]	; (8000af8 <HAL_MspInit+0x4c>)
 8000ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ac6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aca:	607b      	str	r3, [r7, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	603b      	str	r3, [r7, #0]
 8000ad2:	4b09      	ldr	r3, [pc, #36]	; (8000af8 <HAL_MspInit+0x4c>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad6:	4a08      	ldr	r2, [pc, #32]	; (8000af8 <HAL_MspInit+0x4c>)
 8000ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000adc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ade:	4b06      	ldr	r3, [pc, #24]	; (8000af8 <HAL_MspInit+0x4c>)
 8000ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ae6:	603b      	str	r3, [r7, #0]
 8000ae8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aea:	bf00      	nop
 8000aec:	370c      	adds	r7, #12
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	40023800 	.word	0x40023800

08000afc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08c      	sub	sp, #48	; 0x30
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b04:	2300      	movs	r3, #0
 8000b06:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	6879      	ldr	r1, [r7, #4]
 8000b10:	2036      	movs	r0, #54	; 0x36
 8000b12:	f000 f9a3 	bl	8000e5c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b16:	2036      	movs	r0, #54	; 0x36
 8000b18:	f000 f9bc 	bl	8000e94 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	60fb      	str	r3, [r7, #12]
 8000b20:	4b1f      	ldr	r3, [pc, #124]	; (8000ba0 <HAL_InitTick+0xa4>)
 8000b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b24:	4a1e      	ldr	r2, [pc, #120]	; (8000ba0 <HAL_InitTick+0xa4>)
 8000b26:	f043 0310 	orr.w	r3, r3, #16
 8000b2a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b2c:	4b1c      	ldr	r3, [pc, #112]	; (8000ba0 <HAL_InitTick+0xa4>)
 8000b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b30:	f003 0310 	and.w	r3, r3, #16
 8000b34:	60fb      	str	r3, [r7, #12]
 8000b36:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b38:	f107 0210 	add.w	r2, r7, #16
 8000b3c:	f107 0314 	add.w	r3, r7, #20
 8000b40:	4611      	mov	r1, r2
 8000b42:	4618      	mov	r0, r3
 8000b44:	f000 ffe4 	bl	8001b10 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000b48:	f000 ffce 	bl	8001ae8 <HAL_RCC_GetPCLK1Freq>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	005b      	lsls	r3, r3, #1
 8000b50:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b54:	4a13      	ldr	r2, [pc, #76]	; (8000ba4 <HAL_InitTick+0xa8>)
 8000b56:	fba2 2303 	umull	r2, r3, r2, r3
 8000b5a:	0c9b      	lsrs	r3, r3, #18
 8000b5c:	3b01      	subs	r3, #1
 8000b5e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b60:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <HAL_InitTick+0xac>)
 8000b62:	4a12      	ldr	r2, [pc, #72]	; (8000bac <HAL_InitTick+0xb0>)
 8000b64:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b66:	4b10      	ldr	r3, [pc, #64]	; (8000ba8 <HAL_InitTick+0xac>)
 8000b68:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b6c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b6e:	4a0e      	ldr	r2, [pc, #56]	; (8000ba8 <HAL_InitTick+0xac>)
 8000b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b72:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b74:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <HAL_InitTick+0xac>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ba8 <HAL_InitTick+0xac>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000b80:	4809      	ldr	r0, [pc, #36]	; (8000ba8 <HAL_InitTick+0xac>)
 8000b82:	f000 fff7 	bl	8001b74 <HAL_TIM_Base_Init>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d104      	bne.n	8000b96 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000b8c:	4806      	ldr	r0, [pc, #24]	; (8000ba8 <HAL_InitTick+0xac>)
 8000b8e:	f001 f84b 	bl	8001c28 <HAL_TIM_Base_Start_IT>
 8000b92:	4603      	mov	r3, r0
 8000b94:	e000      	b.n	8000b98 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000b96:	2301      	movs	r3, #1
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3730      	adds	r7, #48	; 0x30
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	431bde83 	.word	0x431bde83
 8000ba8:	2001433c 	.word	0x2001433c
 8000bac:	40001000 	.word	0x40001000

08000bb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bb4:	e7fe      	b.n	8000bb4 <NMI_Handler+0x4>

08000bb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bba:	e7fe      	b.n	8000bba <HardFault_Handler+0x4>

08000bbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc0:	e7fe      	b.n	8000bc0 <MemManage_Handler+0x4>

08000bc2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bc6:	e7fe      	b.n	8000bc6 <BusFault_Handler+0x4>

08000bc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bcc:	e7fe      	b.n	8000bcc <UsageFault_Handler+0x4>

08000bce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bce:	b480      	push	{r7}
 8000bd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr

08000bdc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000be0:	4802      	ldr	r0, [pc, #8]	; (8000bec <TIM6_DAC_IRQHandler+0x10>)
 8000be2:	f001 f891 	bl	8001d08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	2001433c 	.word	0x2001433c

08000bf0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bf4:	4b06      	ldr	r3, [pc, #24]	; (8000c10 <SystemInit+0x20>)
 8000bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bfa:	4a05      	ldr	r2, [pc, #20]	; (8000c10 <SystemInit+0x20>)
 8000bfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c4c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c18:	480d      	ldr	r0, [pc, #52]	; (8000c50 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c1a:	490e      	ldr	r1, [pc, #56]	; (8000c54 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c1c:	4a0e      	ldr	r2, [pc, #56]	; (8000c58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c20:	e002      	b.n	8000c28 <LoopCopyDataInit>

08000c22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c26:	3304      	adds	r3, #4

08000c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c2c:	d3f9      	bcc.n	8000c22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c2e:	4a0b      	ldr	r2, [pc, #44]	; (8000c5c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c30:	4c0b      	ldr	r4, [pc, #44]	; (8000c60 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c34:	e001      	b.n	8000c3a <LoopFillZerobss>

08000c36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c38:	3204      	adds	r2, #4

08000c3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c3c:	d3fb      	bcc.n	8000c36 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c3e:	f7ff ffd7 	bl	8000bf0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c42:	f004 ffd3 	bl	8005bec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c46:	f7ff fc89 	bl	800055c <main>
  bx  lr    
 8000c4a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c54:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000c58:	08005e0c 	.word	0x08005e0c
  ldr r2, =_sbss
 8000c5c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000c60:	20014430 	.word	0x20014430

08000c64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c64:	e7fe      	b.n	8000c64 <ADC_IRQHandler>
	...

08000c68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c6c:	4b0e      	ldr	r3, [pc, #56]	; (8000ca8 <HAL_Init+0x40>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a0d      	ldr	r2, [pc, #52]	; (8000ca8 <HAL_Init+0x40>)
 8000c72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c78:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <HAL_Init+0x40>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a0a      	ldr	r2, [pc, #40]	; (8000ca8 <HAL_Init+0x40>)
 8000c7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c84:	4b08      	ldr	r3, [pc, #32]	; (8000ca8 <HAL_Init+0x40>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a07      	ldr	r2, [pc, #28]	; (8000ca8 <HAL_Init+0x40>)
 8000c8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c90:	2003      	movs	r0, #3
 8000c92:	f000 f8d8 	bl	8000e46 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c96:	2000      	movs	r0, #0
 8000c98:	f7ff ff30 	bl	8000afc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c9c:	f7ff ff06 	bl	8000aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ca0:	2300      	movs	r3, #0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40023c00 	.word	0x40023c00

08000cac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cb0:	4b06      	ldr	r3, [pc, #24]	; (8000ccc <HAL_IncTick+0x20>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	4b06      	ldr	r3, [pc, #24]	; (8000cd0 <HAL_IncTick+0x24>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4413      	add	r3, r2
 8000cbc:	4a04      	ldr	r2, [pc, #16]	; (8000cd0 <HAL_IncTick+0x24>)
 8000cbe:	6013      	str	r3, [r2, #0]
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	20000008 	.word	0x20000008
 8000cd0:	20014384 	.word	0x20014384

08000cd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cd8:	4b03      	ldr	r3, [pc, #12]	; (8000ce8 <HAL_GetTick+0x14>)
 8000cda:	681b      	ldr	r3, [r3, #0]
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	20014384 	.word	0x20014384

08000cec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f003 0307 	and.w	r3, r3, #7
 8000cfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cfc:	4b0c      	ldr	r3, [pc, #48]	; (8000d30 <__NVIC_SetPriorityGrouping+0x44>)
 8000cfe:	68db      	ldr	r3, [r3, #12]
 8000d00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d02:	68ba      	ldr	r2, [r7, #8]
 8000d04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d08:	4013      	ands	r3, r2
 8000d0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d1e:	4a04      	ldr	r2, [pc, #16]	; (8000d30 <__NVIC_SetPriorityGrouping+0x44>)
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	60d3      	str	r3, [r2, #12]
}
 8000d24:	bf00      	nop
 8000d26:	3714      	adds	r7, #20
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d38:	4b04      	ldr	r3, [pc, #16]	; (8000d4c <__NVIC_GetPriorityGrouping+0x18>)
 8000d3a:	68db      	ldr	r3, [r3, #12]
 8000d3c:	0a1b      	lsrs	r3, r3, #8
 8000d3e:	f003 0307 	and.w	r3, r3, #7
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	db0b      	blt.n	8000d7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d62:	79fb      	ldrb	r3, [r7, #7]
 8000d64:	f003 021f 	and.w	r2, r3, #31
 8000d68:	4907      	ldr	r1, [pc, #28]	; (8000d88 <__NVIC_EnableIRQ+0x38>)
 8000d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6e:	095b      	lsrs	r3, r3, #5
 8000d70:	2001      	movs	r0, #1
 8000d72:	fa00 f202 	lsl.w	r2, r0, r2
 8000d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d7a:	bf00      	nop
 8000d7c:	370c      	adds	r7, #12
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	e000e100 	.word	0xe000e100

08000d8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	6039      	str	r1, [r7, #0]
 8000d96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	db0a      	blt.n	8000db6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	b2da      	uxtb	r2, r3
 8000da4:	490c      	ldr	r1, [pc, #48]	; (8000dd8 <__NVIC_SetPriority+0x4c>)
 8000da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000daa:	0112      	lsls	r2, r2, #4
 8000dac:	b2d2      	uxtb	r2, r2
 8000dae:	440b      	add	r3, r1
 8000db0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000db4:	e00a      	b.n	8000dcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	b2da      	uxtb	r2, r3
 8000dba:	4908      	ldr	r1, [pc, #32]	; (8000ddc <__NVIC_SetPriority+0x50>)
 8000dbc:	79fb      	ldrb	r3, [r7, #7]
 8000dbe:	f003 030f 	and.w	r3, r3, #15
 8000dc2:	3b04      	subs	r3, #4
 8000dc4:	0112      	lsls	r2, r2, #4
 8000dc6:	b2d2      	uxtb	r2, r2
 8000dc8:	440b      	add	r3, r1
 8000dca:	761a      	strb	r2, [r3, #24]
}
 8000dcc:	bf00      	nop
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	e000e100 	.word	0xe000e100
 8000ddc:	e000ed00 	.word	0xe000ed00

08000de0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b089      	sub	sp, #36	; 0x24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	f003 0307 	and.w	r3, r3, #7
 8000df2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000df4:	69fb      	ldr	r3, [r7, #28]
 8000df6:	f1c3 0307 	rsb	r3, r3, #7
 8000dfa:	2b04      	cmp	r3, #4
 8000dfc:	bf28      	it	cs
 8000dfe:	2304      	movcs	r3, #4
 8000e00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	3304      	adds	r3, #4
 8000e06:	2b06      	cmp	r3, #6
 8000e08:	d902      	bls.n	8000e10 <NVIC_EncodePriority+0x30>
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	3b03      	subs	r3, #3
 8000e0e:	e000      	b.n	8000e12 <NVIC_EncodePriority+0x32>
 8000e10:	2300      	movs	r3, #0
 8000e12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e14:	f04f 32ff 	mov.w	r2, #4294967295
 8000e18:	69bb      	ldr	r3, [r7, #24]
 8000e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1e:	43da      	mvns	r2, r3
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	401a      	ands	r2, r3
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e28:	f04f 31ff 	mov.w	r1, #4294967295
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e32:	43d9      	mvns	r1, r3
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e38:	4313      	orrs	r3, r2
         );
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	3724      	adds	r7, #36	; 0x24
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr

08000e46 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b082      	sub	sp, #8
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f7ff ff4c 	bl	8000cec <__NVIC_SetPriorityGrouping>
}
 8000e54:	bf00      	nop
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b086      	sub	sp, #24
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
 8000e68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e6e:	f7ff ff61 	bl	8000d34 <__NVIC_GetPriorityGrouping>
 8000e72:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	68b9      	ldr	r1, [r7, #8]
 8000e78:	6978      	ldr	r0, [r7, #20]
 8000e7a:	f7ff ffb1 	bl	8000de0 <NVIC_EncodePriority>
 8000e7e:	4602      	mov	r2, r0
 8000e80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e84:	4611      	mov	r1, r2
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff ff80 	bl	8000d8c <__NVIC_SetPriority>
}
 8000e8c:	bf00      	nop
 8000e8e:	3718      	adds	r7, #24
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff ff54 	bl	8000d50 <__NVIC_EnableIRQ>
}
 8000ea8:	bf00      	nop
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b089      	sub	sp, #36	; 0x24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	61fb      	str	r3, [r7, #28]
 8000eca:	e16b      	b.n	80011a4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ecc:	2201      	movs	r2, #1
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	697a      	ldr	r2, [r7, #20]
 8000edc:	4013      	ands	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	f040 815a 	bne.w	800119e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	f003 0303 	and.w	r3, r3, #3
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d005      	beq.n	8000f02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d130      	bne.n	8000f64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	2203      	movs	r2, #3
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	43db      	mvns	r3, r3
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	4013      	ands	r3, r2
 8000f18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	68da      	ldr	r2, [r3, #12]
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	69ba      	ldr	r2, [r7, #24]
 8000f30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f38:	2201      	movs	r2, #1
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	4013      	ands	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	091b      	lsrs	r3, r3, #4
 8000f4e:	f003 0201 	and.w	r2, r3, #1
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f003 0303 	and.w	r3, r3, #3
 8000f6c:	2b03      	cmp	r3, #3
 8000f6e:	d017      	beq.n	8000fa0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4013      	ands	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	689a      	ldr	r2, [r3, #8]
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f003 0303 	and.w	r3, r3, #3
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d123      	bne.n	8000ff4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	08da      	lsrs	r2, r3, #3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3208      	adds	r2, #8
 8000fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	f003 0307 	and.w	r3, r3, #7
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	220f      	movs	r2, #15
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	43db      	mvns	r3, r3
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	691a      	ldr	r2, [r3, #16]
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	f003 0307 	and.w	r3, r3, #7
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	08da      	lsrs	r2, r3, #3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	3208      	adds	r2, #8
 8000fee:	69b9      	ldr	r1, [r7, #24]
 8000ff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	2203      	movs	r2, #3
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	43db      	mvns	r3, r3
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	4013      	ands	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 0203 	and.w	r2, r3, #3
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4313      	orrs	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001030:	2b00      	cmp	r3, #0
 8001032:	f000 80b4 	beq.w	800119e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	4b60      	ldr	r3, [pc, #384]	; (80011bc <HAL_GPIO_Init+0x30c>)
 800103c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103e:	4a5f      	ldr	r2, [pc, #380]	; (80011bc <HAL_GPIO_Init+0x30c>)
 8001040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001044:	6453      	str	r3, [r2, #68]	; 0x44
 8001046:	4b5d      	ldr	r3, [pc, #372]	; (80011bc <HAL_GPIO_Init+0x30c>)
 8001048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800104a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001052:	4a5b      	ldr	r2, [pc, #364]	; (80011c0 <HAL_GPIO_Init+0x310>)
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	089b      	lsrs	r3, r3, #2
 8001058:	3302      	adds	r3, #2
 800105a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800105e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	f003 0303 	and.w	r3, r3, #3
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	220f      	movs	r2, #15
 800106a:	fa02 f303 	lsl.w	r3, r2, r3
 800106e:	43db      	mvns	r3, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4013      	ands	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a52      	ldr	r2, [pc, #328]	; (80011c4 <HAL_GPIO_Init+0x314>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d02b      	beq.n	80010d6 <HAL_GPIO_Init+0x226>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a51      	ldr	r2, [pc, #324]	; (80011c8 <HAL_GPIO_Init+0x318>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d025      	beq.n	80010d2 <HAL_GPIO_Init+0x222>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a50      	ldr	r2, [pc, #320]	; (80011cc <HAL_GPIO_Init+0x31c>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d01f      	beq.n	80010ce <HAL_GPIO_Init+0x21e>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a4f      	ldr	r2, [pc, #316]	; (80011d0 <HAL_GPIO_Init+0x320>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d019      	beq.n	80010ca <HAL_GPIO_Init+0x21a>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a4e      	ldr	r2, [pc, #312]	; (80011d4 <HAL_GPIO_Init+0x324>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d013      	beq.n	80010c6 <HAL_GPIO_Init+0x216>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4a4d      	ldr	r2, [pc, #308]	; (80011d8 <HAL_GPIO_Init+0x328>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d00d      	beq.n	80010c2 <HAL_GPIO_Init+0x212>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a4c      	ldr	r2, [pc, #304]	; (80011dc <HAL_GPIO_Init+0x32c>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d007      	beq.n	80010be <HAL_GPIO_Init+0x20e>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a4b      	ldr	r2, [pc, #300]	; (80011e0 <HAL_GPIO_Init+0x330>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d101      	bne.n	80010ba <HAL_GPIO_Init+0x20a>
 80010b6:	2307      	movs	r3, #7
 80010b8:	e00e      	b.n	80010d8 <HAL_GPIO_Init+0x228>
 80010ba:	2308      	movs	r3, #8
 80010bc:	e00c      	b.n	80010d8 <HAL_GPIO_Init+0x228>
 80010be:	2306      	movs	r3, #6
 80010c0:	e00a      	b.n	80010d8 <HAL_GPIO_Init+0x228>
 80010c2:	2305      	movs	r3, #5
 80010c4:	e008      	b.n	80010d8 <HAL_GPIO_Init+0x228>
 80010c6:	2304      	movs	r3, #4
 80010c8:	e006      	b.n	80010d8 <HAL_GPIO_Init+0x228>
 80010ca:	2303      	movs	r3, #3
 80010cc:	e004      	b.n	80010d8 <HAL_GPIO_Init+0x228>
 80010ce:	2302      	movs	r3, #2
 80010d0:	e002      	b.n	80010d8 <HAL_GPIO_Init+0x228>
 80010d2:	2301      	movs	r3, #1
 80010d4:	e000      	b.n	80010d8 <HAL_GPIO_Init+0x228>
 80010d6:	2300      	movs	r3, #0
 80010d8:	69fa      	ldr	r2, [r7, #28]
 80010da:	f002 0203 	and.w	r2, r2, #3
 80010de:	0092      	lsls	r2, r2, #2
 80010e0:	4093      	lsls	r3, r2
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010e8:	4935      	ldr	r1, [pc, #212]	; (80011c0 <HAL_GPIO_Init+0x310>)
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	089b      	lsrs	r3, r3, #2
 80010ee:	3302      	adds	r3, #2
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010f6:	4b3b      	ldr	r3, [pc, #236]	; (80011e4 <HAL_GPIO_Init+0x334>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	43db      	mvns	r3, r3
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	4013      	ands	r3, r2
 8001104:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800110e:	2b00      	cmp	r3, #0
 8001110:	d003      	beq.n	800111a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	4313      	orrs	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800111a:	4a32      	ldr	r2, [pc, #200]	; (80011e4 <HAL_GPIO_Init+0x334>)
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001120:	4b30      	ldr	r3, [pc, #192]	; (80011e4 <HAL_GPIO_Init+0x334>)
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	43db      	mvns	r3, r3
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	4013      	ands	r3, r2
 800112e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001138:	2b00      	cmp	r3, #0
 800113a:	d003      	beq.n	8001144 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	4313      	orrs	r3, r2
 8001142:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001144:	4a27      	ldr	r2, [pc, #156]	; (80011e4 <HAL_GPIO_Init+0x334>)
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800114a:	4b26      	ldr	r3, [pc, #152]	; (80011e4 <HAL_GPIO_Init+0x334>)
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	43db      	mvns	r3, r3
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	4013      	ands	r3, r2
 8001158:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001162:	2b00      	cmp	r3, #0
 8001164:	d003      	beq.n	800116e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	4313      	orrs	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800116e:	4a1d      	ldr	r2, [pc, #116]	; (80011e4 <HAL_GPIO_Init+0x334>)
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001174:	4b1b      	ldr	r3, [pc, #108]	; (80011e4 <HAL_GPIO_Init+0x334>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	43db      	mvns	r3, r3
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	4013      	ands	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d003      	beq.n	8001198 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	4313      	orrs	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001198:	4a12      	ldr	r2, [pc, #72]	; (80011e4 <HAL_GPIO_Init+0x334>)
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	3301      	adds	r3, #1
 80011a2:	61fb      	str	r3, [r7, #28]
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	2b0f      	cmp	r3, #15
 80011a8:	f67f ae90 	bls.w	8000ecc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3724      	adds	r7, #36	; 0x24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	40023800 	.word	0x40023800
 80011c0:	40013800 	.word	0x40013800
 80011c4:	40020000 	.word	0x40020000
 80011c8:	40020400 	.word	0x40020400
 80011cc:	40020800 	.word	0x40020800
 80011d0:	40020c00 	.word	0x40020c00
 80011d4:	40021000 	.word	0x40021000
 80011d8:	40021400 	.word	0x40021400
 80011dc:	40021800 	.word	0x40021800
 80011e0:	40021c00 	.word	0x40021c00
 80011e4:	40013c00 	.word	0x40013c00

080011e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	460b      	mov	r3, r1
 80011f2:	807b      	strh	r3, [r7, #2]
 80011f4:	4613      	mov	r3, r2
 80011f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011f8:	787b      	ldrb	r3, [r7, #1]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d003      	beq.n	8001206 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011fe:	887a      	ldrh	r2, [r7, #2]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001204:	e003      	b.n	800120e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001206:	887b      	ldrh	r3, [r7, #2]
 8001208:	041a      	lsls	r2, r3, #16
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	619a      	str	r2, [r3, #24]
}
 800120e:	bf00      	nop
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr

0800121a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800121a:	b480      	push	{r7}
 800121c:	b085      	sub	sp, #20
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
 8001222:	460b      	mov	r3, r1
 8001224:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	695b      	ldr	r3, [r3, #20]
 800122a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800122c:	887a      	ldrh	r2, [r7, #2]
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	4013      	ands	r3, r2
 8001232:	041a      	lsls	r2, r3, #16
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	43d9      	mvns	r1, r3
 8001238:	887b      	ldrh	r3, [r7, #2]
 800123a:	400b      	ands	r3, r1
 800123c:	431a      	orrs	r2, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	619a      	str	r2, [r3, #24]
}
 8001242:	bf00      	nop
 8001244:	3714      	adds	r7, #20
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
	...

08001250 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d101      	bne.n	8001262 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e264      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0301 	and.w	r3, r3, #1
 800126a:	2b00      	cmp	r3, #0
 800126c:	d075      	beq.n	800135a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800126e:	4ba3      	ldr	r3, [pc, #652]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	f003 030c 	and.w	r3, r3, #12
 8001276:	2b04      	cmp	r3, #4
 8001278:	d00c      	beq.n	8001294 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800127a:	4ba0      	ldr	r3, [pc, #640]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001282:	2b08      	cmp	r3, #8
 8001284:	d112      	bne.n	80012ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001286:	4b9d      	ldr	r3, [pc, #628]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800128e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001292:	d10b      	bne.n	80012ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001294:	4b99      	ldr	r3, [pc, #612]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800129c:	2b00      	cmp	r3, #0
 800129e:	d05b      	beq.n	8001358 <HAL_RCC_OscConfig+0x108>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d157      	bne.n	8001358 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e23f      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012b4:	d106      	bne.n	80012c4 <HAL_RCC_OscConfig+0x74>
 80012b6:	4b91      	ldr	r3, [pc, #580]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a90      	ldr	r2, [pc, #576]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80012bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012c0:	6013      	str	r3, [r2, #0]
 80012c2:	e01d      	b.n	8001300 <HAL_RCC_OscConfig+0xb0>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012cc:	d10c      	bne.n	80012e8 <HAL_RCC_OscConfig+0x98>
 80012ce:	4b8b      	ldr	r3, [pc, #556]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a8a      	ldr	r2, [pc, #552]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80012d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012d8:	6013      	str	r3, [r2, #0]
 80012da:	4b88      	ldr	r3, [pc, #544]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a87      	ldr	r2, [pc, #540]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80012e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012e4:	6013      	str	r3, [r2, #0]
 80012e6:	e00b      	b.n	8001300 <HAL_RCC_OscConfig+0xb0>
 80012e8:	4b84      	ldr	r3, [pc, #528]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a83      	ldr	r2, [pc, #524]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80012ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012f2:	6013      	str	r3, [r2, #0]
 80012f4:	4b81      	ldr	r3, [pc, #516]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a80      	ldr	r2, [pc, #512]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80012fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d013      	beq.n	8001330 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001308:	f7ff fce4 	bl	8000cd4 <HAL_GetTick>
 800130c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800130e:	e008      	b.n	8001322 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001310:	f7ff fce0 	bl	8000cd4 <HAL_GetTick>
 8001314:	4602      	mov	r2, r0
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	2b64      	cmp	r3, #100	; 0x64
 800131c:	d901      	bls.n	8001322 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800131e:	2303      	movs	r3, #3
 8001320:	e204      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001322:	4b76      	ldr	r3, [pc, #472]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d0f0      	beq.n	8001310 <HAL_RCC_OscConfig+0xc0>
 800132e:	e014      	b.n	800135a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001330:	f7ff fcd0 	bl	8000cd4 <HAL_GetTick>
 8001334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001336:	e008      	b.n	800134a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001338:	f7ff fccc 	bl	8000cd4 <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b64      	cmp	r3, #100	; 0x64
 8001344:	d901      	bls.n	800134a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001346:	2303      	movs	r3, #3
 8001348:	e1f0      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800134a:	4b6c      	ldr	r3, [pc, #432]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d1f0      	bne.n	8001338 <HAL_RCC_OscConfig+0xe8>
 8001356:	e000      	b.n	800135a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001358:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 0302 	and.w	r3, r3, #2
 8001362:	2b00      	cmp	r3, #0
 8001364:	d063      	beq.n	800142e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001366:	4b65      	ldr	r3, [pc, #404]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 030c 	and.w	r3, r3, #12
 800136e:	2b00      	cmp	r3, #0
 8001370:	d00b      	beq.n	800138a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001372:	4b62      	ldr	r3, [pc, #392]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800137a:	2b08      	cmp	r3, #8
 800137c:	d11c      	bne.n	80013b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800137e:	4b5f      	ldr	r3, [pc, #380]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d116      	bne.n	80013b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800138a:	4b5c      	ldr	r3, [pc, #368]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0302 	and.w	r3, r3, #2
 8001392:	2b00      	cmp	r3, #0
 8001394:	d005      	beq.n	80013a2 <HAL_RCC_OscConfig+0x152>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	68db      	ldr	r3, [r3, #12]
 800139a:	2b01      	cmp	r3, #1
 800139c:	d001      	beq.n	80013a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e1c4      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013a2:	4b56      	ldr	r3, [pc, #344]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	691b      	ldr	r3, [r3, #16]
 80013ae:	00db      	lsls	r3, r3, #3
 80013b0:	4952      	ldr	r1, [pc, #328]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80013b2:	4313      	orrs	r3, r2
 80013b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013b6:	e03a      	b.n	800142e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d020      	beq.n	8001402 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013c0:	4b4f      	ldr	r3, [pc, #316]	; (8001500 <HAL_RCC_OscConfig+0x2b0>)
 80013c2:	2201      	movs	r2, #1
 80013c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c6:	f7ff fc85 	bl	8000cd4 <HAL_GetTick>
 80013ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013cc:	e008      	b.n	80013e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013ce:	f7ff fc81 	bl	8000cd4 <HAL_GetTick>
 80013d2:	4602      	mov	r2, r0
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d901      	bls.n	80013e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013dc:	2303      	movs	r3, #3
 80013de:	e1a5      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e0:	4b46      	ldr	r3, [pc, #280]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f003 0302 	and.w	r3, r3, #2
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d0f0      	beq.n	80013ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ec:	4b43      	ldr	r3, [pc, #268]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	691b      	ldr	r3, [r3, #16]
 80013f8:	00db      	lsls	r3, r3, #3
 80013fa:	4940      	ldr	r1, [pc, #256]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80013fc:	4313      	orrs	r3, r2
 80013fe:	600b      	str	r3, [r1, #0]
 8001400:	e015      	b.n	800142e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001402:	4b3f      	ldr	r3, [pc, #252]	; (8001500 <HAL_RCC_OscConfig+0x2b0>)
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001408:	f7ff fc64 	bl	8000cd4 <HAL_GetTick>
 800140c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800140e:	e008      	b.n	8001422 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001410:	f7ff fc60 	bl	8000cd4 <HAL_GetTick>
 8001414:	4602      	mov	r2, r0
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	2b02      	cmp	r3, #2
 800141c:	d901      	bls.n	8001422 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800141e:	2303      	movs	r3, #3
 8001420:	e184      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001422:	4b36      	ldr	r3, [pc, #216]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	2b00      	cmp	r3, #0
 800142c:	d1f0      	bne.n	8001410 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f003 0308 	and.w	r3, r3, #8
 8001436:	2b00      	cmp	r3, #0
 8001438:	d030      	beq.n	800149c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	695b      	ldr	r3, [r3, #20]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d016      	beq.n	8001470 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001442:	4b30      	ldr	r3, [pc, #192]	; (8001504 <HAL_RCC_OscConfig+0x2b4>)
 8001444:	2201      	movs	r2, #1
 8001446:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001448:	f7ff fc44 	bl	8000cd4 <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001450:	f7ff fc40 	bl	8000cd4 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b02      	cmp	r3, #2
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e164      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001462:	4b26      	ldr	r3, [pc, #152]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 8001464:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	2b00      	cmp	r3, #0
 800146c:	d0f0      	beq.n	8001450 <HAL_RCC_OscConfig+0x200>
 800146e:	e015      	b.n	800149c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001470:	4b24      	ldr	r3, [pc, #144]	; (8001504 <HAL_RCC_OscConfig+0x2b4>)
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001476:	f7ff fc2d 	bl	8000cd4 <HAL_GetTick>
 800147a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800147c:	e008      	b.n	8001490 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800147e:	f7ff fc29 	bl	8000cd4 <HAL_GetTick>
 8001482:	4602      	mov	r2, r0
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	2b02      	cmp	r3, #2
 800148a:	d901      	bls.n	8001490 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800148c:	2303      	movs	r3, #3
 800148e:	e14d      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001490:	4b1a      	ldr	r3, [pc, #104]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 8001492:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001494:	f003 0302 	and.w	r3, r3, #2
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1f0      	bne.n	800147e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0304 	and.w	r3, r3, #4
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	f000 80a0 	beq.w	80015ea <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014aa:	2300      	movs	r3, #0
 80014ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014ae:	4b13      	ldr	r3, [pc, #76]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d10f      	bne.n	80014da <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60bb      	str	r3, [r7, #8]
 80014be:	4b0f      	ldr	r3, [pc, #60]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c2:	4a0e      	ldr	r2, [pc, #56]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80014c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014c8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ca:	4b0c      	ldr	r3, [pc, #48]	; (80014fc <HAL_RCC_OscConfig+0x2ac>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014d6:	2301      	movs	r3, #1
 80014d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014da:	4b0b      	ldr	r3, [pc, #44]	; (8001508 <HAL_RCC_OscConfig+0x2b8>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d121      	bne.n	800152a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014e6:	4b08      	ldr	r3, [pc, #32]	; (8001508 <HAL_RCC_OscConfig+0x2b8>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a07      	ldr	r2, [pc, #28]	; (8001508 <HAL_RCC_OscConfig+0x2b8>)
 80014ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014f2:	f7ff fbef 	bl	8000cd4 <HAL_GetTick>
 80014f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f8:	e011      	b.n	800151e <HAL_RCC_OscConfig+0x2ce>
 80014fa:	bf00      	nop
 80014fc:	40023800 	.word	0x40023800
 8001500:	42470000 	.word	0x42470000
 8001504:	42470e80 	.word	0x42470e80
 8001508:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800150c:	f7ff fbe2 	bl	8000cd4 <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	2b02      	cmp	r3, #2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e106      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800151e:	4b85      	ldr	r3, [pc, #532]	; (8001734 <HAL_RCC_OscConfig+0x4e4>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001526:	2b00      	cmp	r3, #0
 8001528:	d0f0      	beq.n	800150c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	2b01      	cmp	r3, #1
 8001530:	d106      	bne.n	8001540 <HAL_RCC_OscConfig+0x2f0>
 8001532:	4b81      	ldr	r3, [pc, #516]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 8001534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001536:	4a80      	ldr	r2, [pc, #512]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 8001538:	f043 0301 	orr.w	r3, r3, #1
 800153c:	6713      	str	r3, [r2, #112]	; 0x70
 800153e:	e01c      	b.n	800157a <HAL_RCC_OscConfig+0x32a>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	2b05      	cmp	r3, #5
 8001546:	d10c      	bne.n	8001562 <HAL_RCC_OscConfig+0x312>
 8001548:	4b7b      	ldr	r3, [pc, #492]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 800154a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800154c:	4a7a      	ldr	r2, [pc, #488]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 800154e:	f043 0304 	orr.w	r3, r3, #4
 8001552:	6713      	str	r3, [r2, #112]	; 0x70
 8001554:	4b78      	ldr	r3, [pc, #480]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 8001556:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001558:	4a77      	ldr	r2, [pc, #476]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 800155a:	f043 0301 	orr.w	r3, r3, #1
 800155e:	6713      	str	r3, [r2, #112]	; 0x70
 8001560:	e00b      	b.n	800157a <HAL_RCC_OscConfig+0x32a>
 8001562:	4b75      	ldr	r3, [pc, #468]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 8001564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001566:	4a74      	ldr	r2, [pc, #464]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 8001568:	f023 0301 	bic.w	r3, r3, #1
 800156c:	6713      	str	r3, [r2, #112]	; 0x70
 800156e:	4b72      	ldr	r3, [pc, #456]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 8001570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001572:	4a71      	ldr	r2, [pc, #452]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 8001574:	f023 0304 	bic.w	r3, r3, #4
 8001578:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d015      	beq.n	80015ae <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001582:	f7ff fba7 	bl	8000cd4 <HAL_GetTick>
 8001586:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001588:	e00a      	b.n	80015a0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800158a:	f7ff fba3 	bl	8000cd4 <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	f241 3288 	movw	r2, #5000	; 0x1388
 8001598:	4293      	cmp	r3, r2
 800159a:	d901      	bls.n	80015a0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800159c:	2303      	movs	r3, #3
 800159e:	e0c5      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015a0:	4b65      	ldr	r3, [pc, #404]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 80015a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a4:	f003 0302 	and.w	r3, r3, #2
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d0ee      	beq.n	800158a <HAL_RCC_OscConfig+0x33a>
 80015ac:	e014      	b.n	80015d8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ae:	f7ff fb91 	bl	8000cd4 <HAL_GetTick>
 80015b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015b4:	e00a      	b.n	80015cc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015b6:	f7ff fb8d 	bl	8000cd4 <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e0af      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015cc:	4b5a      	ldr	r3, [pc, #360]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 80015ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015d0:	f003 0302 	and.w	r3, r3, #2
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1ee      	bne.n	80015b6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015d8:	7dfb      	ldrb	r3, [r7, #23]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d105      	bne.n	80015ea <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015de:	4b56      	ldr	r3, [pc, #344]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e2:	4a55      	ldr	r2, [pc, #340]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 80015e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	699b      	ldr	r3, [r3, #24]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	f000 809b 	beq.w	800172a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015f4:	4b50      	ldr	r3, [pc, #320]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f003 030c 	and.w	r3, r3, #12
 80015fc:	2b08      	cmp	r3, #8
 80015fe:	d05c      	beq.n	80016ba <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	2b02      	cmp	r3, #2
 8001606:	d141      	bne.n	800168c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001608:	4b4c      	ldr	r3, [pc, #304]	; (800173c <HAL_RCC_OscConfig+0x4ec>)
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160e:	f7ff fb61 	bl	8000cd4 <HAL_GetTick>
 8001612:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001614:	e008      	b.n	8001628 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001616:	f7ff fb5d 	bl	8000cd4 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e081      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001628:	4b43      	ldr	r3, [pc, #268]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1f0      	bne.n	8001616 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	69da      	ldr	r2, [r3, #28]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	431a      	orrs	r2, r3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001642:	019b      	lsls	r3, r3, #6
 8001644:	431a      	orrs	r2, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800164a:	085b      	lsrs	r3, r3, #1
 800164c:	3b01      	subs	r3, #1
 800164e:	041b      	lsls	r3, r3, #16
 8001650:	431a      	orrs	r2, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001656:	061b      	lsls	r3, r3, #24
 8001658:	4937      	ldr	r1, [pc, #220]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 800165a:	4313      	orrs	r3, r2
 800165c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800165e:	4b37      	ldr	r3, [pc, #220]	; (800173c <HAL_RCC_OscConfig+0x4ec>)
 8001660:	2201      	movs	r2, #1
 8001662:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001664:	f7ff fb36 	bl	8000cd4 <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800166c:	f7ff fb32 	bl	8000cd4 <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b02      	cmp	r3, #2
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e056      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800167e:	4b2e      	ldr	r3, [pc, #184]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d0f0      	beq.n	800166c <HAL_RCC_OscConfig+0x41c>
 800168a:	e04e      	b.n	800172a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800168c:	4b2b      	ldr	r3, [pc, #172]	; (800173c <HAL_RCC_OscConfig+0x4ec>)
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001692:	f7ff fb1f 	bl	8000cd4 <HAL_GetTick>
 8001696:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001698:	e008      	b.n	80016ac <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800169a:	f7ff fb1b 	bl	8000cd4 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e03f      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016ac:	4b22      	ldr	r3, [pc, #136]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d1f0      	bne.n	800169a <HAL_RCC_OscConfig+0x44a>
 80016b8:	e037      	b.n	800172a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	699b      	ldr	r3, [r3, #24]
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d101      	bne.n	80016c6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e032      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016c6:	4b1c      	ldr	r3, [pc, #112]	; (8001738 <HAL_RCC_OscConfig+0x4e8>)
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d028      	beq.n	8001726 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016de:	429a      	cmp	r2, r3
 80016e0:	d121      	bne.n	8001726 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d11a      	bne.n	8001726 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016f0:	68fa      	ldr	r2, [r7, #12]
 80016f2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80016f6:	4013      	ands	r3, r2
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80016fc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016fe:	4293      	cmp	r3, r2
 8001700:	d111      	bne.n	8001726 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800170c:	085b      	lsrs	r3, r3, #1
 800170e:	3b01      	subs	r3, #1
 8001710:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001712:	429a      	cmp	r2, r3
 8001714:	d107      	bne.n	8001726 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001720:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001722:	429a      	cmp	r2, r3
 8001724:	d001      	beq.n	800172a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e000      	b.n	800172c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800172a:	2300      	movs	r3, #0
}
 800172c:	4618      	mov	r0, r3
 800172e:	3718      	adds	r7, #24
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40007000 	.word	0x40007000
 8001738:	40023800 	.word	0x40023800
 800173c:	42470060 	.word	0x42470060

08001740 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
 8001748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d101      	bne.n	8001754 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	e0cc      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001754:	4b68      	ldr	r3, [pc, #416]	; (80018f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f003 0307 	and.w	r3, r3, #7
 800175c:	683a      	ldr	r2, [r7, #0]
 800175e:	429a      	cmp	r2, r3
 8001760:	d90c      	bls.n	800177c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001762:	4b65      	ldr	r3, [pc, #404]	; (80018f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001764:	683a      	ldr	r2, [r7, #0]
 8001766:	b2d2      	uxtb	r2, r2
 8001768:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800176a:	4b63      	ldr	r3, [pc, #396]	; (80018f8 <HAL_RCC_ClockConfig+0x1b8>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0307 	and.w	r3, r3, #7
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	429a      	cmp	r2, r3
 8001776:	d001      	beq.n	800177c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e0b8      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0302 	and.w	r3, r3, #2
 8001784:	2b00      	cmp	r3, #0
 8001786:	d020      	beq.n	80017ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0304 	and.w	r3, r3, #4
 8001790:	2b00      	cmp	r3, #0
 8001792:	d005      	beq.n	80017a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001794:	4b59      	ldr	r3, [pc, #356]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	4a58      	ldr	r2, [pc, #352]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 800179a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800179e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0308 	and.w	r3, r3, #8
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d005      	beq.n	80017b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017ac:	4b53      	ldr	r3, [pc, #332]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	4a52      	ldr	r2, [pc, #328]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80017b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017b8:	4b50      	ldr	r3, [pc, #320]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	494d      	ldr	r1, [pc, #308]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80017c6:	4313      	orrs	r3, r2
 80017c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d044      	beq.n	8001860 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d107      	bne.n	80017ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017de:	4b47      	ldr	r3, [pc, #284]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d119      	bne.n	800181e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e07f      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d003      	beq.n	80017fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017fa:	2b03      	cmp	r3, #3
 80017fc:	d107      	bne.n	800180e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017fe:	4b3f      	ldr	r3, [pc, #252]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001806:	2b00      	cmp	r3, #0
 8001808:	d109      	bne.n	800181e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e06f      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800180e:	4b3b      	ldr	r3, [pc, #236]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f003 0302 	and.w	r3, r3, #2
 8001816:	2b00      	cmp	r3, #0
 8001818:	d101      	bne.n	800181e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e067      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800181e:	4b37      	ldr	r3, [pc, #220]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	f023 0203 	bic.w	r2, r3, #3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	4934      	ldr	r1, [pc, #208]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 800182c:	4313      	orrs	r3, r2
 800182e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001830:	f7ff fa50 	bl	8000cd4 <HAL_GetTick>
 8001834:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001836:	e00a      	b.n	800184e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001838:	f7ff fa4c 	bl	8000cd4 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	f241 3288 	movw	r2, #5000	; 0x1388
 8001846:	4293      	cmp	r3, r2
 8001848:	d901      	bls.n	800184e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e04f      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800184e:	4b2b      	ldr	r3, [pc, #172]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	f003 020c 	and.w	r2, r3, #12
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	429a      	cmp	r2, r3
 800185e:	d1eb      	bne.n	8001838 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001860:	4b25      	ldr	r3, [pc, #148]	; (80018f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0307 	and.w	r3, r3, #7
 8001868:	683a      	ldr	r2, [r7, #0]
 800186a:	429a      	cmp	r2, r3
 800186c:	d20c      	bcs.n	8001888 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800186e:	4b22      	ldr	r3, [pc, #136]	; (80018f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001870:	683a      	ldr	r2, [r7, #0]
 8001872:	b2d2      	uxtb	r2, r2
 8001874:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001876:	4b20      	ldr	r3, [pc, #128]	; (80018f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0307 	and.w	r3, r3, #7
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	429a      	cmp	r2, r3
 8001882:	d001      	beq.n	8001888 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e032      	b.n	80018ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0304 	and.w	r3, r3, #4
 8001890:	2b00      	cmp	r3, #0
 8001892:	d008      	beq.n	80018a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001894:	4b19      	ldr	r3, [pc, #100]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	4916      	ldr	r1, [pc, #88]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80018a2:	4313      	orrs	r3, r2
 80018a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0308 	and.w	r3, r3, #8
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d009      	beq.n	80018c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018b2:	4b12      	ldr	r3, [pc, #72]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	691b      	ldr	r3, [r3, #16]
 80018be:	00db      	lsls	r3, r3, #3
 80018c0:	490e      	ldr	r1, [pc, #56]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018c6:	f000 f821 	bl	800190c <HAL_RCC_GetSysClockFreq>
 80018ca:	4602      	mov	r2, r0
 80018cc:	4b0b      	ldr	r3, [pc, #44]	; (80018fc <HAL_RCC_ClockConfig+0x1bc>)
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	091b      	lsrs	r3, r3, #4
 80018d2:	f003 030f 	and.w	r3, r3, #15
 80018d6:	490a      	ldr	r1, [pc, #40]	; (8001900 <HAL_RCC_ClockConfig+0x1c0>)
 80018d8:	5ccb      	ldrb	r3, [r1, r3]
 80018da:	fa22 f303 	lsr.w	r3, r2, r3
 80018de:	4a09      	ldr	r2, [pc, #36]	; (8001904 <HAL_RCC_ClockConfig+0x1c4>)
 80018e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018e2:	4b09      	ldr	r3, [pc, #36]	; (8001908 <HAL_RCC_ClockConfig+0x1c8>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff f908 	bl	8000afc <HAL_InitTick>

  return HAL_OK;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40023c00 	.word	0x40023c00
 80018fc:	40023800 	.word	0x40023800
 8001900:	08005dbc 	.word	0x08005dbc
 8001904:	20000000 	.word	0x20000000
 8001908:	20000004 	.word	0x20000004

0800190c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800190c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001910:	b084      	sub	sp, #16
 8001912:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001914:	2300      	movs	r3, #0
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	2300      	movs	r3, #0
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	2300      	movs	r3, #0
 800191e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001920:	2300      	movs	r3, #0
 8001922:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001924:	4b67      	ldr	r3, [pc, #412]	; (8001ac4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	f003 030c 	and.w	r3, r3, #12
 800192c:	2b08      	cmp	r3, #8
 800192e:	d00d      	beq.n	800194c <HAL_RCC_GetSysClockFreq+0x40>
 8001930:	2b08      	cmp	r3, #8
 8001932:	f200 80bd 	bhi.w	8001ab0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8001936:	2b00      	cmp	r3, #0
 8001938:	d002      	beq.n	8001940 <HAL_RCC_GetSysClockFreq+0x34>
 800193a:	2b04      	cmp	r3, #4
 800193c:	d003      	beq.n	8001946 <HAL_RCC_GetSysClockFreq+0x3a>
 800193e:	e0b7      	b.n	8001ab0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001940:	4b61      	ldr	r3, [pc, #388]	; (8001ac8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001942:	60bb      	str	r3, [r7, #8]
       break;
 8001944:	e0b7      	b.n	8001ab6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001946:	4b61      	ldr	r3, [pc, #388]	; (8001acc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001948:	60bb      	str	r3, [r7, #8]
      break;
 800194a:	e0b4      	b.n	8001ab6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800194c:	4b5d      	ldr	r3, [pc, #372]	; (8001ac4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001954:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001956:	4b5b      	ldr	r3, [pc, #364]	; (8001ac4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d04d      	beq.n	80019fe <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001962:	4b58      	ldr	r3, [pc, #352]	; (8001ac4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	099b      	lsrs	r3, r3, #6
 8001968:	461a      	mov	r2, r3
 800196a:	f04f 0300 	mov.w	r3, #0
 800196e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001972:	f04f 0100 	mov.w	r1, #0
 8001976:	ea02 0800 	and.w	r8, r2, r0
 800197a:	ea03 0901 	and.w	r9, r3, r1
 800197e:	4640      	mov	r0, r8
 8001980:	4649      	mov	r1, r9
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	f04f 0300 	mov.w	r3, #0
 800198a:	014b      	lsls	r3, r1, #5
 800198c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001990:	0142      	lsls	r2, r0, #5
 8001992:	4610      	mov	r0, r2
 8001994:	4619      	mov	r1, r3
 8001996:	ebb0 0008 	subs.w	r0, r0, r8
 800199a:	eb61 0109 	sbc.w	r1, r1, r9
 800199e:	f04f 0200 	mov.w	r2, #0
 80019a2:	f04f 0300 	mov.w	r3, #0
 80019a6:	018b      	lsls	r3, r1, #6
 80019a8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80019ac:	0182      	lsls	r2, r0, #6
 80019ae:	1a12      	subs	r2, r2, r0
 80019b0:	eb63 0301 	sbc.w	r3, r3, r1
 80019b4:	f04f 0000 	mov.w	r0, #0
 80019b8:	f04f 0100 	mov.w	r1, #0
 80019bc:	00d9      	lsls	r1, r3, #3
 80019be:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80019c2:	00d0      	lsls	r0, r2, #3
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	eb12 0208 	adds.w	r2, r2, r8
 80019cc:	eb43 0309 	adc.w	r3, r3, r9
 80019d0:	f04f 0000 	mov.w	r0, #0
 80019d4:	f04f 0100 	mov.w	r1, #0
 80019d8:	0259      	lsls	r1, r3, #9
 80019da:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80019de:	0250      	lsls	r0, r2, #9
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4610      	mov	r0, r2
 80019e6:	4619      	mov	r1, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	461a      	mov	r2, r3
 80019ec:	f04f 0300 	mov.w	r3, #0
 80019f0:	f7fe fc38 	bl	8000264 <__aeabi_uldivmod>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4613      	mov	r3, r2
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	e04a      	b.n	8001a94 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019fe:	4b31      	ldr	r3, [pc, #196]	; (8001ac4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	099b      	lsrs	r3, r3, #6
 8001a04:	461a      	mov	r2, r3
 8001a06:	f04f 0300 	mov.w	r3, #0
 8001a0a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a0e:	f04f 0100 	mov.w	r1, #0
 8001a12:	ea02 0400 	and.w	r4, r2, r0
 8001a16:	ea03 0501 	and.w	r5, r3, r1
 8001a1a:	4620      	mov	r0, r4
 8001a1c:	4629      	mov	r1, r5
 8001a1e:	f04f 0200 	mov.w	r2, #0
 8001a22:	f04f 0300 	mov.w	r3, #0
 8001a26:	014b      	lsls	r3, r1, #5
 8001a28:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a2c:	0142      	lsls	r2, r0, #5
 8001a2e:	4610      	mov	r0, r2
 8001a30:	4619      	mov	r1, r3
 8001a32:	1b00      	subs	r0, r0, r4
 8001a34:	eb61 0105 	sbc.w	r1, r1, r5
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	f04f 0300 	mov.w	r3, #0
 8001a40:	018b      	lsls	r3, r1, #6
 8001a42:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a46:	0182      	lsls	r2, r0, #6
 8001a48:	1a12      	subs	r2, r2, r0
 8001a4a:	eb63 0301 	sbc.w	r3, r3, r1
 8001a4e:	f04f 0000 	mov.w	r0, #0
 8001a52:	f04f 0100 	mov.w	r1, #0
 8001a56:	00d9      	lsls	r1, r3, #3
 8001a58:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a5c:	00d0      	lsls	r0, r2, #3
 8001a5e:	4602      	mov	r2, r0
 8001a60:	460b      	mov	r3, r1
 8001a62:	1912      	adds	r2, r2, r4
 8001a64:	eb45 0303 	adc.w	r3, r5, r3
 8001a68:	f04f 0000 	mov.w	r0, #0
 8001a6c:	f04f 0100 	mov.w	r1, #0
 8001a70:	0299      	lsls	r1, r3, #10
 8001a72:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001a76:	0290      	lsls	r0, r2, #10
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4610      	mov	r0, r2
 8001a7e:	4619      	mov	r1, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	461a      	mov	r2, r3
 8001a84:	f04f 0300 	mov.w	r3, #0
 8001a88:	f7fe fbec 	bl	8000264 <__aeabi_uldivmod>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4613      	mov	r3, r2
 8001a92:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a94:	4b0b      	ldr	r3, [pc, #44]	; (8001ac4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	0c1b      	lsrs	r3, r3, #16
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aac:	60bb      	str	r3, [r7, #8]
      break;
 8001aae:	e002      	b.n	8001ab6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ab0:	4b05      	ldr	r3, [pc, #20]	; (8001ac8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001ab2:	60bb      	str	r3, [r7, #8]
      break;
 8001ab4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ab6:	68bb      	ldr	r3, [r7, #8]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3710      	adds	r7, #16
 8001abc:	46bd      	mov	sp, r7
 8001abe:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	00f42400 	.word	0x00f42400
 8001acc:	007a1200 	.word	0x007a1200

08001ad0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ad4:	4b03      	ldr	r3, [pc, #12]	; (8001ae4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	20000000 	.word	0x20000000

08001ae8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001aec:	f7ff fff0 	bl	8001ad0 <HAL_RCC_GetHCLKFreq>
 8001af0:	4602      	mov	r2, r0
 8001af2:	4b05      	ldr	r3, [pc, #20]	; (8001b08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	0a9b      	lsrs	r3, r3, #10
 8001af8:	f003 0307 	and.w	r3, r3, #7
 8001afc:	4903      	ldr	r1, [pc, #12]	; (8001b0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001afe:	5ccb      	ldrb	r3, [r1, r3]
 8001b00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	08005dcc 	.word	0x08005dcc

08001b10 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	220f      	movs	r2, #15
 8001b1e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b20:	4b12      	ldr	r3, [pc, #72]	; (8001b6c <HAL_RCC_GetClockConfig+0x5c>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f003 0203 	and.w	r2, r3, #3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b2c:	4b0f      	ldr	r3, [pc, #60]	; (8001b6c <HAL_RCC_GetClockConfig+0x5c>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b38:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <HAL_RCC_GetClockConfig+0x5c>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b44:	4b09      	ldr	r3, [pc, #36]	; (8001b6c <HAL_RCC_GetClockConfig+0x5c>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	08db      	lsrs	r3, r3, #3
 8001b4a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b52:	4b07      	ldr	r3, [pc, #28]	; (8001b70 <HAL_RCC_GetClockConfig+0x60>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0207 	and.w	r2, r3, #7
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	601a      	str	r2, [r3, #0]
}
 8001b5e:	bf00      	nop
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	40023c00 	.word	0x40023c00

08001b74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d101      	bne.n	8001b86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e041      	b.n	8001c0a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d106      	bne.n	8001ba0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f000 f839 	bl	8001c12 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2202      	movs	r2, #2
 8001ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3304      	adds	r3, #4
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	f000 f9d8 	bl	8001f68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2201      	movs	r2, #1
 8001be4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c08:	2300      	movs	r3, #0
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c12:	b480      	push	{r7}
 8001c14:	b083      	sub	sp, #12
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c1a:	bf00      	nop
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
	...

08001c28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d001      	beq.n	8001c40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e04e      	b.n	8001cde <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2202      	movs	r2, #2
 8001c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	68da      	ldr	r2, [r3, #12]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f042 0201 	orr.w	r2, r2, #1
 8001c56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a23      	ldr	r2, [pc, #140]	; (8001cec <HAL_TIM_Base_Start_IT+0xc4>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d022      	beq.n	8001ca8 <HAL_TIM_Base_Start_IT+0x80>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c6a:	d01d      	beq.n	8001ca8 <HAL_TIM_Base_Start_IT+0x80>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a1f      	ldr	r2, [pc, #124]	; (8001cf0 <HAL_TIM_Base_Start_IT+0xc8>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d018      	beq.n	8001ca8 <HAL_TIM_Base_Start_IT+0x80>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a1e      	ldr	r2, [pc, #120]	; (8001cf4 <HAL_TIM_Base_Start_IT+0xcc>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d013      	beq.n	8001ca8 <HAL_TIM_Base_Start_IT+0x80>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a1c      	ldr	r2, [pc, #112]	; (8001cf8 <HAL_TIM_Base_Start_IT+0xd0>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d00e      	beq.n	8001ca8 <HAL_TIM_Base_Start_IT+0x80>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a1b      	ldr	r2, [pc, #108]	; (8001cfc <HAL_TIM_Base_Start_IT+0xd4>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d009      	beq.n	8001ca8 <HAL_TIM_Base_Start_IT+0x80>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a19      	ldr	r2, [pc, #100]	; (8001d00 <HAL_TIM_Base_Start_IT+0xd8>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d004      	beq.n	8001ca8 <HAL_TIM_Base_Start_IT+0x80>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a18      	ldr	r2, [pc, #96]	; (8001d04 <HAL_TIM_Base_Start_IT+0xdc>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d111      	bne.n	8001ccc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	f003 0307 	and.w	r3, r3, #7
 8001cb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2b06      	cmp	r3, #6
 8001cb8:	d010      	beq.n	8001cdc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f042 0201 	orr.w	r2, r2, #1
 8001cc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cca:	e007      	b.n	8001cdc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f042 0201 	orr.w	r2, r2, #1
 8001cda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3714      	adds	r7, #20
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	40010000 	.word	0x40010000
 8001cf0:	40000400 	.word	0x40000400
 8001cf4:	40000800 	.word	0x40000800
 8001cf8:	40000c00 	.word	0x40000c00
 8001cfc:	40010400 	.word	0x40010400
 8001d00:	40014000 	.word	0x40014000
 8001d04:	40001800 	.word	0x40001800

08001d08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	d122      	bne.n	8001d64 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d11b      	bne.n	8001d64 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f06f 0202 	mvn.w	r2, #2
 8001d34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2201      	movs	r2, #1
 8001d3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	f003 0303 	and.w	r3, r3, #3
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 f8ee 	bl	8001f2c <HAL_TIM_IC_CaptureCallback>
 8001d50:	e005      	b.n	8001d5e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f000 f8e0 	bl	8001f18 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f000 f8f1 	bl	8001f40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	691b      	ldr	r3, [r3, #16]
 8001d6a:	f003 0304 	and.w	r3, r3, #4
 8001d6e:	2b04      	cmp	r3, #4
 8001d70:	d122      	bne.n	8001db8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	f003 0304 	and.w	r3, r3, #4
 8001d7c:	2b04      	cmp	r3, #4
 8001d7e:	d11b      	bne.n	8001db8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f06f 0204 	mvn.w	r2, #4
 8001d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2202      	movs	r2, #2
 8001d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	699b      	ldr	r3, [r3, #24]
 8001d96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 f8c4 	bl	8001f2c <HAL_TIM_IC_CaptureCallback>
 8001da4:	e005      	b.n	8001db2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f000 f8b6 	bl	8001f18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f000 f8c7 	bl	8001f40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	691b      	ldr	r3, [r3, #16]
 8001dbe:	f003 0308 	and.w	r3, r3, #8
 8001dc2:	2b08      	cmp	r3, #8
 8001dc4:	d122      	bne.n	8001e0c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	f003 0308 	and.w	r3, r3, #8
 8001dd0:	2b08      	cmp	r3, #8
 8001dd2:	d11b      	bne.n	8001e0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f06f 0208 	mvn.w	r2, #8
 8001ddc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2204      	movs	r2, #4
 8001de2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	f003 0303 	and.w	r3, r3, #3
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d003      	beq.n	8001dfa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f000 f89a 	bl	8001f2c <HAL_TIM_IC_CaptureCallback>
 8001df8:	e005      	b.n	8001e06 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 f88c 	bl	8001f18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f000 f89d 	bl	8001f40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	691b      	ldr	r3, [r3, #16]
 8001e12:	f003 0310 	and.w	r3, r3, #16
 8001e16:	2b10      	cmp	r3, #16
 8001e18:	d122      	bne.n	8001e60 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	f003 0310 	and.w	r3, r3, #16
 8001e24:	2b10      	cmp	r3, #16
 8001e26:	d11b      	bne.n	8001e60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f06f 0210 	mvn.w	r2, #16
 8001e30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2208      	movs	r2, #8
 8001e36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d003      	beq.n	8001e4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f870 	bl	8001f2c <HAL_TIM_IC_CaptureCallback>
 8001e4c:	e005      	b.n	8001e5a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f000 f862 	bl	8001f18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f000 f873 	bl	8001f40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	f003 0301 	and.w	r3, r3, #1
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d10e      	bne.n	8001e8c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d107      	bne.n	8001e8c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f06f 0201 	mvn.w	r2, #1
 8001e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f7fe fdf8 	bl	8000a7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e96:	2b80      	cmp	r3, #128	; 0x80
 8001e98:	d10e      	bne.n	8001eb8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ea4:	2b80      	cmp	r3, #128	; 0x80
 8001ea6:	d107      	bne.n	8001eb8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f000 f902 	bl	80020bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	691b      	ldr	r3, [r3, #16]
 8001ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ec2:	2b40      	cmp	r3, #64	; 0x40
 8001ec4:	d10e      	bne.n	8001ee4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ed0:	2b40      	cmp	r3, #64	; 0x40
 8001ed2:	d107      	bne.n	8001ee4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f000 f838 	bl	8001f54 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	691b      	ldr	r3, [r3, #16]
 8001eea:	f003 0320 	and.w	r3, r3, #32
 8001eee:	2b20      	cmp	r3, #32
 8001ef0:	d10e      	bne.n	8001f10 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	f003 0320 	and.w	r3, r3, #32
 8001efc:	2b20      	cmp	r3, #32
 8001efe:	d107      	bne.n	8001f10 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f06f 0220 	mvn.w	r2, #32
 8001f08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f8cc 	bl	80020a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f10:	bf00      	nop
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr

08001f2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a40      	ldr	r2, [pc, #256]	; (800207c <TIM_Base_SetConfig+0x114>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d013      	beq.n	8001fa8 <TIM_Base_SetConfig+0x40>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f86:	d00f      	beq.n	8001fa8 <TIM_Base_SetConfig+0x40>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	4a3d      	ldr	r2, [pc, #244]	; (8002080 <TIM_Base_SetConfig+0x118>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d00b      	beq.n	8001fa8 <TIM_Base_SetConfig+0x40>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a3c      	ldr	r2, [pc, #240]	; (8002084 <TIM_Base_SetConfig+0x11c>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d007      	beq.n	8001fa8 <TIM_Base_SetConfig+0x40>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a3b      	ldr	r2, [pc, #236]	; (8002088 <TIM_Base_SetConfig+0x120>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d003      	beq.n	8001fa8 <TIM_Base_SetConfig+0x40>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a3a      	ldr	r2, [pc, #232]	; (800208c <TIM_Base_SetConfig+0x124>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d108      	bne.n	8001fba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	68fa      	ldr	r2, [r7, #12]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a2f      	ldr	r2, [pc, #188]	; (800207c <TIM_Base_SetConfig+0x114>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d02b      	beq.n	800201a <TIM_Base_SetConfig+0xb2>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fc8:	d027      	beq.n	800201a <TIM_Base_SetConfig+0xb2>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a2c      	ldr	r2, [pc, #176]	; (8002080 <TIM_Base_SetConfig+0x118>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d023      	beq.n	800201a <TIM_Base_SetConfig+0xb2>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a2b      	ldr	r2, [pc, #172]	; (8002084 <TIM_Base_SetConfig+0x11c>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d01f      	beq.n	800201a <TIM_Base_SetConfig+0xb2>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a2a      	ldr	r2, [pc, #168]	; (8002088 <TIM_Base_SetConfig+0x120>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d01b      	beq.n	800201a <TIM_Base_SetConfig+0xb2>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a29      	ldr	r2, [pc, #164]	; (800208c <TIM_Base_SetConfig+0x124>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d017      	beq.n	800201a <TIM_Base_SetConfig+0xb2>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a28      	ldr	r2, [pc, #160]	; (8002090 <TIM_Base_SetConfig+0x128>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d013      	beq.n	800201a <TIM_Base_SetConfig+0xb2>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a27      	ldr	r2, [pc, #156]	; (8002094 <TIM_Base_SetConfig+0x12c>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d00f      	beq.n	800201a <TIM_Base_SetConfig+0xb2>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a26      	ldr	r2, [pc, #152]	; (8002098 <TIM_Base_SetConfig+0x130>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d00b      	beq.n	800201a <TIM_Base_SetConfig+0xb2>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a25      	ldr	r2, [pc, #148]	; (800209c <TIM_Base_SetConfig+0x134>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d007      	beq.n	800201a <TIM_Base_SetConfig+0xb2>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a24      	ldr	r2, [pc, #144]	; (80020a0 <TIM_Base_SetConfig+0x138>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d003      	beq.n	800201a <TIM_Base_SetConfig+0xb2>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a23      	ldr	r2, [pc, #140]	; (80020a4 <TIM_Base_SetConfig+0x13c>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d108      	bne.n	800202c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002020:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	4313      	orrs	r3, r2
 800202a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	695b      	ldr	r3, [r3, #20]
 8002036:	4313      	orrs	r3, r2
 8002038:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a0a      	ldr	r2, [pc, #40]	; (800207c <TIM_Base_SetConfig+0x114>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d003      	beq.n	8002060 <TIM_Base_SetConfig+0xf8>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4a0c      	ldr	r2, [pc, #48]	; (800208c <TIM_Base_SetConfig+0x124>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d103      	bne.n	8002068 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	691a      	ldr	r2, [r3, #16]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	615a      	str	r2, [r3, #20]
}
 800206e:	bf00      	nop
 8002070:	3714      	adds	r7, #20
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	40010000 	.word	0x40010000
 8002080:	40000400 	.word	0x40000400
 8002084:	40000800 	.word	0x40000800
 8002088:	40000c00 	.word	0x40000c00
 800208c:	40010400 	.word	0x40010400
 8002090:	40014000 	.word	0x40014000
 8002094:	40014400 	.word	0x40014400
 8002098:	40014800 	.word	0x40014800
 800209c:	40001800 	.word	0x40001800
 80020a0:	40001c00 	.word	0x40001c00
 80020a4:	40002000 	.word	0x40002000

080020a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f103 0208 	add.w	r2, r3, #8
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f04f 32ff 	mov.w	r2, #4294967295
 80020e8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f103 0208 	add.w	r2, r3, #8
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f103 0208 	add.w	r2, r3, #8
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800211e:	bf00      	nop
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr

0800212a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800212a:	b480      	push	{r7}
 800212c:	b085      	sub	sp, #20
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
 8002132:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	689a      	ldr	r2, [r3, #8]
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	683a      	ldr	r2, [r7, #0]
 800214e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	1c5a      	adds	r2, r3, #1
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	601a      	str	r2, [r3, #0]
}
 8002166:	bf00      	nop
 8002168:	3714      	adds	r7, #20
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr

08002172 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002172:	b480      	push	{r7}
 8002174:	b085      	sub	sp, #20
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
 800217a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002188:	d103      	bne.n	8002192 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	691b      	ldr	r3, [r3, #16]
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	e00c      	b.n	80021ac <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	3308      	adds	r3, #8
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	e002      	b.n	80021a0 <vListInsert+0x2e>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68ba      	ldr	r2, [r7, #8]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d2f6      	bcs.n	800219a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	683a      	ldr	r2, [r7, #0]
 80021ba:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	1c5a      	adds	r2, r3, #1
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	601a      	str	r2, [r3, #0]
}
 80021d8:	bf00      	nop
 80021da:	3714      	adds	r7, #20
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	691b      	ldr	r3, [r3, #16]
 80021f0:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	6892      	ldr	r2, [r2, #8]
 80021fa:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	6852      	ldr	r2, [r2, #4]
 8002204:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	429a      	cmp	r2, r3
 800220e:	d103      	bne.n	8002218 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	1e5a      	subs	r2, r3, #1
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
}
 800222c:	4618      	mov	r0, r3
 800222e:	3714      	adds	r7, #20
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002238:	b580      	push	{r7, lr}
 800223a:	b08c      	sub	sp, #48	; 0x30
 800223c:	af04      	add	r7, sp, #16
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	603b      	str	r3, [r7, #0]
 8002244:	4613      	mov	r3, r2
 8002246:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002248:	88fb      	ldrh	r3, [r7, #6]
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	4618      	mov	r0, r3
 800224e:	f000 ffad 	bl	80031ac <pvPortMalloc>
 8002252:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d00e      	beq.n	8002278 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800225a:	2058      	movs	r0, #88	; 0x58
 800225c:	f000 ffa6 	bl	80031ac <pvPortMalloc>
 8002260:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d003      	beq.n	8002270 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	697a      	ldr	r2, [r7, #20]
 800226c:	631a      	str	r2, [r3, #48]	; 0x30
 800226e:	e005      	b.n	800227c <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002270:	6978      	ldr	r0, [r7, #20]
 8002272:	f001 f87b 	bl	800336c <vPortFree>
 8002276:	e001      	b.n	800227c <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002278:	2300      	movs	r3, #0
 800227a:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d013      	beq.n	80022aa <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002282:	88fa      	ldrh	r2, [r7, #6]
 8002284:	2300      	movs	r3, #0
 8002286:	9303      	str	r3, [sp, #12]
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	9302      	str	r3, [sp, #8]
 800228c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800228e:	9301      	str	r3, [sp, #4]
 8002290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002292:	9300      	str	r3, [sp, #0]
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	68b9      	ldr	r1, [r7, #8]
 8002298:	68f8      	ldr	r0, [r7, #12]
 800229a:	f000 f80e 	bl	80022ba <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800229e:	69f8      	ldr	r0, [r7, #28]
 80022a0:	f000 f8a2 	bl	80023e8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80022a4:	2301      	movs	r3, #1
 80022a6:	61bb      	str	r3, [r7, #24]
 80022a8:	e002      	b.n	80022b0 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80022aa:	f04f 33ff 	mov.w	r3, #4294967295
 80022ae:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80022b0:	69bb      	ldr	r3, [r7, #24]
    }
 80022b2:	4618      	mov	r0, r3
 80022b4:	3720      	adds	r7, #32
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b088      	sub	sp, #32
 80022be:	af00      	add	r7, sp, #0
 80022c0:	60f8      	str	r0, [r7, #12]
 80022c2:	60b9      	str	r1, [r7, #8]
 80022c4:	607a      	str	r2, [r7, #4]
 80022c6:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80022c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ca:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	461a      	mov	r2, r3
 80022d2:	21a5      	movs	r1, #165	; 0xa5
 80022d4:	f003 fcca 	bl	8005c6c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80022d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80022e2:	3b01      	subs	r3, #1
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	4413      	add	r3, r2
 80022e8:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	f023 0307 	bic.w	r3, r3, #7
 80022f0:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	f003 0307 	and.w	r3, r3, #7
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d00a      	beq.n	8002312 <prvInitialiseNewTask+0x58>
        __asm volatile
 80022fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002300:	f383 8811 	msr	BASEPRI, r3
 8002304:	f3bf 8f6f 	isb	sy
 8002308:	f3bf 8f4f 	dsb	sy
 800230c:	617b      	str	r3, [r7, #20]
    }
 800230e:	bf00      	nop
 8002310:	e7fe      	b.n	8002310 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d01f      	beq.n	8002358 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002318:	2300      	movs	r3, #0
 800231a:	61fb      	str	r3, [r7, #28]
 800231c:	e012      	b.n	8002344 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800231e:	68ba      	ldr	r2, [r7, #8]
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	4413      	add	r3, r2
 8002324:	7819      	ldrb	r1, [r3, #0]
 8002326:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	4413      	add	r3, r2
 800232c:	3334      	adds	r3, #52	; 0x34
 800232e:	460a      	mov	r2, r1
 8002330:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002332:	68ba      	ldr	r2, [r7, #8]
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	4413      	add	r3, r2
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d006      	beq.n	800234c <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	3301      	adds	r3, #1
 8002342:	61fb      	str	r3, [r7, #28]
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	2b09      	cmp	r3, #9
 8002348:	d9e9      	bls.n	800231e <prvInitialiseNewTask+0x64>
 800234a:	e000      	b.n	800234e <prvInitialiseNewTask+0x94>
            {
                break;
 800234c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800234e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002350:	2200      	movs	r2, #0
 8002352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002356:	e003      	b.n	8002360 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800235a:	2200      	movs	r2, #0
 800235c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002362:	2b04      	cmp	r3, #4
 8002364:	d901      	bls.n	800236a <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002366:	2304      	movs	r3, #4
 8002368:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800236a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800236c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800236e:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002372:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002374:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002378:	2200      	movs	r2, #0
 800237a:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800237c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800237e:	3304      	adds	r3, #4
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff fec5 	bl	8002110 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002388:	3318      	adds	r3, #24
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff fec0 	bl	8002110 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002392:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002394:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002398:	f1c3 0205 	rsb	r2, r3, #5
 800239c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800239e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80023a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80023a4:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80023a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a8:	3350      	adds	r3, #80	; 0x50
 80023aa:	2204      	movs	r2, #4
 80023ac:	2100      	movs	r1, #0
 80023ae:	4618      	mov	r0, r3
 80023b0:	f003 fc5c 	bl	8005c6c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80023b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023b6:	3354      	adds	r3, #84	; 0x54
 80023b8:	2201      	movs	r2, #1
 80023ba:	2100      	movs	r1, #0
 80023bc:	4618      	mov	r0, r3
 80023be:	f003 fc55 	bl	8005c6c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80023c2:	683a      	ldr	r2, [r7, #0]
 80023c4:	68f9      	ldr	r1, [r7, #12]
 80023c6:	69b8      	ldr	r0, [r7, #24]
 80023c8:	f000 fc98 	bl	8002cfc <pxPortInitialiseStack>
 80023cc:	4602      	mov	r2, r0
 80023ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023d0:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80023d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d002      	beq.n	80023de <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80023d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80023dc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80023de:	bf00      	nop
 80023e0:	3720      	adds	r7, #32
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
	...

080023e8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80023e8:	b5b0      	push	{r4, r5, r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af02      	add	r7, sp, #8
 80023ee:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80023f0:	f000 fdb2 	bl	8002f58 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80023f4:	4b3b      	ldr	r3, [pc, #236]	; (80024e4 <prvAddNewTaskToReadyList+0xfc>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	3301      	adds	r3, #1
 80023fa:	4a3a      	ldr	r2, [pc, #232]	; (80024e4 <prvAddNewTaskToReadyList+0xfc>)
 80023fc:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80023fe:	4b3a      	ldr	r3, [pc, #232]	; (80024e8 <prvAddNewTaskToReadyList+0x100>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d109      	bne.n	800241a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002406:	4a38      	ldr	r2, [pc, #224]	; (80024e8 <prvAddNewTaskToReadyList+0x100>)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800240c:	4b35      	ldr	r3, [pc, #212]	; (80024e4 <prvAddNewTaskToReadyList+0xfc>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d110      	bne.n	8002436 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002414:	f000 fb60 	bl	8002ad8 <prvInitialiseTaskLists>
 8002418:	e00d      	b.n	8002436 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800241a:	4b34      	ldr	r3, [pc, #208]	; (80024ec <prvAddNewTaskToReadyList+0x104>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d109      	bne.n	8002436 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002422:	4b31      	ldr	r3, [pc, #196]	; (80024e8 <prvAddNewTaskToReadyList+0x100>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800242c:	429a      	cmp	r2, r3
 800242e:	d802      	bhi.n	8002436 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002430:	4a2d      	ldr	r2, [pc, #180]	; (80024e8 <prvAddNewTaskToReadyList+0x100>)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002436:	4b2e      	ldr	r3, [pc, #184]	; (80024f0 <prvAddNewTaskToReadyList+0x108>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	3301      	adds	r3, #1
 800243c:	4a2c      	ldr	r2, [pc, #176]	; (80024f0 <prvAddNewTaskToReadyList+0x108>)
 800243e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002440:	4b2b      	ldr	r3, [pc, #172]	; (80024f0 <prvAddNewTaskToReadyList+0x108>)
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d016      	beq.n	800247c <prvAddNewTaskToReadyList+0x94>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4618      	mov	r0, r3
 8002452:	f003 f92b 	bl	80056ac <SEGGER_SYSVIEW_OnTaskCreate>
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002466:	461d      	mov	r5, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	461c      	mov	r4, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	1ae3      	subs	r3, r4, r3
 8002474:	9300      	str	r3, [sp, #0]
 8002476:	462b      	mov	r3, r5
 8002478:	f001 f93e 	bl	80036f8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4618      	mov	r0, r3
 8002480:	f003 f998 	bl	80057b4 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002488:	2201      	movs	r2, #1
 800248a:	409a      	lsls	r2, r3
 800248c:	4b19      	ldr	r3, [pc, #100]	; (80024f4 <prvAddNewTaskToReadyList+0x10c>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4313      	orrs	r3, r2
 8002492:	4a18      	ldr	r2, [pc, #96]	; (80024f4 <prvAddNewTaskToReadyList+0x10c>)
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800249a:	4613      	mov	r3, r2
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	4413      	add	r3, r2
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	4a15      	ldr	r2, [pc, #84]	; (80024f8 <prvAddNewTaskToReadyList+0x110>)
 80024a4:	441a      	add	r2, r3
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	3304      	adds	r3, #4
 80024aa:	4619      	mov	r1, r3
 80024ac:	4610      	mov	r0, r2
 80024ae:	f7ff fe3c 	bl	800212a <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80024b2:	f000 fd81 	bl	8002fb8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80024b6:	4b0d      	ldr	r3, [pc, #52]	; (80024ec <prvAddNewTaskToReadyList+0x104>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d00e      	beq.n	80024dc <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80024be:	4b0a      	ldr	r3, [pc, #40]	; (80024e8 <prvAddNewTaskToReadyList+0x100>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d207      	bcs.n	80024dc <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80024cc:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <prvAddNewTaskToReadyList+0x114>)
 80024ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	f3bf 8f4f 	dsb	sy
 80024d8:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80024dc:	bf00      	nop
 80024de:	3708      	adds	r7, #8
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bdb0      	pop	{r4, r5, r7, pc}
 80024e4:	20000110 	.word	0x20000110
 80024e8:	20000038 	.word	0x20000038
 80024ec:	2000011c 	.word	0x2000011c
 80024f0:	2000012c 	.word	0x2000012c
 80024f4:	20000118 	.word	0x20000118
 80024f8:	2000003c 	.word	0x2000003c
 80024fc:	e000ed04 	.word	0xe000ed04

08002500 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8002500:	b580      	push	{r7, lr}
 8002502:	b08a      	sub	sp, #40	; 0x28
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800250a:	2300      	movs	r3, #0
 800250c:	627b      	str	r3, [r7, #36]	; 0x24

        configASSERT( pxPreviousWakeTime );
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d10a      	bne.n	800252a <xTaskDelayUntil+0x2a>
        __asm volatile
 8002514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002518:	f383 8811 	msr	BASEPRI, r3
 800251c:	f3bf 8f6f 	isb	sy
 8002520:	f3bf 8f4f 	dsb	sy
 8002524:	617b      	str	r3, [r7, #20]
    }
 8002526:	bf00      	nop
 8002528:	e7fe      	b.n	8002528 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d10a      	bne.n	8002546 <xTaskDelayUntil+0x46>
        __asm volatile
 8002530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002534:	f383 8811 	msr	BASEPRI, r3
 8002538:	f3bf 8f6f 	isb	sy
 800253c:	f3bf 8f4f 	dsb	sy
 8002540:	613b      	str	r3, [r7, #16]
    }
 8002542:	bf00      	nop
 8002544:	e7fe      	b.n	8002544 <xTaskDelayUntil+0x44>
        configASSERT( uxSchedulerSuspended == 0 );
 8002546:	4b2c      	ldr	r3, [pc, #176]	; (80025f8 <xTaskDelayUntil+0xf8>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00a      	beq.n	8002564 <xTaskDelayUntil+0x64>
        __asm volatile
 800254e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002552:	f383 8811 	msr	BASEPRI, r3
 8002556:	f3bf 8f6f 	isb	sy
 800255a:	f3bf 8f4f 	dsb	sy
 800255e:	60fb      	str	r3, [r7, #12]
    }
 8002560:	bf00      	nop
 8002562:	e7fe      	b.n	8002562 <xTaskDelayUntil+0x62>

        vTaskSuspendAll();
 8002564:	f000 f8aa 	bl	80026bc <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8002568:	4b24      	ldr	r3, [pc, #144]	; (80025fc <xTaskDelayUntil+0xfc>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	623b      	str	r3, [r7, #32]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	4413      	add	r3, r2
 8002576:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6a3a      	ldr	r2, [r7, #32]
 800257e:	429a      	cmp	r2, r3
 8002580:	d20b      	bcs.n	800259a <xTaskDelayUntil+0x9a>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	69fa      	ldr	r2, [r7, #28]
 8002588:	429a      	cmp	r2, r3
 800258a:	d211      	bcs.n	80025b0 <xTaskDelayUntil+0xb0>
 800258c:	69fa      	ldr	r2, [r7, #28]
 800258e:	6a3b      	ldr	r3, [r7, #32]
 8002590:	429a      	cmp	r2, r3
 8002592:	d90d      	bls.n	80025b0 <xTaskDelayUntil+0xb0>
                {
                    xShouldDelay = pdTRUE;
 8002594:	2301      	movs	r3, #1
 8002596:	627b      	str	r3, [r7, #36]	; 0x24
 8002598:	e00a      	b.n	80025b0 <xTaskDelayUntil+0xb0>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	69fa      	ldr	r2, [r7, #28]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d303      	bcc.n	80025ac <xTaskDelayUntil+0xac>
 80025a4:	69fa      	ldr	r2, [r7, #28]
 80025a6:	6a3b      	ldr	r3, [r7, #32]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d901      	bls.n	80025b0 <xTaskDelayUntil+0xb0>
                {
                    xShouldDelay = pdTRUE;
 80025ac:	2301      	movs	r3, #1
 80025ae:	627b      	str	r3, [r7, #36]	; 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	69fa      	ldr	r2, [r7, #28]
 80025b4:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 80025b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d009      	beq.n	80025d0 <xTaskDelayUntil+0xd0>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );
 80025bc:	2024      	movs	r0, #36	; 0x24
 80025be:	f002 fc61 	bl	8004e84 <SEGGER_SYSVIEW_RecordVoid>

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80025c2:	69fa      	ldr	r2, [r7, #28]
 80025c4:	6a3b      	ldr	r3, [r7, #32]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2100      	movs	r1, #0
 80025ca:	4618      	mov	r0, r3
 80025cc:	f000 fb1e 	bl	8002c0c <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 80025d0:	f000 f882 	bl	80026d8 <xTaskResumeAll>
 80025d4:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d107      	bne.n	80025ec <xTaskDelayUntil+0xec>
        {
            portYIELD_WITHIN_API();
 80025dc:	4b08      	ldr	r3, [pc, #32]	; (8002600 <xTaskDelayUntil+0x100>)
 80025de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	f3bf 8f4f 	dsb	sy
 80025e8:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 80025ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80025ee:	4618      	mov	r0, r3
 80025f0:	3728      	adds	r7, #40	; 0x28
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	20000138 	.word	0x20000138
 80025fc:	20000114 	.word	0x20000114
 8002600:	e000ed04 	.word	0xe000ed04

08002604 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b086      	sub	sp, #24
 8002608:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800260a:	4b24      	ldr	r3, [pc, #144]	; (800269c <vTaskStartScheduler+0x98>)
 800260c:	9301      	str	r3, [sp, #4]
 800260e:	2300      	movs	r3, #0
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	2300      	movs	r3, #0
 8002614:	2282      	movs	r2, #130	; 0x82
 8002616:	4922      	ldr	r1, [pc, #136]	; (80026a0 <vTaskStartScheduler+0x9c>)
 8002618:	4822      	ldr	r0, [pc, #136]	; (80026a4 <vTaskStartScheduler+0xa0>)
 800261a:	f7ff fe0d 	bl	8002238 <xTaskCreate>
 800261e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d124      	bne.n	8002670 <vTaskStartScheduler+0x6c>
        __asm volatile
 8002626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800262a:	f383 8811 	msr	BASEPRI, r3
 800262e:	f3bf 8f6f 	isb	sy
 8002632:	f3bf 8f4f 	dsb	sy
 8002636:	60bb      	str	r3, [r7, #8]
    }
 8002638:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800263a:	4b1b      	ldr	r3, [pc, #108]	; (80026a8 <vTaskStartScheduler+0xa4>)
 800263c:	f04f 32ff 	mov.w	r2, #4294967295
 8002640:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002642:	4b1a      	ldr	r3, [pc, #104]	; (80026ac <vTaskStartScheduler+0xa8>)
 8002644:	2201      	movs	r2, #1
 8002646:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002648:	4b19      	ldr	r3, [pc, #100]	; (80026b0 <vTaskStartScheduler+0xac>)
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800264e:	4b19      	ldr	r3, [pc, #100]	; (80026b4 <vTaskStartScheduler+0xb0>)
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	4b12      	ldr	r3, [pc, #72]	; (800269c <vTaskStartScheduler+0x98>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	429a      	cmp	r2, r3
 8002658:	d102      	bne.n	8002660 <vTaskStartScheduler+0x5c>
 800265a:	f003 f80b 	bl	8005674 <SEGGER_SYSVIEW_OnIdle>
 800265e:	e004      	b.n	800266a <vTaskStartScheduler+0x66>
 8002660:	4b14      	ldr	r3, [pc, #80]	; (80026b4 <vTaskStartScheduler+0xb0>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4618      	mov	r0, r3
 8002666:	f003 f863 	bl	8005730 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800266a:	f000 fbd3 	bl	8002e14 <xPortStartScheduler>
 800266e:	e00e      	b.n	800268e <vTaskStartScheduler+0x8a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002676:	d10a      	bne.n	800268e <vTaskStartScheduler+0x8a>
        __asm volatile
 8002678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800267c:	f383 8811 	msr	BASEPRI, r3
 8002680:	f3bf 8f6f 	isb	sy
 8002684:	f3bf 8f4f 	dsb	sy
 8002688:	607b      	str	r3, [r7, #4]
    }
 800268a:	bf00      	nop
 800268c:	e7fe      	b.n	800268c <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800268e:	4b0a      	ldr	r3, [pc, #40]	; (80026b8 <vTaskStartScheduler+0xb4>)
 8002690:	681b      	ldr	r3, [r3, #0]
}
 8002692:	bf00      	nop
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	20000134 	.word	0x20000134
 80026a0:	08005cf0 	.word	0x08005cf0
 80026a4:	08002aa9 	.word	0x08002aa9
 80026a8:	20000130 	.word	0x20000130
 80026ac:	2000011c 	.word	0x2000011c
 80026b0:	20000114 	.word	0x20000114
 80026b4:	20000038 	.word	0x20000038
 80026b8:	2000000c 	.word	0x2000000c

080026bc <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80026c0:	4b04      	ldr	r3, [pc, #16]	; (80026d4 <vTaskSuspendAll+0x18>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	3301      	adds	r3, #1
 80026c6:	4a03      	ldr	r2, [pc, #12]	; (80026d4 <vTaskSuspendAll+0x18>)
 80026c8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80026ca:	bf00      	nop
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	20000138 	.word	0x20000138

080026d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80026de:	2300      	movs	r3, #0
 80026e0:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80026e2:	2300      	movs	r3, #0
 80026e4:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80026e6:	4b43      	ldr	r3, [pc, #268]	; (80027f4 <xTaskResumeAll+0x11c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d10a      	bne.n	8002704 <xTaskResumeAll+0x2c>
        __asm volatile
 80026ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026f2:	f383 8811 	msr	BASEPRI, r3
 80026f6:	f3bf 8f6f 	isb	sy
 80026fa:	f3bf 8f4f 	dsb	sy
 80026fe:	603b      	str	r3, [r7, #0]
    }
 8002700:	bf00      	nop
 8002702:	e7fe      	b.n	8002702 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002704:	f000 fc28 	bl	8002f58 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002708:	4b3a      	ldr	r3, [pc, #232]	; (80027f4 <xTaskResumeAll+0x11c>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	3b01      	subs	r3, #1
 800270e:	4a39      	ldr	r2, [pc, #228]	; (80027f4 <xTaskResumeAll+0x11c>)
 8002710:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002712:	4b38      	ldr	r3, [pc, #224]	; (80027f4 <xTaskResumeAll+0x11c>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d165      	bne.n	80027e6 <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800271a:	4b37      	ldr	r3, [pc, #220]	; (80027f8 <xTaskResumeAll+0x120>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d061      	beq.n	80027e6 <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002722:	e032      	b.n	800278a <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002724:	4b35      	ldr	r3, [pc, #212]	; (80027fc <xTaskResumeAll+0x124>)
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	3318      	adds	r3, #24
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff fd57 	bl	80021e4 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	3304      	adds	r3, #4
 800273a:	4618      	mov	r0, r3
 800273c:	f7ff fd52 	bl	80021e4 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	4618      	mov	r0, r3
 8002744:	f003 f836 	bl	80057b4 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800274c:	2201      	movs	r2, #1
 800274e:	409a      	lsls	r2, r3
 8002750:	4b2b      	ldr	r3, [pc, #172]	; (8002800 <xTaskResumeAll+0x128>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4313      	orrs	r3, r2
 8002756:	4a2a      	ldr	r2, [pc, #168]	; (8002800 <xTaskResumeAll+0x128>)
 8002758:	6013      	str	r3, [r2, #0]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800275e:	4613      	mov	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4413      	add	r3, r2
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	4a27      	ldr	r2, [pc, #156]	; (8002804 <xTaskResumeAll+0x12c>)
 8002768:	441a      	add	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	3304      	adds	r3, #4
 800276e:	4619      	mov	r1, r3
 8002770:	4610      	mov	r0, r2
 8002772:	f7ff fcda 	bl	800212a <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800277a:	4b23      	ldr	r3, [pc, #140]	; (8002808 <xTaskResumeAll+0x130>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002780:	429a      	cmp	r2, r3
 8002782:	d302      	bcc.n	800278a <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 8002784:	4b21      	ldr	r3, [pc, #132]	; (800280c <xTaskResumeAll+0x134>)
 8002786:	2201      	movs	r2, #1
 8002788:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800278a:	4b1c      	ldr	r3, [pc, #112]	; (80027fc <xTaskResumeAll+0x124>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d1c8      	bne.n	8002724 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002798:	f000 fa1c 	bl	8002bd4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800279c:	4b1c      	ldr	r3, [pc, #112]	; (8002810 <xTaskResumeAll+0x138>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d010      	beq.n	80027ca <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80027a8:	f000 f858 	bl	800285c <xTaskIncrementTick>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d002      	beq.n	80027b8 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 80027b2:	4b16      	ldr	r3, [pc, #88]	; (800280c <xTaskResumeAll+0x134>)
 80027b4:	2201      	movs	r2, #1
 80027b6:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	3b01      	subs	r3, #1
 80027bc:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1f1      	bne.n	80027a8 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 80027c4:	4b12      	ldr	r3, [pc, #72]	; (8002810 <xTaskResumeAll+0x138>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80027ca:	4b10      	ldr	r3, [pc, #64]	; (800280c <xTaskResumeAll+0x134>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d009      	beq.n	80027e6 <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80027d2:	2301      	movs	r3, #1
 80027d4:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80027d6:	4b0f      	ldr	r3, [pc, #60]	; (8002814 <xTaskResumeAll+0x13c>)
 80027d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027dc:	601a      	str	r2, [r3, #0]
 80027de:	f3bf 8f4f 	dsb	sy
 80027e2:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80027e6:	f000 fbe7 	bl	8002fb8 <vPortExitCritical>

    return xAlreadyYielded;
 80027ea:	68bb      	ldr	r3, [r7, #8]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	20000138 	.word	0x20000138
 80027f8:	20000110 	.word	0x20000110
 80027fc:	200000d0 	.word	0x200000d0
 8002800:	20000118 	.word	0x20000118
 8002804:	2000003c 	.word	0x2000003c
 8002808:	20000038 	.word	0x20000038
 800280c:	20000124 	.word	0x20000124
 8002810:	20000120 	.word	0x20000120
 8002814:	e000ed04 	.word	0xe000ed04

08002818 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800281e:	4b05      	ldr	r3, [pc, #20]	; (8002834 <xTaskGetTickCount+0x1c>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002824:	687b      	ldr	r3, [r7, #4]
}
 8002826:	4618      	mov	r0, r3
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	20000114 	.word	0x20000114

08002838 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800283e:	f000 fc75 	bl	800312c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002842:	2300      	movs	r3, #0
 8002844:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002846:	4b04      	ldr	r3, [pc, #16]	; (8002858 <xTaskGetTickCountFromISR+0x20>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800284c:	683b      	ldr	r3, [r7, #0]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	20000114 	.word	0x20000114

0800285c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002862:	2300      	movs	r3, #0
 8002864:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002866:	4b50      	ldr	r3, [pc, #320]	; (80029a8 <xTaskIncrementTick+0x14c>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2b00      	cmp	r3, #0
 800286c:	f040 8092 	bne.w	8002994 <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002870:	4b4e      	ldr	r3, [pc, #312]	; (80029ac <xTaskIncrementTick+0x150>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	3301      	adds	r3, #1
 8002876:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002878:	4a4c      	ldr	r2, [pc, #304]	; (80029ac <xTaskIncrementTick+0x150>)
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d120      	bne.n	80028c6 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002884:	4b4a      	ldr	r3, [pc, #296]	; (80029b0 <xTaskIncrementTick+0x154>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d00a      	beq.n	80028a4 <xTaskIncrementTick+0x48>
        __asm volatile
 800288e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002892:	f383 8811 	msr	BASEPRI, r3
 8002896:	f3bf 8f6f 	isb	sy
 800289a:	f3bf 8f4f 	dsb	sy
 800289e:	603b      	str	r3, [r7, #0]
    }
 80028a0:	bf00      	nop
 80028a2:	e7fe      	b.n	80028a2 <xTaskIncrementTick+0x46>
 80028a4:	4b42      	ldr	r3, [pc, #264]	; (80029b0 <xTaskIncrementTick+0x154>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	60fb      	str	r3, [r7, #12]
 80028aa:	4b42      	ldr	r3, [pc, #264]	; (80029b4 <xTaskIncrementTick+0x158>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a40      	ldr	r2, [pc, #256]	; (80029b0 <xTaskIncrementTick+0x154>)
 80028b0:	6013      	str	r3, [r2, #0]
 80028b2:	4a40      	ldr	r2, [pc, #256]	; (80029b4 <xTaskIncrementTick+0x158>)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	6013      	str	r3, [r2, #0]
 80028b8:	4b3f      	ldr	r3, [pc, #252]	; (80029b8 <xTaskIncrementTick+0x15c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	3301      	adds	r3, #1
 80028be:	4a3e      	ldr	r2, [pc, #248]	; (80029b8 <xTaskIncrementTick+0x15c>)
 80028c0:	6013      	str	r3, [r2, #0]
 80028c2:	f000 f987 	bl	8002bd4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80028c6:	4b3d      	ldr	r3, [pc, #244]	; (80029bc <xTaskIncrementTick+0x160>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d34c      	bcc.n	800296a <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80028d0:	4b37      	ldr	r3, [pc, #220]	; (80029b0 <xTaskIncrementTick+0x154>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d104      	bne.n	80028e4 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028da:	4b38      	ldr	r3, [pc, #224]	; (80029bc <xTaskIncrementTick+0x160>)
 80028dc:	f04f 32ff 	mov.w	r2, #4294967295
 80028e0:	601a      	str	r2, [r3, #0]
                    break;
 80028e2:	e042      	b.n	800296a <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028e4:	4b32      	ldr	r3, [pc, #200]	; (80029b0 <xTaskIncrementTick+0x154>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d203      	bcs.n	8002904 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80028fc:	4a2f      	ldr	r2, [pc, #188]	; (80029bc <xTaskIncrementTick+0x160>)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002902:	e032      	b.n	800296a <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	3304      	adds	r3, #4
 8002908:	4618      	mov	r0, r3
 800290a:	f7ff fc6b 	bl	80021e4 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002912:	2b00      	cmp	r3, #0
 8002914:	d004      	beq.n	8002920 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	3318      	adds	r3, #24
 800291a:	4618      	mov	r0, r3
 800291c:	f7ff fc62 	bl	80021e4 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	4618      	mov	r0, r3
 8002924:	f002 ff46 	bl	80057b4 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800292c:	2201      	movs	r2, #1
 800292e:	409a      	lsls	r2, r3
 8002930:	4b23      	ldr	r3, [pc, #140]	; (80029c0 <xTaskIncrementTick+0x164>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4313      	orrs	r3, r2
 8002936:	4a22      	ldr	r2, [pc, #136]	; (80029c0 <xTaskIncrementTick+0x164>)
 8002938:	6013      	str	r3, [r2, #0]
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800293e:	4613      	mov	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	4413      	add	r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	4a1f      	ldr	r2, [pc, #124]	; (80029c4 <xTaskIncrementTick+0x168>)
 8002948:	441a      	add	r2, r3
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	3304      	adds	r3, #4
 800294e:	4619      	mov	r1, r3
 8002950:	4610      	mov	r0, r2
 8002952:	f7ff fbea 	bl	800212a <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800295a:	4b1b      	ldr	r3, [pc, #108]	; (80029c8 <xTaskIncrementTick+0x16c>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002960:	429a      	cmp	r2, r3
 8002962:	d3b5      	bcc.n	80028d0 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8002964:	2301      	movs	r3, #1
 8002966:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002968:	e7b2      	b.n	80028d0 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800296a:	4b17      	ldr	r3, [pc, #92]	; (80029c8 <xTaskIncrementTick+0x16c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002970:	4914      	ldr	r1, [pc, #80]	; (80029c4 <xTaskIncrementTick+0x168>)
 8002972:	4613      	mov	r3, r2
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	4413      	add	r3, r2
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	440b      	add	r3, r1
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b01      	cmp	r3, #1
 8002980:	d901      	bls.n	8002986 <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 8002982:	2301      	movs	r3, #1
 8002984:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002986:	4b11      	ldr	r3, [pc, #68]	; (80029cc <xTaskIncrementTick+0x170>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d007      	beq.n	800299e <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 800298e:	2301      	movs	r3, #1
 8002990:	617b      	str	r3, [r7, #20]
 8002992:	e004      	b.n	800299e <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002994:	4b0e      	ldr	r3, [pc, #56]	; (80029d0 <xTaskIncrementTick+0x174>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	3301      	adds	r3, #1
 800299a:	4a0d      	ldr	r2, [pc, #52]	; (80029d0 <xTaskIncrementTick+0x174>)
 800299c:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800299e:	697b      	ldr	r3, [r7, #20]
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3718      	adds	r7, #24
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	20000138 	.word	0x20000138
 80029ac:	20000114 	.word	0x20000114
 80029b0:	200000c8 	.word	0x200000c8
 80029b4:	200000cc 	.word	0x200000cc
 80029b8:	20000128 	.word	0x20000128
 80029bc:	20000130 	.word	0x20000130
 80029c0:	20000118 	.word	0x20000118
 80029c4:	2000003c 	.word	0x2000003c
 80029c8:	20000038 	.word	0x20000038
 80029cc:	20000124 	.word	0x20000124
 80029d0:	20000120 	.word	0x20000120

080029d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80029da:	4b2d      	ldr	r3, [pc, #180]	; (8002a90 <vTaskSwitchContext+0xbc>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d003      	beq.n	80029ea <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80029e2:	4b2c      	ldr	r3, [pc, #176]	; (8002a94 <vTaskSwitchContext+0xc0>)
 80029e4:	2201      	movs	r2, #1
 80029e6:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80029e8:	e04d      	b.n	8002a86 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 80029ea:	4b2a      	ldr	r3, [pc, #168]	; (8002a94 <vTaskSwitchContext+0xc0>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029f0:	4b29      	ldr	r3, [pc, #164]	; (8002a98 <vTaskSwitchContext+0xc4>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	fab3 f383 	clz	r3, r3
 80029fc:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80029fe:	7afb      	ldrb	r3, [r7, #11]
 8002a00:	f1c3 031f 	rsb	r3, r3, #31
 8002a04:	617b      	str	r3, [r7, #20]
 8002a06:	4925      	ldr	r1, [pc, #148]	; (8002a9c <vTaskSwitchContext+0xc8>)
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	4413      	add	r3, r2
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	440b      	add	r3, r1
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d10a      	bne.n	8002a30 <vTaskSwitchContext+0x5c>
        __asm volatile
 8002a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a1e:	f383 8811 	msr	BASEPRI, r3
 8002a22:	f3bf 8f6f 	isb	sy
 8002a26:	f3bf 8f4f 	dsb	sy
 8002a2a:	607b      	str	r3, [r7, #4]
    }
 8002a2c:	bf00      	nop
 8002a2e:	e7fe      	b.n	8002a2e <vTaskSwitchContext+0x5a>
 8002a30:	697a      	ldr	r2, [r7, #20]
 8002a32:	4613      	mov	r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	4413      	add	r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	4a18      	ldr	r2, [pc, #96]	; (8002a9c <vTaskSwitchContext+0xc8>)
 8002a3c:	4413      	add	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	685a      	ldr	r2, [r3, #4]
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	605a      	str	r2, [r3, #4]
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	685a      	ldr	r2, [r3, #4]
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	3308      	adds	r3, #8
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d104      	bne.n	8002a60 <vTaskSwitchContext+0x8c>
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	685a      	ldr	r2, [r3, #4]
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	605a      	str	r2, [r3, #4]
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	4a0e      	ldr	r2, [pc, #56]	; (8002aa0 <vTaskSwitchContext+0xcc>)
 8002a68:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002a6a:	4b0d      	ldr	r3, [pc, #52]	; (8002aa0 <vTaskSwitchContext+0xcc>)
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	4b0d      	ldr	r3, [pc, #52]	; (8002aa4 <vTaskSwitchContext+0xd0>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d102      	bne.n	8002a7c <vTaskSwitchContext+0xa8>
 8002a76:	f002 fdfd 	bl	8005674 <SEGGER_SYSVIEW_OnIdle>
}
 8002a7a:	e004      	b.n	8002a86 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8002a7c:	4b08      	ldr	r3, [pc, #32]	; (8002aa0 <vTaskSwitchContext+0xcc>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f002 fe55 	bl	8005730 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002a86:	bf00      	nop
 8002a88:	3718      	adds	r7, #24
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	20000138 	.word	0x20000138
 8002a94:	20000124 	.word	0x20000124
 8002a98:	20000118 	.word	0x20000118
 8002a9c:	2000003c 	.word	0x2000003c
 8002aa0:	20000038 	.word	0x20000038
 8002aa4:	20000134 	.word	0x20000134

08002aa8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002ab0:	f000 f852 	bl	8002b58 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002ab4:	4b06      	ldr	r3, [pc, #24]	; (8002ad0 <prvIdleTask+0x28>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d9f9      	bls.n	8002ab0 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8002abc:	4b05      	ldr	r3, [pc, #20]	; (8002ad4 <prvIdleTask+0x2c>)
 8002abe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ac2:	601a      	str	r2, [r3, #0]
 8002ac4:	f3bf 8f4f 	dsb	sy
 8002ac8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002acc:	e7f0      	b.n	8002ab0 <prvIdleTask+0x8>
 8002ace:	bf00      	nop
 8002ad0:	2000003c 	.word	0x2000003c
 8002ad4:	e000ed04 	.word	0xe000ed04

08002ad8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002ade:	2300      	movs	r3, #0
 8002ae0:	607b      	str	r3, [r7, #4]
 8002ae2:	e00c      	b.n	8002afe <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4413      	add	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4a12      	ldr	r2, [pc, #72]	; (8002b38 <prvInitialiseTaskLists+0x60>)
 8002af0:	4413      	add	r3, r2
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff faec 	bl	80020d0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3301      	adds	r3, #1
 8002afc:	607b      	str	r3, [r7, #4]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b04      	cmp	r3, #4
 8002b02:	d9ef      	bls.n	8002ae4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002b04:	480d      	ldr	r0, [pc, #52]	; (8002b3c <prvInitialiseTaskLists+0x64>)
 8002b06:	f7ff fae3 	bl	80020d0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002b0a:	480d      	ldr	r0, [pc, #52]	; (8002b40 <prvInitialiseTaskLists+0x68>)
 8002b0c:	f7ff fae0 	bl	80020d0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002b10:	480c      	ldr	r0, [pc, #48]	; (8002b44 <prvInitialiseTaskLists+0x6c>)
 8002b12:	f7ff fadd 	bl	80020d0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002b16:	480c      	ldr	r0, [pc, #48]	; (8002b48 <prvInitialiseTaskLists+0x70>)
 8002b18:	f7ff fada 	bl	80020d0 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002b1c:	480b      	ldr	r0, [pc, #44]	; (8002b4c <prvInitialiseTaskLists+0x74>)
 8002b1e:	f7ff fad7 	bl	80020d0 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002b22:	4b0b      	ldr	r3, [pc, #44]	; (8002b50 <prvInitialiseTaskLists+0x78>)
 8002b24:	4a05      	ldr	r2, [pc, #20]	; (8002b3c <prvInitialiseTaskLists+0x64>)
 8002b26:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002b28:	4b0a      	ldr	r3, [pc, #40]	; (8002b54 <prvInitialiseTaskLists+0x7c>)
 8002b2a:	4a05      	ldr	r2, [pc, #20]	; (8002b40 <prvInitialiseTaskLists+0x68>)
 8002b2c:	601a      	str	r2, [r3, #0]
}
 8002b2e:	bf00      	nop
 8002b30:	3708      	adds	r7, #8
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	2000003c 	.word	0x2000003c
 8002b3c:	200000a0 	.word	0x200000a0
 8002b40:	200000b4 	.word	0x200000b4
 8002b44:	200000d0 	.word	0x200000d0
 8002b48:	200000e4 	.word	0x200000e4
 8002b4c:	200000fc 	.word	0x200000fc
 8002b50:	200000c8 	.word	0x200000c8
 8002b54:	200000cc 	.word	0x200000cc

08002b58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b5e:	e019      	b.n	8002b94 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002b60:	f000 f9fa 	bl	8002f58 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b64:	4b10      	ldr	r3, [pc, #64]	; (8002ba8 <prvCheckTasksWaitingTermination+0x50>)
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	3304      	adds	r3, #4
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7ff fb37 	bl	80021e4 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002b76:	4b0d      	ldr	r3, [pc, #52]	; (8002bac <prvCheckTasksWaitingTermination+0x54>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	4a0b      	ldr	r2, [pc, #44]	; (8002bac <prvCheckTasksWaitingTermination+0x54>)
 8002b7e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002b80:	4b0b      	ldr	r3, [pc, #44]	; (8002bb0 <prvCheckTasksWaitingTermination+0x58>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	3b01      	subs	r3, #1
 8002b86:	4a0a      	ldr	r2, [pc, #40]	; (8002bb0 <prvCheckTasksWaitingTermination+0x58>)
 8002b88:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002b8a:	f000 fa15 	bl	8002fb8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f810 	bl	8002bb4 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b94:	4b06      	ldr	r3, [pc, #24]	; (8002bb0 <prvCheckTasksWaitingTermination+0x58>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d1e1      	bne.n	8002b60 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002b9c:	bf00      	nop
 8002b9e:	bf00      	nop
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	200000e4 	.word	0x200000e4
 8002bac:	20000110 	.word	0x20000110
 8002bb0:	200000f8 	.word	0x200000f8

08002bb4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f000 fbd3 	bl	800336c <vPortFree>
                vPortFree( pxTCB );
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 fbd0 	bl	800336c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002bcc:	bf00      	nop
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002bd8:	4b0a      	ldr	r3, [pc, #40]	; (8002c04 <prvResetNextTaskUnblockTime+0x30>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d104      	bne.n	8002bec <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002be2:	4b09      	ldr	r3, [pc, #36]	; (8002c08 <prvResetNextTaskUnblockTime+0x34>)
 8002be4:	f04f 32ff 	mov.w	r2, #4294967295
 8002be8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002bea:	e005      	b.n	8002bf8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002bec:	4b05      	ldr	r3, [pc, #20]	; (8002c04 <prvResetNextTaskUnblockTime+0x30>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a04      	ldr	r2, [pc, #16]	; (8002c08 <prvResetNextTaskUnblockTime+0x34>)
 8002bf6:	6013      	str	r3, [r2, #0]
}
 8002bf8:	bf00      	nop
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	200000c8 	.word	0x200000c8
 8002c08:	20000130 	.word	0x20000130

08002c0c <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002c16:	4b32      	ldr	r3, [pc, #200]	; (8002ce0 <prvAddCurrentTaskToDelayedList+0xd4>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c1c:	4b31      	ldr	r3, [pc, #196]	; (8002ce4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	3304      	adds	r3, #4
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff fade 	bl	80021e4 <uxListRemove>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10b      	bne.n	8002c46 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002c2e:	4b2d      	ldr	r3, [pc, #180]	; (8002ce4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c34:	2201      	movs	r2, #1
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	43da      	mvns	r2, r3
 8002c3c:	4b2a      	ldr	r3, [pc, #168]	; (8002ce8 <prvAddCurrentTaskToDelayedList+0xdc>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4013      	ands	r3, r2
 8002c42:	4a29      	ldr	r2, [pc, #164]	; (8002ce8 <prvAddCurrentTaskToDelayedList+0xdc>)
 8002c44:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c4c:	d110      	bne.n	8002c70 <prvAddCurrentTaskToDelayedList+0x64>
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00d      	beq.n	8002c70 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8002c54:	4b23      	ldr	r3, [pc, #140]	; (8002ce4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	211b      	movs	r1, #27
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f002 fdec 	bl	8005838 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c60:	4b20      	ldr	r3, [pc, #128]	; (8002ce4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	3304      	adds	r3, #4
 8002c66:	4619      	mov	r1, r3
 8002c68:	4820      	ldr	r0, [pc, #128]	; (8002cec <prvAddCurrentTaskToDelayedList+0xe0>)
 8002c6a:	f7ff fa5e 	bl	800212a <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002c6e:	e032      	b.n	8002cd6 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4413      	add	r3, r2
 8002c76:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002c78:	4b1a      	ldr	r3, [pc, #104]	; (8002ce4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68ba      	ldr	r2, [r7, #8]
 8002c7e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d20f      	bcs.n	8002ca8 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8002c88:	4b16      	ldr	r3, [pc, #88]	; (8002ce4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2104      	movs	r1, #4
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f002 fdd2 	bl	8005838 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c94:	4b16      	ldr	r3, [pc, #88]	; (8002cf0 <prvAddCurrentTaskToDelayedList+0xe4>)
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	4b12      	ldr	r3, [pc, #72]	; (8002ce4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	4610      	mov	r0, r2
 8002ca2:	f7ff fa66 	bl	8002172 <vListInsert>
}
 8002ca6:	e016      	b.n	8002cd6 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8002ca8:	4b0e      	ldr	r3, [pc, #56]	; (8002ce4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2104      	movs	r1, #4
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f002 fdc2 	bl	8005838 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002cb4:	4b0f      	ldr	r3, [pc, #60]	; (8002cf4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	4b0a      	ldr	r3, [pc, #40]	; (8002ce4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	3304      	adds	r3, #4
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	4610      	mov	r0, r2
 8002cc2:	f7ff fa56 	bl	8002172 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8002cc6:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <prvAddCurrentTaskToDelayedList+0xec>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	68ba      	ldr	r2, [r7, #8]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d202      	bcs.n	8002cd6 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8002cd0:	4a09      	ldr	r2, [pc, #36]	; (8002cf8 <prvAddCurrentTaskToDelayedList+0xec>)
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	6013      	str	r3, [r2, #0]
}
 8002cd6:	bf00      	nop
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	20000114 	.word	0x20000114
 8002ce4:	20000038 	.word	0x20000038
 8002ce8:	20000118 	.word	0x20000118
 8002cec:	200000fc 	.word	0x200000fc
 8002cf0:	200000cc 	.word	0x200000cc
 8002cf4:	200000c8 	.word	0x200000c8
 8002cf8:	20000130 	.word	0x20000130

08002cfc <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	3b04      	subs	r3, #4
 8002d0c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002d14:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	3b04      	subs	r3, #4
 8002d1a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	f023 0201 	bic.w	r2, r3, #1
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	3b04      	subs	r3, #4
 8002d2a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002d2c:	4a0c      	ldr	r2, [pc, #48]	; (8002d60 <pxPortInitialiseStack+0x64>)
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	3b14      	subs	r3, #20
 8002d36:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	3b04      	subs	r3, #4
 8002d42:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f06f 0202 	mvn.w	r2, #2
 8002d4a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	3b20      	subs	r3, #32
 8002d50:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002d52:	68fb      	ldr	r3, [r7, #12]
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3714      	adds	r7, #20
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr
 8002d60:	08002d65 	.word	0x08002d65

08002d64 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002d6e:	4b12      	ldr	r3, [pc, #72]	; (8002db8 <prvTaskExitError+0x54>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d76:	d00a      	beq.n	8002d8e <prvTaskExitError+0x2a>
        __asm volatile
 8002d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d7c:	f383 8811 	msr	BASEPRI, r3
 8002d80:	f3bf 8f6f 	isb	sy
 8002d84:	f3bf 8f4f 	dsb	sy
 8002d88:	60fb      	str	r3, [r7, #12]
    }
 8002d8a:	bf00      	nop
 8002d8c:	e7fe      	b.n	8002d8c <prvTaskExitError+0x28>
        __asm volatile
 8002d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d92:	f383 8811 	msr	BASEPRI, r3
 8002d96:	f3bf 8f6f 	isb	sy
 8002d9a:	f3bf 8f4f 	dsb	sy
 8002d9e:	60bb      	str	r3, [r7, #8]
    }
 8002da0:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002da2:	bf00      	nop
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d0fc      	beq.n	8002da4 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002daa:	bf00      	nop
 8002dac:	bf00      	nop
 8002dae:	3714      	adds	r7, #20
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr
 8002db8:	20000010 	.word	0x20000010
 8002dbc:	00000000 	.word	0x00000000

08002dc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002dc0:	4b07      	ldr	r3, [pc, #28]	; (8002de0 <pxCurrentTCBConst2>)
 8002dc2:	6819      	ldr	r1, [r3, #0]
 8002dc4:	6808      	ldr	r0, [r1, #0]
 8002dc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dca:	f380 8809 	msr	PSP, r0
 8002dce:	f3bf 8f6f 	isb	sy
 8002dd2:	f04f 0000 	mov.w	r0, #0
 8002dd6:	f380 8811 	msr	BASEPRI, r0
 8002dda:	4770      	bx	lr
 8002ddc:	f3af 8000 	nop.w

08002de0 <pxCurrentTCBConst2>:
 8002de0:	20000038 	.word	0x20000038
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002de4:	bf00      	nop
 8002de6:	bf00      	nop

08002de8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002de8:	4808      	ldr	r0, [pc, #32]	; (8002e0c <prvPortStartFirstTask+0x24>)
 8002dea:	6800      	ldr	r0, [r0, #0]
 8002dec:	6800      	ldr	r0, [r0, #0]
 8002dee:	f380 8808 	msr	MSP, r0
 8002df2:	f04f 0000 	mov.w	r0, #0
 8002df6:	f380 8814 	msr	CONTROL, r0
 8002dfa:	b662      	cpsie	i
 8002dfc:	b661      	cpsie	f
 8002dfe:	f3bf 8f4f 	dsb	sy
 8002e02:	f3bf 8f6f 	isb	sy
 8002e06:	df00      	svc	0
 8002e08:	bf00      	nop
 8002e0a:	0000      	.short	0x0000
 8002e0c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002e10:	bf00      	nop
 8002e12:	bf00      	nop

08002e14 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b086      	sub	sp, #24
 8002e18:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002e1a:	4b46      	ldr	r3, [pc, #280]	; (8002f34 <xPortStartScheduler+0x120>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a46      	ldr	r2, [pc, #280]	; (8002f38 <xPortStartScheduler+0x124>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d10a      	bne.n	8002e3a <xPortStartScheduler+0x26>
        __asm volatile
 8002e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e28:	f383 8811 	msr	BASEPRI, r3
 8002e2c:	f3bf 8f6f 	isb	sy
 8002e30:	f3bf 8f4f 	dsb	sy
 8002e34:	613b      	str	r3, [r7, #16]
    }
 8002e36:	bf00      	nop
 8002e38:	e7fe      	b.n	8002e38 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002e3a:	4b3e      	ldr	r3, [pc, #248]	; (8002f34 <xPortStartScheduler+0x120>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a3f      	ldr	r2, [pc, #252]	; (8002f3c <xPortStartScheduler+0x128>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d10a      	bne.n	8002e5a <xPortStartScheduler+0x46>
        __asm volatile
 8002e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e48:	f383 8811 	msr	BASEPRI, r3
 8002e4c:	f3bf 8f6f 	isb	sy
 8002e50:	f3bf 8f4f 	dsb	sy
 8002e54:	60fb      	str	r3, [r7, #12]
    }
 8002e56:	bf00      	nop
 8002e58:	e7fe      	b.n	8002e58 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002e5a:	4b39      	ldr	r3, [pc, #228]	; (8002f40 <xPortStartScheduler+0x12c>)
 8002e5c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	22ff      	movs	r2, #255	; 0xff
 8002e6a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002e74:	78fb      	ldrb	r3, [r7, #3]
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002e7c:	b2da      	uxtb	r2, r3
 8002e7e:	4b31      	ldr	r3, [pc, #196]	; (8002f44 <xPortStartScheduler+0x130>)
 8002e80:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002e82:	4b31      	ldr	r3, [pc, #196]	; (8002f48 <xPortStartScheduler+0x134>)
 8002e84:	2207      	movs	r2, #7
 8002e86:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e88:	e009      	b.n	8002e9e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8002e8a:	4b2f      	ldr	r3, [pc, #188]	; (8002f48 <xPortStartScheduler+0x134>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	4a2d      	ldr	r2, [pc, #180]	; (8002f48 <xPortStartScheduler+0x134>)
 8002e92:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002e94:	78fb      	ldrb	r3, [r7, #3]
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e9e:	78fb      	ldrb	r3, [r7, #3]
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ea6:	2b80      	cmp	r3, #128	; 0x80
 8002ea8:	d0ef      	beq.n	8002e8a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002eaa:	4b27      	ldr	r3, [pc, #156]	; (8002f48 <xPortStartScheduler+0x134>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f1c3 0307 	rsb	r3, r3, #7
 8002eb2:	2b04      	cmp	r3, #4
 8002eb4:	d00a      	beq.n	8002ecc <xPortStartScheduler+0xb8>
        __asm volatile
 8002eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eba:	f383 8811 	msr	BASEPRI, r3
 8002ebe:	f3bf 8f6f 	isb	sy
 8002ec2:	f3bf 8f4f 	dsb	sy
 8002ec6:	60bb      	str	r3, [r7, #8]
    }
 8002ec8:	bf00      	nop
 8002eca:	e7fe      	b.n	8002eca <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002ecc:	4b1e      	ldr	r3, [pc, #120]	; (8002f48 <xPortStartScheduler+0x134>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	021b      	lsls	r3, r3, #8
 8002ed2:	4a1d      	ldr	r2, [pc, #116]	; (8002f48 <xPortStartScheduler+0x134>)
 8002ed4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002ed6:	4b1c      	ldr	r3, [pc, #112]	; (8002f48 <xPortStartScheduler+0x134>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ede:	4a1a      	ldr	r2, [pc, #104]	; (8002f48 <xPortStartScheduler+0x134>)
 8002ee0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	b2da      	uxtb	r2, r3
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002eea:	4b18      	ldr	r3, [pc, #96]	; (8002f4c <xPortStartScheduler+0x138>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a17      	ldr	r2, [pc, #92]	; (8002f4c <xPortStartScheduler+0x138>)
 8002ef0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ef4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002ef6:	4b15      	ldr	r3, [pc, #84]	; (8002f4c <xPortStartScheduler+0x138>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a14      	ldr	r2, [pc, #80]	; (8002f4c <xPortStartScheduler+0x138>)
 8002efc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002f00:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002f02:	f000 f8e3 	bl	80030cc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002f06:	4b12      	ldr	r3, [pc, #72]	; (8002f50 <xPortStartScheduler+0x13c>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002f0c:	f000 f902 	bl	8003114 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002f10:	4b10      	ldr	r3, [pc, #64]	; (8002f54 <xPortStartScheduler+0x140>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a0f      	ldr	r2, [pc, #60]	; (8002f54 <xPortStartScheduler+0x140>)
 8002f16:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002f1a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002f1c:	f7ff ff64 	bl	8002de8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002f20:	f7ff fd58 	bl	80029d4 <vTaskSwitchContext>
    prvTaskExitError();
 8002f24:	f7ff ff1e 	bl	8002d64 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3718      	adds	r7, #24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	e000ed00 	.word	0xe000ed00
 8002f38:	410fc271 	.word	0x410fc271
 8002f3c:	410fc270 	.word	0x410fc270
 8002f40:	e000e400 	.word	0xe000e400
 8002f44:	2000013c 	.word	0x2000013c
 8002f48:	20000140 	.word	0x20000140
 8002f4c:	e000ed20 	.word	0xe000ed20
 8002f50:	20000010 	.word	0x20000010
 8002f54:	e000ef34 	.word	0xe000ef34

08002f58 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
        __asm volatile
 8002f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f62:	f383 8811 	msr	BASEPRI, r3
 8002f66:	f3bf 8f6f 	isb	sy
 8002f6a:	f3bf 8f4f 	dsb	sy
 8002f6e:	607b      	str	r3, [r7, #4]
    }
 8002f70:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002f72:	4b0f      	ldr	r3, [pc, #60]	; (8002fb0 <vPortEnterCritical+0x58>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	3301      	adds	r3, #1
 8002f78:	4a0d      	ldr	r2, [pc, #52]	; (8002fb0 <vPortEnterCritical+0x58>)
 8002f7a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002f7c:	4b0c      	ldr	r3, [pc, #48]	; (8002fb0 <vPortEnterCritical+0x58>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d10f      	bne.n	8002fa4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002f84:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <vPortEnterCritical+0x5c>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d00a      	beq.n	8002fa4 <vPortEnterCritical+0x4c>
        __asm volatile
 8002f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f92:	f383 8811 	msr	BASEPRI, r3
 8002f96:	f3bf 8f6f 	isb	sy
 8002f9a:	f3bf 8f4f 	dsb	sy
 8002f9e:	603b      	str	r3, [r7, #0]
    }
 8002fa0:	bf00      	nop
 8002fa2:	e7fe      	b.n	8002fa2 <vPortEnterCritical+0x4a>
    }
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr
 8002fb0:	20000010 	.word	0x20000010
 8002fb4:	e000ed04 	.word	0xe000ed04

08002fb8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002fbe:	4b12      	ldr	r3, [pc, #72]	; (8003008 <vPortExitCritical+0x50>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d10a      	bne.n	8002fdc <vPortExitCritical+0x24>
        __asm volatile
 8002fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fca:	f383 8811 	msr	BASEPRI, r3
 8002fce:	f3bf 8f6f 	isb	sy
 8002fd2:	f3bf 8f4f 	dsb	sy
 8002fd6:	607b      	str	r3, [r7, #4]
    }
 8002fd8:	bf00      	nop
 8002fda:	e7fe      	b.n	8002fda <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002fdc:	4b0a      	ldr	r3, [pc, #40]	; (8003008 <vPortExitCritical+0x50>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	4a09      	ldr	r2, [pc, #36]	; (8003008 <vPortExitCritical+0x50>)
 8002fe4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002fe6:	4b08      	ldr	r3, [pc, #32]	; (8003008 <vPortExitCritical+0x50>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d105      	bne.n	8002ffa <vPortExitCritical+0x42>
 8002fee:	2300      	movs	r3, #0
 8002ff0:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002ff8:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002ffa:	bf00      	nop
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	20000010 	.word	0x20000010
 800300c:	00000000 	.word	0x00000000

08003010 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003010:	f3ef 8009 	mrs	r0, PSP
 8003014:	f3bf 8f6f 	isb	sy
 8003018:	4b15      	ldr	r3, [pc, #84]	; (8003070 <pxCurrentTCBConst>)
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	f01e 0f10 	tst.w	lr, #16
 8003020:	bf08      	it	eq
 8003022:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003026:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800302a:	6010      	str	r0, [r2, #0]
 800302c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003030:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003034:	f380 8811 	msr	BASEPRI, r0
 8003038:	f3bf 8f4f 	dsb	sy
 800303c:	f3bf 8f6f 	isb	sy
 8003040:	f7ff fcc8 	bl	80029d4 <vTaskSwitchContext>
 8003044:	f04f 0000 	mov.w	r0, #0
 8003048:	f380 8811 	msr	BASEPRI, r0
 800304c:	bc09      	pop	{r0, r3}
 800304e:	6819      	ldr	r1, [r3, #0]
 8003050:	6808      	ldr	r0, [r1, #0]
 8003052:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003056:	f01e 0f10 	tst.w	lr, #16
 800305a:	bf08      	it	eq
 800305c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003060:	f380 8809 	msr	PSP, r0
 8003064:	f3bf 8f6f 	isb	sy
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	f3af 8000 	nop.w

08003070 <pxCurrentTCBConst>:
 8003070:	20000038 	.word	0x20000038
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003074:	bf00      	nop
 8003076:	bf00      	nop

08003078 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
        __asm volatile
 800307e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003082:	f383 8811 	msr	BASEPRI, r3
 8003086:	f3bf 8f6f 	isb	sy
 800308a:	f3bf 8f4f 	dsb	sy
 800308e:	607b      	str	r3, [r7, #4]
    }
 8003090:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8003092:	f002 fa75 	bl	8005580 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003096:	f7ff fbe1 	bl	800285c <xTaskIncrementTick>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d006      	beq.n	80030ae <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80030a0:	f002 facc 	bl	800563c <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80030a4:	4b08      	ldr	r3, [pc, #32]	; (80030c8 <SysTick_Handler+0x50>)
 80030a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030aa:	601a      	str	r2, [r3, #0]
 80030ac:	e001      	b.n	80030b2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 80030ae:	f002 faa9 	bl	8005604 <SEGGER_SYSVIEW_RecordExitISR>
 80030b2:	2300      	movs	r3, #0
 80030b4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	f383 8811 	msr	BASEPRI, r3
    }
 80030bc:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80030be:	bf00      	nop
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	e000ed04 	.word	0xe000ed04

080030cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80030d0:	4b0b      	ldr	r3, [pc, #44]	; (8003100 <vPortSetupTimerInterrupt+0x34>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80030d6:	4b0b      	ldr	r3, [pc, #44]	; (8003104 <vPortSetupTimerInterrupt+0x38>)
 80030d8:	2200      	movs	r2, #0
 80030da:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80030dc:	4b0a      	ldr	r3, [pc, #40]	; (8003108 <vPortSetupTimerInterrupt+0x3c>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a0a      	ldr	r2, [pc, #40]	; (800310c <vPortSetupTimerInterrupt+0x40>)
 80030e2:	fba2 2303 	umull	r2, r3, r2, r3
 80030e6:	099b      	lsrs	r3, r3, #6
 80030e8:	4a09      	ldr	r2, [pc, #36]	; (8003110 <vPortSetupTimerInterrupt+0x44>)
 80030ea:	3b01      	subs	r3, #1
 80030ec:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80030ee:	4b04      	ldr	r3, [pc, #16]	; (8003100 <vPortSetupTimerInterrupt+0x34>)
 80030f0:	2207      	movs	r2, #7
 80030f2:	601a      	str	r2, [r3, #0]
}
 80030f4:	bf00      	nop
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	e000e010 	.word	0xe000e010
 8003104:	e000e018 	.word	0xe000e018
 8003108:	20000000 	.word	0x20000000
 800310c:	10624dd3 	.word	0x10624dd3
 8003110:	e000e014 	.word	0xe000e014

08003114 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003114:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003124 <vPortEnableVFP+0x10>
 8003118:	6801      	ldr	r1, [r0, #0]
 800311a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800311e:	6001      	str	r1, [r0, #0]
 8003120:	4770      	bx	lr
 8003122:	0000      	.short	0x0000
 8003124:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003128:	bf00      	nop
 800312a:	bf00      	nop

0800312c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800312c:	b480      	push	{r7}
 800312e:	b085      	sub	sp, #20
 8003130:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8003132:	f3ef 8305 	mrs	r3, IPSR
 8003136:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2b0f      	cmp	r3, #15
 800313c:	d914      	bls.n	8003168 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800313e:	4a17      	ldr	r2, [pc, #92]	; (800319c <vPortValidateInterruptPriority+0x70>)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4413      	add	r3, r2
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003148:	4b15      	ldr	r3, [pc, #84]	; (80031a0 <vPortValidateInterruptPriority+0x74>)
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	7afa      	ldrb	r2, [r7, #11]
 800314e:	429a      	cmp	r2, r3
 8003150:	d20a      	bcs.n	8003168 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8003152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003156:	f383 8811 	msr	BASEPRI, r3
 800315a:	f3bf 8f6f 	isb	sy
 800315e:	f3bf 8f4f 	dsb	sy
 8003162:	607b      	str	r3, [r7, #4]
    }
 8003164:	bf00      	nop
 8003166:	e7fe      	b.n	8003166 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003168:	4b0e      	ldr	r3, [pc, #56]	; (80031a4 <vPortValidateInterruptPriority+0x78>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003170:	4b0d      	ldr	r3, [pc, #52]	; (80031a8 <vPortValidateInterruptPriority+0x7c>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	429a      	cmp	r2, r3
 8003176:	d90a      	bls.n	800318e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8003178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800317c:	f383 8811 	msr	BASEPRI, r3
 8003180:	f3bf 8f6f 	isb	sy
 8003184:	f3bf 8f4f 	dsb	sy
 8003188:	603b      	str	r3, [r7, #0]
    }
 800318a:	bf00      	nop
 800318c:	e7fe      	b.n	800318c <vPortValidateInterruptPriority+0x60>
    }
 800318e:	bf00      	nop
 8003190:	3714      	adds	r7, #20
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	e000e3f0 	.word	0xe000e3f0
 80031a0:	2000013c 	.word	0x2000013c
 80031a4:	e000ed0c 	.word	0xe000ed0c
 80031a8:	20000140 	.word	0x20000140

080031ac <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b08a      	sub	sp, #40	; 0x28
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80031b4:	2300      	movs	r3, #0
 80031b6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80031b8:	f7ff fa80 	bl	80026bc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80031bc:	4b65      	ldr	r3, [pc, #404]	; (8003354 <pvPortMalloc+0x1a8>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80031c4:	f000 f934 	bl	8003430 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80031c8:	4b63      	ldr	r3, [pc, #396]	; (8003358 <pvPortMalloc+0x1ac>)
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4013      	ands	r3, r2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	f040 80a7 	bne.w	8003324 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d02d      	beq.n	8003238 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80031dc:	2208      	movs	r2, #8
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d227      	bcs.n	8003238 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80031e8:	2208      	movs	r2, #8
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4413      	add	r3, r2
 80031ee:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f003 0307 	and.w	r3, r3, #7
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d021      	beq.n	800323e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f023 0307 	bic.w	r3, r3, #7
 8003200:	3308      	adds	r3, #8
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	429a      	cmp	r2, r3
 8003206:	d214      	bcs.n	8003232 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f023 0307 	bic.w	r3, r3, #7
 800320e:	3308      	adds	r3, #8
 8003210:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f003 0307 	and.w	r3, r3, #7
 8003218:	2b00      	cmp	r3, #0
 800321a:	d010      	beq.n	800323e <pvPortMalloc+0x92>
        __asm volatile
 800321c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003220:	f383 8811 	msr	BASEPRI, r3
 8003224:	f3bf 8f6f 	isb	sy
 8003228:	f3bf 8f4f 	dsb	sy
 800322c:	617b      	str	r3, [r7, #20]
    }
 800322e:	bf00      	nop
 8003230:	e7fe      	b.n	8003230 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003232:	2300      	movs	r3, #0
 8003234:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003236:	e002      	b.n	800323e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8003238:	2300      	movs	r3, #0
 800323a:	607b      	str	r3, [r7, #4]
 800323c:	e000      	b.n	8003240 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800323e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d06e      	beq.n	8003324 <pvPortMalloc+0x178>
 8003246:	4b45      	ldr	r3, [pc, #276]	; (800335c <pvPortMalloc+0x1b0>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	429a      	cmp	r2, r3
 800324e:	d869      	bhi.n	8003324 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003250:	4b43      	ldr	r3, [pc, #268]	; (8003360 <pvPortMalloc+0x1b4>)
 8003252:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8003254:	4b42      	ldr	r3, [pc, #264]	; (8003360 <pvPortMalloc+0x1b4>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800325a:	e004      	b.n	8003266 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800325c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	429a      	cmp	r2, r3
 800326e:	d903      	bls.n	8003278 <pvPortMalloc+0xcc>
 8003270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1f1      	bne.n	800325c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003278:	4b36      	ldr	r3, [pc, #216]	; (8003354 <pvPortMalloc+0x1a8>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800327e:	429a      	cmp	r2, r3
 8003280:	d050      	beq.n	8003324 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003282:	6a3b      	ldr	r3, [r7, #32]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2208      	movs	r2, #8
 8003288:	4413      	add	r3, r2
 800328a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800328c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	6a3b      	ldr	r3, [r7, #32]
 8003292:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003296:	685a      	ldr	r2, [r3, #4]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	1ad2      	subs	r2, r2, r3
 800329c:	2308      	movs	r3, #8
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d91f      	bls.n	80032e4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80032a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4413      	add	r3, r2
 80032aa:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	f003 0307 	and.w	r3, r3, #7
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00a      	beq.n	80032cc <pvPortMalloc+0x120>
        __asm volatile
 80032b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ba:	f383 8811 	msr	BASEPRI, r3
 80032be:	f3bf 8f6f 	isb	sy
 80032c2:	f3bf 8f4f 	dsb	sy
 80032c6:	613b      	str	r3, [r7, #16]
    }
 80032c8:	bf00      	nop
 80032ca:	e7fe      	b.n	80032ca <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80032cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ce:	685a      	ldr	r2, [r3, #4]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	1ad2      	subs	r2, r2, r3
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80032d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80032de:	69b8      	ldr	r0, [r7, #24]
 80032e0:	f000 f908 	bl	80034f4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80032e4:	4b1d      	ldr	r3, [pc, #116]	; (800335c <pvPortMalloc+0x1b0>)
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	4a1b      	ldr	r2, [pc, #108]	; (800335c <pvPortMalloc+0x1b0>)
 80032f0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80032f2:	4b1a      	ldr	r3, [pc, #104]	; (800335c <pvPortMalloc+0x1b0>)
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	4b1b      	ldr	r3, [pc, #108]	; (8003364 <pvPortMalloc+0x1b8>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d203      	bcs.n	8003306 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80032fe:	4b17      	ldr	r3, [pc, #92]	; (800335c <pvPortMalloc+0x1b0>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a18      	ldr	r2, [pc, #96]	; (8003364 <pvPortMalloc+0x1b8>)
 8003304:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003308:	685a      	ldr	r2, [r3, #4]
 800330a:	4b13      	ldr	r3, [pc, #76]	; (8003358 <pvPortMalloc+0x1ac>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	431a      	orrs	r2, r3
 8003310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003312:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003316:	2200      	movs	r2, #0
 8003318:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800331a:	4b13      	ldr	r3, [pc, #76]	; (8003368 <pvPortMalloc+0x1bc>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	3301      	adds	r3, #1
 8003320:	4a11      	ldr	r2, [pc, #68]	; (8003368 <pvPortMalloc+0x1bc>)
 8003322:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003324:	f7ff f9d8 	bl	80026d8 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	f003 0307 	and.w	r3, r3, #7
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00a      	beq.n	8003348 <pvPortMalloc+0x19c>
        __asm volatile
 8003332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003336:	f383 8811 	msr	BASEPRI, r3
 800333a:	f3bf 8f6f 	isb	sy
 800333e:	f3bf 8f4f 	dsb	sy
 8003342:	60fb      	str	r3, [r7, #12]
    }
 8003344:	bf00      	nop
 8003346:	e7fe      	b.n	8003346 <pvPortMalloc+0x19a>
    return pvReturn;
 8003348:	69fb      	ldr	r3, [r7, #28]
}
 800334a:	4618      	mov	r0, r3
 800334c:	3728      	adds	r7, #40	; 0x28
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	20012d4c 	.word	0x20012d4c
 8003358:	20012d60 	.word	0x20012d60
 800335c:	20012d50 	.word	0x20012d50
 8003360:	20012d44 	.word	0x20012d44
 8003364:	20012d54 	.word	0x20012d54
 8003368:	20012d58 	.word	0x20012d58

0800336c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b086      	sub	sp, #24
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d04d      	beq.n	800341a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800337e:	2308      	movs	r3, #8
 8003380:	425b      	negs	r3, r3
 8003382:	697a      	ldr	r2, [r7, #20]
 8003384:	4413      	add	r3, r2
 8003386:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	4b24      	ldr	r3, [pc, #144]	; (8003424 <vPortFree+0xb8>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4013      	ands	r3, r2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d10a      	bne.n	80033b0 <vPortFree+0x44>
        __asm volatile
 800339a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800339e:	f383 8811 	msr	BASEPRI, r3
 80033a2:	f3bf 8f6f 	isb	sy
 80033a6:	f3bf 8f4f 	dsb	sy
 80033aa:	60fb      	str	r3, [r7, #12]
    }
 80033ac:	bf00      	nop
 80033ae:	e7fe      	b.n	80033ae <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d00a      	beq.n	80033ce <vPortFree+0x62>
        __asm volatile
 80033b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033bc:	f383 8811 	msr	BASEPRI, r3
 80033c0:	f3bf 8f6f 	isb	sy
 80033c4:	f3bf 8f4f 	dsb	sy
 80033c8:	60bb      	str	r3, [r7, #8]
    }
 80033ca:	bf00      	nop
 80033cc:	e7fe      	b.n	80033cc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	685a      	ldr	r2, [r3, #4]
 80033d2:	4b14      	ldr	r3, [pc, #80]	; (8003424 <vPortFree+0xb8>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4013      	ands	r3, r2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d01e      	beq.n	800341a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d11a      	bne.n	800341a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	685a      	ldr	r2, [r3, #4]
 80033e8:	4b0e      	ldr	r3, [pc, #56]	; (8003424 <vPortFree+0xb8>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	43db      	mvns	r3, r3
 80033ee:	401a      	ands	r2, r3
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80033f4:	f7ff f962 	bl	80026bc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	685a      	ldr	r2, [r3, #4]
 80033fc:	4b0a      	ldr	r3, [pc, #40]	; (8003428 <vPortFree+0xbc>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4413      	add	r3, r2
 8003402:	4a09      	ldr	r2, [pc, #36]	; (8003428 <vPortFree+0xbc>)
 8003404:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003406:	6938      	ldr	r0, [r7, #16]
 8003408:	f000 f874 	bl	80034f4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800340c:	4b07      	ldr	r3, [pc, #28]	; (800342c <vPortFree+0xc0>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	3301      	adds	r3, #1
 8003412:	4a06      	ldr	r2, [pc, #24]	; (800342c <vPortFree+0xc0>)
 8003414:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003416:	f7ff f95f 	bl	80026d8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800341a:	bf00      	nop
 800341c:	3718      	adds	r7, #24
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	20012d60 	.word	0x20012d60
 8003428:	20012d50 	.word	0x20012d50
 800342c:	20012d5c 	.word	0x20012d5c

08003430 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003430:	b480      	push	{r7}
 8003432:	b085      	sub	sp, #20
 8003434:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003436:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800343a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800343c:	4b27      	ldr	r3, [pc, #156]	; (80034dc <prvHeapInit+0xac>)
 800343e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f003 0307 	and.w	r3, r3, #7
 8003446:	2b00      	cmp	r3, #0
 8003448:	d00c      	beq.n	8003464 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	3307      	adds	r3, #7
 800344e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	f023 0307 	bic.w	r3, r3, #7
 8003456:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003458:	68ba      	ldr	r2, [r7, #8]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	4a1f      	ldr	r2, [pc, #124]	; (80034dc <prvHeapInit+0xac>)
 8003460:	4413      	add	r3, r2
 8003462:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003468:	4a1d      	ldr	r2, [pc, #116]	; (80034e0 <prvHeapInit+0xb0>)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800346e:	4b1c      	ldr	r3, [pc, #112]	; (80034e0 <prvHeapInit+0xb0>)
 8003470:	2200      	movs	r2, #0
 8003472:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68ba      	ldr	r2, [r7, #8]
 8003478:	4413      	add	r3, r2
 800347a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800347c:	2208      	movs	r2, #8
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	1a9b      	subs	r3, r3, r2
 8003482:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f023 0307 	bic.w	r3, r3, #7
 800348a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	4a15      	ldr	r2, [pc, #84]	; (80034e4 <prvHeapInit+0xb4>)
 8003490:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8003492:	4b14      	ldr	r3, [pc, #80]	; (80034e4 <prvHeapInit+0xb4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2200      	movs	r2, #0
 8003498:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800349a:	4b12      	ldr	r3, [pc, #72]	; (80034e4 <prvHeapInit+0xb4>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2200      	movs	r2, #0
 80034a0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	68fa      	ldr	r2, [r7, #12]
 80034aa:	1ad2      	subs	r2, r2, r3
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80034b0:	4b0c      	ldr	r3, [pc, #48]	; (80034e4 <prvHeapInit+0xb4>)
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	4a0a      	ldr	r2, [pc, #40]	; (80034e8 <prvHeapInit+0xb8>)
 80034be:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	4a09      	ldr	r2, [pc, #36]	; (80034ec <prvHeapInit+0xbc>)
 80034c6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80034c8:	4b09      	ldr	r3, [pc, #36]	; (80034f0 <prvHeapInit+0xc0>)
 80034ca:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80034ce:	601a      	str	r2, [r3, #0]
}
 80034d0:	bf00      	nop
 80034d2:	3714      	adds	r7, #20
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr
 80034dc:	20000144 	.word	0x20000144
 80034e0:	20012d44 	.word	0x20012d44
 80034e4:	20012d4c 	.word	0x20012d4c
 80034e8:	20012d54 	.word	0x20012d54
 80034ec:	20012d50 	.word	0x20012d50
 80034f0:	20012d60 	.word	0x20012d60

080034f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80034f4:	b480      	push	{r7}
 80034f6:	b085      	sub	sp, #20
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80034fc:	4b28      	ldr	r3, [pc, #160]	; (80035a0 <prvInsertBlockIntoFreeList+0xac>)
 80034fe:	60fb      	str	r3, [r7, #12]
 8003500:	e002      	b.n	8003508 <prvInsertBlockIntoFreeList+0x14>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	429a      	cmp	r2, r3
 8003510:	d8f7      	bhi.n	8003502 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	4413      	add	r3, r2
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	429a      	cmp	r2, r3
 8003522:	d108      	bne.n	8003536 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	441a      	add	r2, r3
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	441a      	add	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	429a      	cmp	r2, r3
 8003548:	d118      	bne.n	800357c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	4b15      	ldr	r3, [pc, #84]	; (80035a4 <prvInsertBlockIntoFreeList+0xb0>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	429a      	cmp	r2, r3
 8003554:	d00d      	beq.n	8003572 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	441a      	add	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	601a      	str	r2, [r3, #0]
 8003570:	e008      	b.n	8003584 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003572:	4b0c      	ldr	r3, [pc, #48]	; (80035a4 <prvInsertBlockIntoFreeList+0xb0>)
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	601a      	str	r2, [r3, #0]
 800357a:	e003      	b.n	8003584 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003584:	68fa      	ldr	r2, [r7, #12]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	429a      	cmp	r2, r3
 800358a:	d002      	beq.n	8003592 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003592:	bf00      	nop
 8003594:	3714      	adds	r7, #20
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	20012d44 	.word	0x20012d44
 80035a4:	20012d4c 	.word	0x20012d4c

080035a8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80035a8:	b580      	push	{r7, lr}
 80035aa:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80035ac:	4803      	ldr	r0, [pc, #12]	; (80035bc <_cbSendSystemDesc+0x14>)
 80035ae:	f001 ff91 	bl	80054d4 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80035b2:	4803      	ldr	r0, [pc, #12]	; (80035c0 <_cbSendSystemDesc+0x18>)
 80035b4:	f001 ff8e 	bl	80054d4 <SEGGER_SYSVIEW_SendSysDesc>
}
 80035b8:	bf00      	nop
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	08005cf8 	.word	0x08005cf8
 80035c0:	08005d34 	.word	0x08005d34

080035c4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80035c8:	4b06      	ldr	r3, [pc, #24]	; (80035e4 <SEGGER_SYSVIEW_Conf+0x20>)
 80035ca:	6818      	ldr	r0, [r3, #0]
 80035cc:	4b05      	ldr	r3, [pc, #20]	; (80035e4 <SEGGER_SYSVIEW_Conf+0x20>)
 80035ce:	6819      	ldr	r1, [r3, #0]
 80035d0:	4b05      	ldr	r3, [pc, #20]	; (80035e8 <SEGGER_SYSVIEW_Conf+0x24>)
 80035d2:	4a06      	ldr	r2, [pc, #24]	; (80035ec <SEGGER_SYSVIEW_Conf+0x28>)
 80035d4:	f001 fc02 	bl	8004ddc <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80035d8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80035dc:	f001 fc42 	bl	8004e64 <SEGGER_SYSVIEW_SetRAMBase>
}
 80035e0:	bf00      	nop
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	20000000 	.word	0x20000000
 80035e8:	080035a9 	.word	0x080035a9
 80035ec:	08005dd4 	.word	0x08005dd4

080035f0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 80035f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80035f6:	2300      	movs	r3, #0
 80035f8:	607b      	str	r3, [r7, #4]
 80035fa:	e033      	b.n	8003664 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80035fc:	491e      	ldr	r1, [pc, #120]	; (8003678 <_cbSendTaskList+0x88>)
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	4613      	mov	r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	4413      	add	r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	440b      	add	r3, r1
 800360a:	6818      	ldr	r0, [r3, #0]
 800360c:	491a      	ldr	r1, [pc, #104]	; (8003678 <_cbSendTaskList+0x88>)
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	4613      	mov	r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4413      	add	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	3304      	adds	r3, #4
 800361c:	6819      	ldr	r1, [r3, #0]
 800361e:	4c16      	ldr	r4, [pc, #88]	; (8003678 <_cbSendTaskList+0x88>)
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	4613      	mov	r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	4413      	add	r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4423      	add	r3, r4
 800362c:	3308      	adds	r3, #8
 800362e:	681c      	ldr	r4, [r3, #0]
 8003630:	4d11      	ldr	r5, [pc, #68]	; (8003678 <_cbSendTaskList+0x88>)
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	4613      	mov	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4413      	add	r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	442b      	add	r3, r5
 800363e:	330c      	adds	r3, #12
 8003640:	681d      	ldr	r5, [r3, #0]
 8003642:	4e0d      	ldr	r6, [pc, #52]	; (8003678 <_cbSendTaskList+0x88>)
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	4613      	mov	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	4433      	add	r3, r6
 8003650:	3310      	adds	r3, #16
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	9300      	str	r3, [sp, #0]
 8003656:	462b      	mov	r3, r5
 8003658:	4622      	mov	r2, r4
 800365a:	f000 f8b5 	bl	80037c8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	3301      	adds	r3, #1
 8003662:	607b      	str	r3, [r7, #4]
 8003664:	4b05      	ldr	r3, [pc, #20]	; (800367c <_cbSendTaskList+0x8c>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	429a      	cmp	r2, r3
 800366c:	d3c6      	bcc.n	80035fc <_cbSendTaskList+0xc>
  }
}
 800366e:	bf00      	nop
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003678:	20012d64 	.word	0x20012d64
 800367c:	20012e04 	.word	0x20012e04

08003680 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8003680:	b5b0      	push	{r4, r5, r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8003686:	f7ff f8d7 	bl	8002838 <xTaskGetTickCountFromISR>
 800368a:	4603      	mov	r3, r0
 800368c:	461a      	mov	r2, r3
 800368e:	f04f 0300 	mov.w	r3, #0
 8003692:	e9c7 2300 	strd	r2, r3, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8003696:	e9d7 0100 	ldrd	r0, r1, [r7]
 800369a:	4602      	mov	r2, r0
 800369c:	460b      	mov	r3, r1
 800369e:	f04f 0400 	mov.w	r4, #0
 80036a2:	f04f 0500 	mov.w	r5, #0
 80036a6:	015d      	lsls	r5, r3, #5
 80036a8:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80036ac:	0154      	lsls	r4, r2, #5
 80036ae:	4622      	mov	r2, r4
 80036b0:	462b      	mov	r3, r5
 80036b2:	1a12      	subs	r2, r2, r0
 80036b4:	eb63 0301 	sbc.w	r3, r3, r1
 80036b8:	f04f 0400 	mov.w	r4, #0
 80036bc:	f04f 0500 	mov.w	r5, #0
 80036c0:	009d      	lsls	r5, r3, #2
 80036c2:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 80036c6:	0094      	lsls	r4, r2, #2
 80036c8:	4622      	mov	r2, r4
 80036ca:	462b      	mov	r3, r5
 80036cc:	1812      	adds	r2, r2, r0
 80036ce:	eb41 0303 	adc.w	r3, r1, r3
 80036d2:	f04f 0000 	mov.w	r0, #0
 80036d6:	f04f 0100 	mov.w	r1, #0
 80036da:	00d9      	lsls	r1, r3, #3
 80036dc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80036e0:	00d0      	lsls	r0, r2, #3
 80036e2:	4602      	mov	r2, r0
 80036e4:	460b      	mov	r3, r1
 80036e6:	e9c7 2300 	strd	r2, r3, [r7]
  return Time;
 80036ea:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80036ee:	4610      	mov	r0, r2
 80036f0:	4619      	mov	r1, r3
 80036f2:	3708      	adds	r7, #8
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bdb0      	pop	{r4, r5, r7, pc}

080036f8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b086      	sub	sp, #24
 80036fc:	af02      	add	r7, sp, #8
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
 8003704:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8003706:	2205      	movs	r2, #5
 8003708:	492b      	ldr	r1, [pc, #172]	; (80037b8 <SYSVIEW_AddTask+0xc0>)
 800370a:	68b8      	ldr	r0, [r7, #8]
 800370c:	f002 fa92 	bl	8005c34 <memcmp>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d04b      	beq.n	80037ae <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8003716:	4b29      	ldr	r3, [pc, #164]	; (80037bc <SYSVIEW_AddTask+0xc4>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2b07      	cmp	r3, #7
 800371c:	d903      	bls.n	8003726 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800371e:	4828      	ldr	r0, [pc, #160]	; (80037c0 <SYSVIEW_AddTask+0xc8>)
 8003720:	f002 f9da 	bl	8005ad8 <SEGGER_SYSVIEW_Warn>
    return;
 8003724:	e044      	b.n	80037b0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8003726:	4b25      	ldr	r3, [pc, #148]	; (80037bc <SYSVIEW_AddTask+0xc4>)
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	4926      	ldr	r1, [pc, #152]	; (80037c4 <SYSVIEW_AddTask+0xcc>)
 800372c:	4613      	mov	r3, r2
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	4413      	add	r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	440b      	add	r3, r1
 8003736:	68fa      	ldr	r2, [r7, #12]
 8003738:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800373a:	4b20      	ldr	r3, [pc, #128]	; (80037bc <SYSVIEW_AddTask+0xc4>)
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	4921      	ldr	r1, [pc, #132]	; (80037c4 <SYSVIEW_AddTask+0xcc>)
 8003740:	4613      	mov	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	4413      	add	r3, r2
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	440b      	add	r3, r1
 800374a:	3304      	adds	r3, #4
 800374c:	68ba      	ldr	r2, [r7, #8]
 800374e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8003750:	4b1a      	ldr	r3, [pc, #104]	; (80037bc <SYSVIEW_AddTask+0xc4>)
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	491b      	ldr	r1, [pc, #108]	; (80037c4 <SYSVIEW_AddTask+0xcc>)
 8003756:	4613      	mov	r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	4413      	add	r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	440b      	add	r3, r1
 8003760:	3308      	adds	r3, #8
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003766:	4b15      	ldr	r3, [pc, #84]	; (80037bc <SYSVIEW_AddTask+0xc4>)
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	4916      	ldr	r1, [pc, #88]	; (80037c4 <SYSVIEW_AddTask+0xcc>)
 800376c:	4613      	mov	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4413      	add	r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	440b      	add	r3, r1
 8003776:	330c      	adds	r3, #12
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800377c:	4b0f      	ldr	r3, [pc, #60]	; (80037bc <SYSVIEW_AddTask+0xc4>)
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	4910      	ldr	r1, [pc, #64]	; (80037c4 <SYSVIEW_AddTask+0xcc>)
 8003782:	4613      	mov	r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	4413      	add	r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	440b      	add	r3, r1
 800378c:	3310      	adds	r3, #16
 800378e:	69ba      	ldr	r2, [r7, #24]
 8003790:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8003792:	4b0a      	ldr	r3, [pc, #40]	; (80037bc <SYSVIEW_AddTask+0xc4>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	3301      	adds	r3, #1
 8003798:	4a08      	ldr	r2, [pc, #32]	; (80037bc <SYSVIEW_AddTask+0xc4>)
 800379a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	9300      	str	r3, [sp, #0]
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	68b9      	ldr	r1, [r7, #8]
 80037a6:	68f8      	ldr	r0, [r7, #12]
 80037a8:	f000 f80e 	bl	80037c8 <SYSVIEW_SendTaskInfo>
 80037ac:	e000      	b.n	80037b0 <SYSVIEW_AddTask+0xb8>
    return;
 80037ae:	bf00      	nop

}
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	08005d44 	.word	0x08005d44
 80037bc:	20012e04 	.word	0x20012e04
 80037c0:	08005d4c 	.word	0x08005d4c
 80037c4:	20012d64 	.word	0x20012d64

080037c8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b08a      	sub	sp, #40	; 0x28
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
 80037d4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80037d6:	f107 0314 	add.w	r3, r7, #20
 80037da:	2214      	movs	r2, #20
 80037dc:	2100      	movs	r1, #0
 80037de:	4618      	mov	r0, r3
 80037e0:	f002 fa44 	bl	8005c6c <memset>
  TaskInfo.TaskID     = TaskID;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 80037f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037f6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80037f8:	f107 0314 	add.w	r3, r7, #20
 80037fc:	4618      	mov	r0, r3
 80037fe:	f001 fd71 	bl	80052e4 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8003802:	bf00      	nop
 8003804:	3728      	adds	r7, #40	; 0x28
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
	...

0800380c <__NVIC_EnableIRQ>:
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	4603      	mov	r3, r0
 8003814:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800381a:	2b00      	cmp	r3, #0
 800381c:	db0b      	blt.n	8003836 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800381e:	79fb      	ldrb	r3, [r7, #7]
 8003820:	f003 021f 	and.w	r2, r3, #31
 8003824:	4907      	ldr	r1, [pc, #28]	; (8003844 <__NVIC_EnableIRQ+0x38>)
 8003826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800382a:	095b      	lsrs	r3, r3, #5
 800382c:	2001      	movs	r0, #1
 800382e:	fa00 f202 	lsl.w	r2, r0, r2
 8003832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003836:	bf00      	nop
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	e000e100 	.word	0xe000e100

08003848 <__NVIC_SetPriority>:
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	4603      	mov	r3, r0
 8003850:	6039      	str	r1, [r7, #0]
 8003852:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003858:	2b00      	cmp	r3, #0
 800385a:	db0a      	blt.n	8003872 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	b2da      	uxtb	r2, r3
 8003860:	490c      	ldr	r1, [pc, #48]	; (8003894 <__NVIC_SetPriority+0x4c>)
 8003862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003866:	0112      	lsls	r2, r2, #4
 8003868:	b2d2      	uxtb	r2, r2
 800386a:	440b      	add	r3, r1
 800386c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003870:	e00a      	b.n	8003888 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	b2da      	uxtb	r2, r3
 8003876:	4908      	ldr	r1, [pc, #32]	; (8003898 <__NVIC_SetPriority+0x50>)
 8003878:	79fb      	ldrb	r3, [r7, #7]
 800387a:	f003 030f 	and.w	r3, r3, #15
 800387e:	3b04      	subs	r3, #4
 8003880:	0112      	lsls	r2, r2, #4
 8003882:	b2d2      	uxtb	r2, r2
 8003884:	440b      	add	r3, r1
 8003886:	761a      	strb	r2, [r3, #24]
}
 8003888:	bf00      	nop
 800388a:	370c      	adds	r7, #12
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr
 8003894:	e000e100 	.word	0xe000e100
 8003898:	e000ed00 	.word	0xe000ed00

0800389c <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 80038a2:	f002 f975 	bl	8005b90 <SEGGER_SYSVIEW_IsStarted>
 80038a6:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d101      	bne.n	80038b2 <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 80038ae:	f001 fb9d 	bl	8004fec <SEGGER_SYSVIEW_Start>
  }
}
 80038b2:	bf00      	nop
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	4603      	mov	r3, r0
 80038c4:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 80038c6:	4b0c      	ldr	r3, [pc, #48]	; (80038f8 <_cbOnUARTRx+0x3c>)
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	2b03      	cmp	r3, #3
 80038cc:	d806      	bhi.n	80038dc <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 80038ce:	4b0a      	ldr	r3, [pc, #40]	; (80038f8 <_cbOnUARTRx+0x3c>)
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	3301      	adds	r3, #1
 80038d4:	b2da      	uxtb	r2, r3
 80038d6:	4b08      	ldr	r3, [pc, #32]	; (80038f8 <_cbOnUARTRx+0x3c>)
 80038d8:	701a      	strb	r2, [r3, #0]
    goto Done;
 80038da:	e009      	b.n	80038f0 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 80038dc:	f7ff ffde 	bl	800389c <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 80038e0:	4b05      	ldr	r3, [pc, #20]	; (80038f8 <_cbOnUARTRx+0x3c>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	4618      	mov	r0, r3
 80038e6:	1dfb      	adds	r3, r7, #7
 80038e8:	2201      	movs	r2, #1
 80038ea:	4619      	mov	r1, r3
 80038ec:	f000 fb9a 	bl	8004024 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 80038f0:	bf00      	nop
}
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	20000014 	.word	0x20000014

080038fc <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8003904:	4b14      	ldr	r3, [pc, #80]	; (8003958 <_cbOnUARTTx+0x5c>)
 8003906:	785b      	ldrb	r3, [r3, #1]
 8003908:	2b03      	cmp	r3, #3
 800390a:	d80f      	bhi.n	800392c <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 800390c:	4b12      	ldr	r3, [pc, #72]	; (8003958 <_cbOnUARTTx+0x5c>)
 800390e:	785b      	ldrb	r3, [r3, #1]
 8003910:	461a      	mov	r2, r3
 8003912:	4b12      	ldr	r3, [pc, #72]	; (800395c <_cbOnUARTTx+0x60>)
 8003914:	5c9a      	ldrb	r2, [r3, r2]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 800391a:	4b0f      	ldr	r3, [pc, #60]	; (8003958 <_cbOnUARTTx+0x5c>)
 800391c:	785b      	ldrb	r3, [r3, #1]
 800391e:	3301      	adds	r3, #1
 8003920:	b2da      	uxtb	r2, r3
 8003922:	4b0d      	ldr	r3, [pc, #52]	; (8003958 <_cbOnUARTTx+0x5c>)
 8003924:	705a      	strb	r2, [r3, #1]
    r = 1;
 8003926:	2301      	movs	r3, #1
 8003928:	60fb      	str	r3, [r7, #12]
    goto Done;
 800392a:	e00f      	b.n	800394c <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 800392c:	4b0a      	ldr	r3, [pc, #40]	; (8003958 <_cbOnUARTTx+0x5c>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	6879      	ldr	r1, [r7, #4]
 8003934:	4618      	mov	r0, r3
 8003936:	f000 fa19 	bl	8003d6c <SEGGER_RTT_ReadUpBufferNoLock>
 800393a:	4603      	mov	r3, r0
 800393c:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2b00      	cmp	r3, #0
 8003942:	da02      	bge.n	800394a <_cbOnUARTTx+0x4e>
    r = 0;
 8003944:	2300      	movs	r3, #0
 8003946:	60fb      	str	r3, [r7, #12]
 8003948:	e000      	b.n	800394c <_cbOnUARTTx+0x50>
  }
Done:
 800394a:	bf00      	nop
  return r;
 800394c:	68fb      	ldr	r3, [r7, #12]
}
 800394e:	4618      	mov	r0, r3
 8003950:	3710      	adds	r7, #16
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	20000014 	.word	0x20000014
 800395c:	08005ddc 	.word	0x08005ddc

08003960 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8003968:	4a04      	ldr	r2, [pc, #16]	; (800397c <SEGGER_UART_init+0x1c>)
 800396a:	4905      	ldr	r1, [pc, #20]	; (8003980 <SEGGER_UART_init+0x20>)
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f000 f863 	bl	8003a38 <HIF_UART_Init>
}
 8003972:	bf00      	nop
 8003974:	3708      	adds	r7, #8
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	080038bd 	.word	0x080038bd
 8003980:	080038fd 	.word	0x080038fd

08003984 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 800398a:	4b1e      	ldr	r3, [pc, #120]	; (8003a04 <USART2_IRQHandler+0x80>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f003 0320 	and.w	r3, r3, #32
 8003996:	2b00      	cmp	r3, #0
 8003998:	d011      	beq.n	80039be <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 800399a:	4b1b      	ldr	r3, [pc, #108]	; (8003a08 <USART2_IRQHandler+0x84>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f003 030b 	and.w	r3, r3, #11
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d108      	bne.n	80039be <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 80039ac:	4b17      	ldr	r3, [pc, #92]	; (8003a0c <USART2_IRQHandler+0x88>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d004      	beq.n	80039be <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 80039b4:	4b15      	ldr	r3, [pc, #84]	; (8003a0c <USART2_IRQHandler+0x88>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	79fa      	ldrb	r2, [r7, #7]
 80039ba:	4610      	mov	r0, r2
 80039bc:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d01a      	beq.n	80039fe <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 80039c8:	4b11      	ldr	r3, [pc, #68]	; (8003a10 <USART2_IRQHandler+0x8c>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d015      	beq.n	80039fc <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 80039d0:	4b0f      	ldr	r3, [pc, #60]	; (8003a10 <USART2_IRQHandler+0x8c>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	1dfa      	adds	r2, r7, #7
 80039d6:	4610      	mov	r0, r2
 80039d8:	4798      	blx	r3
 80039da:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d106      	bne.n	80039f0 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 80039e2:	4b0c      	ldr	r3, [pc, #48]	; (8003a14 <USART2_IRQHandler+0x90>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a0b      	ldr	r2, [pc, #44]	; (8003a14 <USART2_IRQHandler+0x90>)
 80039e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039ec:	6013      	str	r3, [r2, #0]
 80039ee:	e006      	b.n	80039fe <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 80039f0:	4b04      	ldr	r3, [pc, #16]	; (8003a04 <USART2_IRQHandler+0x80>)
 80039f2:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 80039f4:	79fa      	ldrb	r2, [r7, #7]
 80039f6:	4b04      	ldr	r3, [pc, #16]	; (8003a08 <USART2_IRQHandler+0x84>)
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	e000      	b.n	80039fe <USART2_IRQHandler+0x7a>
      return;
 80039fc:	bf00      	nop
    }
  }
}
 80039fe:	3710      	adds	r7, #16
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	40004400 	.word	0x40004400
 8003a08:	40004404 	.word	0x40004404
 8003a0c:	20012e08 	.word	0x20012e08
 8003a10:	20012e0c 	.word	0x20012e0c
 8003a14:	4000440c 	.word	0x4000440c

08003a18 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8003a18:	b480      	push	{r7}
 8003a1a:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8003a1c:	4b05      	ldr	r3, [pc, #20]	; (8003a34 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a04      	ldr	r2, [pc, #16]	; (8003a34 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8003a22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a26:	6013      	str	r3, [r2, #0]
}
 8003a28:	bf00      	nop
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	4000440c 	.word	0x4000440c

08003a38 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8003a44:	4b2e      	ldr	r3, [pc, #184]	; (8003b00 <HIF_UART_Init+0xc8>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a2d      	ldr	r2, [pc, #180]	; (8003b00 <HIF_UART_Init+0xc8>)
 8003a4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a4e:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8003a50:	4b2c      	ldr	r3, [pc, #176]	; (8003b04 <HIF_UART_Init+0xcc>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a2b      	ldr	r2, [pc, #172]	; (8003b04 <HIF_UART_Init+0xcc>)
 8003a56:	f043 0301 	orr.w	r3, r3, #1
 8003a5a:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8003a5c:	4b2a      	ldr	r3, [pc, #168]	; (8003b08 <HIF_UART_Init+0xd0>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a68:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8003a70:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8003a72:	4a25      	ldr	r2, [pc, #148]	; (8003b08 <HIF_UART_Init+0xd0>)
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8003a78:	4b24      	ldr	r3, [pc, #144]	; (8003b0c <HIF_UART_Init+0xd4>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a84:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8003a8c:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8003a8e:	4a1f      	ldr	r2, [pc, #124]	; (8003b0c <HIF_UART_Init+0xd4>)
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8003a94:	4b1e      	ldr	r3, [pc, #120]	; (8003b10 <HIF_UART_Init+0xd8>)
 8003a96:	f24a 022c 	movw	r2, #41004	; 0xa02c
 8003a9a:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8003a9c:	4b1d      	ldr	r3, [pc, #116]	; (8003b14 <HIF_UART_Init+0xdc>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8003aa2:	4b1d      	ldr	r3, [pc, #116]	; (8003b18 <HIF_UART_Init+0xe0>)
 8003aa4:	2280      	movs	r2, #128	; 0x80
 8003aa6:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8003aae:	4a1b      	ldr	r2, [pc, #108]	; (8003b1c <HIF_UART_Init+0xe4>)
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	085b      	lsrs	r3, r3, #1
 8003abe:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ac6:	d302      	bcc.n	8003ace <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8003ac8:	f640 73ff 	movw	r3, #4095	; 0xfff
 8003acc:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d004      	beq.n	8003ade <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	011b      	lsls	r3, r3, #4
 8003ad8:	4a11      	ldr	r2, [pc, #68]	; (8003b20 <HIF_UART_Init+0xe8>)
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8003ade:	4a11      	ldr	r2, [pc, #68]	; (8003b24 <HIF_UART_Init+0xec>)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8003ae4:	4a10      	ldr	r2, [pc, #64]	; (8003b28 <HIF_UART_Init+0xf0>)
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8003aea:	2106      	movs	r1, #6
 8003aec:	2026      	movs	r0, #38	; 0x26
 8003aee:	f7ff feab 	bl	8003848 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8003af2:	2026      	movs	r0, #38	; 0x26
 8003af4:	f7ff fe8a 	bl	800380c <__NVIC_EnableIRQ>
}
 8003af8:	bf00      	nop
 8003afa:	3718      	adds	r7, #24
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40023840 	.word	0x40023840
 8003b04:	40023830 	.word	0x40023830
 8003b08:	40020020 	.word	0x40020020
 8003b0c:	40020000 	.word	0x40020000
 8003b10:	4000440c 	.word	0x4000440c
 8003b14:	40004410 	.word	0x40004410
 8003b18:	40004414 	.word	0x40004414
 8003b1c:	0501bd00 	.word	0x0501bd00
 8003b20:	40004408 	.word	0x40004408
 8003b24:	20012e08 	.word	0x20012e08
 8003b28:	20012e0c 	.word	0x20012e0c

08003b2c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8003b32:	4b24      	ldr	r3, [pc, #144]	; (8003bc4 <_DoInit+0x98>)
 8003b34:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2203      	movs	r2, #3
 8003b3a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2203      	movs	r2, #3
 8003b40:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a20      	ldr	r2, [pc, #128]	; (8003bc8 <_DoInit+0x9c>)
 8003b46:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a20      	ldr	r2, [pc, #128]	; (8003bcc <_DoInit+0xa0>)
 8003b4c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b54:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a17      	ldr	r2, [pc, #92]	; (8003bc8 <_DoInit+0x9c>)
 8003b6c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a17      	ldr	r2, [pc, #92]	; (8003bd0 <_DoInit+0xa4>)
 8003b72:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2210      	movs	r2, #16
 8003b78:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	3307      	adds	r3, #7
 8003b90:	4a10      	ldr	r2, [pc, #64]	; (8003bd4 <_DoInit+0xa8>)
 8003b92:	6810      	ldr	r0, [r2, #0]
 8003b94:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003b96:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a0e      	ldr	r2, [pc, #56]	; (8003bd8 <_DoInit+0xac>)
 8003b9e:	6810      	ldr	r0, [r2, #0]
 8003ba0:	6018      	str	r0, [r3, #0]
 8003ba2:	8891      	ldrh	r1, [r2, #4]
 8003ba4:	7992      	ldrb	r2, [r2, #6]
 8003ba6:	8099      	strh	r1, [r3, #4]
 8003ba8:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003baa:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2220      	movs	r2, #32
 8003bb2:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003bb4:	f3bf 8f5f 	dmb	sy
}
 8003bb8:	bf00      	nop
 8003bba:	370c      	adds	r7, #12
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr
 8003bc4:	20014388 	.word	0x20014388
 8003bc8:	08005d9c 	.word	0x08005d9c
 8003bcc:	20012e10 	.word	0x20012e10
 8003bd0:	20013210 	.word	0x20013210
 8003bd4:	08005da8 	.word	0x08005da8
 8003bd8:	08005dac 	.word	0x08005dac

08003bdc <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b08a      	sub	sp, #40	; 0x28
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8003be8:	2300      	movs	r3, #0
 8003bea:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	691b      	ldr	r3, [r3, #16]
 8003bf6:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d905      	bls.n	8003c0c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	3b01      	subs	r3, #1
 8003c08:	627b      	str	r3, [r7, #36]	; 0x24
 8003c0a:	e007      	b.n	8003c1c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	689a      	ldr	r2, [r3, #8]
 8003c10:	69b9      	ldr	r1, [r7, #24]
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	1acb      	subs	r3, r1, r3
 8003c16:	4413      	add	r3, r2
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	689a      	ldr	r2, [r3, #8]
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c26:	4293      	cmp	r3, r2
 8003c28:	bf28      	it	cs
 8003c2a:	4613      	movcs	r3, r2
 8003c2c:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003c2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	4293      	cmp	r3, r2
 8003c34:	bf28      	it	cs
 8003c36:	4613      	movcs	r3, r2
 8003c38:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	685a      	ldr	r2, [r3, #4]
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	4413      	add	r3, r2
 8003c42:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8003c44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c46:	68b9      	ldr	r1, [r7, #8]
 8003c48:	6978      	ldr	r0, [r7, #20]
 8003c4a:	f002 f801 	bl	8005c50 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003c4e:	6a3a      	ldr	r2, [r7, #32]
 8003c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c52:	4413      	add	r3, r2
 8003c54:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8003c56:	68ba      	ldr	r2, [r7, #8]
 8003c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5a:	4413      	add	r3, r2
 8003c5c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8003c66:	69fa      	ldr	r2, [r7, #28]
 8003c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6a:	4413      	add	r3, r2
 8003c6c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	69fa      	ldr	r2, [r7, #28]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d101      	bne.n	8003c7c <_WriteBlocking+0xa0>
      WrOff = 0u;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003c7c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	69fa      	ldr	r2, [r7, #28]
 8003c84:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d1b2      	bne.n	8003bf2 <_WriteBlocking+0x16>
  return NumBytesWritten;
 8003c8c:	6a3b      	ldr	r3, [r7, #32]
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3728      	adds	r7, #40	; 0x28
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b088      	sub	sp, #32
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	60f8      	str	r0, [r7, #12]
 8003c9e:	60b9      	str	r1, [r7, #8]
 8003ca0:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	689a      	ldr	r2, [r3, #8]
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	429a      	cmp	r2, r3
 8003cb8:	d911      	bls.n	8003cde <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	685a      	ldr	r2, [r3, #4]
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	68b9      	ldr	r1, [r7, #8]
 8003cc8:	6938      	ldr	r0, [r7, #16]
 8003cca:	f001 ffc1 	bl	8005c50 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003cce:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8003cd2:	69fa      	ldr	r2, [r7, #28]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	441a      	add	r2, r3
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8003cdc:	e01f      	b.n	8003d1e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	685a      	ldr	r2, [r3, #4]
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	4413      	add	r3, r2
 8003cea:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	68b9      	ldr	r1, [r7, #8]
 8003cf0:	6938      	ldr	r0, [r7, #16]
 8003cf2:	f001 ffad 	bl	8005c50 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8003d04:	68ba      	ldr	r2, [r7, #8]
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	4413      	add	r3, r2
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	6938      	ldr	r0, [r7, #16]
 8003d10:	f001 ff9e 	bl	8005c50 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003d14:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	60da      	str	r2, [r3, #12]
}
 8003d1e:	bf00      	nop
 8003d20:	3720      	adds	r7, #32
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}

08003d26 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8003d26:	b480      	push	{r7}
 8003d28:	b087      	sub	sp, #28
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	691b      	ldr	r3, [r3, #16]
 8003d32:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d808      	bhi.n	8003d54 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	689a      	ldr	r2, [r3, #8]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	1ad2      	subs	r2, r2, r3
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	4413      	add	r3, r2
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	617b      	str	r3, [r7, #20]
 8003d52:	e004      	b.n	8003d5e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003d54:	693a      	ldr	r2, [r7, #16]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	3b01      	subs	r3, #1
 8003d5c:	617b      	str	r3, [r7, #20]
  }
  return r;
 8003d5e:	697b      	ldr	r3, [r7, #20]
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	371c      	adds	r7, #28
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr

08003d6c <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b08c      	sub	sp, #48	; 0x30
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8003d78:	4b3e      	ldr	r3, [pc, #248]	; (8003e74 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003d7a:	623b      	str	r3, [r7, #32]
 8003d7c:	6a3b      	ldr	r3, [r7, #32]
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d101      	bne.n	8003d8a <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8003d86:	f7ff fed1 	bl	8003b2c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	1c5a      	adds	r2, r3, #1
 8003d8e:	4613      	mov	r3, r2
 8003d90:	005b      	lsls	r3, r3, #1
 8003d92:	4413      	add	r3, r2
 8003d94:	00db      	lsls	r3, r3, #3
 8003d96:	4a37      	ldr	r2, [pc, #220]	; (8003e74 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003d98:	4413      	add	r3, r2
 8003d9a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003dac:	2300      	movs	r3, #0
 8003dae:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003db0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d92b      	bls.n	8003e10 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003dc2:	697a      	ldr	r2, [r7, #20]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	bf28      	it	cs
 8003dca:	4613      	movcs	r3, r2
 8003dcc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd4:	4413      	add	r3, r2
 8003dd6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	6939      	ldr	r1, [r7, #16]
 8003ddc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003dde:	f001 ff37 	bl	8005c50 <memcpy>
    NumBytesRead += NumBytesRem;
 8003de2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	4413      	add	r3, r2
 8003de8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003dea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	4413      	add	r3, r2
 8003df0:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003dfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	4413      	add	r3, r2
 8003e00:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d101      	bne.n	8003e10 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003e10:	69ba      	ldr	r2, [r7, #24]
 8003e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003e18:	697a      	ldr	r2, [r7, #20]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	bf28      	it	cs
 8003e20:	4613      	movcs	r3, r2
 8003e22:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d019      	beq.n	8003e5e <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	685a      	ldr	r2, [r3, #4]
 8003e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e30:	4413      	add	r3, r2
 8003e32:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	6939      	ldr	r1, [r7, #16]
 8003e38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e3a:	f001 ff09 	bl	8005c50 <memcpy>
    NumBytesRead += NumBytesRem;
 8003e3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	4413      	add	r3, r2
 8003e44:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003e46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	4413      	add	r3, r2
 8003e4c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003e56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 8003e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d002      	beq.n	8003e6a <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e68:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3730      	adds	r7, #48	; 0x30
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	20014388 	.word	0x20014388

08003e78 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b08c      	sub	sp, #48	; 0x30
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8003e84:	4b3e      	ldr	r3, [pc, #248]	; (8003f80 <SEGGER_RTT_ReadNoLock+0x108>)
 8003e86:	623b      	str	r3, [r7, #32]
 8003e88:	6a3b      	ldr	r3, [r7, #32]
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <SEGGER_RTT_ReadNoLock+0x1e>
 8003e92:	f7ff fe4b 	bl	8003b2c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003e96:	68fa      	ldr	r2, [r7, #12]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	005b      	lsls	r3, r3, #1
 8003e9c:	4413      	add	r3, r2
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	3360      	adds	r3, #96	; 0x60
 8003ea2:	4a37      	ldr	r2, [pc, #220]	; (8003f80 <SEGGER_RTT_ReadNoLock+0x108>)
 8003ea4:	4413      	add	r3, r2
 8003ea6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	691b      	ldr	r3, [r3, #16]
 8003eb0:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003ebc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d92b      	bls.n	8003f1c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	689a      	ldr	r2, [r3, #8]
 8003ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	bf28      	it	cs
 8003ed6:	4613      	movcs	r3, r2
 8003ed8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	685a      	ldr	r2, [r3, #4]
 8003ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee0:	4413      	add	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	6939      	ldr	r1, [r7, #16]
 8003ee8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003eea:	f001 feb1 	bl	8005c50 <memcpy>
    NumBytesRead += NumBytesRem;
 8003eee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003ef6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	4413      	add	r3, r2
 8003efc:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003f06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d101      	bne.n	8003f1c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003f1c:	69ba      	ldr	r2, [r7, #24]
 8003f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	bf28      	it	cs
 8003f2c:	4613      	movcs	r3, r2
 8003f2e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d019      	beq.n	8003f6a <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	685a      	ldr	r2, [r3, #4]
 8003f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f3c:	4413      	add	r3, r2
 8003f3e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003f40:	697a      	ldr	r2, [r7, #20]
 8003f42:	6939      	ldr	r1, [r7, #16]
 8003f44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003f46:	f001 fe83 	bl	8005c50 <memcpy>
    NumBytesRead += NumBytesRem;
 8003f4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	4413      	add	r3, r2
 8003f50:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003f52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	4413      	add	r3, r2
 8003f58:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003f62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	4413      	add	r3, r2
 8003f68:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8003f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d002      	beq.n	8003f76 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f74:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3730      	adds	r7, #48	; 0x30
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	20014388 	.word	0x20014388

08003f84 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b088      	sub	sp, #32
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	4613      	mov	r3, r2
 8003f98:	005b      	lsls	r3, r3, #1
 8003f9a:	4413      	add	r3, r2
 8003f9c:	00db      	lsls	r3, r3, #3
 8003f9e:	3360      	adds	r3, #96	; 0x60
 8003fa0:	4a1f      	ldr	r2, [pc, #124]	; (8004020 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8003fa2:	4413      	add	r3, r2
 8003fa4:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d029      	beq.n	8004002 <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d82e      	bhi.n	8004010 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d002      	beq.n	8003fbc <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d013      	beq.n	8003fe2 <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8003fba:	e029      	b.n	8004010 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003fbc:	6978      	ldr	r0, [r7, #20]
 8003fbe:	f7ff feb2 	bl	8003d26 <_GetAvailWriteSpace>
 8003fc2:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8003fc4:	693a      	ldr	r2, [r7, #16]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d202      	bcs.n	8003fd2 <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8003fd0:	e021      	b.n	8004016 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	69b9      	ldr	r1, [r7, #24]
 8003fda:	6978      	ldr	r0, [r7, #20]
 8003fdc:	f7ff fe5b 	bl	8003c96 <_WriteNoCheck>
    break;
 8003fe0:	e019      	b.n	8004016 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003fe2:	6978      	ldr	r0, [r7, #20]
 8003fe4:	f7ff fe9f 	bl	8003d26 <_GetAvailWriteSpace>
 8003fe8:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	bf28      	it	cs
 8003ff2:	4613      	movcs	r3, r2
 8003ff4:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8003ff6:	69fa      	ldr	r2, [r7, #28]
 8003ff8:	69b9      	ldr	r1, [r7, #24]
 8003ffa:	6978      	ldr	r0, [r7, #20]
 8003ffc:	f7ff fe4b 	bl	8003c96 <_WriteNoCheck>
    break;
 8004000:	e009      	b.n	8004016 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	69b9      	ldr	r1, [r7, #24]
 8004006:	6978      	ldr	r0, [r7, #20]
 8004008:	f7ff fde8 	bl	8003bdc <_WriteBlocking>
 800400c:	61f8      	str	r0, [r7, #28]
    break;
 800400e:	e002      	b.n	8004016 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8004010:	2300      	movs	r3, #0
 8004012:	61fb      	str	r3, [r7, #28]
    break;
 8004014:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8004016:	69fb      	ldr	r3, [r7, #28]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3720      	adds	r7, #32
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	20014388 	.word	0x20014388

08004024 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004024:	b580      	push	{r7, lr}
 8004026:	b088      	sub	sp, #32
 8004028:	af00      	add	r7, sp, #0
 800402a:	60f8      	str	r0, [r7, #12]
 800402c:	60b9      	str	r1, [r7, #8]
 800402e:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8004030:	4b0e      	ldr	r3, [pc, #56]	; (800406c <SEGGER_RTT_WriteDownBuffer+0x48>)
 8004032:	61fb      	str	r3, [r7, #28]
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	b2db      	uxtb	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	d101      	bne.n	8004042 <SEGGER_RTT_WriteDownBuffer+0x1e>
 800403e:	f7ff fd75 	bl	8003b2c <_DoInit>
  SEGGER_RTT_LOCK();
 8004042:	f3ef 8311 	mrs	r3, BASEPRI
 8004046:	f04f 0120 	mov.w	r1, #32
 800404a:	f381 8811 	msr	BASEPRI, r1
 800404e:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	68b9      	ldr	r1, [r7, #8]
 8004054:	68f8      	ldr	r0, [r7, #12]
 8004056:	f7ff ff95 	bl	8003f84 <SEGGER_RTT_WriteDownBufferNoLock>
 800405a:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8004062:	697b      	ldr	r3, [r7, #20]
}
 8004064:	4618      	mov	r0, r3
 8004066:	3720      	adds	r7, #32
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	20014388 	.word	0x20014388

08004070 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004070:	b580      	push	{r7, lr}
 8004072:	b088      	sub	sp, #32
 8004074:	af00      	add	r7, sp, #0
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	607a      	str	r2, [r7, #4]
 800407c:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800407e:	4b3d      	ldr	r3, [pc, #244]	; (8004174 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004080:	61bb      	str	r3, [r7, #24]
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	b2db      	uxtb	r3, r3
 8004088:	2b00      	cmp	r3, #0
 800408a:	d101      	bne.n	8004090 <SEGGER_RTT_AllocUpBuffer+0x20>
 800408c:	f7ff fd4e 	bl	8003b2c <_DoInit>
  SEGGER_RTT_LOCK();
 8004090:	f3ef 8311 	mrs	r3, BASEPRI
 8004094:	f04f 0120 	mov.w	r1, #32
 8004098:	f381 8811 	msr	BASEPRI, r1
 800409c:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800409e:	4b35      	ldr	r3, [pc, #212]	; (8004174 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80040a0:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80040a2:	2300      	movs	r3, #0
 80040a4:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80040a6:	6939      	ldr	r1, [r7, #16]
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	1c5a      	adds	r2, r3, #1
 80040ac:	4613      	mov	r3, r2
 80040ae:	005b      	lsls	r3, r3, #1
 80040b0:	4413      	add	r3, r2
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	440b      	add	r3, r1
 80040b6:	3304      	adds	r3, #4
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d008      	beq.n	80040d0 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	3301      	adds	r3, #1
 80040c2:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	69fa      	ldr	r2, [r7, #28]
 80040ca:	429a      	cmp	r2, r3
 80040cc:	dbeb      	blt.n	80040a6 <SEGGER_RTT_AllocUpBuffer+0x36>
 80040ce:	e000      	b.n	80040d2 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80040d0:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	69fa      	ldr	r2, [r7, #28]
 80040d8:	429a      	cmp	r2, r3
 80040da:	da3f      	bge.n	800415c <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80040dc:	6939      	ldr	r1, [r7, #16]
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	1c5a      	adds	r2, r3, #1
 80040e2:	4613      	mov	r3, r2
 80040e4:	005b      	lsls	r3, r3, #1
 80040e6:	4413      	add	r3, r2
 80040e8:	00db      	lsls	r3, r3, #3
 80040ea:	440b      	add	r3, r1
 80040ec:	68fa      	ldr	r2, [r7, #12]
 80040ee:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80040f0:	6939      	ldr	r1, [r7, #16]
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	1c5a      	adds	r2, r3, #1
 80040f6:	4613      	mov	r3, r2
 80040f8:	005b      	lsls	r3, r3, #1
 80040fa:	4413      	add	r3, r2
 80040fc:	00db      	lsls	r3, r3, #3
 80040fe:	440b      	add	r3, r1
 8004100:	3304      	adds	r3, #4
 8004102:	68ba      	ldr	r2, [r7, #8]
 8004104:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004106:	6939      	ldr	r1, [r7, #16]
 8004108:	69fa      	ldr	r2, [r7, #28]
 800410a:	4613      	mov	r3, r2
 800410c:	005b      	lsls	r3, r3, #1
 800410e:	4413      	add	r3, r2
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	440b      	add	r3, r1
 8004114:	3320      	adds	r3, #32
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800411a:	6939      	ldr	r1, [r7, #16]
 800411c:	69fa      	ldr	r2, [r7, #28]
 800411e:	4613      	mov	r3, r2
 8004120:	005b      	lsls	r3, r3, #1
 8004122:	4413      	add	r3, r2
 8004124:	00db      	lsls	r3, r3, #3
 8004126:	440b      	add	r3, r1
 8004128:	3328      	adds	r3, #40	; 0x28
 800412a:	2200      	movs	r2, #0
 800412c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800412e:	6939      	ldr	r1, [r7, #16]
 8004130:	69fa      	ldr	r2, [r7, #28]
 8004132:	4613      	mov	r3, r2
 8004134:	005b      	lsls	r3, r3, #1
 8004136:	4413      	add	r3, r2
 8004138:	00db      	lsls	r3, r3, #3
 800413a:	440b      	add	r3, r1
 800413c:	3324      	adds	r3, #36	; 0x24
 800413e:	2200      	movs	r2, #0
 8004140:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8004142:	6939      	ldr	r1, [r7, #16]
 8004144:	69fa      	ldr	r2, [r7, #28]
 8004146:	4613      	mov	r3, r2
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	4413      	add	r3, r2
 800414c:	00db      	lsls	r3, r3, #3
 800414e:	440b      	add	r3, r1
 8004150:	332c      	adds	r3, #44	; 0x2c
 8004152:	683a      	ldr	r2, [r7, #0]
 8004154:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004156:	f3bf 8f5f 	dmb	sy
 800415a:	e002      	b.n	8004162 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800415c:	f04f 33ff 	mov.w	r3, #4294967295
 8004160:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8004168:	69fb      	ldr	r3, [r7, #28]
}
 800416a:	4618      	mov	r0, r3
 800416c:	3720      	adds	r7, #32
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	20014388 	.word	0x20014388

08004178 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004178:	b580      	push	{r7, lr}
 800417a:	b088      	sub	sp, #32
 800417c:	af00      	add	r7, sp, #0
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	60b9      	str	r1, [r7, #8]
 8004182:	607a      	str	r2, [r7, #4]
 8004184:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004186:	4b33      	ldr	r3, [pc, #204]	; (8004254 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004188:	61bb      	str	r3, [r7, #24]
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	b2db      	uxtb	r3, r3
 8004190:	2b00      	cmp	r3, #0
 8004192:	d101      	bne.n	8004198 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8004194:	f7ff fcca 	bl	8003b2c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004198:	4b2e      	ldr	r3, [pc, #184]	; (8004254 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 800419a:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	695b      	ldr	r3, [r3, #20]
 80041a0:	461a      	mov	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d24d      	bcs.n	8004244 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 80041a8:	f3ef 8311 	mrs	r3, BASEPRI
 80041ac:	f04f 0120 	mov.w	r1, #32
 80041b0:	f381 8811 	msr	BASEPRI, r1
 80041b4:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d031      	beq.n	8004220 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 80041bc:	6979      	ldr	r1, [r7, #20]
 80041be:	68fa      	ldr	r2, [r7, #12]
 80041c0:	4613      	mov	r3, r2
 80041c2:	005b      	lsls	r3, r3, #1
 80041c4:	4413      	add	r3, r2
 80041c6:	00db      	lsls	r3, r3, #3
 80041c8:	440b      	add	r3, r1
 80041ca:	3360      	adds	r3, #96	; 0x60
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 80041d0:	6979      	ldr	r1, [r7, #20]
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	4613      	mov	r3, r2
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	4413      	add	r3, r2
 80041da:	00db      	lsls	r3, r3, #3
 80041dc:	440b      	add	r3, r1
 80041de:	3364      	adds	r3, #100	; 0x64
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 80041e4:	6979      	ldr	r1, [r7, #20]
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	4613      	mov	r3, r2
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	4413      	add	r3, r2
 80041ee:	00db      	lsls	r3, r3, #3
 80041f0:	440b      	add	r3, r1
 80041f2:	3368      	adds	r3, #104	; 0x68
 80041f4:	683a      	ldr	r2, [r7, #0]
 80041f6:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 80041f8:	6979      	ldr	r1, [r7, #20]
 80041fa:	68fa      	ldr	r2, [r7, #12]
 80041fc:	4613      	mov	r3, r2
 80041fe:	005b      	lsls	r3, r3, #1
 8004200:	4413      	add	r3, r2
 8004202:	00db      	lsls	r3, r3, #3
 8004204:	440b      	add	r3, r1
 8004206:	3370      	adds	r3, #112	; 0x70
 8004208:	2200      	movs	r2, #0
 800420a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 800420c:	6979      	ldr	r1, [r7, #20]
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	4613      	mov	r3, r2
 8004212:	005b      	lsls	r3, r3, #1
 8004214:	4413      	add	r3, r2
 8004216:	00db      	lsls	r3, r3, #3
 8004218:	440b      	add	r3, r1
 800421a:	336c      	adds	r3, #108	; 0x6c
 800421c:	2200      	movs	r2, #0
 800421e:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8004220:	6979      	ldr	r1, [r7, #20]
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	4613      	mov	r3, r2
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	4413      	add	r3, r2
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	440b      	add	r3, r1
 800422e:	3374      	adds	r3, #116	; 0x74
 8004230:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004232:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004234:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800423e:	2300      	movs	r3, #0
 8004240:	61fb      	str	r3, [r7, #28]
 8004242:	e002      	b.n	800424a <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8004244:	f04f 33ff 	mov.w	r3, #4294967295
 8004248:	61fb      	str	r3, [r7, #28]
  }
  return r;
 800424a:	69fb      	ldr	r3, [r7, #28]
}
 800424c:	4618      	mov	r0, r3
 800424e:	3720      	adds	r7, #32
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	20014388 	.word	0x20014388

08004258 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004258:	b480      	push	{r7}
 800425a:	b087      	sub	sp, #28
 800425c:	af00      	add	r7, sp, #0
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004264:	2300      	movs	r3, #0
 8004266:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004268:	e002      	b.n	8004270 <_EncodeStr+0x18>
    Len++;
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	3301      	adds	r3, #1
 800426e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004270:	68ba      	ldr	r2, [r7, #8]
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	4413      	add	r3, r2
 8004276:	781b      	ldrb	r3, [r3, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1f6      	bne.n	800426a <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	429a      	cmp	r2, r3
 8004282:	d901      	bls.n	8004288 <_EncodeStr+0x30>
    Len = Limit;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	2bfe      	cmp	r3, #254	; 0xfe
 800428c:	d806      	bhi.n	800429c <_EncodeStr+0x44>
    *pPayload++ = Len; 
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	60fa      	str	r2, [r7, #12]
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	b2d2      	uxtb	r2, r2
 8004298:	701a      	strb	r2, [r3, #0]
 800429a:	e011      	b.n	80042c0 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	1c5a      	adds	r2, r3, #1
 80042a0:	60fa      	str	r2, [r7, #12]
 80042a2:	22ff      	movs	r2, #255	; 0xff
 80042a4:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	1c5a      	adds	r2, r3, #1
 80042aa:	60fa      	str	r2, [r7, #12]
 80042ac:	693a      	ldr	r2, [r7, #16]
 80042ae:	b2d2      	uxtb	r2, r2
 80042b0:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	0a19      	lsrs	r1, r3, #8
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	1c5a      	adds	r2, r3, #1
 80042ba:	60fa      	str	r2, [r7, #12]
 80042bc:	b2ca      	uxtb	r2, r1
 80042be:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80042c0:	2300      	movs	r3, #0
 80042c2:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80042c4:	e00a      	b.n	80042dc <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	1c53      	adds	r3, r2, #1
 80042ca:	60bb      	str	r3, [r7, #8]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	1c59      	adds	r1, r3, #1
 80042d0:	60f9      	str	r1, [r7, #12]
 80042d2:	7812      	ldrb	r2, [r2, #0]
 80042d4:	701a      	strb	r2, [r3, #0]
    n++;
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	3301      	adds	r3, #1
 80042da:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80042dc:	697a      	ldr	r2, [r7, #20]
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d3f0      	bcc.n	80042c6 <_EncodeStr+0x6e>
  }
  return pPayload;
 80042e4:	68fb      	ldr	r3, [r7, #12]
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	371c      	adds	r7, #28
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr

080042f2 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 80042f2:	b480      	push	{r7}
 80042f4:	b083      	sub	sp, #12
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	3304      	adds	r3, #4
}
 80042fe:	4618      	mov	r0, r3
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
	...

0800430c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004312:	4b36      	ldr	r3, [pc, #216]	; (80043ec <_HandleIncomingPacket+0xe0>)
 8004314:	7e1b      	ldrb	r3, [r3, #24]
 8004316:	4618      	mov	r0, r3
 8004318:	1cfb      	adds	r3, r7, #3
 800431a:	2201      	movs	r2, #1
 800431c:	4619      	mov	r1, r3
 800431e:	f7ff fdab 	bl	8003e78 <SEGGER_RTT_ReadNoLock>
 8004322:	4603      	mov	r3, r0
 8004324:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2b00      	cmp	r3, #0
 800432a:	dd54      	ble.n	80043d6 <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 800432c:	78fb      	ldrb	r3, [r7, #3]
 800432e:	2b80      	cmp	r3, #128	; 0x80
 8004330:	d032      	beq.n	8004398 <_HandleIncomingPacket+0x8c>
 8004332:	2b80      	cmp	r3, #128	; 0x80
 8004334:	dc42      	bgt.n	80043bc <_HandleIncomingPacket+0xb0>
 8004336:	2b07      	cmp	r3, #7
 8004338:	dc16      	bgt.n	8004368 <_HandleIncomingPacket+0x5c>
 800433a:	2b00      	cmp	r3, #0
 800433c:	dd3e      	ble.n	80043bc <_HandleIncomingPacket+0xb0>
 800433e:	3b01      	subs	r3, #1
 8004340:	2b06      	cmp	r3, #6
 8004342:	d83b      	bhi.n	80043bc <_HandleIncomingPacket+0xb0>
 8004344:	a201      	add	r2, pc, #4	; (adr r2, 800434c <_HandleIncomingPacket+0x40>)
 8004346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800434a:	bf00      	nop
 800434c:	0800436f 	.word	0x0800436f
 8004350:	08004375 	.word	0x08004375
 8004354:	0800437b 	.word	0x0800437b
 8004358:	08004381 	.word	0x08004381
 800435c:	08004387 	.word	0x08004387
 8004360:	0800438d 	.word	0x0800438d
 8004364:	08004393 	.word	0x08004393
 8004368:	2b7f      	cmp	r3, #127	; 0x7f
 800436a:	d036      	beq.n	80043da <_HandleIncomingPacket+0xce>
 800436c:	e026      	b.n	80043bc <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800436e:	f000 fe3d 	bl	8004fec <SEGGER_SYSVIEW_Start>
      break;
 8004372:	e037      	b.n	80043e4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004374:	f000 fef6 	bl	8005164 <SEGGER_SYSVIEW_Stop>
      break;
 8004378:	e034      	b.n	80043e4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800437a:	f001 f8cf 	bl	800551c <SEGGER_SYSVIEW_RecordSystime>
      break;
 800437e:	e031      	b.n	80043e4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8004380:	f001 f894 	bl	80054ac <SEGGER_SYSVIEW_SendTaskList>
      break;
 8004384:	e02e      	b.n	80043e4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8004386:	f000 ff13 	bl	80051b0 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800438a:	e02b      	b.n	80043e4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800438c:	f001 fb52 	bl	8005a34 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8004390:	e028      	b.n	80043e4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8004392:	f001 fb31 	bl	80059f8 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8004396:	e025      	b.n	80043e4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004398:	4b14      	ldr	r3, [pc, #80]	; (80043ec <_HandleIncomingPacket+0xe0>)
 800439a:	7e1b      	ldrb	r3, [r3, #24]
 800439c:	4618      	mov	r0, r3
 800439e:	1cfb      	adds	r3, r7, #3
 80043a0:	2201      	movs	r2, #1
 80043a2:	4619      	mov	r1, r3
 80043a4:	f7ff fd68 	bl	8003e78 <SEGGER_RTT_ReadNoLock>
 80043a8:	4603      	mov	r3, r0
 80043aa:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	dd15      	ble.n	80043de <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80043b2:	78fb      	ldrb	r3, [r7, #3]
 80043b4:	4618      	mov	r0, r3
 80043b6:	f001 fa9f 	bl	80058f8 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80043ba:	e010      	b.n	80043de <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80043bc:	78fb      	ldrb	r3, [r7, #3]
 80043be:	b25b      	sxtb	r3, r3
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	da0e      	bge.n	80043e2 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80043c4:	4b09      	ldr	r3, [pc, #36]	; (80043ec <_HandleIncomingPacket+0xe0>)
 80043c6:	7e1b      	ldrb	r3, [r3, #24]
 80043c8:	4618      	mov	r0, r3
 80043ca:	1cfb      	adds	r3, r7, #3
 80043cc:	2201      	movs	r2, #1
 80043ce:	4619      	mov	r1, r3
 80043d0:	f7ff fd52 	bl	8003e78 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80043d4:	e005      	b.n	80043e2 <_HandleIncomingPacket+0xd6>
    }
  }
 80043d6:	bf00      	nop
 80043d8:	e004      	b.n	80043e4 <_HandleIncomingPacket+0xd8>
      break;
 80043da:	bf00      	nop
 80043dc:	e002      	b.n	80043e4 <_HandleIncomingPacket+0xd8>
      break;
 80043de:	bf00      	nop
 80043e0:	e000      	b.n	80043e4 <_HandleIncomingPacket+0xd8>
      break;
 80043e2:	bf00      	nop
}
 80043e4:	bf00      	nop
 80043e6:	3708      	adds	r7, #8
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	20014228 	.word	0x20014228

080043f0 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b08c      	sub	sp, #48	; 0x30
 80043f4:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80043f6:	2301      	movs	r3, #1
 80043f8:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80043fa:	1d3b      	adds	r3, r7, #4
 80043fc:	3301      	adds	r3, #1
 80043fe:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004404:	4b32      	ldr	r3, [pc, #200]	; (80044d0 <_TrySendOverflowPacket+0xe0>)
 8004406:	695b      	ldr	r3, [r3, #20]
 8004408:	62bb      	str	r3, [r7, #40]	; 0x28
 800440a:	e00b      	b.n	8004424 <_TrySendOverflowPacket+0x34>
 800440c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800440e:	b2da      	uxtb	r2, r3
 8004410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004412:	1c59      	adds	r1, r3, #1
 8004414:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004416:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	701a      	strb	r2, [r3, #0]
 800441e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004420:	09db      	lsrs	r3, r3, #7
 8004422:	62bb      	str	r3, [r7, #40]	; 0x28
 8004424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004426:	2b7f      	cmp	r3, #127	; 0x7f
 8004428:	d8f0      	bhi.n	800440c <_TrySendOverflowPacket+0x1c>
 800442a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800442c:	1c5a      	adds	r2, r3, #1
 800442e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004430:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004432:	b2d2      	uxtb	r2, r2
 8004434:	701a      	strb	r2, [r3, #0]
 8004436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004438:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800443a:	4b26      	ldr	r3, [pc, #152]	; (80044d4 <_TrySendOverflowPacket+0xe4>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004440:	4b23      	ldr	r3, [pc, #140]	; (80044d0 <_TrySendOverflowPacket+0xe0>)
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	627b      	str	r3, [r7, #36]	; 0x24
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	623b      	str	r3, [r7, #32]
 8004452:	e00b      	b.n	800446c <_TrySendOverflowPacket+0x7c>
 8004454:	6a3b      	ldr	r3, [r7, #32]
 8004456:	b2da      	uxtb	r2, r3
 8004458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445a:	1c59      	adds	r1, r3, #1
 800445c:	6279      	str	r1, [r7, #36]	; 0x24
 800445e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004462:	b2d2      	uxtb	r2, r2
 8004464:	701a      	strb	r2, [r3, #0]
 8004466:	6a3b      	ldr	r3, [r7, #32]
 8004468:	09db      	lsrs	r3, r3, #7
 800446a:	623b      	str	r3, [r7, #32]
 800446c:	6a3b      	ldr	r3, [r7, #32]
 800446e:	2b7f      	cmp	r3, #127	; 0x7f
 8004470:	d8f0      	bhi.n	8004454 <_TrySendOverflowPacket+0x64>
 8004472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004474:	1c5a      	adds	r2, r3, #1
 8004476:	627a      	str	r2, [r7, #36]	; 0x24
 8004478:	6a3a      	ldr	r2, [r7, #32]
 800447a:	b2d2      	uxtb	r2, r2
 800447c:	701a      	strb	r2, [r3, #0]
 800447e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004480:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8004482:	4b13      	ldr	r3, [pc, #76]	; (80044d0 <_TrySendOverflowPacket+0xe0>)
 8004484:	785b      	ldrb	r3, [r3, #1]
 8004486:	4618      	mov	r0, r3
 8004488:	1d3b      	adds	r3, r7, #4
 800448a:	69fa      	ldr	r2, [r7, #28]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	461a      	mov	r2, r3
 8004490:	1d3b      	adds	r3, r7, #4
 8004492:	4619      	mov	r1, r3
 8004494:	f7fb fe9c 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004498:	4603      	mov	r3, r0
 800449a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 800449c:	f7ff fabc 	bl	8003a18 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d009      	beq.n	80044ba <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80044a6:	4a0a      	ldr	r2, [pc, #40]	; (80044d0 <_TrySendOverflowPacket+0xe0>)
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80044ac:	4b08      	ldr	r3, [pc, #32]	; (80044d0 <_TrySendOverflowPacket+0xe0>)
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	3b01      	subs	r3, #1
 80044b2:	b2da      	uxtb	r2, r3
 80044b4:	4b06      	ldr	r3, [pc, #24]	; (80044d0 <_TrySendOverflowPacket+0xe0>)
 80044b6:	701a      	strb	r2, [r3, #0]
 80044b8:	e004      	b.n	80044c4 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80044ba:	4b05      	ldr	r3, [pc, #20]	; (80044d0 <_TrySendOverflowPacket+0xe0>)
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	3301      	adds	r3, #1
 80044c0:	4a03      	ldr	r2, [pc, #12]	; (80044d0 <_TrySendOverflowPacket+0xe0>)
 80044c2:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80044c4:	693b      	ldr	r3, [r7, #16]
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3730      	adds	r7, #48	; 0x30
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	20014228 	.word	0x20014228
 80044d4:	e0001004 	.word	0xe0001004

080044d8 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80044d8:	b580      	push	{r7, lr}
 80044da:	b08a      	sub	sp, #40	; 0x28
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80044e4:	4b6d      	ldr	r3, [pc, #436]	; (800469c <_SendPacket+0x1c4>)
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d010      	beq.n	800450e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80044ec:	4b6b      	ldr	r3, [pc, #428]	; (800469c <_SendPacket+0x1c4>)
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f000 80a5 	beq.w	8004640 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80044f6:	4b69      	ldr	r3, [pc, #420]	; (800469c <_SendPacket+0x1c4>)
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d109      	bne.n	8004512 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80044fe:	f7ff ff77 	bl	80043f0 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8004502:	4b66      	ldr	r3, [pc, #408]	; (800469c <_SendPacket+0x1c4>)
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	2b01      	cmp	r3, #1
 8004508:	f040 809c 	bne.w	8004644 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 800450c:	e001      	b.n	8004512 <_SendPacket+0x3a>
    goto Send;
 800450e:	bf00      	nop
 8004510:	e000      	b.n	8004514 <_SendPacket+0x3c>
Send:
 8004512:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b1f      	cmp	r3, #31
 8004518:	d809      	bhi.n	800452e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800451a:	4b60      	ldr	r3, [pc, #384]	; (800469c <_SendPacket+0x1c4>)
 800451c:	69da      	ldr	r2, [r3, #28]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	fa22 f303 	lsr.w	r3, r2, r3
 8004524:	f003 0301 	and.w	r3, r3, #1
 8004528:	2b00      	cmp	r3, #0
 800452a:	f040 808d 	bne.w	8004648 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2b17      	cmp	r3, #23
 8004532:	d807      	bhi.n	8004544 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	3b01      	subs	r3, #1
 8004538:	60fb      	str	r3, [r7, #12]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	b2da      	uxtb	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	701a      	strb	r2, [r3, #0]
 8004542:	e03d      	b.n	80045c0 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8004544:	68ba      	ldr	r2, [r7, #8]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	2b7f      	cmp	r3, #127	; 0x7f
 8004550:	d912      	bls.n	8004578 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	09da      	lsrs	r2, r3, #7
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	3b01      	subs	r3, #1
 800455a:	60fb      	str	r3, [r7, #12]
 800455c:	b2d2      	uxtb	r2, r2
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	b2db      	uxtb	r3, r3
 8004566:	68fa      	ldr	r2, [r7, #12]
 8004568:	3a01      	subs	r2, #1
 800456a:	60fa      	str	r2, [r7, #12]
 800456c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004570:	b2da      	uxtb	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	701a      	strb	r2, [r3, #0]
 8004576:	e006      	b.n	8004586 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	3b01      	subs	r3, #1
 800457c:	60fb      	str	r3, [r7, #12]
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	b2da      	uxtb	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b7f      	cmp	r3, #127	; 0x7f
 800458a:	d912      	bls.n	80045b2 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	09da      	lsrs	r2, r3, #7
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	3b01      	subs	r3, #1
 8004594:	60fb      	str	r3, [r7, #12]
 8004596:	b2d2      	uxtb	r2, r2
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	3a01      	subs	r2, #1
 80045a4:	60fa      	str	r2, [r7, #12]
 80045a6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80045aa:	b2da      	uxtb	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	701a      	strb	r2, [r3, #0]
 80045b0:	e006      	b.n	80045c0 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	3b01      	subs	r3, #1
 80045b6:	60fb      	str	r3, [r7, #12]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	b2da      	uxtb	r2, r3
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80045c0:	4b37      	ldr	r3, [pc, #220]	; (80046a0 <_SendPacket+0x1c8>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80045c6:	4b35      	ldr	r3, [pc, #212]	; (800469c <_SendPacket+0x1c4>)
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	69ba      	ldr	r2, [r7, #24]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	627b      	str	r3, [r7, #36]	; 0x24
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	623b      	str	r3, [r7, #32]
 80045d8:	e00b      	b.n	80045f2 <_SendPacket+0x11a>
 80045da:	6a3b      	ldr	r3, [r7, #32]
 80045dc:	b2da      	uxtb	r2, r3
 80045de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e0:	1c59      	adds	r1, r3, #1
 80045e2:	6279      	str	r1, [r7, #36]	; 0x24
 80045e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80045e8:	b2d2      	uxtb	r2, r2
 80045ea:	701a      	strb	r2, [r3, #0]
 80045ec:	6a3b      	ldr	r3, [r7, #32]
 80045ee:	09db      	lsrs	r3, r3, #7
 80045f0:	623b      	str	r3, [r7, #32]
 80045f2:	6a3b      	ldr	r3, [r7, #32]
 80045f4:	2b7f      	cmp	r3, #127	; 0x7f
 80045f6:	d8f0      	bhi.n	80045da <_SendPacket+0x102>
 80045f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fa:	1c5a      	adds	r2, r3, #1
 80045fc:	627a      	str	r2, [r7, #36]	; 0x24
 80045fe:	6a3a      	ldr	r2, [r7, #32]
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	701a      	strb	r2, [r3, #0]
 8004604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004606:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8004608:	4b24      	ldr	r3, [pc, #144]	; (800469c <_SendPacket+0x1c4>)
 800460a:	785b      	ldrb	r3, [r3, #1]
 800460c:	4618      	mov	r0, r3
 800460e:	68ba      	ldr	r2, [r7, #8]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	461a      	mov	r2, r3
 8004616:	68f9      	ldr	r1, [r7, #12]
 8004618:	f7fb fdda 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800461c:	4603      	mov	r3, r0
 800461e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8004620:	f7ff f9fa 	bl	8003a18 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d003      	beq.n	8004632 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800462a:	4a1c      	ldr	r2, [pc, #112]	; (800469c <_SendPacket+0x1c4>)
 800462c:	69bb      	ldr	r3, [r7, #24]
 800462e:	60d3      	str	r3, [r2, #12]
 8004630:	e00b      	b.n	800464a <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8004632:	4b1a      	ldr	r3, [pc, #104]	; (800469c <_SendPacket+0x1c4>)
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	3301      	adds	r3, #1
 8004638:	b2da      	uxtb	r2, r3
 800463a:	4b18      	ldr	r3, [pc, #96]	; (800469c <_SendPacket+0x1c4>)
 800463c:	701a      	strb	r2, [r3, #0]
 800463e:	e004      	b.n	800464a <_SendPacket+0x172>
    goto SendDone;
 8004640:	bf00      	nop
 8004642:	e002      	b.n	800464a <_SendPacket+0x172>
      goto SendDone;
 8004644:	bf00      	nop
 8004646:	e000      	b.n	800464a <_SendPacket+0x172>
      goto SendDone;
 8004648:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800464a:	4b14      	ldr	r3, [pc, #80]	; (800469c <_SendPacket+0x1c4>)
 800464c:	7e1b      	ldrb	r3, [r3, #24]
 800464e:	4619      	mov	r1, r3
 8004650:	4a14      	ldr	r2, [pc, #80]	; (80046a4 <_SendPacket+0x1cc>)
 8004652:	460b      	mov	r3, r1
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	440b      	add	r3, r1
 8004658:	00db      	lsls	r3, r3, #3
 800465a:	4413      	add	r3, r2
 800465c:	336c      	adds	r3, #108	; 0x6c
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	4b0e      	ldr	r3, [pc, #56]	; (800469c <_SendPacket+0x1c4>)
 8004662:	7e1b      	ldrb	r3, [r3, #24]
 8004664:	4618      	mov	r0, r3
 8004666:	490f      	ldr	r1, [pc, #60]	; (80046a4 <_SendPacket+0x1cc>)
 8004668:	4603      	mov	r3, r0
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	4403      	add	r3, r0
 800466e:	00db      	lsls	r3, r3, #3
 8004670:	440b      	add	r3, r1
 8004672:	3370      	adds	r3, #112	; 0x70
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	429a      	cmp	r2, r3
 8004678:	d00b      	beq.n	8004692 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800467a:	4b08      	ldr	r3, [pc, #32]	; (800469c <_SendPacket+0x1c4>)
 800467c:	789b      	ldrb	r3, [r3, #2]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d107      	bne.n	8004692 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004682:	4b06      	ldr	r3, [pc, #24]	; (800469c <_SendPacket+0x1c4>)
 8004684:	2201      	movs	r2, #1
 8004686:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004688:	f7ff fe40 	bl	800430c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800468c:	4b03      	ldr	r3, [pc, #12]	; (800469c <_SendPacket+0x1c4>)
 800468e:	2200      	movs	r2, #0
 8004690:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004692:	bf00      	nop
 8004694:	3728      	adds	r7, #40	; 0x28
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	20014228 	.word	0x20014228
 80046a0:	e0001004 	.word	0xe0001004
 80046a4:	20014388 	.word	0x20014388

080046a8 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b08a      	sub	sp, #40	; 0x28
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	460b      	mov	r3, r1
 80046b2:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	691b      	ldr	r3, [r3, #16]
 80046b8:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	3301      	adds	r3, #1
 80046be:	2b80      	cmp	r3, #128	; 0x80
 80046c0:	d80a      	bhi.n	80046d8 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	1c59      	adds	r1, r3, #1
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	6051      	str	r1, [r2, #4]
 80046cc:	78fa      	ldrb	r2, [r7, #3]
 80046ce:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	1c5a      	adds	r2, r3, #1
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	2b80      	cmp	r3, #128	; 0x80
 80046de:	d15a      	bne.n	8004796 <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	691a      	ldr	r2, [r3, #16]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	b2d2      	uxtb	r2, r2
 80046ea:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	627b      	str	r3, [r7, #36]	; 0x24
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	623b      	str	r3, [r7, #32]
 8004700:	e00b      	b.n	800471a <_StoreChar+0x72>
 8004702:	6a3b      	ldr	r3, [r7, #32]
 8004704:	b2da      	uxtb	r2, r3
 8004706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004708:	1c59      	adds	r1, r3, #1
 800470a:	6279      	str	r1, [r7, #36]	; 0x24
 800470c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004710:	b2d2      	uxtb	r2, r2
 8004712:	701a      	strb	r2, [r3, #0]
 8004714:	6a3b      	ldr	r3, [r7, #32]
 8004716:	09db      	lsrs	r3, r3, #7
 8004718:	623b      	str	r3, [r7, #32]
 800471a:	6a3b      	ldr	r3, [r7, #32]
 800471c:	2b7f      	cmp	r3, #127	; 0x7f
 800471e:	d8f0      	bhi.n	8004702 <_StoreChar+0x5a>
 8004720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004722:	1c5a      	adds	r2, r3, #1
 8004724:	627a      	str	r2, [r7, #36]	; 0x24
 8004726:	6a3a      	ldr	r2, [r7, #32]
 8004728:	b2d2      	uxtb	r2, r2
 800472a:	701a      	strb	r2, [r3, #0]
 800472c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472e:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	61fb      	str	r3, [r7, #28]
 8004734:	2300      	movs	r3, #0
 8004736:	61bb      	str	r3, [r7, #24]
 8004738:	e00b      	b.n	8004752 <_StoreChar+0xaa>
 800473a:	69bb      	ldr	r3, [r7, #24]
 800473c:	b2da      	uxtb	r2, r3
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	1c59      	adds	r1, r3, #1
 8004742:	61f9      	str	r1, [r7, #28]
 8004744:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004748:	b2d2      	uxtb	r2, r2
 800474a:	701a      	strb	r2, [r3, #0]
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	09db      	lsrs	r3, r3, #7
 8004750:	61bb      	str	r3, [r7, #24]
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	2b7f      	cmp	r3, #127	; 0x7f
 8004756:	d8f0      	bhi.n	800473a <_StoreChar+0x92>
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	1c5a      	adds	r2, r3, #1
 800475c:	61fa      	str	r2, [r7, #28]
 800475e:	69ba      	ldr	r2, [r7, #24]
 8004760:	b2d2      	uxtb	r2, r2
 8004762:	701a      	strb	r2, [r3, #0]
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	221a      	movs	r2, #26
 800476e:	6939      	ldr	r1, [r7, #16]
 8004770:	4618      	mov	r0, r3
 8004772:	f7ff feb1 	bl	80044d8 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4618      	mov	r0, r3
 800477c:	f7ff fdb9 	bl	80042f2 <_PreparePacket>
 8004780:	4602      	mov	r2, r0
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	1c5a      	adds	r2, r3, #1
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2200      	movs	r2, #0
 8004794:	611a      	str	r2, [r3, #16]
  }
}
 8004796:	bf00      	nop
 8004798:	3728      	adds	r7, #40	; 0x28
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
	...

080047a0 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b08a      	sub	sp, #40	; 0x28
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	607a      	str	r2, [r7, #4]
 80047ac:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 80047b2:	2301      	movs	r3, #1
 80047b4:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 80047b6:	2301      	movs	r3, #1
 80047b8:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80047ba:	e007      	b.n	80047cc <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 80047bc:	6a3a      	ldr	r2, [r7, #32]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c4:	623b      	str	r3, [r7, #32]
    Width++;
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	3301      	adds	r3, #1
 80047ca:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80047cc:	6a3a      	ldr	r2, [r7, #32]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d2f3      	bcs.n	80047bc <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80047d4:	683a      	ldr	r2, [r7, #0]
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	429a      	cmp	r2, r3
 80047da:	d901      	bls.n	80047e0 <_PrintUnsigned+0x40>
    Width = NumDigits;
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 80047e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047e2:	f003 0301 	and.w	r3, r3, #1
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d11f      	bne.n	800482a <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 80047ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d01c      	beq.n	800482a <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 80047f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047f2:	f003 0302 	and.w	r3, r3, #2
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d005      	beq.n	8004806 <_PrintUnsigned+0x66>
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d102      	bne.n	8004806 <_PrintUnsigned+0x66>
        c = '0';
 8004800:	2330      	movs	r3, #48	; 0x30
 8004802:	76fb      	strb	r3, [r7, #27]
 8004804:	e001      	b.n	800480a <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8004806:	2320      	movs	r3, #32
 8004808:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800480a:	e007      	b.n	800481c <_PrintUnsigned+0x7c>
        FieldWidth--;
 800480c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800480e:	3b01      	subs	r3, #1
 8004810:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 8004812:	7efb      	ldrb	r3, [r7, #27]
 8004814:	4619      	mov	r1, r3
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f7ff ff46 	bl	80046a8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800481c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800481e:	2b00      	cmp	r3, #0
 8004820:	d003      	beq.n	800482a <_PrintUnsigned+0x8a>
 8004822:	69fa      	ldr	r2, [r7, #28]
 8004824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004826:	429a      	cmp	r2, r3
 8004828:	d3f0      	bcc.n	800480c <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	2b01      	cmp	r3, #1
 800482e:	d903      	bls.n	8004838 <_PrintUnsigned+0x98>
      NumDigits--;
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	3b01      	subs	r3, #1
 8004834:	603b      	str	r3, [r7, #0]
 8004836:	e009      	b.n	800484c <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 8004838:	68ba      	ldr	r2, [r7, #8]
 800483a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004840:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8004842:	697a      	ldr	r2, [r7, #20]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	429a      	cmp	r2, r3
 8004848:	d200      	bcs.n	800484c <_PrintUnsigned+0xac>
        break;
 800484a:	e005      	b.n	8004858 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 800484c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	fb02 f303 	mul.w	r3, r2, r3
 8004854:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8004856:	e7e8      	b.n	800482a <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8004858:	68ba      	ldr	r2, [r7, #8]
 800485a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800485c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004860:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004866:	fb02 f303 	mul.w	r3, r2, r3
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8004870:	4a15      	ldr	r2, [pc, #84]	; (80048c8 <_PrintUnsigned+0x128>)
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	4413      	add	r3, r2
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	4619      	mov	r1, r3
 800487a:	68f8      	ldr	r0, [r7, #12]
 800487c:	f7ff ff14 	bl	80046a8 <_StoreChar>
    Digit /= Base;
 8004880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	fbb2 f3f3 	udiv	r3, r2, r3
 8004888:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 800488a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488c:	2b00      	cmp	r3, #0
 800488e:	d1e3      	bne.n	8004858 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8004890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d011      	beq.n	80048be <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 800489a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00e      	beq.n	80048be <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80048a0:	e006      	b.n	80048b0 <_PrintUnsigned+0x110>
        FieldWidth--;
 80048a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048a4:	3b01      	subs	r3, #1
 80048a6:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 80048a8:	2120      	movs	r1, #32
 80048aa:	68f8      	ldr	r0, [r7, #12]
 80048ac:	f7ff fefc 	bl	80046a8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80048b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d003      	beq.n	80048be <_PrintUnsigned+0x11e>
 80048b6:	69fa      	ldr	r2, [r7, #28]
 80048b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d3f1      	bcc.n	80048a2 <_PrintUnsigned+0x102>
      }
    }
  }
}
 80048be:	bf00      	nop
 80048c0:	3728      	adds	r7, #40	; 0x28
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	08005dec 	.word	0x08005dec

080048cc <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b088      	sub	sp, #32
 80048d0:	af02      	add	r7, sp, #8
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
 80048d8:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	bfb8      	it	lt
 80048e0:	425b      	neglt	r3, r3
 80048e2:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 80048e4:	2301      	movs	r3, #1
 80048e6:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80048e8:	e007      	b.n	80048fa <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	fb92 f3f3 	sdiv	r3, r2, r3
 80048f2:	613b      	str	r3, [r7, #16]
    Width++;
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	3301      	adds	r3, #1
 80048f8:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	693a      	ldr	r2, [r7, #16]
 80048fe:	429a      	cmp	r2, r3
 8004900:	daf3      	bge.n	80048ea <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8004902:	683a      	ldr	r2, [r7, #0]
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	429a      	cmp	r2, r3
 8004908:	d901      	bls.n	800490e <_PrintInt+0x42>
    Width = NumDigits;
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800490e:	6a3b      	ldr	r3, [r7, #32]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d00a      	beq.n	800492a <_PrintInt+0x5e>
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	2b00      	cmp	r3, #0
 8004918:	db04      	blt.n	8004924 <_PrintInt+0x58>
 800491a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491c:	f003 0304 	and.w	r3, r3, #4
 8004920:	2b00      	cmp	r3, #0
 8004922:	d002      	beq.n	800492a <_PrintInt+0x5e>
    FieldWidth--;
 8004924:	6a3b      	ldr	r3, [r7, #32]
 8004926:	3b01      	subs	r3, #1
 8004928:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800492a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492c:	f003 0302 	and.w	r3, r3, #2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d002      	beq.n	800493a <_PrintInt+0x6e>
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d016      	beq.n	8004968 <_PrintInt+0x9c>
 800493a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493c:	f003 0301 	and.w	r3, r3, #1
 8004940:	2b00      	cmp	r3, #0
 8004942:	d111      	bne.n	8004968 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8004944:	6a3b      	ldr	r3, [r7, #32]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00e      	beq.n	8004968 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800494a:	e006      	b.n	800495a <_PrintInt+0x8e>
        FieldWidth--;
 800494c:	6a3b      	ldr	r3, [r7, #32]
 800494e:	3b01      	subs	r3, #1
 8004950:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8004952:	2120      	movs	r1, #32
 8004954:	68f8      	ldr	r0, [r7, #12]
 8004956:	f7ff fea7 	bl	80046a8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800495a:	6a3b      	ldr	r3, [r7, #32]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d003      	beq.n	8004968 <_PrintInt+0x9c>
 8004960:	697a      	ldr	r2, [r7, #20]
 8004962:	6a3b      	ldr	r3, [r7, #32]
 8004964:	429a      	cmp	r2, r3
 8004966:	d3f1      	bcc.n	800494c <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	2b00      	cmp	r3, #0
 800496c:	da07      	bge.n	800497e <_PrintInt+0xb2>
    v = -v;
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	425b      	negs	r3, r3
 8004972:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8004974:	212d      	movs	r1, #45	; 0x2d
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	f7ff fe96 	bl	80046a8 <_StoreChar>
 800497c:	e008      	b.n	8004990 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800497e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004980:	f003 0304 	and.w	r3, r3, #4
 8004984:	2b00      	cmp	r3, #0
 8004986:	d003      	beq.n	8004990 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8004988:	212b      	movs	r1, #43	; 0x2b
 800498a:	68f8      	ldr	r0, [r7, #12]
 800498c:	f7ff fe8c 	bl	80046a8 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8004990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d019      	beq.n	80049ce <_PrintInt+0x102>
 800499a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800499c:	f003 0301 	and.w	r3, r3, #1
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d114      	bne.n	80049ce <_PrintInt+0x102>
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d111      	bne.n	80049ce <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 80049aa:	6a3b      	ldr	r3, [r7, #32]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d00e      	beq.n	80049ce <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80049b0:	e006      	b.n	80049c0 <_PrintInt+0xf4>
        FieldWidth--;
 80049b2:	6a3b      	ldr	r3, [r7, #32]
 80049b4:	3b01      	subs	r3, #1
 80049b6:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 80049b8:	2130      	movs	r1, #48	; 0x30
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	f7ff fe74 	bl	80046a8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80049c0:	6a3b      	ldr	r3, [r7, #32]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d003      	beq.n	80049ce <_PrintInt+0x102>
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	6a3b      	ldr	r3, [r7, #32]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d3f1      	bcc.n	80049b2 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 80049ce:	68b9      	ldr	r1, [r7, #8]
 80049d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d2:	9301      	str	r3, [sp, #4]
 80049d4:	6a3b      	ldr	r3, [r7, #32]
 80049d6:	9300      	str	r3, [sp, #0]
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f7ff fedf 	bl	80047a0 <_PrintUnsigned>
}
 80049e2:	bf00      	nop
 80049e4:	3718      	adds	r7, #24
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
	...

080049ec <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b098      	sub	sp, #96	; 0x60
 80049f0:	af02      	add	r7, sp, #8
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80049f8:	f3ef 8311 	mrs	r3, BASEPRI
 80049fc:	f04f 0120 	mov.w	r1, #32
 8004a00:	f381 8811 	msr	BASEPRI, r1
 8004a04:	633b      	str	r3, [r7, #48]	; 0x30
 8004a06:	48b7      	ldr	r0, [pc, #732]	; (8004ce4 <_VPrintTarget+0x2f8>)
 8004a08:	f7ff fc73 	bl	80042f2 <_PreparePacket>
 8004a0c:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8004a0e:	4bb5      	ldr	r3, [pc, #724]	; (8004ce4 <_VPrintTarget+0x2f8>)
 8004a10:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 8004a12:	2300      	movs	r3, #0
 8004a14:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 8004a16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a18:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	3301      	adds	r3, #1
 8004a1e:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	3301      	adds	r3, #1
 8004a30:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8004a32:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	f000 8183 	beq.w	8004d42 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8004a3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004a40:	2b25      	cmp	r3, #37	; 0x25
 8004a42:	f040 8170 	bne.w	8004d26 <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8004a46:	2300      	movs	r3, #0
 8004a48:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	781b      	ldrb	r3, [r3, #0]
 8004a52:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 8004a56:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004a5a:	3b23      	subs	r3, #35	; 0x23
 8004a5c:	2b0d      	cmp	r3, #13
 8004a5e:	d83f      	bhi.n	8004ae0 <_VPrintTarget+0xf4>
 8004a60:	a201      	add	r2, pc, #4	; (adr r2, 8004a68 <_VPrintTarget+0x7c>)
 8004a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a66:	bf00      	nop
 8004a68:	08004ad1 	.word	0x08004ad1
 8004a6c:	08004ae1 	.word	0x08004ae1
 8004a70:	08004ae1 	.word	0x08004ae1
 8004a74:	08004ae1 	.word	0x08004ae1
 8004a78:	08004ae1 	.word	0x08004ae1
 8004a7c:	08004ae1 	.word	0x08004ae1
 8004a80:	08004ae1 	.word	0x08004ae1
 8004a84:	08004ae1 	.word	0x08004ae1
 8004a88:	08004ac1 	.word	0x08004ac1
 8004a8c:	08004ae1 	.word	0x08004ae1
 8004a90:	08004aa1 	.word	0x08004aa1
 8004a94:	08004ae1 	.word	0x08004ae1
 8004a98:	08004ae1 	.word	0x08004ae1
 8004a9c:	08004ab1 	.word	0x08004ab1
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8004aa0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004aa2:	f043 0301 	orr.w	r3, r3, #1
 8004aa6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	3301      	adds	r3, #1
 8004aac:	60fb      	str	r3, [r7, #12]
 8004aae:	e01a      	b.n	8004ae6 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8004ab0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ab2:	f043 0302 	orr.w	r3, r3, #2
 8004ab6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	3301      	adds	r3, #1
 8004abc:	60fb      	str	r3, [r7, #12]
 8004abe:	e012      	b.n	8004ae6 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8004ac0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ac2:	f043 0304 	orr.w	r3, r3, #4
 8004ac6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	3301      	adds	r3, #1
 8004acc:	60fb      	str	r3, [r7, #12]
 8004ace:	e00a      	b.n	8004ae6 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8004ad0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ad2:	f043 0308 	orr.w	r3, r3, #8
 8004ad6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	3301      	adds	r3, #1
 8004adc:	60fb      	str	r3, [r7, #12]
 8004ade:	e002      	b.n	8004ae6 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	653b      	str	r3, [r7, #80]	; 0x50
 8004ae4:	bf00      	nop
        }
      } while (v);
 8004ae6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1b0      	bne.n	8004a4e <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8004aec:	2300      	movs	r3, #0
 8004aee:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	781b      	ldrb	r3, [r3, #0]
 8004af4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 8004af8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004afc:	2b2f      	cmp	r3, #47	; 0x2f
 8004afe:	d912      	bls.n	8004b26 <_VPrintTarget+0x13a>
 8004b00:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004b04:	2b39      	cmp	r3, #57	; 0x39
 8004b06:	d80e      	bhi.n	8004b26 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8004b0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b10:	4613      	mov	r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	4413      	add	r3, r2
 8004b16:	005b      	lsls	r3, r3, #1
 8004b18:	461a      	mov	r2, r3
 8004b1a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004b1e:	4413      	add	r3, r2
 8004b20:	3b30      	subs	r3, #48	; 0x30
 8004b22:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 8004b24:	e7e4      	b.n	8004af0 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8004b26:	2300      	movs	r3, #0
 8004b28:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 8004b32:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004b36:	2b2e      	cmp	r3, #46	; 0x2e
 8004b38:	d11d      	bne.n	8004b76 <_VPrintTarget+0x18a>
        sFormat++;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	3301      	adds	r3, #1
 8004b3e:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	781b      	ldrb	r3, [r3, #0]
 8004b44:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 8004b48:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004b4c:	2b2f      	cmp	r3, #47	; 0x2f
 8004b4e:	d912      	bls.n	8004b76 <_VPrintTarget+0x18a>
 8004b50:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004b54:	2b39      	cmp	r3, #57	; 0x39
 8004b56:	d80e      	bhi.n	8004b76 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8004b5e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b60:	4613      	mov	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	4413      	add	r3, r2
 8004b66:	005b      	lsls	r3, r3, #1
 8004b68:	461a      	mov	r2, r3
 8004b6a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004b6e:	4413      	add	r3, r2
 8004b70:	3b30      	subs	r3, #48	; 0x30
 8004b72:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8004b74:	e7e4      	b.n	8004b40 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8004b7e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004b82:	2b6c      	cmp	r3, #108	; 0x6c
 8004b84:	d003      	beq.n	8004b8e <_VPrintTarget+0x1a2>
 8004b86:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004b8a:	2b68      	cmp	r3, #104	; 0x68
 8004b8c:	d107      	bne.n	8004b9e <_VPrintTarget+0x1b2>
          c = *sFormat;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	781b      	ldrb	r3, [r3, #0]
 8004b92:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	3301      	adds	r3, #1
 8004b9a:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8004b9c:	e7ef      	b.n	8004b7e <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8004b9e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004ba2:	2b25      	cmp	r3, #37	; 0x25
 8004ba4:	f000 80b3 	beq.w	8004d0e <_VPrintTarget+0x322>
 8004ba8:	2b25      	cmp	r3, #37	; 0x25
 8004baa:	f2c0 80b7 	blt.w	8004d1c <_VPrintTarget+0x330>
 8004bae:	2b78      	cmp	r3, #120	; 0x78
 8004bb0:	f300 80b4 	bgt.w	8004d1c <_VPrintTarget+0x330>
 8004bb4:	2b58      	cmp	r3, #88	; 0x58
 8004bb6:	f2c0 80b1 	blt.w	8004d1c <_VPrintTarget+0x330>
 8004bba:	3b58      	subs	r3, #88	; 0x58
 8004bbc:	2b20      	cmp	r3, #32
 8004bbe:	f200 80ad 	bhi.w	8004d1c <_VPrintTarget+0x330>
 8004bc2:	a201      	add	r2, pc, #4	; (adr r2, 8004bc8 <_VPrintTarget+0x1dc>)
 8004bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc8:	08004cbf 	.word	0x08004cbf
 8004bcc:	08004d1d 	.word	0x08004d1d
 8004bd0:	08004d1d 	.word	0x08004d1d
 8004bd4:	08004d1d 	.word	0x08004d1d
 8004bd8:	08004d1d 	.word	0x08004d1d
 8004bdc:	08004d1d 	.word	0x08004d1d
 8004be0:	08004d1d 	.word	0x08004d1d
 8004be4:	08004d1d 	.word	0x08004d1d
 8004be8:	08004d1d 	.word	0x08004d1d
 8004bec:	08004d1d 	.word	0x08004d1d
 8004bf0:	08004d1d 	.word	0x08004d1d
 8004bf4:	08004c4d 	.word	0x08004c4d
 8004bf8:	08004c73 	.word	0x08004c73
 8004bfc:	08004d1d 	.word	0x08004d1d
 8004c00:	08004d1d 	.word	0x08004d1d
 8004c04:	08004d1d 	.word	0x08004d1d
 8004c08:	08004d1d 	.word	0x08004d1d
 8004c0c:	08004d1d 	.word	0x08004d1d
 8004c10:	08004d1d 	.word	0x08004d1d
 8004c14:	08004d1d 	.word	0x08004d1d
 8004c18:	08004d1d 	.word	0x08004d1d
 8004c1c:	08004d1d 	.word	0x08004d1d
 8004c20:	08004d1d 	.word	0x08004d1d
 8004c24:	08004d1d 	.word	0x08004d1d
 8004c28:	08004ce9 	.word	0x08004ce9
 8004c2c:	08004d1d 	.word	0x08004d1d
 8004c30:	08004d1d 	.word	0x08004d1d
 8004c34:	08004d1d 	.word	0x08004d1d
 8004c38:	08004d1d 	.word	0x08004d1d
 8004c3c:	08004c99 	.word	0x08004c99
 8004c40:	08004d1d 	.word	0x08004d1d
 8004c44:	08004d1d 	.word	0x08004d1d
 8004c48:	08004cbf 	.word	0x08004cbf
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	1d19      	adds	r1, r3, #4
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	6011      	str	r1, [r2, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 8004c5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 8004c60:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8004c64:	f107 0314 	add.w	r3, r7, #20
 8004c68:	4611      	mov	r1, r2
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7ff fd1c 	bl	80046a8 <_StoreChar>
        break;
 8004c70:	e055      	b.n	8004d1e <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	1d19      	adds	r1, r3, #4
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	6011      	str	r1, [r2, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004c80:	f107 0014 	add.w	r0, r7, #20
 8004c84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c86:	9301      	str	r3, [sp, #4]
 8004c88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c8a:	9300      	str	r3, [sp, #0]
 8004c8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c8e:	220a      	movs	r2, #10
 8004c90:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004c92:	f7ff fe1b 	bl	80048cc <_PrintInt>
        break;
 8004c96:	e042      	b.n	8004d1e <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	1d19      	adds	r1, r3, #4
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	6011      	str	r1, [r2, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004ca6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004ca8:	f107 0014 	add.w	r0, r7, #20
 8004cac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cae:	9301      	str	r3, [sp, #4]
 8004cb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cb2:	9300      	str	r3, [sp, #0]
 8004cb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cb6:	220a      	movs	r2, #10
 8004cb8:	f7ff fd72 	bl	80047a0 <_PrintUnsigned>
        break;
 8004cbc:	e02f      	b.n	8004d1e <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	1d19      	adds	r1, r3, #4
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	6011      	str	r1, [r2, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8004ccc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004cce:	f107 0014 	add.w	r0, r7, #20
 8004cd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cd4:	9301      	str	r3, [sp, #4]
 8004cd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cd8:	9300      	str	r3, [sp, #0]
 8004cda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cdc:	2210      	movs	r2, #16
 8004cde:	f7ff fd5f 	bl	80047a0 <_PrintUnsigned>
        break;
 8004ce2:	e01c      	b.n	8004d1e <_VPrintTarget+0x332>
 8004ce4:	20014258 	.word	0x20014258
      case 'p':
        v = va_arg(*pParamList, int);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	1d19      	adds	r1, r3, #4
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	6011      	str	r1, [r2, #0]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8004cf6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004cf8:	f107 0014 	add.w	r0, r7, #20
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	9301      	str	r3, [sp, #4]
 8004d00:	2308      	movs	r3, #8
 8004d02:	9300      	str	r3, [sp, #0]
 8004d04:	2308      	movs	r3, #8
 8004d06:	2210      	movs	r2, #16
 8004d08:	f7ff fd4a 	bl	80047a0 <_PrintUnsigned>
        break;
 8004d0c:	e007      	b.n	8004d1e <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8004d0e:	f107 0314 	add.w	r3, r7, #20
 8004d12:	2125      	movs	r1, #37	; 0x25
 8004d14:	4618      	mov	r0, r3
 8004d16:	f7ff fcc7 	bl	80046a8 <_StoreChar>
        break;
 8004d1a:	e000      	b.n	8004d1e <_VPrintTarget+0x332>
      default:
        break;
 8004d1c:	bf00      	nop
      }
      sFormat++;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	3301      	adds	r3, #1
 8004d22:	60fb      	str	r3, [r7, #12]
 8004d24:	e007      	b.n	8004d36 <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8004d26:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8004d2a:	f107 0314 	add.w	r3, r7, #20
 8004d2e:	4611      	mov	r1, r2
 8004d30:	4618      	mov	r0, r3
 8004d32:	f7ff fcb9 	bl	80046a8 <_StoreChar>
    }
  } while (*sFormat);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	f47f ae72 	bne.w	8004a24 <_VPrintTarget+0x38>
 8004d40:	e000      	b.n	8004d44 <_VPrintTarget+0x358>
      break;
 8004d42:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8004d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d041      	beq.n	8004dce <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8004d4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	b2d2      	uxtb	r2, r2
 8004d50:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	643b      	str	r3, [r7, #64]	; 0x40
 8004d56:	6a3b      	ldr	r3, [r7, #32]
 8004d58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d5a:	e00b      	b.n	8004d74 <_VPrintTarget+0x388>
 8004d5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d5e:	b2da      	uxtb	r2, r3
 8004d60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d62:	1c59      	adds	r1, r3, #1
 8004d64:	6439      	str	r1, [r7, #64]	; 0x40
 8004d66:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d6a:	b2d2      	uxtb	r2, r2
 8004d6c:	701a      	strb	r2, [r3, #0]
 8004d6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d70:	09db      	lsrs	r3, r3, #7
 8004d72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d76:	2b7f      	cmp	r3, #127	; 0x7f
 8004d78:	d8f0      	bhi.n	8004d5c <_VPrintTarget+0x370>
 8004d7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d7c:	1c5a      	adds	r2, r3, #1
 8004d7e:	643a      	str	r2, [r7, #64]	; 0x40
 8004d80:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d82:	b2d2      	uxtb	r2, r2
 8004d84:	701a      	strb	r2, [r3, #0]
 8004d86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d88:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d8e:	2300      	movs	r3, #0
 8004d90:	637b      	str	r3, [r7, #52]	; 0x34
 8004d92:	e00b      	b.n	8004dac <_VPrintTarget+0x3c0>
 8004d94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d96:	b2da      	uxtb	r2, r3
 8004d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d9a:	1c59      	adds	r1, r3, #1
 8004d9c:	63b9      	str	r1, [r7, #56]	; 0x38
 8004d9e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004da2:	b2d2      	uxtb	r2, r2
 8004da4:	701a      	strb	r2, [r3, #0]
 8004da6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004da8:	09db      	lsrs	r3, r3, #7
 8004daa:	637b      	str	r3, [r7, #52]	; 0x34
 8004dac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dae:	2b7f      	cmp	r3, #127	; 0x7f
 8004db0:	d8f0      	bhi.n	8004d94 <_VPrintTarget+0x3a8>
 8004db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004db4:	1c5a      	adds	r2, r3, #1
 8004db6:	63ba      	str	r2, [r7, #56]	; 0x38
 8004db8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004dba:	b2d2      	uxtb	r2, r2
 8004dbc:	701a      	strb	r2, [r3, #0]
 8004dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dc0:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	69b9      	ldr	r1, [r7, #24]
 8004dc6:	221a      	movs	r2, #26
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f7ff fb85 	bl	80044d8 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8004dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dd0:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8004dd4:	bf00      	nop
 8004dd6:	3758      	adds	r7, #88	; 0x58
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b086      	sub	sp, #24
 8004de0:	af02      	add	r7, sp, #8
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	607a      	str	r2, [r7, #4]
 8004de8:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004dea:	2300      	movs	r3, #0
 8004dec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004df0:	4917      	ldr	r1, [pc, #92]	; (8004e50 <SEGGER_SYSVIEW_Init+0x74>)
 8004df2:	4818      	ldr	r0, [pc, #96]	; (8004e54 <SEGGER_SYSVIEW_Init+0x78>)
 8004df4:	f7ff f93c 	bl	8004070 <SEGGER_RTT_AllocUpBuffer>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	b2da      	uxtb	r2, r3
 8004dfc:	4b16      	ldr	r3, [pc, #88]	; (8004e58 <SEGGER_SYSVIEW_Init+0x7c>)
 8004dfe:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8004e00:	4b15      	ldr	r3, [pc, #84]	; (8004e58 <SEGGER_SYSVIEW_Init+0x7c>)
 8004e02:	785a      	ldrb	r2, [r3, #1]
 8004e04:	4b14      	ldr	r3, [pc, #80]	; (8004e58 <SEGGER_SYSVIEW_Init+0x7c>)
 8004e06:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004e08:	4b13      	ldr	r3, [pc, #76]	; (8004e58 <SEGGER_SYSVIEW_Init+0x7c>)
 8004e0a:	7e1b      	ldrb	r3, [r3, #24]
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	2300      	movs	r3, #0
 8004e10:	9300      	str	r3, [sp, #0]
 8004e12:	2308      	movs	r3, #8
 8004e14:	4a11      	ldr	r2, [pc, #68]	; (8004e5c <SEGGER_SYSVIEW_Init+0x80>)
 8004e16:	490f      	ldr	r1, [pc, #60]	; (8004e54 <SEGGER_SYSVIEW_Init+0x78>)
 8004e18:	f7ff f9ae 	bl	8004178 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8004e1c:	4b0e      	ldr	r3, [pc, #56]	; (8004e58 <SEGGER_SYSVIEW_Init+0x7c>)
 8004e1e:	2200      	movs	r2, #0
 8004e20:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004e22:	4b0f      	ldr	r3, [pc, #60]	; (8004e60 <SEGGER_SYSVIEW_Init+0x84>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a0c      	ldr	r2, [pc, #48]	; (8004e58 <SEGGER_SYSVIEW_Init+0x7c>)
 8004e28:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8004e2a:	4a0b      	ldr	r2, [pc, #44]	; (8004e58 <SEGGER_SYSVIEW_Init+0x7c>)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8004e30:	4a09      	ldr	r2, [pc, #36]	; (8004e58 <SEGGER_SYSVIEW_Init+0x7c>)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8004e36:	4a08      	ldr	r2, [pc, #32]	; (8004e58 <SEGGER_SYSVIEW_Init+0x7c>)
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8004e3c:	4a06      	ldr	r2, [pc, #24]	; (8004e58 <SEGGER_SYSVIEW_Init+0x7c>)
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8004e42:	4b05      	ldr	r3, [pc, #20]	; (8004e58 <SEGGER_SYSVIEW_Init+0x7c>)
 8004e44:	2200      	movs	r2, #0
 8004e46:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8004e48:	bf00      	nop
 8004e4a:	3710      	adds	r7, #16
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	20013220 	.word	0x20013220
 8004e54:	08005db4 	.word	0x08005db4
 8004e58:	20014228 	.word	0x20014228
 8004e5c:	20014220 	.word	0x20014220
 8004e60:	e0001004 	.word	0xe0001004

08004e64 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8004e6c:	4a04      	ldr	r2, [pc, #16]	; (8004e80 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6113      	str	r3, [r2, #16]
}
 8004e72:	bf00      	nop
 8004e74:	370c      	adds	r7, #12
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	20014228 	.word	0x20014228

08004e84 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004e8c:	f3ef 8311 	mrs	r3, BASEPRI
 8004e90:	f04f 0120 	mov.w	r1, #32
 8004e94:	f381 8811 	msr	BASEPRI, r1
 8004e98:	60fb      	str	r3, [r7, #12]
 8004e9a:	4808      	ldr	r0, [pc, #32]	; (8004ebc <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8004e9c:	f7ff fa29 	bl	80042f2 <_PreparePacket>
 8004ea0:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	68b9      	ldr	r1, [r7, #8]
 8004ea6:	68b8      	ldr	r0, [r7, #8]
 8004ea8:	f7ff fb16 	bl	80044d8 <_SendPacket>
  RECORD_END();
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f383 8811 	msr	BASEPRI, r3
}
 8004eb2:	bf00      	nop
 8004eb4:	3710      	adds	r7, #16
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	20014258 	.word	0x20014258

08004ec0 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b088      	sub	sp, #32
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004eca:	f3ef 8311 	mrs	r3, BASEPRI
 8004ece:	f04f 0120 	mov.w	r1, #32
 8004ed2:	f381 8811 	msr	BASEPRI, r1
 8004ed6:	617b      	str	r3, [r7, #20]
 8004ed8:	4816      	ldr	r0, [pc, #88]	; (8004f34 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8004eda:	f7ff fa0a 	bl	80042f2 <_PreparePacket>
 8004ede:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	61fb      	str	r3, [r7, #28]
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	61bb      	str	r3, [r7, #24]
 8004eec:	e00b      	b.n	8004f06 <SEGGER_SYSVIEW_RecordU32+0x46>
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	b2da      	uxtb	r2, r3
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	1c59      	adds	r1, r3, #1
 8004ef6:	61f9      	str	r1, [r7, #28]
 8004ef8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004efc:	b2d2      	uxtb	r2, r2
 8004efe:	701a      	strb	r2, [r3, #0]
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	09db      	lsrs	r3, r3, #7
 8004f04:	61bb      	str	r3, [r7, #24]
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	2b7f      	cmp	r3, #127	; 0x7f
 8004f0a:	d8f0      	bhi.n	8004eee <SEGGER_SYSVIEW_RecordU32+0x2e>
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	1c5a      	adds	r2, r3, #1
 8004f10:	61fa      	str	r2, [r7, #28]
 8004f12:	69ba      	ldr	r2, [r7, #24]
 8004f14:	b2d2      	uxtb	r2, r2
 8004f16:	701a      	strb	r2, [r3, #0]
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	68f9      	ldr	r1, [r7, #12]
 8004f20:	6938      	ldr	r0, [r7, #16]
 8004f22:	f7ff fad9 	bl	80044d8 <_SendPacket>
  RECORD_END();
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	f383 8811 	msr	BASEPRI, r3
}
 8004f2c:	bf00      	nop
 8004f2e:	3720      	adds	r7, #32
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	20014258 	.word	0x20014258

08004f38 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b08c      	sub	sp, #48	; 0x30
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004f44:	f3ef 8311 	mrs	r3, BASEPRI
 8004f48:	f04f 0120 	mov.w	r1, #32
 8004f4c:	f381 8811 	msr	BASEPRI, r1
 8004f50:	61fb      	str	r3, [r7, #28]
 8004f52:	4825      	ldr	r0, [pc, #148]	; (8004fe8 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8004f54:	f7ff f9cd 	bl	80042f2 <_PreparePacket>
 8004f58:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f66:	e00b      	b.n	8004f80 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8004f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f6a:	b2da      	uxtb	r2, r3
 8004f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f6e:	1c59      	adds	r1, r3, #1
 8004f70:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004f72:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f76:	b2d2      	uxtb	r2, r2
 8004f78:	701a      	strb	r2, [r3, #0]
 8004f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f7c:	09db      	lsrs	r3, r3, #7
 8004f7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f82:	2b7f      	cmp	r3, #127	; 0x7f
 8004f84:	d8f0      	bhi.n	8004f68 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8004f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f88:	1c5a      	adds	r2, r3, #1
 8004f8a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f8e:	b2d2      	uxtb	r2, r2
 8004f90:	701a      	strb	r2, [r3, #0]
 8004f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f94:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	627b      	str	r3, [r7, #36]	; 0x24
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	623b      	str	r3, [r7, #32]
 8004f9e:	e00b      	b.n	8004fb8 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8004fa0:	6a3b      	ldr	r3, [r7, #32]
 8004fa2:	b2da      	uxtb	r2, r3
 8004fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa6:	1c59      	adds	r1, r3, #1
 8004fa8:	6279      	str	r1, [r7, #36]	; 0x24
 8004faa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004fae:	b2d2      	uxtb	r2, r2
 8004fb0:	701a      	strb	r2, [r3, #0]
 8004fb2:	6a3b      	ldr	r3, [r7, #32]
 8004fb4:	09db      	lsrs	r3, r3, #7
 8004fb6:	623b      	str	r3, [r7, #32]
 8004fb8:	6a3b      	ldr	r3, [r7, #32]
 8004fba:	2b7f      	cmp	r3, #127	; 0x7f
 8004fbc:	d8f0      	bhi.n	8004fa0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8004fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc0:	1c5a      	adds	r2, r3, #1
 8004fc2:	627a      	str	r2, [r7, #36]	; 0x24
 8004fc4:	6a3a      	ldr	r2, [r7, #32]
 8004fc6:	b2d2      	uxtb	r2, r2
 8004fc8:	701a      	strb	r2, [r3, #0]
 8004fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fcc:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004fce:	68fa      	ldr	r2, [r7, #12]
 8004fd0:	6979      	ldr	r1, [r7, #20]
 8004fd2:	69b8      	ldr	r0, [r7, #24]
 8004fd4:	f7ff fa80 	bl	80044d8 <_SendPacket>
  RECORD_END();
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	f383 8811 	msr	BASEPRI, r3
}
 8004fde:	bf00      	nop
 8004fe0:	3730      	adds	r7, #48	; 0x30
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	20014258 	.word	0x20014258

08004fec <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b08c      	sub	sp, #48	; 0x30
 8004ff0:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8004ff2:	4b59      	ldr	r3, [pc, #356]	; (8005158 <SEGGER_SYSVIEW_Start+0x16c>)
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8004ff8:	f3ef 8311 	mrs	r3, BASEPRI
 8004ffc:	f04f 0120 	mov.w	r1, #32
 8005000:	f381 8811 	msr	BASEPRI, r1
 8005004:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005006:	4b54      	ldr	r3, [pc, #336]	; (8005158 <SEGGER_SYSVIEW_Start+0x16c>)
 8005008:	785b      	ldrb	r3, [r3, #1]
 800500a:	220a      	movs	r2, #10
 800500c:	4953      	ldr	r1, [pc, #332]	; (800515c <SEGGER_SYSVIEW_Start+0x170>)
 800500e:	4618      	mov	r0, r3
 8005010:	f7fb f8de 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 800501a:	f7fe fcfd 	bl	8003a18 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800501e:	200a      	movs	r0, #10
 8005020:	f7ff ff30 	bl	8004e84 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005024:	f3ef 8311 	mrs	r3, BASEPRI
 8005028:	f04f 0120 	mov.w	r1, #32
 800502c:	f381 8811 	msr	BASEPRI, r1
 8005030:	60bb      	str	r3, [r7, #8]
 8005032:	484b      	ldr	r0, [pc, #300]	; (8005160 <SEGGER_SYSVIEW_Start+0x174>)
 8005034:	f7ff f95d 	bl	80042f2 <_PreparePacket>
 8005038:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005042:	4b45      	ldr	r3, [pc, #276]	; (8005158 <SEGGER_SYSVIEW_Start+0x16c>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	62bb      	str	r3, [r7, #40]	; 0x28
 8005048:	e00b      	b.n	8005062 <SEGGER_SYSVIEW_Start+0x76>
 800504a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800504c:	b2da      	uxtb	r2, r3
 800504e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005050:	1c59      	adds	r1, r3, #1
 8005052:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005054:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005058:	b2d2      	uxtb	r2, r2
 800505a:	701a      	strb	r2, [r3, #0]
 800505c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800505e:	09db      	lsrs	r3, r3, #7
 8005060:	62bb      	str	r3, [r7, #40]	; 0x28
 8005062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005064:	2b7f      	cmp	r3, #127	; 0x7f
 8005066:	d8f0      	bhi.n	800504a <SEGGER_SYSVIEW_Start+0x5e>
 8005068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800506a:	1c5a      	adds	r2, r3, #1
 800506c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800506e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005070:	b2d2      	uxtb	r2, r2
 8005072:	701a      	strb	r2, [r3, #0]
 8005074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005076:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	627b      	str	r3, [r7, #36]	; 0x24
 800507c:	4b36      	ldr	r3, [pc, #216]	; (8005158 <SEGGER_SYSVIEW_Start+0x16c>)
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	623b      	str	r3, [r7, #32]
 8005082:	e00b      	b.n	800509c <SEGGER_SYSVIEW_Start+0xb0>
 8005084:	6a3b      	ldr	r3, [r7, #32]
 8005086:	b2da      	uxtb	r2, r3
 8005088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508a:	1c59      	adds	r1, r3, #1
 800508c:	6279      	str	r1, [r7, #36]	; 0x24
 800508e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005092:	b2d2      	uxtb	r2, r2
 8005094:	701a      	strb	r2, [r3, #0]
 8005096:	6a3b      	ldr	r3, [r7, #32]
 8005098:	09db      	lsrs	r3, r3, #7
 800509a:	623b      	str	r3, [r7, #32]
 800509c:	6a3b      	ldr	r3, [r7, #32]
 800509e:	2b7f      	cmp	r3, #127	; 0x7f
 80050a0:	d8f0      	bhi.n	8005084 <SEGGER_SYSVIEW_Start+0x98>
 80050a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a4:	1c5a      	adds	r2, r3, #1
 80050a6:	627a      	str	r2, [r7, #36]	; 0x24
 80050a8:	6a3a      	ldr	r2, [r7, #32]
 80050aa:	b2d2      	uxtb	r2, r2
 80050ac:	701a      	strb	r2, [r3, #0]
 80050ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	61fb      	str	r3, [r7, #28]
 80050b6:	4b28      	ldr	r3, [pc, #160]	; (8005158 <SEGGER_SYSVIEW_Start+0x16c>)
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	61bb      	str	r3, [r7, #24]
 80050bc:	e00b      	b.n	80050d6 <SEGGER_SYSVIEW_Start+0xea>
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	b2da      	uxtb	r2, r3
 80050c2:	69fb      	ldr	r3, [r7, #28]
 80050c4:	1c59      	adds	r1, r3, #1
 80050c6:	61f9      	str	r1, [r7, #28]
 80050c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80050cc:	b2d2      	uxtb	r2, r2
 80050ce:	701a      	strb	r2, [r3, #0]
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	09db      	lsrs	r3, r3, #7
 80050d4:	61bb      	str	r3, [r7, #24]
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	2b7f      	cmp	r3, #127	; 0x7f
 80050da:	d8f0      	bhi.n	80050be <SEGGER_SYSVIEW_Start+0xd2>
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	1c5a      	adds	r2, r3, #1
 80050e0:	61fa      	str	r2, [r7, #28]
 80050e2:	69ba      	ldr	r2, [r7, #24]
 80050e4:	b2d2      	uxtb	r2, r2
 80050e6:	701a      	strb	r2, [r3, #0]
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	617b      	str	r3, [r7, #20]
 80050f0:	2300      	movs	r3, #0
 80050f2:	613b      	str	r3, [r7, #16]
 80050f4:	e00b      	b.n	800510e <SEGGER_SYSVIEW_Start+0x122>
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	b2da      	uxtb	r2, r3
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	1c59      	adds	r1, r3, #1
 80050fe:	6179      	str	r1, [r7, #20]
 8005100:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005104:	b2d2      	uxtb	r2, r2
 8005106:	701a      	strb	r2, [r3, #0]
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	09db      	lsrs	r3, r3, #7
 800510c:	613b      	str	r3, [r7, #16]
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	2b7f      	cmp	r3, #127	; 0x7f
 8005112:	d8f0      	bhi.n	80050f6 <SEGGER_SYSVIEW_Start+0x10a>
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	1c5a      	adds	r2, r3, #1
 8005118:	617a      	str	r2, [r7, #20]
 800511a:	693a      	ldr	r2, [r7, #16]
 800511c:	b2d2      	uxtb	r2, r2
 800511e:	701a      	strb	r2, [r3, #0]
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005124:	2218      	movs	r2, #24
 8005126:	6839      	ldr	r1, [r7, #0]
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f7ff f9d5 	bl	80044d8 <_SendPacket>
      RECORD_END();
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005134:	4b08      	ldr	r3, [pc, #32]	; (8005158 <SEGGER_SYSVIEW_Start+0x16c>)
 8005136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005138:	2b00      	cmp	r3, #0
 800513a:	d002      	beq.n	8005142 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 800513c:	4b06      	ldr	r3, [pc, #24]	; (8005158 <SEGGER_SYSVIEW_Start+0x16c>)
 800513e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005140:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005142:	f000 f9eb 	bl	800551c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8005146:	f000 f9b1 	bl	80054ac <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800514a:	f000 fc73 	bl	8005a34 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800514e:	bf00      	nop
 8005150:	3730      	adds	r7, #48	; 0x30
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	20014228 	.word	0x20014228
 800515c:	08005de0 	.word	0x08005de0
 8005160:	20014258 	.word	0x20014258

08005164 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800516a:	f3ef 8311 	mrs	r3, BASEPRI
 800516e:	f04f 0120 	mov.w	r1, #32
 8005172:	f381 8811 	msr	BASEPRI, r1
 8005176:	607b      	str	r3, [r7, #4]
 8005178:	480b      	ldr	r0, [pc, #44]	; (80051a8 <SEGGER_SYSVIEW_Stop+0x44>)
 800517a:	f7ff f8ba 	bl	80042f2 <_PreparePacket>
 800517e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005180:	4b0a      	ldr	r3, [pc, #40]	; (80051ac <SEGGER_SYSVIEW_Stop+0x48>)
 8005182:	781b      	ldrb	r3, [r3, #0]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d007      	beq.n	8005198 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005188:	220b      	movs	r2, #11
 800518a:	6839      	ldr	r1, [r7, #0]
 800518c:	6838      	ldr	r0, [r7, #0]
 800518e:	f7ff f9a3 	bl	80044d8 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8005192:	4b06      	ldr	r3, [pc, #24]	; (80051ac <SEGGER_SYSVIEW_Stop+0x48>)
 8005194:	2200      	movs	r2, #0
 8005196:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f383 8811 	msr	BASEPRI, r3
}
 800519e:	bf00      	nop
 80051a0:	3708      	adds	r7, #8
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	20014258 	.word	0x20014258
 80051ac:	20014228 	.word	0x20014228

080051b0 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b08c      	sub	sp, #48	; 0x30
 80051b4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80051b6:	f3ef 8311 	mrs	r3, BASEPRI
 80051ba:	f04f 0120 	mov.w	r1, #32
 80051be:	f381 8811 	msr	BASEPRI, r1
 80051c2:	60fb      	str	r3, [r7, #12]
 80051c4:	4845      	ldr	r0, [pc, #276]	; (80052dc <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80051c6:	f7ff f894 	bl	80042f2 <_PreparePacket>
 80051ca:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051d4:	4b42      	ldr	r3, [pc, #264]	; (80052e0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80051da:	e00b      	b.n	80051f4 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80051dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051de:	b2da      	uxtb	r2, r3
 80051e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e2:	1c59      	adds	r1, r3, #1
 80051e4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80051e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051ea:	b2d2      	uxtb	r2, r2
 80051ec:	701a      	strb	r2, [r3, #0]
 80051ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051f0:	09db      	lsrs	r3, r3, #7
 80051f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80051f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051f6:	2b7f      	cmp	r3, #127	; 0x7f
 80051f8:	d8f0      	bhi.n	80051dc <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80051fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051fc:	1c5a      	adds	r2, r3, #1
 80051fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005200:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005202:	b2d2      	uxtb	r2, r2
 8005204:	701a      	strb	r2, [r3, #0]
 8005206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005208:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	627b      	str	r3, [r7, #36]	; 0x24
 800520e:	4b34      	ldr	r3, [pc, #208]	; (80052e0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	623b      	str	r3, [r7, #32]
 8005214:	e00b      	b.n	800522e <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8005216:	6a3b      	ldr	r3, [r7, #32]
 8005218:	b2da      	uxtb	r2, r3
 800521a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521c:	1c59      	adds	r1, r3, #1
 800521e:	6279      	str	r1, [r7, #36]	; 0x24
 8005220:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005224:	b2d2      	uxtb	r2, r2
 8005226:	701a      	strb	r2, [r3, #0]
 8005228:	6a3b      	ldr	r3, [r7, #32]
 800522a:	09db      	lsrs	r3, r3, #7
 800522c:	623b      	str	r3, [r7, #32]
 800522e:	6a3b      	ldr	r3, [r7, #32]
 8005230:	2b7f      	cmp	r3, #127	; 0x7f
 8005232:	d8f0      	bhi.n	8005216 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005236:	1c5a      	adds	r2, r3, #1
 8005238:	627a      	str	r2, [r7, #36]	; 0x24
 800523a:	6a3a      	ldr	r2, [r7, #32]
 800523c:	b2d2      	uxtb	r2, r2
 800523e:	701a      	strb	r2, [r3, #0]
 8005240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005242:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	61fb      	str	r3, [r7, #28]
 8005248:	4b25      	ldr	r3, [pc, #148]	; (80052e0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800524a:	691b      	ldr	r3, [r3, #16]
 800524c:	61bb      	str	r3, [r7, #24]
 800524e:	e00b      	b.n	8005268 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	b2da      	uxtb	r2, r3
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	1c59      	adds	r1, r3, #1
 8005258:	61f9      	str	r1, [r7, #28]
 800525a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800525e:	b2d2      	uxtb	r2, r2
 8005260:	701a      	strb	r2, [r3, #0]
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	09db      	lsrs	r3, r3, #7
 8005266:	61bb      	str	r3, [r7, #24]
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	2b7f      	cmp	r3, #127	; 0x7f
 800526c:	d8f0      	bhi.n	8005250 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	1c5a      	adds	r2, r3, #1
 8005272:	61fa      	str	r2, [r7, #28]
 8005274:	69ba      	ldr	r2, [r7, #24]
 8005276:	b2d2      	uxtb	r2, r2
 8005278:	701a      	strb	r2, [r3, #0]
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	617b      	str	r3, [r7, #20]
 8005282:	2300      	movs	r3, #0
 8005284:	613b      	str	r3, [r7, #16]
 8005286:	e00b      	b.n	80052a0 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	b2da      	uxtb	r2, r3
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	1c59      	adds	r1, r3, #1
 8005290:	6179      	str	r1, [r7, #20]
 8005292:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005296:	b2d2      	uxtb	r2, r2
 8005298:	701a      	strb	r2, [r3, #0]
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	09db      	lsrs	r3, r3, #7
 800529e:	613b      	str	r3, [r7, #16]
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	2b7f      	cmp	r3, #127	; 0x7f
 80052a4:	d8f0      	bhi.n	8005288 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	1c5a      	adds	r2, r3, #1
 80052aa:	617a      	str	r2, [r7, #20]
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	b2d2      	uxtb	r2, r2
 80052b0:	701a      	strb	r2, [r3, #0]
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80052b6:	2218      	movs	r2, #24
 80052b8:	6879      	ldr	r1, [r7, #4]
 80052ba:	68b8      	ldr	r0, [r7, #8]
 80052bc:	f7ff f90c 	bl	80044d8 <_SendPacket>
  RECORD_END();
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80052c6:	4b06      	ldr	r3, [pc, #24]	; (80052e0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80052c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d002      	beq.n	80052d4 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80052ce:	4b04      	ldr	r3, [pc, #16]	; (80052e0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80052d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d2:	4798      	blx	r3
  }
}
 80052d4:	bf00      	nop
 80052d6:	3730      	adds	r7, #48	; 0x30
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	20014258 	.word	0x20014258
 80052e0:	20014228 	.word	0x20014228

080052e4 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b092      	sub	sp, #72	; 0x48
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80052ec:	f3ef 8311 	mrs	r3, BASEPRI
 80052f0:	f04f 0120 	mov.w	r1, #32
 80052f4:	f381 8811 	msr	BASEPRI, r1
 80052f8:	617b      	str	r3, [r7, #20]
 80052fa:	486a      	ldr	r0, [pc, #424]	; (80054a4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80052fc:	f7fe fff9 	bl	80042f2 <_PreparePacket>
 8005300:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	647b      	str	r3, [r7, #68]	; 0x44
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	4b66      	ldr	r3, [pc, #408]	; (80054a8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	643b      	str	r3, [r7, #64]	; 0x40
 8005316:	e00b      	b.n	8005330 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005318:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800531a:	b2da      	uxtb	r2, r3
 800531c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800531e:	1c59      	adds	r1, r3, #1
 8005320:	6479      	str	r1, [r7, #68]	; 0x44
 8005322:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005326:	b2d2      	uxtb	r2, r2
 8005328:	701a      	strb	r2, [r3, #0]
 800532a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800532c:	09db      	lsrs	r3, r3, #7
 800532e:	643b      	str	r3, [r7, #64]	; 0x40
 8005330:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005332:	2b7f      	cmp	r3, #127	; 0x7f
 8005334:	d8f0      	bhi.n	8005318 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8005336:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005338:	1c5a      	adds	r2, r3, #1
 800533a:	647a      	str	r2, [r7, #68]	; 0x44
 800533c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800533e:	b2d2      	uxtb	r2, r2
 8005340:	701a      	strb	r2, [r3, #0]
 8005342:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005344:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	63fb      	str	r3, [r7, #60]	; 0x3c
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005350:	e00b      	b.n	800536a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8005352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005354:	b2da      	uxtb	r2, r3
 8005356:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005358:	1c59      	adds	r1, r3, #1
 800535a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800535c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005360:	b2d2      	uxtb	r2, r2
 8005362:	701a      	strb	r2, [r3, #0]
 8005364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005366:	09db      	lsrs	r3, r3, #7
 8005368:	63bb      	str	r3, [r7, #56]	; 0x38
 800536a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800536c:	2b7f      	cmp	r3, #127	; 0x7f
 800536e:	d8f0      	bhi.n	8005352 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8005370:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005372:	1c5a      	adds	r2, r3, #1
 8005374:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005376:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005378:	b2d2      	uxtb	r2, r2
 800537a:	701a      	strb	r2, [r3, #0]
 800537c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800537e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	2220      	movs	r2, #32
 8005386:	4619      	mov	r1, r3
 8005388:	68f8      	ldr	r0, [r7, #12]
 800538a:	f7fe ff65 	bl	8004258 <_EncodeStr>
 800538e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005390:	2209      	movs	r2, #9
 8005392:	68f9      	ldr	r1, [r7, #12]
 8005394:	6938      	ldr	r0, [r7, #16]
 8005396:	f7ff f89f 	bl	80044d8 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	637b      	str	r3, [r7, #52]	; 0x34
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	4b40      	ldr	r3, [pc, #256]	; (80054a8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	1ad3      	subs	r3, r2, r3
 80053ac:	633b      	str	r3, [r7, #48]	; 0x30
 80053ae:	e00b      	b.n	80053c8 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80053b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053b2:	b2da      	uxtb	r2, r3
 80053b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053b6:	1c59      	adds	r1, r3, #1
 80053b8:	6379      	str	r1, [r7, #52]	; 0x34
 80053ba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053be:	b2d2      	uxtb	r2, r2
 80053c0:	701a      	strb	r2, [r3, #0]
 80053c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053c4:	09db      	lsrs	r3, r3, #7
 80053c6:	633b      	str	r3, [r7, #48]	; 0x30
 80053c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ca:	2b7f      	cmp	r3, #127	; 0x7f
 80053cc:	d8f0      	bhi.n	80053b0 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80053ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053d0:	1c5a      	adds	r2, r3, #1
 80053d2:	637a      	str	r2, [r7, #52]	; 0x34
 80053d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053d6:	b2d2      	uxtb	r2, r2
 80053d8:	701a      	strb	r2, [r3, #0]
 80053da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053dc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80053e8:	e00b      	b.n	8005402 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80053ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ec:	b2da      	uxtb	r2, r3
 80053ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f0:	1c59      	adds	r1, r3, #1
 80053f2:	62f9      	str	r1, [r7, #44]	; 0x2c
 80053f4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053f8:	b2d2      	uxtb	r2, r2
 80053fa:	701a      	strb	r2, [r3, #0]
 80053fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053fe:	09db      	lsrs	r3, r3, #7
 8005400:	62bb      	str	r3, [r7, #40]	; 0x28
 8005402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005404:	2b7f      	cmp	r3, #127	; 0x7f
 8005406:	d8f0      	bhi.n	80053ea <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800540a:	1c5a      	adds	r2, r3, #1
 800540c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800540e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005410:	b2d2      	uxtb	r2, r2
 8005412:	701a      	strb	r2, [r3, #0]
 8005414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005416:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	627b      	str	r3, [r7, #36]	; 0x24
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	623b      	str	r3, [r7, #32]
 8005422:	e00b      	b.n	800543c <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8005424:	6a3b      	ldr	r3, [r7, #32]
 8005426:	b2da      	uxtb	r2, r3
 8005428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542a:	1c59      	adds	r1, r3, #1
 800542c:	6279      	str	r1, [r7, #36]	; 0x24
 800542e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005432:	b2d2      	uxtb	r2, r2
 8005434:	701a      	strb	r2, [r3, #0]
 8005436:	6a3b      	ldr	r3, [r7, #32]
 8005438:	09db      	lsrs	r3, r3, #7
 800543a:	623b      	str	r3, [r7, #32]
 800543c:	6a3b      	ldr	r3, [r7, #32]
 800543e:	2b7f      	cmp	r3, #127	; 0x7f
 8005440:	d8f0      	bhi.n	8005424 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8005442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005444:	1c5a      	adds	r2, r3, #1
 8005446:	627a      	str	r2, [r7, #36]	; 0x24
 8005448:	6a3a      	ldr	r2, [r7, #32]
 800544a:	b2d2      	uxtb	r2, r2
 800544c:	701a      	strb	r2, [r3, #0]
 800544e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005450:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	61fb      	str	r3, [r7, #28]
 8005456:	2300      	movs	r3, #0
 8005458:	61bb      	str	r3, [r7, #24]
 800545a:	e00b      	b.n	8005474 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	b2da      	uxtb	r2, r3
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	1c59      	adds	r1, r3, #1
 8005464:	61f9      	str	r1, [r7, #28]
 8005466:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800546a:	b2d2      	uxtb	r2, r2
 800546c:	701a      	strb	r2, [r3, #0]
 800546e:	69bb      	ldr	r3, [r7, #24]
 8005470:	09db      	lsrs	r3, r3, #7
 8005472:	61bb      	str	r3, [r7, #24]
 8005474:	69bb      	ldr	r3, [r7, #24]
 8005476:	2b7f      	cmp	r3, #127	; 0x7f
 8005478:	d8f0      	bhi.n	800545c <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	1c5a      	adds	r2, r3, #1
 800547e:	61fa      	str	r2, [r7, #28]
 8005480:	69ba      	ldr	r2, [r7, #24]
 8005482:	b2d2      	uxtb	r2, r2
 8005484:	701a      	strb	r2, [r3, #0]
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800548a:	2215      	movs	r2, #21
 800548c:	68f9      	ldr	r1, [r7, #12]
 800548e:	6938      	ldr	r0, [r7, #16]
 8005490:	f7ff f822 	bl	80044d8 <_SendPacket>
  RECORD_END();
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	f383 8811 	msr	BASEPRI, r3
}
 800549a:	bf00      	nop
 800549c:	3748      	adds	r7, #72	; 0x48
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	20014258 	.word	0x20014258
 80054a8:	20014228 	.word	0x20014228

080054ac <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80054ac:	b580      	push	{r7, lr}
 80054ae:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80054b0:	4b07      	ldr	r3, [pc, #28]	; (80054d0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80054b2:	6a1b      	ldr	r3, [r3, #32]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d008      	beq.n	80054ca <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80054b8:	4b05      	ldr	r3, [pc, #20]	; (80054d0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80054ba:	6a1b      	ldr	r3, [r3, #32]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d003      	beq.n	80054ca <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80054c2:	4b03      	ldr	r3, [pc, #12]	; (80054d0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	4798      	blx	r3
  }
}
 80054ca:	bf00      	nop
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	20014228 	.word	0x20014228

080054d4 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80054dc:	f3ef 8311 	mrs	r3, BASEPRI
 80054e0:	f04f 0120 	mov.w	r1, #32
 80054e4:	f381 8811 	msr	BASEPRI, r1
 80054e8:	617b      	str	r3, [r7, #20]
 80054ea:	480b      	ldr	r0, [pc, #44]	; (8005518 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80054ec:	f7fe ff01 	bl	80042f2 <_PreparePacket>
 80054f0:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80054f2:	2280      	movs	r2, #128	; 0x80
 80054f4:	6879      	ldr	r1, [r7, #4]
 80054f6:	6938      	ldr	r0, [r7, #16]
 80054f8:	f7fe feae 	bl	8004258 <_EncodeStr>
 80054fc:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80054fe:	220e      	movs	r2, #14
 8005500:	68f9      	ldr	r1, [r7, #12]
 8005502:	6938      	ldr	r0, [r7, #16]
 8005504:	f7fe ffe8 	bl	80044d8 <_SendPacket>
  RECORD_END();
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	f383 8811 	msr	BASEPRI, r3
}
 800550e:	bf00      	nop
 8005510:	3718      	adds	r7, #24
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	20014258 	.word	0x20014258

0800551c <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800551c:	b590      	push	{r4, r7, lr}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8005522:	4b15      	ldr	r3, [pc, #84]	; (8005578 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005524:	6a1b      	ldr	r3, [r3, #32]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d01a      	beq.n	8005560 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800552a:	4b13      	ldr	r3, [pc, #76]	; (8005578 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d015      	beq.n	8005560 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8005534:	4b10      	ldr	r3, [pc, #64]	; (8005578 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4798      	blx	r3
 800553c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005540:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8005542:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005546:	f04f 0200 	mov.w	r2, #0
 800554a:	f04f 0300 	mov.w	r3, #0
 800554e:	000a      	movs	r2, r1
 8005550:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005552:	4613      	mov	r3, r2
 8005554:	461a      	mov	r2, r3
 8005556:	4621      	mov	r1, r4
 8005558:	200d      	movs	r0, #13
 800555a:	f7ff fced 	bl	8004f38 <SEGGER_SYSVIEW_RecordU32x2>
 800555e:	e006      	b.n	800556e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8005560:	4b06      	ldr	r3, [pc, #24]	; (800557c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4619      	mov	r1, r3
 8005566:	200c      	movs	r0, #12
 8005568:	f7ff fcaa 	bl	8004ec0 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800556c:	bf00      	nop
 800556e:	bf00      	nop
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	bd90      	pop	{r4, r7, pc}
 8005576:	bf00      	nop
 8005578:	20014228 	.word	0x20014228
 800557c:	e0001004 	.word	0xe0001004

08005580 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8005580:	b580      	push	{r7, lr}
 8005582:	b086      	sub	sp, #24
 8005584:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005586:	f3ef 8311 	mrs	r3, BASEPRI
 800558a:	f04f 0120 	mov.w	r1, #32
 800558e:	f381 8811 	msr	BASEPRI, r1
 8005592:	60fb      	str	r3, [r7, #12]
 8005594:	4819      	ldr	r0, [pc, #100]	; (80055fc <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8005596:	f7fe feac 	bl	80042f2 <_PreparePacket>
 800559a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80055a0:	4b17      	ldr	r3, [pc, #92]	; (8005600 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055a8:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	617b      	str	r3, [r7, #20]
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	613b      	str	r3, [r7, #16]
 80055b2:	e00b      	b.n	80055cc <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	b2da      	uxtb	r2, r3
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	1c59      	adds	r1, r3, #1
 80055bc:	6179      	str	r1, [r7, #20]
 80055be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80055c2:	b2d2      	uxtb	r2, r2
 80055c4:	701a      	strb	r2, [r3, #0]
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	09db      	lsrs	r3, r3, #7
 80055ca:	613b      	str	r3, [r7, #16]
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	2b7f      	cmp	r3, #127	; 0x7f
 80055d0:	d8f0      	bhi.n	80055b4 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	1c5a      	adds	r2, r3, #1
 80055d6:	617a      	str	r2, [r7, #20]
 80055d8:	693a      	ldr	r2, [r7, #16]
 80055da:	b2d2      	uxtb	r2, r2
 80055dc:	701a      	strb	r2, [r3, #0]
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80055e2:	2202      	movs	r2, #2
 80055e4:	6879      	ldr	r1, [r7, #4]
 80055e6:	68b8      	ldr	r0, [r7, #8]
 80055e8:	f7fe ff76 	bl	80044d8 <_SendPacket>
  RECORD_END();
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f383 8811 	msr	BASEPRI, r3
}
 80055f2:	bf00      	nop
 80055f4:	3718      	adds	r7, #24
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	bf00      	nop
 80055fc:	20014258 	.word	0x20014258
 8005600:	e000ed04 	.word	0xe000ed04

08005604 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800560a:	f3ef 8311 	mrs	r3, BASEPRI
 800560e:	f04f 0120 	mov.w	r1, #32
 8005612:	f381 8811 	msr	BASEPRI, r1
 8005616:	607b      	str	r3, [r7, #4]
 8005618:	4807      	ldr	r0, [pc, #28]	; (8005638 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800561a:	f7fe fe6a 	bl	80042f2 <_PreparePacket>
 800561e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8005620:	2203      	movs	r2, #3
 8005622:	6839      	ldr	r1, [r7, #0]
 8005624:	6838      	ldr	r0, [r7, #0]
 8005626:	f7fe ff57 	bl	80044d8 <_SendPacket>
  RECORD_END();
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f383 8811 	msr	BASEPRI, r3
}
 8005630:	bf00      	nop
 8005632:	3708      	adds	r7, #8
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}
 8005638:	20014258 	.word	0x20014258

0800563c <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800563c:	b580      	push	{r7, lr}
 800563e:	b082      	sub	sp, #8
 8005640:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005642:	f3ef 8311 	mrs	r3, BASEPRI
 8005646:	f04f 0120 	mov.w	r1, #32
 800564a:	f381 8811 	msr	BASEPRI, r1
 800564e:	607b      	str	r3, [r7, #4]
 8005650:	4807      	ldr	r0, [pc, #28]	; (8005670 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8005652:	f7fe fe4e 	bl	80042f2 <_PreparePacket>
 8005656:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8005658:	2212      	movs	r2, #18
 800565a:	6839      	ldr	r1, [r7, #0]
 800565c:	6838      	ldr	r0, [r7, #0]
 800565e:	f7fe ff3b 	bl	80044d8 <_SendPacket>
  RECORD_END();
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f383 8811 	msr	BASEPRI, r3
}
 8005668:	bf00      	nop
 800566a:	3708      	adds	r7, #8
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}
 8005670:	20014258 	.word	0x20014258

08005674 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800567a:	f3ef 8311 	mrs	r3, BASEPRI
 800567e:	f04f 0120 	mov.w	r1, #32
 8005682:	f381 8811 	msr	BASEPRI, r1
 8005686:	607b      	str	r3, [r7, #4]
 8005688:	4807      	ldr	r0, [pc, #28]	; (80056a8 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800568a:	f7fe fe32 	bl	80042f2 <_PreparePacket>
 800568e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8005690:	2211      	movs	r2, #17
 8005692:	6839      	ldr	r1, [r7, #0]
 8005694:	6838      	ldr	r0, [r7, #0]
 8005696:	f7fe ff1f 	bl	80044d8 <_SendPacket>
  RECORD_END();
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f383 8811 	msr	BASEPRI, r3
}
 80056a0:	bf00      	nop
 80056a2:	3708      	adds	r7, #8
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	20014258 	.word	0x20014258

080056ac <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b088      	sub	sp, #32
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80056b4:	f3ef 8311 	mrs	r3, BASEPRI
 80056b8:	f04f 0120 	mov.w	r1, #32
 80056bc:	f381 8811 	msr	BASEPRI, r1
 80056c0:	617b      	str	r3, [r7, #20]
 80056c2:	4819      	ldr	r0, [pc, #100]	; (8005728 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80056c4:	f7fe fe15 	bl	80042f2 <_PreparePacket>
 80056c8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80056ce:	4b17      	ldr	r3, [pc, #92]	; (800572c <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	61fb      	str	r3, [r7, #28]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	61bb      	str	r3, [r7, #24]
 80056e0:	e00b      	b.n	80056fa <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80056e2:	69bb      	ldr	r3, [r7, #24]
 80056e4:	b2da      	uxtb	r2, r3
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	1c59      	adds	r1, r3, #1
 80056ea:	61f9      	str	r1, [r7, #28]
 80056ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056f0:	b2d2      	uxtb	r2, r2
 80056f2:	701a      	strb	r2, [r3, #0]
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	09db      	lsrs	r3, r3, #7
 80056f8:	61bb      	str	r3, [r7, #24]
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	2b7f      	cmp	r3, #127	; 0x7f
 80056fe:	d8f0      	bhi.n	80056e2 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	1c5a      	adds	r2, r3, #1
 8005704:	61fa      	str	r2, [r7, #28]
 8005706:	69ba      	ldr	r2, [r7, #24]
 8005708:	b2d2      	uxtb	r2, r2
 800570a:	701a      	strb	r2, [r3, #0]
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8005710:	2208      	movs	r2, #8
 8005712:	68f9      	ldr	r1, [r7, #12]
 8005714:	6938      	ldr	r0, [r7, #16]
 8005716:	f7fe fedf 	bl	80044d8 <_SendPacket>
  RECORD_END();
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	f383 8811 	msr	BASEPRI, r3
}
 8005720:	bf00      	nop
 8005722:	3720      	adds	r7, #32
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	20014258 	.word	0x20014258
 800572c:	20014228 	.word	0x20014228

08005730 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8005730:	b580      	push	{r7, lr}
 8005732:	b088      	sub	sp, #32
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005738:	f3ef 8311 	mrs	r3, BASEPRI
 800573c:	f04f 0120 	mov.w	r1, #32
 8005740:	f381 8811 	msr	BASEPRI, r1
 8005744:	617b      	str	r3, [r7, #20]
 8005746:	4819      	ldr	r0, [pc, #100]	; (80057ac <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8005748:	f7fe fdd3 	bl	80042f2 <_PreparePacket>
 800574c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005752:	4b17      	ldr	r3, [pc, #92]	; (80057b0 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	1ad3      	subs	r3, r2, r3
 800575a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	61fb      	str	r3, [r7, #28]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	61bb      	str	r3, [r7, #24]
 8005764:	e00b      	b.n	800577e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	b2da      	uxtb	r2, r3
 800576a:	69fb      	ldr	r3, [r7, #28]
 800576c:	1c59      	adds	r1, r3, #1
 800576e:	61f9      	str	r1, [r7, #28]
 8005770:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005774:	b2d2      	uxtb	r2, r2
 8005776:	701a      	strb	r2, [r3, #0]
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	09db      	lsrs	r3, r3, #7
 800577c:	61bb      	str	r3, [r7, #24]
 800577e:	69bb      	ldr	r3, [r7, #24]
 8005780:	2b7f      	cmp	r3, #127	; 0x7f
 8005782:	d8f0      	bhi.n	8005766 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	1c5a      	adds	r2, r3, #1
 8005788:	61fa      	str	r2, [r7, #28]
 800578a:	69ba      	ldr	r2, [r7, #24]
 800578c:	b2d2      	uxtb	r2, r2
 800578e:	701a      	strb	r2, [r3, #0]
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8005794:	2204      	movs	r2, #4
 8005796:	68f9      	ldr	r1, [r7, #12]
 8005798:	6938      	ldr	r0, [r7, #16]
 800579a:	f7fe fe9d 	bl	80044d8 <_SendPacket>
  RECORD_END();
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	f383 8811 	msr	BASEPRI, r3
}
 80057a4:	bf00      	nop
 80057a6:	3720      	adds	r7, #32
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	20014258 	.word	0x20014258
 80057b0:	20014228 	.word	0x20014228

080057b4 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b088      	sub	sp, #32
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80057bc:	f3ef 8311 	mrs	r3, BASEPRI
 80057c0:	f04f 0120 	mov.w	r1, #32
 80057c4:	f381 8811 	msr	BASEPRI, r1
 80057c8:	617b      	str	r3, [r7, #20]
 80057ca:	4819      	ldr	r0, [pc, #100]	; (8005830 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80057cc:	f7fe fd91 	bl	80042f2 <_PreparePacket>
 80057d0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80057d6:	4b17      	ldr	r3, [pc, #92]	; (8005834 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80057d8:	691b      	ldr	r3, [r3, #16]
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	61fb      	str	r3, [r7, #28]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	61bb      	str	r3, [r7, #24]
 80057e8:	e00b      	b.n	8005802 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80057ea:	69bb      	ldr	r3, [r7, #24]
 80057ec:	b2da      	uxtb	r2, r3
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	1c59      	adds	r1, r3, #1
 80057f2:	61f9      	str	r1, [r7, #28]
 80057f4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80057f8:	b2d2      	uxtb	r2, r2
 80057fa:	701a      	strb	r2, [r3, #0]
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	09db      	lsrs	r3, r3, #7
 8005800:	61bb      	str	r3, [r7, #24]
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	2b7f      	cmp	r3, #127	; 0x7f
 8005806:	d8f0      	bhi.n	80057ea <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	1c5a      	adds	r2, r3, #1
 800580c:	61fa      	str	r2, [r7, #28]
 800580e:	69ba      	ldr	r2, [r7, #24]
 8005810:	b2d2      	uxtb	r2, r2
 8005812:	701a      	strb	r2, [r3, #0]
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8005818:	2206      	movs	r2, #6
 800581a:	68f9      	ldr	r1, [r7, #12]
 800581c:	6938      	ldr	r0, [r7, #16]
 800581e:	f7fe fe5b 	bl	80044d8 <_SendPacket>
  RECORD_END();
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	f383 8811 	msr	BASEPRI, r3
}
 8005828:	bf00      	nop
 800582a:	3720      	adds	r7, #32
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}
 8005830:	20014258 	.word	0x20014258
 8005834:	20014228 	.word	0x20014228

08005838 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8005838:	b580      	push	{r7, lr}
 800583a:	b08a      	sub	sp, #40	; 0x28
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005842:	f3ef 8311 	mrs	r3, BASEPRI
 8005846:	f04f 0120 	mov.w	r1, #32
 800584a:	f381 8811 	msr	BASEPRI, r1
 800584e:	617b      	str	r3, [r7, #20]
 8005850:	4827      	ldr	r0, [pc, #156]	; (80058f0 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8005852:	f7fe fd4e 	bl	80042f2 <_PreparePacket>
 8005856:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800585c:	4b25      	ldr	r3, [pc, #148]	; (80058f4 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	1ad3      	subs	r3, r2, r3
 8005864:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	627b      	str	r3, [r7, #36]	; 0x24
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	623b      	str	r3, [r7, #32]
 800586e:	e00b      	b.n	8005888 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8005870:	6a3b      	ldr	r3, [r7, #32]
 8005872:	b2da      	uxtb	r2, r3
 8005874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005876:	1c59      	adds	r1, r3, #1
 8005878:	6279      	str	r1, [r7, #36]	; 0x24
 800587a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800587e:	b2d2      	uxtb	r2, r2
 8005880:	701a      	strb	r2, [r3, #0]
 8005882:	6a3b      	ldr	r3, [r7, #32]
 8005884:	09db      	lsrs	r3, r3, #7
 8005886:	623b      	str	r3, [r7, #32]
 8005888:	6a3b      	ldr	r3, [r7, #32]
 800588a:	2b7f      	cmp	r3, #127	; 0x7f
 800588c:	d8f0      	bhi.n	8005870 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800588e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005890:	1c5a      	adds	r2, r3, #1
 8005892:	627a      	str	r2, [r7, #36]	; 0x24
 8005894:	6a3a      	ldr	r2, [r7, #32]
 8005896:	b2d2      	uxtb	r2, r2
 8005898:	701a      	strb	r2, [r3, #0]
 800589a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	61fb      	str	r3, [r7, #28]
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	61bb      	str	r3, [r7, #24]
 80058a6:	e00b      	b.n	80058c0 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 80058a8:	69bb      	ldr	r3, [r7, #24]
 80058aa:	b2da      	uxtb	r2, r3
 80058ac:	69fb      	ldr	r3, [r7, #28]
 80058ae:	1c59      	adds	r1, r3, #1
 80058b0:	61f9      	str	r1, [r7, #28]
 80058b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80058b6:	b2d2      	uxtb	r2, r2
 80058b8:	701a      	strb	r2, [r3, #0]
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	09db      	lsrs	r3, r3, #7
 80058be:	61bb      	str	r3, [r7, #24]
 80058c0:	69bb      	ldr	r3, [r7, #24]
 80058c2:	2b7f      	cmp	r3, #127	; 0x7f
 80058c4:	d8f0      	bhi.n	80058a8 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	1c5a      	adds	r2, r3, #1
 80058ca:	61fa      	str	r2, [r7, #28]
 80058cc:	69ba      	ldr	r2, [r7, #24]
 80058ce:	b2d2      	uxtb	r2, r2
 80058d0:	701a      	strb	r2, [r3, #0]
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 80058d6:	2207      	movs	r2, #7
 80058d8:	68f9      	ldr	r1, [r7, #12]
 80058da:	6938      	ldr	r0, [r7, #16]
 80058dc:	f7fe fdfc 	bl	80044d8 <_SendPacket>
  RECORD_END();
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	f383 8811 	msr	BASEPRI, r3
}
 80058e6:	bf00      	nop
 80058e8:	3728      	adds	r7, #40	; 0x28
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	20014258 	.word	0x20014258
 80058f4:	20014228 	.word	0x20014228

080058f8 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b08c      	sub	sp, #48	; 0x30
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	4603      	mov	r3, r0
 8005900:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8005902:	4b3b      	ldr	r3, [pc, #236]	; (80059f0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d06d      	beq.n	80059e6 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800590a:	4b39      	ldr	r3, [pc, #228]	; (80059f0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8005910:	2300      	movs	r3, #0
 8005912:	62bb      	str	r3, [r7, #40]	; 0x28
 8005914:	e008      	b.n	8005928 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8005916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 800591c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800591e:	2b00      	cmp	r3, #0
 8005920:	d007      	beq.n	8005932 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8005922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005924:	3301      	adds	r3, #1
 8005926:	62bb      	str	r3, [r7, #40]	; 0x28
 8005928:	79fb      	ldrb	r3, [r7, #7]
 800592a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800592c:	429a      	cmp	r2, r3
 800592e:	d3f2      	bcc.n	8005916 <SEGGER_SYSVIEW_SendModule+0x1e>
 8005930:	e000      	b.n	8005934 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8005932:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005936:	2b00      	cmp	r3, #0
 8005938:	d055      	beq.n	80059e6 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800593a:	f3ef 8311 	mrs	r3, BASEPRI
 800593e:	f04f 0120 	mov.w	r1, #32
 8005942:	f381 8811 	msr	BASEPRI, r1
 8005946:	617b      	str	r3, [r7, #20]
 8005948:	482a      	ldr	r0, [pc, #168]	; (80059f4 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800594a:	f7fe fcd2 	bl	80042f2 <_PreparePacket>
 800594e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	627b      	str	r3, [r7, #36]	; 0x24
 8005958:	79fb      	ldrb	r3, [r7, #7]
 800595a:	623b      	str	r3, [r7, #32]
 800595c:	e00b      	b.n	8005976 <SEGGER_SYSVIEW_SendModule+0x7e>
 800595e:	6a3b      	ldr	r3, [r7, #32]
 8005960:	b2da      	uxtb	r2, r3
 8005962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005964:	1c59      	adds	r1, r3, #1
 8005966:	6279      	str	r1, [r7, #36]	; 0x24
 8005968:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800596c:	b2d2      	uxtb	r2, r2
 800596e:	701a      	strb	r2, [r3, #0]
 8005970:	6a3b      	ldr	r3, [r7, #32]
 8005972:	09db      	lsrs	r3, r3, #7
 8005974:	623b      	str	r3, [r7, #32]
 8005976:	6a3b      	ldr	r3, [r7, #32]
 8005978:	2b7f      	cmp	r3, #127	; 0x7f
 800597a:	d8f0      	bhi.n	800595e <SEGGER_SYSVIEW_SendModule+0x66>
 800597c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597e:	1c5a      	adds	r2, r3, #1
 8005980:	627a      	str	r2, [r7, #36]	; 0x24
 8005982:	6a3a      	ldr	r2, [r7, #32]
 8005984:	b2d2      	uxtb	r2, r2
 8005986:	701a      	strb	r2, [r3, #0]
 8005988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	61fb      	str	r3, [r7, #28]
 8005990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	61bb      	str	r3, [r7, #24]
 8005996:	e00b      	b.n	80059b0 <SEGGER_SYSVIEW_SendModule+0xb8>
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	b2da      	uxtb	r2, r3
 800599c:	69fb      	ldr	r3, [r7, #28]
 800599e:	1c59      	adds	r1, r3, #1
 80059a0:	61f9      	str	r1, [r7, #28]
 80059a2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059a6:	b2d2      	uxtb	r2, r2
 80059a8:	701a      	strb	r2, [r3, #0]
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	09db      	lsrs	r3, r3, #7
 80059ae:	61bb      	str	r3, [r7, #24]
 80059b0:	69bb      	ldr	r3, [r7, #24]
 80059b2:	2b7f      	cmp	r3, #127	; 0x7f
 80059b4:	d8f0      	bhi.n	8005998 <SEGGER_SYSVIEW_SendModule+0xa0>
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	1c5a      	adds	r2, r3, #1
 80059ba:	61fa      	str	r2, [r7, #28]
 80059bc:	69ba      	ldr	r2, [r7, #24]
 80059be:	b2d2      	uxtb	r2, r2
 80059c0:	701a      	strb	r2, [r3, #0]
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80059c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2280      	movs	r2, #128	; 0x80
 80059cc:	4619      	mov	r1, r3
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	f7fe fc42 	bl	8004258 <_EncodeStr>
 80059d4:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80059d6:	2216      	movs	r2, #22
 80059d8:	68f9      	ldr	r1, [r7, #12]
 80059da:	6938      	ldr	r0, [r7, #16]
 80059dc:	f7fe fd7c 	bl	80044d8 <_SendPacket>
      RECORD_END();
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 80059e6:	bf00      	nop
 80059e8:	3730      	adds	r7, #48	; 0x30
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	20014250 	.word	0x20014250
 80059f4:	20014258 	.word	0x20014258

080059f8 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80059fe:	4b0c      	ldr	r3, [pc, #48]	; (8005a30 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00f      	beq.n	8005a26 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8005a06:	4b0a      	ldr	r3, [pc, #40]	; (8005a30 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	68db      	ldr	r3, [r3, #12]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d002      	beq.n	8005a1a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	691b      	ldr	r3, [r3, #16]
 8005a1e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d1f2      	bne.n	8005a0c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8005a26:	bf00      	nop
 8005a28:	3708      	adds	r7, #8
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
 8005a2e:	bf00      	nop
 8005a30:	20014250 	.word	0x20014250

08005a34 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b086      	sub	sp, #24
 8005a38:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8005a3a:	f3ef 8311 	mrs	r3, BASEPRI
 8005a3e:	f04f 0120 	mov.w	r1, #32
 8005a42:	f381 8811 	msr	BASEPRI, r1
 8005a46:	60fb      	str	r3, [r7, #12]
 8005a48:	4817      	ldr	r0, [pc, #92]	; (8005aa8 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8005a4a:	f7fe fc52 	bl	80042f2 <_PreparePacket>
 8005a4e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	617b      	str	r3, [r7, #20]
 8005a58:	4b14      	ldr	r3, [pc, #80]	; (8005aac <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	613b      	str	r3, [r7, #16]
 8005a5e:	e00b      	b.n	8005a78 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	b2da      	uxtb	r2, r3
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	1c59      	adds	r1, r3, #1
 8005a68:	6179      	str	r1, [r7, #20]
 8005a6a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a6e:	b2d2      	uxtb	r2, r2
 8005a70:	701a      	strb	r2, [r3, #0]
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	09db      	lsrs	r3, r3, #7
 8005a76:	613b      	str	r3, [r7, #16]
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	2b7f      	cmp	r3, #127	; 0x7f
 8005a7c:	d8f0      	bhi.n	8005a60 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	1c5a      	adds	r2, r3, #1
 8005a82:	617a      	str	r2, [r7, #20]
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	b2d2      	uxtb	r2, r2
 8005a88:	701a      	strb	r2, [r3, #0]
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8005a8e:	221b      	movs	r2, #27
 8005a90:	6879      	ldr	r1, [r7, #4]
 8005a92:	68b8      	ldr	r0, [r7, #8]
 8005a94:	f7fe fd20 	bl	80044d8 <_SendPacket>
  RECORD_END();
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f383 8811 	msr	BASEPRI, r3
}
 8005a9e:	bf00      	nop
 8005aa0:	3718      	adds	r7, #24
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop
 8005aa8:	20014258 	.word	0x20014258
 8005aac:	20014254 	.word	0x20014254

08005ab0 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8005ab0:	b40f      	push	{r0, r1, r2, r3}
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b082      	sub	sp, #8
 8005ab6:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8005ab8:	f107 0314 	add.w	r3, r7, #20
 8005abc:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8005abe:	1d3b      	adds	r3, r7, #4
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	2100      	movs	r1, #0
 8005ac4:	6938      	ldr	r0, [r7, #16]
 8005ac6:	f7fe ff91 	bl	80049ec <_VPrintTarget>
  va_end(ParamList);
}
 8005aca:	bf00      	nop
 8005acc:	3708      	adds	r7, #8
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ad4:	b004      	add	sp, #16
 8005ad6:	4770      	bx	lr

08005ad8 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b08a      	sub	sp, #40	; 0x28
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005ae0:	f3ef 8311 	mrs	r3, BASEPRI
 8005ae4:	f04f 0120 	mov.w	r1, #32
 8005ae8:	f381 8811 	msr	BASEPRI, r1
 8005aec:	617b      	str	r3, [r7, #20]
 8005aee:	4827      	ldr	r0, [pc, #156]	; (8005b8c <SEGGER_SYSVIEW_Warn+0xb4>)
 8005af0:	f7fe fbff 	bl	80042f2 <_PreparePacket>
 8005af4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005af6:	2280      	movs	r2, #128	; 0x80
 8005af8:	6879      	ldr	r1, [r7, #4]
 8005afa:	6938      	ldr	r0, [r7, #16]
 8005afc:	f7fe fbac 	bl	8004258 <_EncodeStr>
 8005b00:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	627b      	str	r3, [r7, #36]	; 0x24
 8005b06:	2301      	movs	r3, #1
 8005b08:	623b      	str	r3, [r7, #32]
 8005b0a:	e00b      	b.n	8005b24 <SEGGER_SYSVIEW_Warn+0x4c>
 8005b0c:	6a3b      	ldr	r3, [r7, #32]
 8005b0e:	b2da      	uxtb	r2, r3
 8005b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b12:	1c59      	adds	r1, r3, #1
 8005b14:	6279      	str	r1, [r7, #36]	; 0x24
 8005b16:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b1a:	b2d2      	uxtb	r2, r2
 8005b1c:	701a      	strb	r2, [r3, #0]
 8005b1e:	6a3b      	ldr	r3, [r7, #32]
 8005b20:	09db      	lsrs	r3, r3, #7
 8005b22:	623b      	str	r3, [r7, #32]
 8005b24:	6a3b      	ldr	r3, [r7, #32]
 8005b26:	2b7f      	cmp	r3, #127	; 0x7f
 8005b28:	d8f0      	bhi.n	8005b0c <SEGGER_SYSVIEW_Warn+0x34>
 8005b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b2c:	1c5a      	adds	r2, r3, #1
 8005b2e:	627a      	str	r2, [r7, #36]	; 0x24
 8005b30:	6a3a      	ldr	r2, [r7, #32]
 8005b32:	b2d2      	uxtb	r2, r2
 8005b34:	701a      	strb	r2, [r3, #0]
 8005b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b38:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	61fb      	str	r3, [r7, #28]
 8005b3e:	2300      	movs	r3, #0
 8005b40:	61bb      	str	r3, [r7, #24]
 8005b42:	e00b      	b.n	8005b5c <SEGGER_SYSVIEW_Warn+0x84>
 8005b44:	69bb      	ldr	r3, [r7, #24]
 8005b46:	b2da      	uxtb	r2, r3
 8005b48:	69fb      	ldr	r3, [r7, #28]
 8005b4a:	1c59      	adds	r1, r3, #1
 8005b4c:	61f9      	str	r1, [r7, #28]
 8005b4e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b52:	b2d2      	uxtb	r2, r2
 8005b54:	701a      	strb	r2, [r3, #0]
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	09db      	lsrs	r3, r3, #7
 8005b5a:	61bb      	str	r3, [r7, #24]
 8005b5c:	69bb      	ldr	r3, [r7, #24]
 8005b5e:	2b7f      	cmp	r3, #127	; 0x7f
 8005b60:	d8f0      	bhi.n	8005b44 <SEGGER_SYSVIEW_Warn+0x6c>
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	1c5a      	adds	r2, r3, #1
 8005b66:	61fa      	str	r2, [r7, #28]
 8005b68:	69ba      	ldr	r2, [r7, #24]
 8005b6a:	b2d2      	uxtb	r2, r2
 8005b6c:	701a      	strb	r2, [r3, #0]
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005b72:	221a      	movs	r2, #26
 8005b74:	68f9      	ldr	r1, [r7, #12]
 8005b76:	6938      	ldr	r0, [r7, #16]
 8005b78:	f7fe fcae 	bl	80044d8 <_SendPacket>
  RECORD_END();
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	f383 8811 	msr	BASEPRI, r3
}
 8005b82:	bf00      	nop
 8005b84:	3728      	adds	r7, #40	; 0x28
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	20014258 	.word	0x20014258

08005b90 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8005b90:	b580      	push	{r7, lr}
 8005b92:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005b94:	4b13      	ldr	r3, [pc, #76]	; (8005be4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005b96:	7e1b      	ldrb	r3, [r3, #24]
 8005b98:	4619      	mov	r1, r3
 8005b9a:	4a13      	ldr	r2, [pc, #76]	; (8005be8 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	005b      	lsls	r3, r3, #1
 8005ba0:	440b      	add	r3, r1
 8005ba2:	00db      	lsls	r3, r3, #3
 8005ba4:	4413      	add	r3, r2
 8005ba6:	336c      	adds	r3, #108	; 0x6c
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	4b0e      	ldr	r3, [pc, #56]	; (8005be4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005bac:	7e1b      	ldrb	r3, [r3, #24]
 8005bae:	4618      	mov	r0, r3
 8005bb0:	490d      	ldr	r1, [pc, #52]	; (8005be8 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	005b      	lsls	r3, r3, #1
 8005bb6:	4403      	add	r3, r0
 8005bb8:	00db      	lsls	r3, r3, #3
 8005bba:	440b      	add	r3, r1
 8005bbc:	3370      	adds	r3, #112	; 0x70
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d00b      	beq.n	8005bdc <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005bc4:	4b07      	ldr	r3, [pc, #28]	; (8005be4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005bc6:	789b      	ldrb	r3, [r3, #2]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d107      	bne.n	8005bdc <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005bcc:	4b05      	ldr	r3, [pc, #20]	; (8005be4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005bce:	2201      	movs	r2, #1
 8005bd0:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005bd2:	f7fe fb9b 	bl	800430c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005bd6:	4b03      	ldr	r3, [pc, #12]	; (8005be4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005bd8:	2200      	movs	r2, #0
 8005bda:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8005bdc:	4b01      	ldr	r3, [pc, #4]	; (8005be4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005bde:	781b      	ldrb	r3, [r3, #0]
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	bd80      	pop	{r7, pc}
 8005be4:	20014228 	.word	0x20014228
 8005be8:	20014388 	.word	0x20014388

08005bec <__libc_init_array>:
 8005bec:	b570      	push	{r4, r5, r6, lr}
 8005bee:	4d0d      	ldr	r5, [pc, #52]	; (8005c24 <__libc_init_array+0x38>)
 8005bf0:	4c0d      	ldr	r4, [pc, #52]	; (8005c28 <__libc_init_array+0x3c>)
 8005bf2:	1b64      	subs	r4, r4, r5
 8005bf4:	10a4      	asrs	r4, r4, #2
 8005bf6:	2600      	movs	r6, #0
 8005bf8:	42a6      	cmp	r6, r4
 8005bfa:	d109      	bne.n	8005c10 <__libc_init_array+0x24>
 8005bfc:	4d0b      	ldr	r5, [pc, #44]	; (8005c2c <__libc_init_array+0x40>)
 8005bfe:	4c0c      	ldr	r4, [pc, #48]	; (8005c30 <__libc_init_array+0x44>)
 8005c00:	f000 f83c 	bl	8005c7c <_init>
 8005c04:	1b64      	subs	r4, r4, r5
 8005c06:	10a4      	asrs	r4, r4, #2
 8005c08:	2600      	movs	r6, #0
 8005c0a:	42a6      	cmp	r6, r4
 8005c0c:	d105      	bne.n	8005c1a <__libc_init_array+0x2e>
 8005c0e:	bd70      	pop	{r4, r5, r6, pc}
 8005c10:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c14:	4798      	blx	r3
 8005c16:	3601      	adds	r6, #1
 8005c18:	e7ee      	b.n	8005bf8 <__libc_init_array+0xc>
 8005c1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c1e:	4798      	blx	r3
 8005c20:	3601      	adds	r6, #1
 8005c22:	e7f2      	b.n	8005c0a <__libc_init_array+0x1e>
 8005c24:	08005e04 	.word	0x08005e04
 8005c28:	08005e04 	.word	0x08005e04
 8005c2c:	08005e04 	.word	0x08005e04
 8005c30:	08005e08 	.word	0x08005e08

08005c34 <memcmp>:
 8005c34:	b530      	push	{r4, r5, lr}
 8005c36:	3901      	subs	r1, #1
 8005c38:	2400      	movs	r4, #0
 8005c3a:	42a2      	cmp	r2, r4
 8005c3c:	d101      	bne.n	8005c42 <memcmp+0xe>
 8005c3e:	2000      	movs	r0, #0
 8005c40:	e005      	b.n	8005c4e <memcmp+0x1a>
 8005c42:	5d03      	ldrb	r3, [r0, r4]
 8005c44:	3401      	adds	r4, #1
 8005c46:	5d0d      	ldrb	r5, [r1, r4]
 8005c48:	42ab      	cmp	r3, r5
 8005c4a:	d0f6      	beq.n	8005c3a <memcmp+0x6>
 8005c4c:	1b58      	subs	r0, r3, r5
 8005c4e:	bd30      	pop	{r4, r5, pc}

08005c50 <memcpy>:
 8005c50:	440a      	add	r2, r1
 8005c52:	4291      	cmp	r1, r2
 8005c54:	f100 33ff 	add.w	r3, r0, #4294967295
 8005c58:	d100      	bne.n	8005c5c <memcpy+0xc>
 8005c5a:	4770      	bx	lr
 8005c5c:	b510      	push	{r4, lr}
 8005c5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c66:	4291      	cmp	r1, r2
 8005c68:	d1f9      	bne.n	8005c5e <memcpy+0xe>
 8005c6a:	bd10      	pop	{r4, pc}

08005c6c <memset>:
 8005c6c:	4402      	add	r2, r0
 8005c6e:	4603      	mov	r3, r0
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d100      	bne.n	8005c76 <memset+0xa>
 8005c74:	4770      	bx	lr
 8005c76:	f803 1b01 	strb.w	r1, [r3], #1
 8005c7a:	e7f9      	b.n	8005c70 <memset+0x4>

08005c7c <_init>:
 8005c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c7e:	bf00      	nop
 8005c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c82:	bc08      	pop	{r3}
 8005c84:	469e      	mov	lr, r3
 8005c86:	4770      	bx	lr

08005c88 <_fini>:
 8005c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c8a:	bf00      	nop
 8005c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c8e:	bc08      	pop	{r3}
 8005c90:	469e      	mov	lr, r3
 8005c92:	4770      	bx	lr
