{"vcs1":{"timestamp_begin":1747219610.501873038, "rt":11.11, "ut":11.18, "st":0.62}}
{"vcselab":{"timestamp_begin":1747219621.685703638, "rt":0.40, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747219622.144686563, "rt":0.41, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747219609.898717761}
{"VCS_COMP_START_TIME": 1747219609.898717761}
{"VCS_COMP_END_TIME": 1747219622.703923130}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486280}}
{"vcselab": {"peak_mem": 183888}}
