$date
  Sun Nov 10 19:26:29 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module customalu_pkg $end
$upscope $end
$scope module alu_tb $end
$var reg 8 ! a_tb[7:0] $end
$var reg 8 " b_tb[7:0] $end
$var reg 3 # sel_tb[2:0] $end
$var reg 8 $ result_tb[7:0] $end
$var reg 1 % zero_tb $end
$scope module uut $end
$var reg 8 & a[7:0] $end
$var reg 8 ' b[7:0] $end
$var reg 3 ( sel[2:0] $end
$var reg 8 ) result[7:0] $end
$var reg 1 * zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000101 !
b00000011 "
b000 #
b00001000 $
0%
b00000101 &
b00000011 '
b000 (
b00001000 )
0*
#10000000
#10000003
b00001000 !
b001 #
b00000101 $
b00001000 &
b001 (
b00000101 )
#20000003
#20000006
b11110000 !
b00001111 "
b010 #
b00000000 $
1%
b11110000 &
b00001111 '
b010 (
b00000000 )
1*
#30000006
#30000009
b011 #
b11111111 $
0%
b011 (
b11111111 )
0*
#40000009
#40000012
b100 #
b100 (
#50000012
#50000015
b101 #
b00000000 $
1%
b101 (
b00000000 )
1*
#60000015
#60000018
b00000000 !
b00000000 "
b000 #
b00000000 &
b00000000 '
b000 (
#70000018
#70000021
b11111111 !
b11111111 "
b111 #
b11111111 &
b11111111 '
b111 (
#80000021
#80000024
