INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dakre/comp_aided_logic_design/and2gate/and2gate.srcs/sources_1/new/and2gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dakre/comp_aided_logic_design/and2gate/and2gate.srcs/sim_1/new/and2gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2gate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dakre/comp_aided_logic_design/and2gate/and2gate.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
