0.7
2020.2
Feb 21 2023
20:06:57
/home/mkonig/project_1/myProject1/myProject1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
/home/mkonig/project_1/myProject1/myProject1.srcs/sources_1/imports/db/relu.vhd,1681399998,vhdl2008,,,,relu_vhdl,,,,,,,,
/home/mkonig/project_1/src/fpga/rtl/Layer_1.v,1681398476,verilog,,/home/mkonig/project_1/src/fpga/rtl/Layer_2.v,,Layer_1,,,../../../../../src/fpga/rtl,,,,,
/home/mkonig/project_1/src/fpga/rtl/Layer_2.v,1680160853,verilog,,/home/mkonig/project_1/src/fpga/rtl/Layer_3.v,,Layer_2,,,../../../../../src/fpga/rtl,,,,,
/home/mkonig/project_1/src/fpga/rtl/Layer_3.v,1680160853,verilog,,/home/mkonig/project_1/src/fpga/rtl/Layer_4.v,,Layer_3,,,../../../../../src/fpga/rtl,,,,,
/home/mkonig/project_1/src/fpga/rtl/Layer_4.v,1680160853,verilog,,/home/mkonig/project_1/src/fpga/rtl/Sig_ROM.v,,Layer_4,,,../../../../../src/fpga/rtl,,,,,
/home/mkonig/project_1/src/fpga/rtl/Sig_ROM.v,1680160853,verilog,,/home/mkonig/project_1/src/fpga/rtl/Weight_Memory.v,,Sig_ROM,,,../../../../../src/fpga/rtl,,,,,
/home/mkonig/project_1/src/fpga/rtl/Weight_Memory.v,1680160853,verilog,,/home/mkonig/project_1/src/fpga/rtl/axi_lite_wrapper.v,/home/mkonig/project_1/src/fpga/rtl/include.v,Weight_Memory,,,../../../../../src/fpga/rtl,,,,,
/home/mkonig/project_1/src/fpga/rtl/axi_lite_wrapper.v,1680160853,verilog,,/home/mkonig/project_1/src/fpga/rtl/maxFinder.v,,axi_lite_wrapper,,,../../../../../src/fpga/rtl,,,,,
/home/mkonig/project_1/src/fpga/rtl/include.v,1681398476,verilog,,/home/mkonig/project_1/src/fpga/rtl/Layer_1.v,,,,,../../../../../src/fpga/rtl,,,,,
/home/mkonig/project_1/src/fpga/rtl/maxFinder.v,1680160853,verilog,,/home/mkonig/project_1/src/fpga/rtl/neuron.v,,maxFinder,,,../../../../../src/fpga/rtl,,,,,
/home/mkonig/project_1/src/fpga/rtl/neuron.v,1680160853,verilog,,/home/mkonig/project_1/src/fpga/rtl/relu.v,/home/mkonig/project_1/src/fpga/rtl/include.v,neuron,,,../../../../../src/fpga/rtl,,,,,
/home/mkonig/project_1/src/fpga/rtl/relu.v,1680160853,verilog,,/home/mkonig/project_1/src/fpga/rtl/zynet.v,,ReLU,,,../../../../../src/fpga/rtl,,,,,
/home/mkonig/project_1/src/fpga/rtl/zynet.v,1680160853,verilog,,/home/mkonig/project_1/src/fpga/tb/top_sim.v,/home/mkonig/project_1/src/fpga/rtl/include.v,zyNet,,,../../../../../src/fpga/rtl,,,,,
/home/mkonig/project_1/src/fpga/tb/top_sim.v,1680179064,verilog,,,/home/mkonig/project_1/src/fpga/rtl/include.v,top_sim,,,../../../../../src/fpga/rtl,,,,,
