//! Matrix multiplication of size [64, 1024] x [1024, 128] -> [64, 128] with split accumulation pattern.
//! This demonstrates the `test_compile_dfg_with_loop_and_index_access_ref` example in virtual ISA.

use furiosa_opt_std::prelude::*;

axes![M = 64, K = 1024, N = 128, I = 2];

#[device(chip = 1)]
pub fn matmul_with_split_reduce2(
    ctx: &mut Context,
    a: &HbmTensor<bf16, m![1], m![M, K]>,
    b: &HbmTensor<bf16, m![1], m![K, N]>,
    acc_zero: &HbmTensor<bf16, m![1], m![M, N]>,
) -> HbmTensor<bf16, m![1], m![M, N]> {
    type Chip = m![1];
    type Cluster = m![1 # 2];

    let mut acc: DmTensor<bf16, Chip, Cluster, m![1 # 4, M], m![N]> = acc_zero.to_dm(&mut ctx.tdma);

    for i in 0..4 {
        let t87: DmTensor<bf16, Chip, Cluster, m![1 # 4, M], m![K % 128]> = a
            .view()
            .tile::<m![K / 128], 1, m![M, 1 # 8, K % 128]>(i * 2)
            .to_dm(&mut ctx.tdma);

        let t95: DmTensor<bf16, Chip, Cluster, m![1 # 4, M / 8, M % 8], m![K % 128 / 16, K % 128 % 16]> =
            unsafe { t87.reshape() };
        let t96: DmTensor<bf16, Chip, Cluster, m![1 # 4, M / 8, K % 128 / 16], m![M % 8, K % 128 % 16]> = ctx
            .main
            .begin(t95.view())
            .fetch::<m![K % 128 / 16], m![K % 128 % 16]>()
            .switch::<m![1 # 4, M / 8, K % 128 / 16], m![M % 8]>(SwitchConfig::InterTranspose {
                slice1: 8,
                slice0: 1,
                time0: 1,
            })
            .collect::<m![M % 8], m![K % 128 % 16]>()
            .commit_trim::<m![K % 128 % 16]>()
            .commit();
        let t72: DmTensor<bf16, Chip, Cluster, m![1 # 4, K % 128 / 2], m![K % 128 % 2, N]> = b
            .view()
            .tile::<m![K / 128], 1, m![1 # 8, K % 128, N]>(i * 2)
            .to_dm(&mut ctx.tdma);
        let t89: DmTensor<
            bf16,
            Chip,
            Cluster,
            m![1 # 4, M / 8, K % 128 / 16],
            m![M % 8, K % 128 % 16 / 2, K % 128 % 16 % 2],
        > = unsafe { t96.reshape() };
        let t94: TrfTensor<bf16, Chip, Cluster, m![1 # 4, M / 8, K % 128 / 16], m![M % 8], m![K % 128 % 16]> = ctx
            .sub
            .begin(t89.view())
            .fetch::<m![M % 8], m![K % 128 % 16]>()
            .collect::<m![M % 8], m![K % 128 % 16]>()
            .to_trf();
        let t88: DmTensor<
            bf16,
            Chip,
            Cluster,
            m![1 # 4, K % 128 / 2 / 8, K % 128 / 2 % 8],
            m![K % 128 % 2, N / 32, N % 32],
        > = unsafe { t72.reshape() };
        let t90: DmTensor<bf16, Chip, Cluster, m![1 # 4, M / 8, M % 8], m![N / 32, N % 32]> = ctx
            .main
            .begin(t88.view())
            .fetch::<m![N / 32, K % 128 % 2], m![N % 32]>()
            .switch::<m![1 # 4, M / 8, K % 128 / 16], m![N / 32, K % 128 % 2, K % 128 / 2 % 8]>(
                SwitchConfig::TransposedBroadcast1 { slice1: 8, slice0: 8 },
            )
            .collect::<m![N / 32, K % 128 % 2, K % 128 / 2 % 8, N % 32 / 16], m![N % 32 % 16]>()
            .contract_outer::<m![N / 32, K % 128 % 2, K % 128 / 2 % 8], m![N % 32], _, _>(&t94)
            .contract_packet::<m![N % 32]>()
            .contract_time::<m![N / 32]>()
            .contract_lane::<m![N / 32, M % 8, N % 32 / 8], m![N % 32 % 8]>(LaneMode::Sequential)
            .vector_init()
            .vector_inter_slice_reduce::<m![1 # 4, M / 8, M % 8], m![N / 32, N % 32 / 8]>(InterSliceReduceOpF32::Add)
            .vector_final()
            .cast::<bf16, m![N % 32 % 8 # 16]>()
            .commit_trim::<m![N % 32 % 8]>()
            .commit();

        let t108: DmTensor<bf16, Chip, Cluster, m![1 # 4, M], m![K % 128]> = a
            .view()
            .tile::<m![K / 128], 1, m![M, 1 # 8, K % 128]>(1 + i * 2)
            .to_dm(&mut ctx.tdma);
        let t116: DmTensor<bf16, Chip, Cluster, m![1 # 4, M / 8, M % 8], m![K % 128 / 16, K % 128 % 16]> =
            unsafe { t108.reshape() };
        let t103: DmTensor<bf16, Chip, Cluster, m![1 # 4, K % 128 / 2], m![K % 128 % 2, N]> = b
            .view()
            .tile::<m![K / 128], 1, m![1 # 8, K % 128, N]>(1 + i * 2)
            .to_dm(&mut ctx.tdma);
        let t109: DmTensor<
            bf16,
            Chip,
            Cluster,
            m![1 # 4, K % 128 / 2 / 8, K % 128 / 2 % 8],
            m![K % 128 % 2, N / 32, N % 32],
        > = unsafe { t103.reshape() };

        let t80: DmTensor<bf16, Chip, Cluster, m![1 # 4, M], m![N]> = unsafe { t90.reshape() };

        let t117: DmTensor<bf16, Chip, Cluster, m![1 # 4, M / 8, K % 128 / 16], m![M % 8, K % 128 % 16]> = ctx
            .main
            .begin(t116.view())
            .fetch::<m![K % 128 / 16], m![K % 128 % 16]>()
            .switch::<m![1 # 4, M / 8, K % 128 / 16], m![M % 8]>(SwitchConfig::InterTranspose {
                slice1: 8,
                slice0: 1,
                time0: 1,
            })
            .collect::<m![M % 8], m![K % 128 % 16]>()
            .commit_trim::<m![K % 128 % 16]>()
            .commit();
        let t110: DmTensor<
            bf16,
            Chip,
            Cluster,
            m![1 # 4, M / 8, K % 128 / 16],
            m![M % 8, K % 128 % 16 / 2, K % 128 % 16 % 2],
        > = unsafe { t117.reshape() };

        let t81: DmTensor<bf16, Chip, Cluster, m![1 # 4, M], m![N]> = ctx
            .main
            .begin_interleaved::<I, _, _, _, _, _>(acc.view(), t80.view())
            .fetch::<m![I, N / 8], m![N % 8]>()
            .fetch_cast::<f32>()
            .collect::<m![I, N / 8], m![N % 8]>()
            .vector_init()
            .vector_intra_slice_unzip::<I, m![1 # 2, N / 8], m![N / 8]>()
            .vector_clip_zip(ClipBinaryOpF32::Add)
            .vector_final()
            .cast::<bf16, m![N % 8 # 16]>()
            .commit_trim::<m![N % 8]>()
            .commit();

        let t115: TrfTensor<bf16, Chip, Cluster, m![1 # 4, M / 8, K % 128 / 16], m![M % 8], m![K % 128 % 16]> = ctx
            .sub
            .begin(t110.view())
            .fetch::<m![M % 8], m![K % 128 % 16]>()
            .collect::<m![M % 8], m![K % 128 % 16]>()
            .to_trf();

        let t111: DmTensor<bf16, Chip, Cluster, m![1 # 4, M / 8, M % 8], m![N / 32, N % 32]> = ctx
            .main
            .begin(t109.view())
            .fetch::<m![N / 32, K % 128 % 2], m![N % 32]>()
            .switch::<m![1 # 4, M / 8, K % 128 / 16], m![N / 32, K % 128 % 2, K % 128 / 2 % 8]>(
                SwitchConfig::TransposedBroadcast1 { slice1: 8, slice0: 8 },
            )
            .collect::<m![N / 32, K % 128 % 2, K % 128 / 2 % 8, N % 32 / 16], m![N % 32 % 16]>()
            .contract_outer::<m![N / 32, K % 128 % 2, K % 128 / 2 % 8], m![N % 32], _, _>(&t115)
            .contract_packet::<m![N % 32]>()
            .contract_time::<m![N / 32]>()
            .contract_lane::<m![N / 32, M % 8, N % 32 / 8], m![N % 32 % 8]>(LaneMode::Sequential)
            .vector_init()
            .vector_inter_slice_reduce::<m![1 # 4, M / 8, M % 8], m![N / 32, N % 32 / 8]>(InterSliceReduceOpF32::Add)
            .vector_final()
            .cast::<bf16, m![N % 32 % 8 # 16]>()
            .commit_trim::<m![N % 32 % 8]>()
            .commit();
        let t105: DmTensor<bf16, Chip, Cluster, m![1 # 4, M], m![N]> = unsafe { t111.reshape() };

        acc = ctx
            .main
            .begin_interleaved::<I, _, _, _, _, _>(t81.view(), t105.view())
            .fetch::<m![I, N / 8], m![N % 8]>()
            .fetch_cast::<f32>()
            .collect::<m![I, N / 8], m![N % 8]>()
            .vector_init()
            .vector_intra_slice_unzip::<I, m![1 # 2, N / 8], m![N / 8]>()
            .vector_clip_zip(ClipBinaryOpF32::Add)
            .vector_final()
            .cast::<bf16, m![N % 8 # 16]>()
            .commit_trim::<m![N % 8]>()
            .commit();
    }

    acc.to_hbm(&mut ctx.tdma)
}
