{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 14:02:25 2014 " "Info: Processing started: Tue Nov 18 14:02:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Modem_Elanus -c Modem_Elanus " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Modem_Elanus -c Modem_Elanus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Modem_Elanus EP4CE75U19I7 " "Info: Selected device EP4CE75U19I7 for design \"Modem_Elanus\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/altpll_1_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_1_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_1_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_1_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll_0_altpll1.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_0_altpll1.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 4 0 0 " "Info: Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll_0_altpll1.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_0_altpll1.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 4 0 0 " "Info: Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/altpll_0_altpll1.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_0_altpll1.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_0_altpll1.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_0_altpll1.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 -10 -2188 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of -10 degrees (-2188 ps) for altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll_2_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_2_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[1\] 2 25 0 0 " "Info: Implementing clock multiplication of 2, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll_2_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_2_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[2\] 8 25 90 31250 " "Info: Implementing clock multiplication of 8, clock division of 25, and phase shift of 90 degrees (31250 ps) for altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/altpll_2_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_2_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[3\] 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/altpll_2_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_2_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_2_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_2_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 -10 -2222 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of -10 degrees (-2222 ps) for altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll_3_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_3_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_3_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_3_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mac_frame_rx_ver2:inst2\|to_hdlc:to_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|altsyncram_ig31:fifo_ram\|ram_block14a1 " "Info: Atom \"mac_frame_rx_ver2:inst2\|to_hdlc:to_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|altsyncram_ig31:fifo_ram\|ram_block14a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mac_frame_rx_ver2:inst2\|to_hdlc:to_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|altsyncram_ig31:fifo_ram\|ram_block14a0 " "Info: Atom \"mac_frame_rx_ver2:inst2\|to_hdlc:to_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|altsyncram_ig31:fifo_ram\|ram_block14a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40U19I7 " "Info: Device EP4CE40U19I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55U19I7 " "Info: Device EP4CE55U19I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 22905 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 22907 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 22909 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 22911 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 22913 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "9 " "Warning: Following 9 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "to_PLL to_PLL(n) " "Warning: Pin \"to_PLL\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"to_PLL(n)\"" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { to_PLL } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "to_PLL" } } } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 536 1824 2000 552 "to_PLL" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_PLL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 296 5147 6155 0} { 0 { 0 ""} 0 22915 5147 6155 0}  }  } } { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { to_PLL(n) } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_PLL(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Mod_I Mod_I(n) " "Warning: Pin \"Mod_I\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Mod_I(n)\"" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Mod_I } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mod_I" } } } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { -56 1904 2080 -40 "Mod_I" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mod_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 316 5147 6155 0} { 0 { 0 ""} 0 22917 5147 6155 0}  }  } } { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Mod_I(n) } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mod_I(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Mod_Q Mod_Q(n) " "Warning: Pin \"Mod_Q\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Mod_Q(n)\"" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Mod_Q } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mod_Q" } } } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 0 1904 2080 16 "Mod_Q" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mod_Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 317 5147 6155 0} { 0 { 0 ""} 0 22921 5147 6155 0}  }  } } { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Mod_Q(n) } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mod_Q(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Loop Loop(n) " "Warning: Pin \"Loop\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Loop(n)\"" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Loop } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Loop" } } } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 480 1824 2000 496 "Loop" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Loop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 318 5147 6155 0} { 0 { 0 ""} 0 22925 5147 6155 0}  }  } } { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Loop(n) } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Loop(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Comp_I Comp_I(n) " "Warning: Pin \"Comp_I\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Comp_I(n)\"" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Comp_I } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Comp_I" } } } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 512 1280 1448 528 "Comp_I" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Comp_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 303 5147 6155 0} { 0 { 0 ""} 0 22927 5147 6155 0}  }  } } { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Comp_I(n) } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Comp_I(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Comp_Q Comp_Q(n) " "Warning: Pin \"Comp_Q\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Comp_Q(n)\"" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Comp_Q } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Comp_Q" } } } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 552 1280 1448 568 "Comp_Q" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Comp_Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 302 5147 6155 0} { 0 { 0 ""} 0 22928 5147 6155 0}  }  } } { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Comp_Q(n) } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Comp_Q(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Comp_ADD Comp_ADD(n) " "Warning: Pin \"Comp_ADD\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Comp_ADD(n)\"" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Comp_ADD } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Comp_ADD" } } } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 592 1280 1448 608 "Comp_ADD" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Comp_ADD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 304 5147 6155 0} { 0 { 0 ""} 0 22929 5147 6155 0}  }  } } { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Comp_ADD(n) } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Comp_ADD(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Comp_DIFF Comp_DIFF(n) " "Warning: Pin \"Comp_DIFF\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Comp_DIFF(n)\"" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Comp_DIFF } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Comp_DIFF" } } } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 632 1280 1448 648 "Comp_DIFF" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Comp_DIFF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 305 5147 6155 0} { 0 { 0 ""} 0 22930 5147 6155 0}  }  } } { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { Comp_DIFF(n) } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Comp_DIFF(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "from_PLL from_PLL(n) " "Warning: Pin \"from_PLL\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"from_PLL(n)\"" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { from_PLL } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "from_PLL" } } } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 192 784 952 208 "from_PLL" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { from_PLL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 299 5147 6155 0} { 0 { 0 ""} 0 22931 5147 6155 0}  }  } } { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { from_PLL(n) } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { from_PLL(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_CLKIN_FED_BY_GCLK" "altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|pll1 TxClk " "Critical Warning: Input pin \"TxClk\" feeds inclk port of PLL \"altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|pll1\" by global clock - I/O timing will be affected" {  } { { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TxClk" } } } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 544 -480 -312 560 "TxClk" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TxClk } "NODE_NAME" } } { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TxClk } } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 298 5147 6155 0} { 0 { 0 ""} 0 1935 5147 6155 0}  }  } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 208 64 304 360 "inst11" "" } } } } { "db/altpll_3_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_3_altpll.v" 77 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_3:inst11|altpll:altpll_component|altpll_3_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 1 0 "Input pin \"%2!s!\" feeds inclk port of PLL \"%1!s!\" by global clock - I/O timing will be affected" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9si1 " "Info: Entity dcfifo_9si1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q5j1 " "Info: Entity dcfifo_q5j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe23\|dffe24a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe23\|dffe24a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter: *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 0 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Warning: Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 0 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter: *rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 0 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Warning: Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 0 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "Petrov.sdc " "Info: Reading SDC File: 'Petrov.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 80.000 -waveform \{0.000 40.000\} -name from_PLL from_PLL " "Info: create_clock -period 80.000 -waveform \{0.000 40.000\} -name from_PLL from_PLL" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst14\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst14\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst14\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{inst14\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst14\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{inst14\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase -9.84 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase -9.84 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 2 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 2 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst11\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase -10.00 -duty_cycle 50.00 -name \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst11\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase -10.00 -duty_cycle 50.00 -name \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Petrov.sdc 16 any clock " "Warning: Ignored filter at Petrov.sdc(16): any could not be matched with a clock" {  } { { "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" 16 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Petrov.sdc 16 clocks clock " "Warning: Ignored filter at Petrov.sdc(16): clocks could not be matched with a clock" {  } { { "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" 16 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Petrov.sdc 16 Argument <to> is an empty collection " "Warning: Ignored set_false_path at Petrov.sdc(16): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{Clk_50MHz\}\] -to \[get_clocks \{any clocks\}\] " "Info: set_false_path -from \[get_clocks \{Clk_50MHz\}\] -to \[get_clocks \{any clocks\}\]" {  } { { "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" 16 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" 16 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Petrov.sdc 17 Argument <from> is an empty collection " "Warning: Ignored set_false_path at Petrov.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{any clocks\}\] -to \[get_clocks \{Clk_50MHz\}\] " "Info: set_false_path -from \[get_clocks \{any clocks\}\] -to \[get_clocks \{Clk_50MHz\}\]" {  } { { "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" 17 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Diff_Decoder_v03:inst10\|cntclk\[1\] " "Warning: Node: Diff_Decoder_v03:inst10\|cntclk\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_pll_set:inst12\|clk_out " "Warning: Node: ext_pll_set:inst12\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 14 clocks " "Info: Found 14 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    Clk_50MHz " "Info:   20.000    Clk_50MHz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000     from_PLL " "Info:   80.000     from_PLL" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:   40.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   80.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:  500.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:  125.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:   10.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   80.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   80.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 320.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:  320.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 320.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:  320.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000       rx_clk " "Info:   40.000       rx_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000       tx_clk " "Info:   40.000       tx_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_0_altpll1.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_0_altpll1.v" 77 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_0:inst14|altpll:altpll_component|altpll_0_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 1912 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2) " "Info: Automatically promoted node altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_0_altpll1.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_0_altpll1.v" 77 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_0:inst14|altpll:altpll_component|altpll_0_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 1912 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Info: Automatically promoted node altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_0_altpll1.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_0_altpll1.v" 77 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_0:inst14|altpll:altpll_component|altpll_0_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 1912 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_1_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_1_altpll.v" 77 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 5009 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_4) " "Info: Automatically promoted node altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_2_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_2_altpll.v" 77 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_2:inst7|altpll:altpll_component|altpll_2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 629 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Info: Automatically promoted node altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_2_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_2_altpll.v" 77 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_2:inst7|altpll:altpll_component|altpll_2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 629 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4) " "Info: Automatically promoted node altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_2_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_2_altpll.v" 77 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_2:inst7|altpll:altpll_component|altpll_2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 629 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_4) " "Info: Automatically promoted node altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_2_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_2_altpll.v" 77 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_2:inst7|altpll:altpll_component|altpll_2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 629 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_3_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_3_altpll.v" 77 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_3:inst11|altpll:altpll_component|altpll_3_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 1935 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_50MHz~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node Clk_50MHz~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { -136 -392 -224 -120 "Clk_50MHz" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_50MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 22866 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TxClk~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Info: Automatically promoted node TxClk~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 544 -480 -312 560 "TxClk" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TxClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 22867 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 17560 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Diff_Decoder_v03:inst10\|cntclk\[1\]  " "Info: Automatically promoted node Diff_Decoder_v03:inst10\|cntclk\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Diff_Decoder_v03:inst10\|cntclk\[1\]~0 " "Info: Destination node Diff_Decoder_v03:inst10\|cntclk\[1\]~0" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 14 24 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Diff_Decoder_v03:inst10|cntclk[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 13069 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 14 24 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Diff_Decoder_v03:inst10|cntclk[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 575 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ext_pll_set:inst12\|clk_out  " "Info: Automatically promoted node ext_pll_set:inst12\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ext_pll_set:inst12\|SCK~0 " "Info: Destination node ext_pll_set:inst12\|SCK~0" {  } { { "Ext_pll_set.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Ext_pll_set.vhd" 14 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_pll_set:inst12|SCK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 6333 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Ext_pll_set.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Ext_pll_set.vhd" 30 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_pll_set:inst12|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 468 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mac_frame_tx_ver2:inst3\|reset_with_sync  " "Info: Automatically promoted node mac_frame_tx_ver2:inst3\|reset_with_sync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac_frame_tx_ver2:inst3\|new_start " "Info: Destination node mac_frame_tx_ver2:inst3\|new_start" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 123 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_tx_ver2:inst3|new_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 4926 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac_frame_tx_ver2:inst3\|have_to_start " "Info: Destination node mac_frame_tx_ver2:inst3\|have_to_start" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 110 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_tx_ver2:inst3|have_to_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 4937 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac_frame_tx_ver2:inst3\|cnt_for_ce2\[0\] " "Info: Destination node mac_frame_tx_ver2:inst3\|cnt_for_ce2\[0\]" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 366 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_tx_ver2:inst3|cnt_for_ce2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 4824 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac_frame_tx_ver2:inst3\|cnt_for_ce2\[1\] " "Info: Destination node mac_frame_tx_ver2:inst3\|cnt_for_ce2\[1\]" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 366 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_tx_ver2:inst3|cnt_for_ce2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 4825 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac_frame_tx_ver2:inst3\|cnt_for_ce2\[2\] " "Info: Destination node mac_frame_tx_ver2:inst3\|cnt_for_ce2\[2\]" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 366 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_tx_ver2:inst3|cnt_for_ce2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 4826 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac_frame_tx_ver2:inst3\|cnt_for_ce2\[3\] " "Info: Destination node mac_frame_tx_ver2:inst3\|cnt_for_ce2\[3\]" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 366 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_tx_ver2:inst3|cnt_for_ce2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 4827 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac_frame_tx_ver2:inst3\|cnt_for_ce2\[4\] " "Info: Destination node mac_frame_tx_ver2:inst3\|cnt_for_ce2\[4\]" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 366 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_tx_ver2:inst3|cnt_for_ce2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 4828 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac_frame_tx_ver2:inst3\|cnt_for_ce2\[5\] " "Info: Destination node mac_frame_tx_ver2:inst3\|cnt_for_ce2\[5\]" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 366 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_tx_ver2:inst3|cnt_for_ce2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 4829 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac_frame_tx_ver2:inst3\|cnt_for_ce2\[6\] " "Info: Destination node mac_frame_tx_ver2:inst3\|cnt_for_ce2\[6\]" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 366 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_tx_ver2:inst3|cnt_for_ce2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 4830 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac_frame_tx_ver2:inst3\|cnt_for_ce2\[7\] " "Info: Destination node mac_frame_tx_ver2:inst3\|cnt_for_ce2\[7\]" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 366 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_tx_ver2:inst3|cnt_for_ce2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 4831 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 108 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_tx_ver2:inst3|reset_with_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 4929 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~1 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~1" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/cntr_23j.tdf" 40 17 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 20166 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 18089 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 19282 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mac_frame_rx_ver2:inst2\|reset_fifo  " "Info: Automatically promoted node mac_frame_rx_ver2:inst2\|reset_fifo " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac_frame_rx_ver2:inst2\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|altsyncram_qj31:fifo_ram\|address_reg_b\[0\] " "Info: Destination node mac_frame_rx_ver2:inst2\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|altsyncram_qj31:fifo_ram\|address_reg_b\[0\]" {  } { { "db/altsyncram_qj31.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altsyncram_qj31.tdf" 46 15 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|altsyncram_qj31:fifo_ram|address_reg_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 5256 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 128 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_rx_ver2:inst2|reset_fifo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 1868 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mac_frame_tx_ver2:inst3\|reset_with_sync_with_full  " "Info: Automatically promoted node mac_frame_tx_ver2:inst3\|reset_with_sync_with_full " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|altsyncram_qj31:fifo_ram\|address_reg_b\[0\] " "Info: Destination node mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|altsyncram_qj31:fifo_ram\|address_reg_b\[0\]" {  } { { "db/altsyncram_qj31.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altsyncram_qj31.tdf" 46 15 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|altsyncram_qj31:fifo_ram|address_reg_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 2148 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 223 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac_frame_tx_ver2:inst3|reset_with_sync_with_full } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 4984 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Extra Info: Packed 16 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|pll1 0 " "Warning: PLL \"altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|pll1 driven by TxClk~inputclkctrl which is OUTCLK output port of Clock control block type node TxClk~inputclkctrl " "Info: Input port INCLK\[0\] of node \"altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|pll1\" is driven by TxClk~inputclkctrl which is OUTCLK output port of Clock control block type node TxClk~inputclkctrl" {  } { { "db/altpll_3_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_3_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll_3.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_3.vhd" 133 0 0 } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 208 64 304 360 "inst11" "" } } } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 544 -480 -312 560 "TxClk" "" } } } }  } 0 0 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1}  } { { "db/altpll_3_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_3_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll_3.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_3.vhd" 133 0 0 } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 208 64 304 360 "inst11" "" } } } }  } 0 0 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:05" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Info: Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Info: Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 7 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 7 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:40 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:40" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X59_Y25 X70_Y36 " "Info: Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X59_Y25 to location X70_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:10 " "Info: Fitter routing operations ending: elapsed time is 00:01:10" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Warning: Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RxD\[3\] a permanently disabled " "Info: Pin RxD\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { RxD[3] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RxD\[3\]" } } } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 776 -488 -312 792 "RxD" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RxD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 288 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RxD\[2\] a permanently disabled " "Info: Pin RxD\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { RxD[2] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RxD\[2\]" } } } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 776 -488 -312 792 "RxD" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RxD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/" { { 0 { 0 ""} 0 289 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/output_files/Modem_Elanus.fit.smsg " "Info: Generated suppressed messages file C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/output_files/Modem_Elanus.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "867 " "Info: Peak virtual memory: 867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 14:05:05 2014 " "Info: Processing ended: Tue Nov 18 14:05:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:40 " "Info: Elapsed time: 00:02:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:15 " "Info: Total CPU time (on all processors): 00:03:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
