1 Trans Cache Miss in Addr 0 at Mem Cycle 19 -----Miss_counter =  1
1 Trans Cache Miss in Addr 0 at Mem Cycle 29 -----Miss_counter =  2
1 Trans Cache Miss in Addr 0 at Mem Cycle 39 -----Miss_counter =  3
