#Timing report of worst 55 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                           5.221    70.863
delay_dff_Q_9_D_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                            1.305    72.169
delay_dff_Q_22.QD[0] (Q_FRAG)                                                              0.000    72.169
data arrival time                                                                                   72.169

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                            13.064    13.064
clock uncertainty                                                                          0.000    13.064
cell setup time                                                                            0.105    13.169
data required time                                                                                  13.169
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.169
data arrival time                                                                                  -72.169
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -59.000


#Path 2
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                            5.983    71.625
delay_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                             1.305    72.931
delay_dff_Q_16.QD[0] (Q_FRAG)                                                              0.000    72.931
data arrival time                                                                                   72.931

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                            13.852    13.852
clock uncertainty                                                                          0.000    13.852
cell setup time                                                                            0.105    13.958
data required time                                                                                  13.958
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.958
data arrival time                                                                                  -72.931
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -58.973


#Path 3
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                            6.066    71.709
delay_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                             1.305    73.014
delay_dff_Q_18.QD[0] (Q_FRAG)                                                              0.000    73.014
data arrival time                                                                                   73.014

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                            13.952    13.952
clock uncertainty                                                                          0.000    13.952
cell setup time                                                                            0.105    14.057
data required time                                                                                  14.057
----------------------------------------------------------------------------------------------------------
data required time                                                                                  14.057
data arrival time                                                                                  -73.014
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -58.957


#Path 4
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
q2_dffe_Q.QEN[0] (Q_FRAG)                                                                  4.874    70.516
data arrival time                                                                                   70.516

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
q2_dffe_Q.QCK[0] (Q_FRAG)                                                                 12.159    12.159
clock uncertainty                                                                          0.000    12.159
cell setup time                                                                           -0.591    11.568
data required time                                                                                  11.568
----------------------------------------------------------------------------------------------------------
data required time                                                                                  11.568
data arrival time                                                                                  -70.516
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -58.948


#Path 5
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                            5.123    70.765
delay_dff_Q_9_D_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                             1.305    72.071
delay_dff_Q_15.QD[0] (Q_FRAG)                                                              0.000    72.071
data arrival time                                                                                   72.071

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                            13.180    13.180
clock uncertainty                                                                          0.000    13.180
cell setup time                                                                            0.105    13.285
data required time                                                                                  13.285
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.285
data arrival time                                                                                  -72.071
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -58.786


#Path 6
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                            4.802    70.444
delay_dff_Q_9_D_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305    71.749
delay_dff_Q_4.QD[0] (Q_FRAG)                                                               0.000    71.749
data arrival time                                                                                   71.749

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                             13.019    13.019
clock uncertainty                                                                          0.000    13.019
cell setup time                                                                            0.105    13.124
data required time                                                                                  13.124
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.124
data arrival time                                                                                  -71.749
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -58.625


#Path 7
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
q3_dffe_Q.QEN[0] (Q_FRAG)                                                                  5.239    70.881
data arrival time                                                                                   70.881

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
q3_dffe_Q.QCK[0] (Q_FRAG)                                                                 12.893    12.893
clock uncertainty                                                                          0.000    12.893
cell setup time                                                                           -0.591    12.302
data required time                                                                                  12.302
----------------------------------------------------------------------------------------------------------
data required time                                                                                  12.302
data arrival time                                                                                  -70.881
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -58.580


#Path 8
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                            6.382    72.024
delay_dff_Q_9_D_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                             1.305    73.329
delay_dff_Q_20.QD[0] (Q_FRAG)                                                              0.000    73.329
data arrival time                                                                                   73.329

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                            14.650    14.650
clock uncertainty                                                                          0.000    14.650
cell setup time                                                                            0.105    14.755
data required time                                                                                  14.755
----------------------------------------------------------------------------------------------------------
data required time                                                                                  14.755
data arrival time                                                                                  -73.329
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -58.574


#Path 9
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
d_dffe_Q.QEN[0] (Q_FRAG)                                                                   4.452    70.094
data arrival time                                                                                   70.094

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                                                  13.091    13.091
clock uncertainty                                                                          0.000    13.091
cell setup time                                                                           -0.591    12.500
data required time                                                                                  12.500
----------------------------------------------------------------------------------------------------------
data required time                                                                                  12.500
data arrival time                                                                                  -70.094
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.594


#Path 10
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : c_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
c_dffe_Q.QEN[0] (Q_FRAG)                                                                   4.142    69.784
data arrival time                                                                                   69.784

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                                                  12.866    12.866
clock uncertainty                                                                          0.000    12.866
cell setup time                                                                           -0.591    12.275
data required time                                                                                  12.275
----------------------------------------------------------------------------------------------------------
data required time                                                                                  12.275
data arrival time                                                                                  -69.784
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.509


#Path 11
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : f_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
f_dffe_Q.QEN[0] (Q_FRAG)                                                                   4.964    70.606
data arrival time                                                                                   70.606

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                                                  13.726    13.726
clock uncertainty                                                                          0.000    13.726
cell setup time                                                                           -0.591    13.135
data required time                                                                                  13.135
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.135
data arrival time                                                                                  -70.606
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.471


#Path 12
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                            5.175    70.817
delay_dff_Q_9_D_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                             1.305    72.123
delay_dff_Q_19.QD[0] (Q_FRAG)                                                              0.000    72.123
data arrival time                                                                                   72.123

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                            14.586    14.586
clock uncertainty                                                                          0.000    14.586
cell setup time                                                                            0.105    14.692
data required time                                                                                  14.692
----------------------------------------------------------------------------------------------------------
data required time                                                                                  14.692
data arrival time                                                                                  -72.123
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.431


#Path 13
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                            4.291    69.933
delay_dff_Q_9_D_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                             1.305    71.238
delay_dff_Q_21.QD[0] (Q_FRAG)                                                              0.000    71.238
data arrival time                                                                                   71.238

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                            13.753    13.753
clock uncertainty                                                                          0.000    13.753
cell setup time                                                                            0.105    13.859
data required time                                                                                  13.859
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.859
data arrival time                                                                                  -71.238
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.379


#Path 14
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT2_O_8.t_frag.XAB[0] (T_FRAG)                                            5.215    70.858
delay_dff_Q_9_D_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                             1.305    72.163
delay_dff_Q_17.QD[0] (Q_FRAG)                                                              0.000    72.163
data arrival time                                                                                   72.163

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                            14.753    14.753
clock uncertainty                                                                          0.000    14.753
cell setup time                                                                            0.105    14.859
data required time                                                                                  14.859
----------------------------------------------------------------------------------------------------------
data required time                                                                                  14.859
data arrival time                                                                                  -72.163
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.304


#Path 15
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                            4.362    70.004
delay_dff_Q_9_D_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                             1.305    71.309
delay_dff_Q_14.QD[0] (Q_FRAG)                                                              0.000    71.309
data arrival time                                                                                   71.309

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                            14.002    14.002
clock uncertainty                                                                          0.000    14.002
cell setup time                                                                            0.105    14.107
data required time                                                                                  14.107
----------------------------------------------------------------------------------------------------------
data required time                                                                                  14.107
data arrival time                                                                                  -71.309
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.202


#Path 16
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                            4.068    69.711
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                             1.305    71.016
delay_dff_Q_10.QD[0] (Q_FRAG)                                                              0.000    71.016
data arrival time                                                                                   71.016

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                            13.789    13.789
clock uncertainty                                                                          0.000    13.789
cell setup time                                                                            0.105    13.894
data required time                                                                                  13.894
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.894
data arrival time                                                                                  -71.016
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.122


#Path 17
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                                           5.784    71.427
delay_dff_Q_9_D_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                            1.305    72.732
delay_dff_Q_23.QD[0] (Q_FRAG)                                                              0.000    72.732
data arrival time                                                                                   72.732

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                            15.509    15.509
clock uncertainty                                                                          0.000    15.509
cell setup time                                                                            0.105    15.615
data required time                                                                                  15.615
----------------------------------------------------------------------------------------------------------
data required time                                                                                  15.615
data arrival time                                                                                  -72.732
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.117


#Path 18
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT2_O_10.t_frag.XAB[0] (T_FRAG)                                           4.586    70.229
delay_dff_Q_9_D_LUT2_O_10.t_frag.XZ[0] (T_FRAG)                                            1.305    71.534
delay_dff_Q_24.QD[0] (Q_FRAG)                                                              0.000    71.534
data arrival time                                                                                   71.534

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                            14.938    14.938
clock uncertainty                                                                          0.000    14.938
cell setup time                                                                            0.105    15.044
data required time                                                                                  15.044
----------------------------------------------------------------------------------------------------------
data required time                                                                                  15.044
data arrival time                                                                                  -71.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -56.490


#Path 19
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                            5.347    70.989
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                             1.305    72.295
delay_dff_Q_7.QD[0] (Q_FRAG)                                                               0.000    72.295
data arrival time                                                                                   72.295

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                             15.799    15.799
clock uncertainty                                                                          0.000    15.799
cell setup time                                                                            0.105    15.904
data required time                                                                                  15.904
----------------------------------------------------------------------------------------------------------
data required time                                                                                  15.904
data arrival time                                                                                  -72.295
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -56.390


#Path 20
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : g_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
g_dffe_Q.QEN[0] (Q_FRAG)                                                                   4.059    69.702
data arrival time                                                                                   69.702

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                                                  13.936    13.936
clock uncertainty                                                                          0.000    13.936
cell setup time                                                                           -0.591    13.345
data required time                                                                                  13.345
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.345
data arrival time                                                                                  -69.702
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -56.356


#Path 21
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
q1_dffe_Q.QEN[0] (Q_FRAG)                                                                  5.290    70.932
data arrival time                                                                                   70.932

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                                                 15.245    15.245
clock uncertainty                                                                          0.000    15.245
cell setup time                                                                           -0.591    14.654
data required time                                                                                  14.654
----------------------------------------------------------------------------------------------------------
data required time                                                                                  14.654
data arrival time                                                                                  -70.932
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -56.278


#Path 22
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                              4.283    69.925
delay_dff_Q_9_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.305    71.230
delay_dff_Q_2.QD[0] (Q_FRAG)                                                               0.000    71.230
data arrival time                                                                                   71.230

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                             14.888    14.888
clock uncertainty                                                                          0.000    14.888
cell setup time                                                                            0.105    14.993
data required time                                                                                  14.993
----------------------------------------------------------------------------------------------------------
data required time                                                                                  14.993
data arrival time                                                                                  -71.230
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -56.237


#Path 23
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              4.977    70.619
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    71.925
delay_dff_Q_6.QD[0] (Q_FRAG)                                                               0.000    71.925
data arrival time                                                                                   71.925

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                             15.769    15.769
clock uncertainty                                                                          0.000    15.769
cell setup time                                                                            0.105    15.875
data required time                                                                                  15.875
----------------------------------------------------------------------------------------------------------
data required time                                                                                  15.875
data arrival time                                                                                  -71.925
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -56.050


#Path 24
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
led_dffe_Q.QEN[0] (Q_FRAG)                                                                 3.568    69.210
data arrival time                                                                                   69.210

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                                13.754    13.754
clock uncertainty                                                                          0.000    13.754
cell setup time                                                                           -0.591    13.163
data required time                                                                                  13.163
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.163
data arrival time                                                                                  -69.210
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -56.047


#Path 25
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                            4.359    70.002
delay_dff_Q_9_D_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                             1.305    71.307
delay_dff_Q_13.QD[0] (Q_FRAG)                                                              0.000    71.307
data arrival time                                                                                   71.307

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                            15.168    15.168
clock uncertainty                                                                          0.000    15.168
cell setup time                                                                            0.105    15.274
data required time                                                                                  15.274
----------------------------------------------------------------------------------------------------------
data required time                                                                                  15.274
data arrival time                                                                                  -71.307
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -56.033


#Path 26
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                            5.023    70.665
delay_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                             1.305    71.970
delay_dff_Q_12.QD[0] (Q_FRAG)                                                              0.000    71.970
data arrival time                                                                                   71.970

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                            16.370    16.370
clock uncertainty                                                                          0.000    16.370
cell setup time                                                                            0.105    16.476
data required time                                                                                  16.476
----------------------------------------------------------------------------------------------------------
data required time                                                                                  16.476
data arrival time                                                                                  -71.970
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -55.495


#Path 27
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : e_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
e_dffe_Q.QEN[0] (Q_FRAG)                                                                   3.000    68.642
data arrival time                                                                                   68.642

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                                                  13.957    13.957
clock uncertainty                                                                          0.000    13.957
cell setup time                                                                           -0.591    13.366
data required time                                                                                  13.366
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.366
data arrival time                                                                                  -68.642
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -55.276


#Path 28
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                                           4.140    69.783
delay_dff_Q_9_D_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                            1.305    71.088
delay_dff_Q_25.QD[0] (Q_FRAG)                                                              0.000    71.088
data arrival time                                                                                   71.088

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
clock uncertainty                                                                          0.000    15.726
cell setup time                                                                            0.105    15.831
data required time                                                                                  15.831
----------------------------------------------------------------------------------------------------------
data required time                                                                                  15.831
data arrival time                                                                                  -71.088
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -55.257


#Path 29
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                            3.167    68.809
delay_dff_Q_9_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                             1.305    70.114
delay_dff_Q_3.QD[0] (Q_FRAG)                                                               0.000    70.114
data arrival time                                                                                   70.114

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                             14.861    14.861
clock uncertainty                                                                          0.000    14.861
cell setup time                                                                            0.105    14.966
data required time                                                                                  14.966
----------------------------------------------------------------------------------------------------------
data required time                                                                                  14.966
data arrival time                                                                                  -70.114
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -55.148


#Path 30
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                            3.755    69.397
delay_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                             1.305    70.703
delay_dff_Q_11.QD[0] (Q_FRAG)                                                              0.000    70.703
data arrival time                                                                                   70.703

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                            15.510    15.510
clock uncertainty                                                                          0.000    15.510
cell setup time                                                                            0.105    15.615
data required time                                                                                  15.615
----------------------------------------------------------------------------------------------------------
data required time                                                                                  15.615
data arrival time                                                                                  -70.703
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -55.087


#Path 31
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                            4.879    70.521
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305    71.827
delay_dff_Q_9.QD[0] (Q_FRAG)                                                               0.000    71.827
data arrival time                                                                                   71.827

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                             16.715    16.715
clock uncertainty                                                                          0.000    16.715
cell setup time                                                                            0.105    16.821
data required time                                                                                  16.821
----------------------------------------------------------------------------------------------------------
data required time                                                                                  16.821
data arrival time                                                                                  -71.827
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -55.006


#Path 32
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : a_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
a_dffe_Q.QEN[0] (Q_FRAG)                                                                   3.546    69.188
data arrival time                                                                                   69.188

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                                                  14.817    14.817
clock uncertainty                                                                          0.000    14.817
cell setup time                                                                           -0.591    14.227
data required time                                                                                  14.227
----------------------------------------------------------------------------------------------------------
data required time                                                                                  14.227
data arrival time                                                                                  -69.188
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -54.962


#Path 33
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                            4.350    69.993
delay_dff_Q_9_D_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                             1.305    71.298
delay_dff_Q_8.QD[0] (Q_FRAG)                                                               0.000    71.298
data arrival time                                                                                   71.298

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                             16.370    16.370
clock uncertainty                                                                          0.000    16.370
cell setup time                                                                            0.105    16.475
data required time                                                                                  16.475
----------------------------------------------------------------------------------------------------------
data required time                                                                                  16.475
data arrival time                                                                                  -71.298
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -54.823


#Path 34
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
delay_dff_Q_9_D_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                            3.690    69.332
delay_dff_Q_9_D_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                             1.305    70.637
delay_dff_Q_5.QD[0] (Q_FRAG)                                                               0.000    70.637
data arrival time                                                                                   70.637

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                             15.784    15.784
clock uncertainty                                                                          0.000    15.784
cell setup time                                                                            0.105    15.889
data required time                                                                                  15.889
----------------------------------------------------------------------------------------------------------
data required time                                                                                  15.889
data arrival time                                                                                  -70.637
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -54.748


#Path 35
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : y_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
y_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                  4.918    64.647
y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                   0.996    65.642
y_dffe_Q.QEN[0] (Q_FRAG)                                                                   2.606    68.248
data arrival time                                                                                   68.248

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                                                  14.649    14.649
clock uncertainty                                                                          0.000    14.649
cell setup time                                                                           -0.591    14.058
data required time                                                                                  14.058
----------------------------------------------------------------------------------------------------------
data required time                                                                                  14.058
data arrival time                                                                                  -68.248
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -54.189


#Path 36
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            15.726    15.726
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    17.427
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 3.532    20.959
delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    22.397
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  5.550    27.947
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    28.942
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.668    31.611
delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    32.862
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 3.387    36.249
delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    37.686
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.462    42.149
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    43.555
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.817    48.372
delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    49.624
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                 4.140    53.763
delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  0.996    54.759
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.BAB[0] (C_FRAG)                                        3.664    58.423
y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                         1.305    59.728
delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.197    62.925
delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    64.331
delay_dff_Q_9_D_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                                           2.400    66.731
delay_dff_Q_9_D_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                            1.305    68.036
delay_dff_Q_26.QD[0] (Q_FRAG)                                                              0.000    68.036
data arrival time                                                                                   68.036

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                            14.909    14.909
clock uncertainty                                                                          0.000    14.909
cell setup time                                                                            0.105    15.014
data required time                                                                                  15.014
----------------------------------------------------------------------------------------------------------
data required time                                                                                  15.014
data arrival time                                                                                  -68.036
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -53.022


#Path 37
Startpoint: e_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                             13.957    13.957
e_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    15.658
$iopadmap$Sequence.e.O_DAT[0] (BIDIR_CELL)                           10.845    26.503
$iopadmap$Sequence.e.O_PAD_$out[0] (BIDIR_CELL)                       9.809    36.312
out:e.outpad[0] (.output)                                             0.000    36.312
data arrival time                                                              36.312

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -36.312
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -36.312


#Path 38
Startpoint: a_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                             14.817    14.817
a_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    16.519
$iopadmap$Sequence.a.O_DAT[0] (BIDIR_CELL)                            8.450    24.969
$iopadmap$Sequence.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    34.778
out:a.outpad[0] (.output)                                             0.000    34.778
data arrival time                                                              34.778

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -34.778
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -34.778


#Path 39
Startpoint: y_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:y.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                             14.649    14.649
y_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    16.351
$iopadmap$Sequence.y.O_DAT[0] (BIDIR_CELL)                            8.193    24.544
$iopadmap$Sequence.y.O_PAD_$out[0] (BIDIR_CELL)                       9.809    34.353
out:y.outpad[0] (.output)                                             0.000    34.353
data arrival time                                                              34.353

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -34.353
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -34.353


#Path 40
Startpoint: g_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                             13.936    13.936
g_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    15.637
$iopadmap$Sequence.g.O_DAT[0] (BIDIR_CELL)                            8.352    23.990
$iopadmap$Sequence.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    33.799
out:g.outpad[0] (.output)                                             0.000    33.799
data arrival time                                                              33.799

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -33.799
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -33.799


#Path 41
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:blinkled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                  13.754    13.754
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    15.455
$iopadmap$Sequence.blinkled.O_DAT[0] (BIDIR_CELL)                            8.147    23.602
$iopadmap$Sequence.blinkled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    33.411
out:blinkled.outpad[0] (.output)                                             0.000    33.411
data arrival time                                                                     33.411

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                    -33.411
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -33.411


#Path 42
Startpoint: f_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                             13.726    13.726
f_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    15.427
$iopadmap$Sequence.f.O_DAT[0] (BIDIR_CELL)                            7.377    22.804
$iopadmap$Sequence.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.613
out:f.outpad[0] (.output)                                             0.000    32.613
data arrival time                                                              32.613

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -32.613
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -32.613


#Path 43
Startpoint: c_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                             12.866    12.866
c_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    14.568
$iopadmap$Sequence.c.O_DAT[0] (BIDIR_CELL)                            7.653    22.221
$iopadmap$Sequence.c.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.030
out:c.outpad[0] (.output)                                             0.000    32.030
data arrival time                                                              32.030

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -32.030
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -32.030


#Path 44
Startpoint: d_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                             13.091    13.091
d_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    14.793
$iopadmap$Sequence.d.O_DAT[0] (BIDIR_CELL)                            7.355    22.147
$iopadmap$Sequence.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    31.956
out:d.outpad[0] (.output)                                             0.000    31.956
data arrival time                                                              31.956

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -31.956
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -31.956


#Path 45
Startpoint: q1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : y_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                               15.245    15.245
q1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                               1.701    16.946
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       7.792    24.738
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.043
q1_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                6.016    32.059
q1_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.251    33.310
y_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                                  4.551    37.862
y_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                                  0.612    38.473
y_dffe_Q.QD[0] (Q_FRAG)                                                  3.066    41.539
data arrival time                                                                 41.539

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
y_dffe_Q.QCK[0] (Q_FRAG)                                                14.649    14.649
clock uncertainty                                                        0.000    14.649
cell setup time                                                          0.105    14.755
data required time                                                                14.755
----------------------------------------------------------------------------------------
data required time                                                                14.755
data arrival time                                                                -41.539
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -26.784


#Path 46
Startpoint: q1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                               15.245    15.245
q1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                               1.701    16.946
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       7.792    24.738
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.043
q1_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                6.016    32.059
q1_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.251    33.310
q1_dffe_Q.QD[0] (Q_FRAG)                                                 4.939    38.249
data arrival time                                                                 38.249

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                               15.245    15.245
clock uncertainty                                                        0.000    15.245
cell setup time                                                          0.105    15.350
data required time                                                                15.350
----------------------------------------------------------------------------------------
data required time                                                                15.350
data arrival time                                                                -38.249
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -22.899


#Path 47
Startpoint: q1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : a_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                               15.245    15.245
q1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                               1.701    16.946
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       7.792    24.738
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.043
a_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 5.160    31.203
a_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    32.454
a_dffe_Q.QD[0] (Q_FRAG)                                                  4.855    37.309
data arrival time                                                                 37.309

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                                14.817    14.817
clock uncertainty                                                        0.000    14.817
cell setup time                                                          0.105    14.923
data required time                                                                14.923
----------------------------------------------------------------------------------------
data required time                                                                14.923
data arrival time                                                                -37.309
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -22.386


#Path 48
Startpoint: q1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q2_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                               15.245    15.245
q1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                               1.701    16.946
f_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       6.978    23.924
f_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    25.330
q2_dffe_Q_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                                4.345    29.675
q2_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.501    31.176
q2_dffe_Q.QD[0] (Q_FRAG)                                                 3.455    34.631
data arrival time                                                                 34.631

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q2_dffe_Q.QCK[0] (Q_FRAG)                                               12.159    12.159
clock uncertainty                                                        0.000    12.159
cell setup time                                                          0.105    12.264
data required time                                                                12.264
----------------------------------------------------------------------------------------
data required time                                                                12.264
data arrival time                                                                -34.631
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -22.366


#Path 49
Startpoint: q1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : c_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                               15.245    15.245
q1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                               1.701    16.946
f_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       6.978    23.924
f_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    25.330
q2_dffe_Q_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                                4.345    29.675
q2_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.501    31.176
c_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 2.551    33.727
c_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    35.189
c_dffe_Q.QD[0] (Q_FRAG)                                                  0.000    35.189
data arrival time                                                                 35.189

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                                12.866    12.866
clock uncertainty                                                        0.000    12.866
cell setup time                                                          0.105    12.972
data required time                                                                12.972
----------------------------------------------------------------------------------------
data required time                                                                12.972
data arrival time                                                                -35.189
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -22.217


#Path 50
Startpoint: q1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                               15.245    15.245
q1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                               1.701    16.946
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       7.792    24.738
a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.043
a_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 5.160    31.203
a_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    32.454
d_dffe_Q.QD[0] (Q_FRAG)                                                  2.371    34.826
data arrival time                                                                 34.826

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                                13.091    13.091
clock uncertainty                                                        0.000    13.091
cell setup time                                                          0.105    13.197
data required time                                                                13.197
----------------------------------------------------------------------------------------
data required time                                                                13.197
data arrival time                                                                -34.826
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -21.629


#Path 51
Startpoint: q1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : f_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                               15.245    15.245
q1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                               1.701    16.946
f_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       6.978    23.924
f_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    25.330
f_dffe_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.494    28.824
f_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    30.129
f_dffe_Q.QD[0] (Q_FRAG)                                                  0.000    30.129
data arrival time                                                                 30.129

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                                13.726    13.726
clock uncertainty                                                        0.000    13.726
cell setup time                                                          0.105    13.831
data required time                                                                13.831
----------------------------------------------------------------------------------------
data required time                                                                13.831
data arrival time                                                                -30.129
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -16.298


#Path 52
Startpoint: q1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : q3_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                       15.245    15.245
q1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    16.946
q3_dffe_Q_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                        7.425    24.371
q3_dffe_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.367
q3_dffe_Q.QD[0] (Q_FRAG)                                         0.000    25.367
data arrival time                                                         25.367

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
q3_dffe_Q.QCK[0] (Q_FRAG)                                       12.893    12.893
clock uncertainty                                                0.000    12.893
cell setup time                                                  0.105    12.998
data required time                                                        12.998
--------------------------------------------------------------------------------
data required time                                                        12.998
data arrival time                                                        -25.367
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.369


#Path 53
Startpoint: q1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : g_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                       15.245    15.245
q1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    16.946
g_dffe_Q_D_LUT4_O.c_frag.BAB[0] (C_FRAG)                         5.229    22.175
g_dffe_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                          1.305    23.481
g_dffe_Q.QD[0] (Q_FRAG)                                          0.000    23.481
data arrival time                                                         23.481

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                        13.936    13.936
clock uncertainty                                                0.000    13.936
cell setup time                                                  0.105    14.041
data required time                                                        14.041
--------------------------------------------------------------------------------
data required time                                                        14.041
data arrival time                                                        -23.481
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.439


#Path 54
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.754    13.754
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    15.455
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                3.258    18.713
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.612    19.325
led_dffe_Q.QD[0] (Q_FRAG)                                        3.111    22.436
data arrival time                                                         22.436

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.754    13.754
clock uncertainty                                                0.000    13.754
cell setup time                                                  0.105    13.859
data required time                                                        13.859
--------------------------------------------------------------------------------
data required time                                                        13.859
data arrival time                                                        -22.436
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.577


#Path 55
Startpoint: q1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : e_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
q1_dffe_Q.QCK[0] (Q_FRAG)                                       15.245    15.245
q1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    16.946
e_dffe_Q_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                         4.282    21.228
e_dffe_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    22.224
e_dffe_Q.QD[0] (Q_FRAG)                                          0.000    22.224
data arrival time                                                         22.224

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                        13.957    13.957
clock uncertainty                                                0.000    13.957
cell setup time                                                  0.105    14.062
data required time                                                        14.062
--------------------------------------------------------------------------------
data required time                                                        14.062
data arrival time                                                        -22.224
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.161


#End of timing report
