	component altera_xcvr_atx_pll_ip is
		port (
			mcgb_cal_busy : out std_logic;        -- mcgb_cal_busy
			pll_cal_busy  : out std_logic;        -- pll_cal_busy
			pll_locked    : out std_logic;        -- pll_locked
			pll_powerdown : in  std_logic := 'X'; -- pll_powerdown
			pll_refclk0   : in  std_logic := 'X'; -- clk
			tx_serial_clk : out std_logic         -- clk
		);
	end component altera_xcvr_atx_pll_ip;

