{"text": "This is Google s cache of http www vdlande com VHDL attrib html It is a snapshot of the page as it appeared on Sep 17 2 9 19 8 34 GMT The current page could have changed in the meantime Learn moreText only version These search terms are highlighted vhdl These terms only appear in links pointing to this page attrib AttributesAttribute used in EntityArchitecturePackagePackage Body Syntax object attribute name See LRM sections 14 1 4 4 5 1 and 6 6 Rules and Examples Attributes supply additional information about an item e g a signal variable type or component Certain attributes are predefined for types array objects and signals These are some of the predefined attributes for scalar types constrained array types and any objects declared to be of array types They are the same type as the object scalar or the index array Name DefinitionX highThe upper bound of XX lowThe lower bound of XX leftThe leftmost bound of XX rightThe rightmost bound of XThese are predefined only constrained array types and any objects declared to be of array types Name DefinitionX rangeThe range of XX reverse rangeThe range of X back to front X lengthX high X low 1 integer These attributes are predefined for any signal X Name DefinitionX eventTrue when signal X changes boolean X activeTrue when signal X assigned to boolean X last eventWhen signal X last changed time X last activeWhen signal X was last assigned to time X last valuePrevious value of X same type as X These attributes create a new signal based on signal X Name DefinitionX delayed T Signal X delayed by T same type as X X stable T True if X unaltered for time T boolean X quiet T True if X is unassigned for time T boolean X transaction Toggles when X is assigned bit User defined attributes may be declared These do not affect simulation but may be used to supply information to other tools e g for layout or synthesis type IC PACKAGE is DIL PLCC PGA attribute PTYPE ICPACKAGE attribute PTYPE of U1 component is PLCC attribute PTYPE of U2 component is DIL Synthesis Issues Logic synthesis tools usually support the predefined attributes high low left right range reverse range length and event Some tools support last value and stable Several synthesis vendors define a set of attributes to supply synthesis directives such as area or timing constraints enumeration encoding etc Whats New in 93 VHDL 93 has several new predefined attributes Name DefinitionX driving True if a process is driving signal XX driving value Value a process is driving signal X withX ascending True if index range of X is ascendingX image literal String representation of enumeration literalX simple name String equivalent to the name of XX instance name Path downto and including X excluding entity and architecture namesX path name Path downto and including X excluding entity and architecture names The group construct allows collections of VHDL objects of different classes to be grouped together to allow common attributes to be set for the elements of these groups ", "_id": "http://www.ics.uci.edu/~jmoorkan/vhdlref/attrib.html", "title": "vhdl reference guide - attributes", "html": "<html><head><meta http-equiv=\"Content-Type\" content=\"text/html; charset=us-ascii\">\n<!-- base href=\"http://www.vdlande.com/VHDL/attrib.html\" --><title>VHDL Reference Guide - Attributes</title></head><body bgcolor=\"mintcream\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;\">This is Google's cache of <a href=\"http://www.vdlande.com/VHDL/attrib.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">http://www.vdlande.com/VHDL/attrib.html</a>. It is a snapshot of the page as it appeared on Sep 17, 2009 19:08:34 GMT. The <a href=\"http://www.vdlande.com/VHDL/attrib.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Learn more</a><br><br><div style=\"float: right;\"><a href=\"http://74.125.155.132/search?q=cache:Dv3wULq8uc8J:www.vdlande.com/VHDL/attrib.html+site:www.vdlande.com+vhdl+attrib&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight: bold;\">attrib</span>&nbsp;&nbsp;</div></div></div><div style=\"position: relative;\">\n\n\n\n\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\">\n<caption><b>Attributes</b></caption>\n<tbody><tr><td colspan=\"3\"><hr></td></tr>\n<tr>\n<td bgcolor=\"lightcyan\">Attribute</td>\n<td>---- used in ----&gt;</td>\n<td bgcolor=\"lightgreen\">Entity<br>Architecture<br>Package<br>Package Body</td>\n</tr>\n</tbody></table>\n\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Syntax</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"40%\">\n<tbody><tr>\n<td>object'attribute_name</td>\n</tr>\n</tbody></table>\n</div>\n<p>\n\n</p><div align=\"center\">\nSee LRM sections 14.1, 4.4, 5.1 and 6.6\n\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Rules and Examples</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"90%\">\n<tbody><tr>\n<td valign=\"top\">Attributes supply additional information about an item, e.g. a signal, variable,\ntype or component. Certain attributes are predefined for types, array objects and signals.</td>\n<td>These are some of the predefined attributes for scalar types,\nconstrained array types and any objects declared to be of array types.\nThey are the same type as the object (scalar), or the index (array):\n<table border=\"0\">\n<tbody><tr><th>Name</th><th>&nbsp;</th><th>Definition</th></tr>\n<tr><td>X'high</td><td></td><td>The upper bound of X</td></tr>\n<tr><td>X'low</td><td></td><td>The lower bound of X</td></tr>\n<tr><td>X'left</td><td></td><td>The leftmost bound of X</td></tr>\n<tr><td>X'right</td><td></td><td>The rightmost bound of X</td></tr>\n</tbody></table></td>\n</tr><tr>\n<td colspan=\"2\">These are predefined only constrained array types and any objects\ndeclared to be of array types:\n<table border=\"0\">\n<tbody><tr><th>Name</th><th>&nbsp;</th><th>Definition</th></tr>\n<tr><td>X'range</td><td></td><td>The range of X</td></tr>\n<tr><td>X'reverse_range</td><td></td><td>The range of X \"back to front\"</td></tr>\n<tr><td>X'length</td><td></td><td>X'high - X'low + 1 (integer)</td></tr>\n</tbody></table>\n</td>\n</tr>\n<tr>\n<td colspan=\"2\">These attributes are predefined for any signal X:\n<table border=\"0\">\n<tbody><tr><th>Name</th><th>&nbsp;</th><th>Definition</th></tr>\n<tr><td>X'event</td><td></td><td>True when signal X changes (boolean)</td></tr>\n<tr><td>X'active</td><td></td><td>True when signal X assigned to (boolean)</td></tr>\n<tr><td>X'last_event</td><td></td><td>When signal X last changed (time)</td></tr>\n<tr><td>X'last_active</td><td></td><td>When signal X was last assigned to (time)</td></tr>\n<tr><td>X'last_value</td><td></td><td>Previous value of X (same type as X)</td></tr>\n</tbody></table>\n</td>\n</tr>\n<tr>\n<td colspan=\"2\">These attributes create a <b>new signal</b>, based on signal X:\n<table border=\"0\">\n<tbody><tr><th>Name</th><th>&nbsp;</th><th>Definition</th></tr>\n<tr><td>X'delayed(T)</td><td></td><td>Signal X delayed by T (same type as X)</td></tr>\n<tr><td>X'stable(T)</td><td></td><td>True if X unaltered for time T (boolean)</td></tr>\n<tr><td>X'quiet(T)</td><td></td><td>True if X is unassigned for time T (boolean)</td></tr>\n<tr><td>X'transaction</td><td></td><td>\"Toggles\" when X is assigned (bit)</td></tr>\n</tbody></table>\n</td>\n</tr>\n<tr>\n<td colspan=\"2\"><b>User defined attributes</b> may be declared. These do not affect simulation,\nbut may be used to supply information to other tools, e.g. for layout or synthesis:\n<pre>type IC_PACKAGE is (DIL, PLCC, PGA);\nattribute PTYPE: ICPACKAGE;\nattribute PTYPE of U1 : component is PLCC;\nattribute PTYPE of U2 : component is DIL;\n</pre>\n</td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Synthesis Issues</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\nLogic synthesis tools usually support the predefined attributes <b>'high, 'low,\n'left, 'right, 'range, reverse_range, 'length</b> and <b>'event</b>. Some tools\nsupport <b>'last_value</b> and <b>'stable</b>\n</p><p>\nSeveral synthesis vendors define a set of attributes to supply synthesis directives\nsuch as area or timing constraints, enumeration encoding etc.\n</p></div>\n\n<div align=\"center\">\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Whats New in '93</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n\n<b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93 has several new predefined attributes:</p><p>\n<table>\n<tbody><tr><th>Name</th><th>&nbsp;</th><th>Definition</th></tr>\n<tr><td>X'driving</td><td>&nbsp;</td><td>True if a process is driving signal X</td></tr>\n<tr><td>X'driving_value</td><td>&nbsp;</td><td>Value a process is driving signal X with</td></tr>\n<tr><td>X'ascending</td><td>&nbsp;</td><td>True if index range of X is ascending</td></tr>\n<tr><td>X'image(literal)</td><td>&nbsp;</td><td>String representation of enumeration literal</td></tr>\n<tr><td>X'simple_name</td><td>&nbsp;</td><td>String equivalent to the name of X</td></tr>\n<tr><td>X'instance_name</td><td>&nbsp;</td><td>Path downto and including X, excluding entity and architecture names</td></tr>\n<tr><td>X'path_name</td><td>&nbsp;</td><td>Path downto and including X, excluding entity and architecture names</td></tr>\n</tbody></table>\n</p><p>\nThe <b>group</b> construct allows collections of <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b> objects of different classes to be\ngrouped together to allow common attributes to be set for the elements of these groups.\n\n</p></div>\n\n<hr width=\"80%\">\n</div></body></html>", "id": 10836.0}