

================================================================
== Vivado HLS Report for 'array_addition'
================================================================
* Date:           Tue Feb 18 19:49:32 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        vivado_hls_examples
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.806|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 514
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x i32]* %a, i64 0, i64 0" [vivado_hls_examples/array_addition.c:7]   --->   Operation 515 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [2/2] (3.25ns)   --->   "%a_load = load i32* %a_addr, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 516 'load' 'a_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [1024 x i32]* %b, i64 0, i64 0" [vivado_hls_examples/array_addition.c:7]   --->   Operation 517 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [2/2] (3.25ns)   --->   "%b_load = load i32* %b_addr, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 518 'load' 'b_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1024 x i32]* %a, i64 0, i64 1" [vivado_hls_examples/array_addition.c:7]   --->   Operation 519 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [2/2] (3.25ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 520 'load' 'a_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [1024 x i32]* %b, i64 0, i64 1" [vivado_hls_examples/array_addition.c:7]   --->   Operation 521 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [2/2] (3.25ns)   --->   "%b_load_1 = load i32* %b_addr_1, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 522 'load' 'b_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 523 [1/2] (3.25ns)   --->   "%a_load = load i32* %a_addr, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 523 'load' 'a_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 524 [1/2] (3.25ns)   --->   "%b_load = load i32* %b_addr, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 524 'load' 'b_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 525 [1/1] (2.55ns)   --->   "%add_ln7 = add nsw i32 %a_load, %b_load" [vivado_hls_examples/array_addition.c:7]   --->   Operation 525 'add' 'add_ln7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/2] (3.25ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 526 'load' 'a_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 527 [1/2] (3.25ns)   --->   "%b_load_1 = load i32* %b_addr_1, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 527 'load' 'b_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 528 [1/1] (2.55ns)   --->   "%add_ln7_1 = add nsw i32 %a_load_1, %b_load_1" [vivado_hls_examples/array_addition.c:7]   --->   Operation 528 'add' 'add_ln7_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [1024 x i32]* %a, i64 0, i64 2" [vivado_hls_examples/array_addition.c:7]   --->   Operation 529 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [2/2] (3.25ns)   --->   "%a_load_2 = load i32* %a_addr_2, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 530 'load' 'a_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [1024 x i32]* %b, i64 0, i64 2" [vivado_hls_examples/array_addition.c:7]   --->   Operation 531 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [2/2] (3.25ns)   --->   "%b_load_2 = load i32* %b_addr_2, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 532 'load' 'b_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [1024 x i32]* %a, i64 0, i64 3" [vivado_hls_examples/array_addition.c:7]   --->   Operation 533 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [2/2] (3.25ns)   --->   "%a_load_3 = load i32* %a_addr_3, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 534 'load' 'a_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [1024 x i32]* %b, i64 0, i64 3" [vivado_hls_examples/array_addition.c:7]   --->   Operation 535 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [2/2] (3.25ns)   --->   "%b_load_3 = load i32* %b_addr_3, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 536 'load' 'b_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 537 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [1024 x i32]* %c, i64 0, i64 0" [vivado_hls_examples/array_addition.c:7]   --->   Operation 537 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 538 [1/1] (3.25ns)   --->   "store i32 %add_ln7, i32* %c_addr, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 538 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 539 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [1024 x i32]* %c, i64 0, i64 1" [vivado_hls_examples/array_addition.c:7]   --->   Operation 539 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1, i32* %c_addr_1, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 540 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 541 [1/2] (3.25ns)   --->   "%a_load_2 = load i32* %a_addr_2, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 541 'load' 'a_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 542 [1/2] (3.25ns)   --->   "%b_load_2 = load i32* %b_addr_2, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 542 'load' 'b_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 543 [1/1] (2.55ns)   --->   "%add_ln7_2 = add nsw i32 %a_load_2, %b_load_2" [vivado_hls_examples/array_addition.c:7]   --->   Operation 543 'add' 'add_ln7_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 544 [1/2] (3.25ns)   --->   "%a_load_3 = load i32* %a_addr_3, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 544 'load' 'a_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 545 [1/2] (3.25ns)   --->   "%b_load_3 = load i32* %b_addr_3, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 545 'load' 'b_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 546 [1/1] (2.55ns)   --->   "%add_ln7_3 = add nsw i32 %a_load_3, %b_load_3" [vivado_hls_examples/array_addition.c:7]   --->   Operation 546 'add' 'add_ln7_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [1024 x i32]* %a, i64 0, i64 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 547 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [2/2] (3.25ns)   --->   "%a_load_4 = load i32* %a_addr_4, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 548 'load' 'a_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr [1024 x i32]* %b, i64 0, i64 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 549 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 550 [2/2] (3.25ns)   --->   "%b_load_4 = load i32* %b_addr_4, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 550 'load' 'b_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 551 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [1024 x i32]* %a, i64 0, i64 5" [vivado_hls_examples/array_addition.c:7]   --->   Operation 551 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 552 [2/2] (3.25ns)   --->   "%a_load_5 = load i32* %a_addr_5, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 552 'load' 'a_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr [1024 x i32]* %b, i64 0, i64 5" [vivado_hls_examples/array_addition.c:7]   --->   Operation 553 'getelementptr' 'b_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [2/2] (3.25ns)   --->   "%b_load_5 = load i32* %b_addr_5, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 554 'load' 'b_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr [1024 x i32]* %c, i64 0, i64 2" [vivado_hls_examples/array_addition.c:7]   --->   Operation 555 'getelementptr' 'c_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 556 [1/1] (3.25ns)   --->   "store i32 %add_ln7_2, i32* %c_addr_2, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 556 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr [1024 x i32]* %c, i64 0, i64 3" [vivado_hls_examples/array_addition.c:7]   --->   Operation 557 'getelementptr' 'c_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 558 [1/1] (3.25ns)   --->   "store i32 %add_ln7_3, i32* %c_addr_3, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 558 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 559 [1/2] (3.25ns)   --->   "%a_load_4 = load i32* %a_addr_4, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 559 'load' 'a_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 560 [1/2] (3.25ns)   --->   "%b_load_4 = load i32* %b_addr_4, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 560 'load' 'b_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 561 [1/1] (2.55ns)   --->   "%add_ln7_4 = add nsw i32 %a_load_4, %b_load_4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 561 'add' 'add_ln7_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 562 [1/2] (3.25ns)   --->   "%a_load_5 = load i32* %a_addr_5, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 562 'load' 'a_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 563 [1/2] (3.25ns)   --->   "%b_load_5 = load i32* %b_addr_5, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 563 'load' 'b_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 564 [1/1] (2.55ns)   --->   "%add_ln7_5 = add nsw i32 %a_load_5, %b_load_5" [vivado_hls_examples/array_addition.c:7]   --->   Operation 564 'add' 'add_ln7_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [1024 x i32]* %a, i64 0, i64 6" [vivado_hls_examples/array_addition.c:7]   --->   Operation 565 'getelementptr' 'a_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 566 [2/2] (3.25ns)   --->   "%a_load_6 = load i32* %a_addr_6, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 566 'load' 'a_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr [1024 x i32]* %b, i64 0, i64 6" [vivado_hls_examples/array_addition.c:7]   --->   Operation 567 'getelementptr' 'b_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 568 [2/2] (3.25ns)   --->   "%b_load_6 = load i32* %b_addr_6, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 568 'load' 'b_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [1024 x i32]* %a, i64 0, i64 7" [vivado_hls_examples/array_addition.c:7]   --->   Operation 569 'getelementptr' 'a_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 570 [2/2] (3.25ns)   --->   "%a_load_7 = load i32* %a_addr_7, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 570 'load' 'a_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr [1024 x i32]* %b, i64 0, i64 7" [vivado_hls_examples/array_addition.c:7]   --->   Operation 571 'getelementptr' 'b_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 572 [2/2] (3.25ns)   --->   "%b_load_7 = load i32* %b_addr_7, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 572 'load' 'b_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "%c_addr_4 = getelementptr [1024 x i32]* %c, i64 0, i64 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 573 'getelementptr' 'c_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 574 [1/1] (3.25ns)   --->   "store i32 %add_ln7_4, i32* %c_addr_4, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 574 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "%c_addr_5 = getelementptr [1024 x i32]* %c, i64 0, i64 5" [vivado_hls_examples/array_addition.c:7]   --->   Operation 575 'getelementptr' 'c_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (3.25ns)   --->   "store i32 %add_ln7_5, i32* %c_addr_5, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 576 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 577 [1/2] (3.25ns)   --->   "%a_load_6 = load i32* %a_addr_6, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 577 'load' 'a_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 578 [1/2] (3.25ns)   --->   "%b_load_6 = load i32* %b_addr_6, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 578 'load' 'b_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 579 [1/1] (2.55ns)   --->   "%add_ln7_6 = add nsw i32 %a_load_6, %b_load_6" [vivado_hls_examples/array_addition.c:7]   --->   Operation 579 'add' 'add_ln7_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 580 [1/2] (3.25ns)   --->   "%a_load_7 = load i32* %a_addr_7, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 580 'load' 'a_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 581 [1/2] (3.25ns)   --->   "%b_load_7 = load i32* %b_addr_7, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 581 'load' 'b_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 582 [1/1] (2.55ns)   --->   "%add_ln7_7 = add nsw i32 %a_load_7, %b_load_7" [vivado_hls_examples/array_addition.c:7]   --->   Operation 582 'add' 'add_ln7_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 583 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [1024 x i32]* %a, i64 0, i64 8" [vivado_hls_examples/array_addition.c:7]   --->   Operation 583 'getelementptr' 'a_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 584 [2/2] (3.25ns)   --->   "%a_load_8 = load i32* %a_addr_8, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 584 'load' 'a_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr [1024 x i32]* %b, i64 0, i64 8" [vivado_hls_examples/array_addition.c:7]   --->   Operation 585 'getelementptr' 'b_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 586 [2/2] (3.25ns)   --->   "%b_load_8 = load i32* %b_addr_8, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 586 'load' 'b_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [1024 x i32]* %a, i64 0, i64 9" [vivado_hls_examples/array_addition.c:7]   --->   Operation 587 'getelementptr' 'a_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 588 [2/2] (3.25ns)   --->   "%a_load_9 = load i32* %a_addr_9, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 588 'load' 'a_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr [1024 x i32]* %b, i64 0, i64 9" [vivado_hls_examples/array_addition.c:7]   --->   Operation 589 'getelementptr' 'b_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 590 [2/2] (3.25ns)   --->   "%b_load_9 = load i32* %b_addr_9, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 590 'load' 'b_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 5.80>
ST_6 : Operation 591 [1/1] (0.00ns)   --->   "%c_addr_6 = getelementptr [1024 x i32]* %c, i64 0, i64 6" [vivado_hls_examples/array_addition.c:7]   --->   Operation 591 'getelementptr' 'c_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 592 [1/1] (3.25ns)   --->   "store i32 %add_ln7_6, i32* %c_addr_6, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 592 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 593 [1/1] (0.00ns)   --->   "%c_addr_7 = getelementptr [1024 x i32]* %c, i64 0, i64 7" [vivado_hls_examples/array_addition.c:7]   --->   Operation 593 'getelementptr' 'c_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 594 [1/1] (3.25ns)   --->   "store i32 %add_ln7_7, i32* %c_addr_7, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 594 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 595 [1/2] (3.25ns)   --->   "%a_load_8 = load i32* %a_addr_8, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 595 'load' 'a_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 596 [1/2] (3.25ns)   --->   "%b_load_8 = load i32* %b_addr_8, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 596 'load' 'b_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 597 [1/1] (2.55ns)   --->   "%add_ln7_8 = add nsw i32 %a_load_8, %b_load_8" [vivado_hls_examples/array_addition.c:7]   --->   Operation 597 'add' 'add_ln7_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 598 [1/2] (3.25ns)   --->   "%a_load_9 = load i32* %a_addr_9, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 598 'load' 'a_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 599 [1/2] (3.25ns)   --->   "%b_load_9 = load i32* %b_addr_9, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 599 'load' 'b_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 600 [1/1] (2.55ns)   --->   "%add_ln7_9 = add nsw i32 %a_load_9, %b_load_9" [vivado_hls_examples/array_addition.c:7]   --->   Operation 600 'add' 'add_ln7_9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 601 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [1024 x i32]* %a, i64 0, i64 10" [vivado_hls_examples/array_addition.c:7]   --->   Operation 601 'getelementptr' 'a_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 602 [2/2] (3.25ns)   --->   "%a_load_10 = load i32* %a_addr_10, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 602 'load' 'a_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 603 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr [1024 x i32]* %b, i64 0, i64 10" [vivado_hls_examples/array_addition.c:7]   --->   Operation 603 'getelementptr' 'b_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 604 [2/2] (3.25ns)   --->   "%b_load_10 = load i32* %b_addr_10, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 604 'load' 'b_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 605 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [1024 x i32]* %a, i64 0, i64 11" [vivado_hls_examples/array_addition.c:7]   --->   Operation 605 'getelementptr' 'a_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 606 [2/2] (3.25ns)   --->   "%a_load_11 = load i32* %a_addr_11, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 606 'load' 'a_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 607 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr [1024 x i32]* %b, i64 0, i64 11" [vivado_hls_examples/array_addition.c:7]   --->   Operation 607 'getelementptr' 'b_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 608 [2/2] (3.25ns)   --->   "%b_load_11 = load i32* %b_addr_11, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 608 'load' 'b_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 5.80>
ST_7 : Operation 609 [1/1] (0.00ns)   --->   "%c_addr_8 = getelementptr [1024 x i32]* %c, i64 0, i64 8" [vivado_hls_examples/array_addition.c:7]   --->   Operation 609 'getelementptr' 'c_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 610 [1/1] (3.25ns)   --->   "store i32 %add_ln7_8, i32* %c_addr_8, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 610 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 611 [1/1] (0.00ns)   --->   "%c_addr_9 = getelementptr [1024 x i32]* %c, i64 0, i64 9" [vivado_hls_examples/array_addition.c:7]   --->   Operation 611 'getelementptr' 'c_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 612 [1/1] (3.25ns)   --->   "store i32 %add_ln7_9, i32* %c_addr_9, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 612 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 613 [1/2] (3.25ns)   --->   "%a_load_10 = load i32* %a_addr_10, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 613 'load' 'a_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 614 [1/2] (3.25ns)   --->   "%b_load_10 = load i32* %b_addr_10, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 614 'load' 'b_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 615 [1/1] (2.55ns)   --->   "%add_ln7_10 = add nsw i32 %a_load_10, %b_load_10" [vivado_hls_examples/array_addition.c:7]   --->   Operation 615 'add' 'add_ln7_10' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 616 [1/2] (3.25ns)   --->   "%a_load_11 = load i32* %a_addr_11, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 616 'load' 'a_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 617 [1/2] (3.25ns)   --->   "%b_load_11 = load i32* %b_addr_11, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 617 'load' 'b_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 618 [1/1] (2.55ns)   --->   "%add_ln7_11 = add nsw i32 %a_load_11, %b_load_11" [vivado_hls_examples/array_addition.c:7]   --->   Operation 618 'add' 'add_ln7_11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 619 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [1024 x i32]* %a, i64 0, i64 12" [vivado_hls_examples/array_addition.c:7]   --->   Operation 619 'getelementptr' 'a_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 620 [2/2] (3.25ns)   --->   "%a_load_12 = load i32* %a_addr_12, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 620 'load' 'a_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 621 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr [1024 x i32]* %b, i64 0, i64 12" [vivado_hls_examples/array_addition.c:7]   --->   Operation 621 'getelementptr' 'b_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 622 [2/2] (3.25ns)   --->   "%b_load_12 = load i32* %b_addr_12, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 622 'load' 'b_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 623 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [1024 x i32]* %a, i64 0, i64 13" [vivado_hls_examples/array_addition.c:7]   --->   Operation 623 'getelementptr' 'a_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 624 [2/2] (3.25ns)   --->   "%a_load_13 = load i32* %a_addr_13, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 624 'load' 'a_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 625 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr [1024 x i32]* %b, i64 0, i64 13" [vivado_hls_examples/array_addition.c:7]   --->   Operation 625 'getelementptr' 'b_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 626 [2/2] (3.25ns)   --->   "%b_load_13 = load i32* %b_addr_13, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 626 'load' 'b_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 627 [1/1] (0.00ns)   --->   "%c_addr_10 = getelementptr [1024 x i32]* %c, i64 0, i64 10" [vivado_hls_examples/array_addition.c:7]   --->   Operation 627 'getelementptr' 'c_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 628 [1/1] (3.25ns)   --->   "store i32 %add_ln7_10, i32* %c_addr_10, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 629 [1/1] (0.00ns)   --->   "%c_addr_11 = getelementptr [1024 x i32]* %c, i64 0, i64 11" [vivado_hls_examples/array_addition.c:7]   --->   Operation 629 'getelementptr' 'c_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 630 [1/1] (3.25ns)   --->   "store i32 %add_ln7_11, i32* %c_addr_11, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 630 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 631 [1/2] (3.25ns)   --->   "%a_load_12 = load i32* %a_addr_12, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 631 'load' 'a_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 632 [1/2] (3.25ns)   --->   "%b_load_12 = load i32* %b_addr_12, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 632 'load' 'b_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 633 [1/1] (2.55ns)   --->   "%add_ln7_12 = add nsw i32 %a_load_12, %b_load_12" [vivado_hls_examples/array_addition.c:7]   --->   Operation 633 'add' 'add_ln7_12' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 634 [1/2] (3.25ns)   --->   "%a_load_13 = load i32* %a_addr_13, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 634 'load' 'a_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 635 [1/2] (3.25ns)   --->   "%b_load_13 = load i32* %b_addr_13, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 635 'load' 'b_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 636 [1/1] (2.55ns)   --->   "%add_ln7_13 = add nsw i32 %a_load_13, %b_load_13" [vivado_hls_examples/array_addition.c:7]   --->   Operation 636 'add' 'add_ln7_13' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 637 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [1024 x i32]* %a, i64 0, i64 14" [vivado_hls_examples/array_addition.c:7]   --->   Operation 637 'getelementptr' 'a_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 638 [2/2] (3.25ns)   --->   "%a_load_14 = load i32* %a_addr_14, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 638 'load' 'a_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 639 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr [1024 x i32]* %b, i64 0, i64 14" [vivado_hls_examples/array_addition.c:7]   --->   Operation 639 'getelementptr' 'b_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 640 [2/2] (3.25ns)   --->   "%b_load_14 = load i32* %b_addr_14, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 640 'load' 'b_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 641 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [1024 x i32]* %a, i64 0, i64 15" [vivado_hls_examples/array_addition.c:7]   --->   Operation 641 'getelementptr' 'a_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 642 [2/2] (3.25ns)   --->   "%a_load_15 = load i32* %a_addr_15, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 642 'load' 'a_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 643 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr [1024 x i32]* %b, i64 0, i64 15" [vivado_hls_examples/array_addition.c:7]   --->   Operation 643 'getelementptr' 'b_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 644 [2/2] (3.25ns)   --->   "%b_load_15 = load i32* %b_addr_15, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 644 'load' 'b_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 5.80>
ST_9 : Operation 645 [1/1] (0.00ns)   --->   "%c_addr_12 = getelementptr [1024 x i32]* %c, i64 0, i64 12" [vivado_hls_examples/array_addition.c:7]   --->   Operation 645 'getelementptr' 'c_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 646 [1/1] (3.25ns)   --->   "store i32 %add_ln7_12, i32* %c_addr_12, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 646 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 647 [1/1] (0.00ns)   --->   "%c_addr_13 = getelementptr [1024 x i32]* %c, i64 0, i64 13" [vivado_hls_examples/array_addition.c:7]   --->   Operation 647 'getelementptr' 'c_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 648 [1/1] (3.25ns)   --->   "store i32 %add_ln7_13, i32* %c_addr_13, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 648 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 649 [1/2] (3.25ns)   --->   "%a_load_14 = load i32* %a_addr_14, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 649 'load' 'a_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 650 [1/2] (3.25ns)   --->   "%b_load_14 = load i32* %b_addr_14, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 650 'load' 'b_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 651 [1/1] (2.55ns)   --->   "%add_ln7_14 = add nsw i32 %a_load_14, %b_load_14" [vivado_hls_examples/array_addition.c:7]   --->   Operation 651 'add' 'add_ln7_14' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 652 [1/2] (3.25ns)   --->   "%a_load_15 = load i32* %a_addr_15, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 652 'load' 'a_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 653 [1/2] (3.25ns)   --->   "%b_load_15 = load i32* %b_addr_15, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 653 'load' 'b_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 654 [1/1] (2.55ns)   --->   "%add_ln7_15 = add nsw i32 %a_load_15, %b_load_15" [vivado_hls_examples/array_addition.c:7]   --->   Operation 654 'add' 'add_ln7_15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 655 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [1024 x i32]* %a, i64 0, i64 16" [vivado_hls_examples/array_addition.c:7]   --->   Operation 655 'getelementptr' 'a_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 656 [2/2] (3.25ns)   --->   "%a_load_16 = load i32* %a_addr_16, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 656 'load' 'a_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 657 [1/1] (0.00ns)   --->   "%b_addr_16 = getelementptr [1024 x i32]* %b, i64 0, i64 16" [vivado_hls_examples/array_addition.c:7]   --->   Operation 657 'getelementptr' 'b_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 658 [2/2] (3.25ns)   --->   "%b_load_16 = load i32* %b_addr_16, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 658 'load' 'b_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 659 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [1024 x i32]* %a, i64 0, i64 17" [vivado_hls_examples/array_addition.c:7]   --->   Operation 659 'getelementptr' 'a_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 660 [2/2] (3.25ns)   --->   "%a_load_17 = load i32* %a_addr_17, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 660 'load' 'a_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 661 [1/1] (0.00ns)   --->   "%b_addr_17 = getelementptr [1024 x i32]* %b, i64 0, i64 17" [vivado_hls_examples/array_addition.c:7]   --->   Operation 661 'getelementptr' 'b_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 662 [2/2] (3.25ns)   --->   "%b_load_17 = load i32* %b_addr_17, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 662 'load' 'b_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 5.80>
ST_10 : Operation 663 [1/1] (0.00ns)   --->   "%c_addr_14 = getelementptr [1024 x i32]* %c, i64 0, i64 14" [vivado_hls_examples/array_addition.c:7]   --->   Operation 663 'getelementptr' 'c_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 664 [1/1] (3.25ns)   --->   "store i32 %add_ln7_14, i32* %c_addr_14, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 664 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 665 [1/1] (0.00ns)   --->   "%c_addr_15 = getelementptr [1024 x i32]* %c, i64 0, i64 15" [vivado_hls_examples/array_addition.c:7]   --->   Operation 665 'getelementptr' 'c_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 666 [1/1] (3.25ns)   --->   "store i32 %add_ln7_15, i32* %c_addr_15, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 666 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 667 [1/2] (3.25ns)   --->   "%a_load_16 = load i32* %a_addr_16, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 667 'load' 'a_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 668 [1/2] (3.25ns)   --->   "%b_load_16 = load i32* %b_addr_16, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 668 'load' 'b_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 669 [1/1] (2.55ns)   --->   "%add_ln7_16 = add nsw i32 %a_load_16, %b_load_16" [vivado_hls_examples/array_addition.c:7]   --->   Operation 669 'add' 'add_ln7_16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 670 [1/2] (3.25ns)   --->   "%a_load_17 = load i32* %a_addr_17, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 670 'load' 'a_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 671 [1/2] (3.25ns)   --->   "%b_load_17 = load i32* %b_addr_17, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 671 'load' 'b_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 672 [1/1] (2.55ns)   --->   "%add_ln7_17 = add nsw i32 %a_load_17, %b_load_17" [vivado_hls_examples/array_addition.c:7]   --->   Operation 672 'add' 'add_ln7_17' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 673 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [1024 x i32]* %a, i64 0, i64 18" [vivado_hls_examples/array_addition.c:7]   --->   Operation 673 'getelementptr' 'a_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 674 [2/2] (3.25ns)   --->   "%a_load_18 = load i32* %a_addr_18, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 674 'load' 'a_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 675 [1/1] (0.00ns)   --->   "%b_addr_18 = getelementptr [1024 x i32]* %b, i64 0, i64 18" [vivado_hls_examples/array_addition.c:7]   --->   Operation 675 'getelementptr' 'b_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 676 [2/2] (3.25ns)   --->   "%b_load_18 = load i32* %b_addr_18, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 676 'load' 'b_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 677 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [1024 x i32]* %a, i64 0, i64 19" [vivado_hls_examples/array_addition.c:7]   --->   Operation 677 'getelementptr' 'a_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 678 [2/2] (3.25ns)   --->   "%a_load_19 = load i32* %a_addr_19, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 678 'load' 'a_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 679 [1/1] (0.00ns)   --->   "%b_addr_19 = getelementptr [1024 x i32]* %b, i64 0, i64 19" [vivado_hls_examples/array_addition.c:7]   --->   Operation 679 'getelementptr' 'b_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 680 [2/2] (3.25ns)   --->   "%b_load_19 = load i32* %b_addr_19, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 680 'load' 'b_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 5.80>
ST_11 : Operation 681 [1/1] (0.00ns)   --->   "%c_addr_16 = getelementptr [1024 x i32]* %c, i64 0, i64 16" [vivado_hls_examples/array_addition.c:7]   --->   Operation 681 'getelementptr' 'c_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 682 [1/1] (3.25ns)   --->   "store i32 %add_ln7_16, i32* %c_addr_16, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 682 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 683 [1/1] (0.00ns)   --->   "%c_addr_17 = getelementptr [1024 x i32]* %c, i64 0, i64 17" [vivado_hls_examples/array_addition.c:7]   --->   Operation 683 'getelementptr' 'c_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 684 [1/1] (3.25ns)   --->   "store i32 %add_ln7_17, i32* %c_addr_17, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 684 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 685 [1/2] (3.25ns)   --->   "%a_load_18 = load i32* %a_addr_18, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 685 'load' 'a_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 686 [1/2] (3.25ns)   --->   "%b_load_18 = load i32* %b_addr_18, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 686 'load' 'b_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 687 [1/1] (2.55ns)   --->   "%add_ln7_18 = add nsw i32 %a_load_18, %b_load_18" [vivado_hls_examples/array_addition.c:7]   --->   Operation 687 'add' 'add_ln7_18' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 688 [1/2] (3.25ns)   --->   "%a_load_19 = load i32* %a_addr_19, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 688 'load' 'a_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 689 [1/2] (3.25ns)   --->   "%b_load_19 = load i32* %b_addr_19, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 689 'load' 'b_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 690 [1/1] (2.55ns)   --->   "%add_ln7_19 = add nsw i32 %a_load_19, %b_load_19" [vivado_hls_examples/array_addition.c:7]   --->   Operation 690 'add' 'add_ln7_19' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 691 [1/1] (0.00ns)   --->   "%a_addr_20 = getelementptr [1024 x i32]* %a, i64 0, i64 20" [vivado_hls_examples/array_addition.c:7]   --->   Operation 691 'getelementptr' 'a_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 692 [2/2] (3.25ns)   --->   "%a_load_20 = load i32* %a_addr_20, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 692 'load' 'a_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 693 [1/1] (0.00ns)   --->   "%b_addr_20 = getelementptr [1024 x i32]* %b, i64 0, i64 20" [vivado_hls_examples/array_addition.c:7]   --->   Operation 693 'getelementptr' 'b_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 694 [2/2] (3.25ns)   --->   "%b_load_20 = load i32* %b_addr_20, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 694 'load' 'b_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 695 [1/1] (0.00ns)   --->   "%a_addr_21 = getelementptr [1024 x i32]* %a, i64 0, i64 21" [vivado_hls_examples/array_addition.c:7]   --->   Operation 695 'getelementptr' 'a_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 696 [2/2] (3.25ns)   --->   "%a_load_21 = load i32* %a_addr_21, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 696 'load' 'a_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 697 [1/1] (0.00ns)   --->   "%b_addr_21 = getelementptr [1024 x i32]* %b, i64 0, i64 21" [vivado_hls_examples/array_addition.c:7]   --->   Operation 697 'getelementptr' 'b_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 698 [2/2] (3.25ns)   --->   "%b_load_21 = load i32* %b_addr_21, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 698 'load' 'b_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 5.80>
ST_12 : Operation 699 [1/1] (0.00ns)   --->   "%c_addr_18 = getelementptr [1024 x i32]* %c, i64 0, i64 18" [vivado_hls_examples/array_addition.c:7]   --->   Operation 699 'getelementptr' 'c_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 700 [1/1] (3.25ns)   --->   "store i32 %add_ln7_18, i32* %c_addr_18, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 700 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 701 [1/1] (0.00ns)   --->   "%c_addr_19 = getelementptr [1024 x i32]* %c, i64 0, i64 19" [vivado_hls_examples/array_addition.c:7]   --->   Operation 701 'getelementptr' 'c_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 702 [1/1] (3.25ns)   --->   "store i32 %add_ln7_19, i32* %c_addr_19, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 702 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 703 [1/2] (3.25ns)   --->   "%a_load_20 = load i32* %a_addr_20, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 703 'load' 'a_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 704 [1/2] (3.25ns)   --->   "%b_load_20 = load i32* %b_addr_20, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 704 'load' 'b_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 705 [1/1] (2.55ns)   --->   "%add_ln7_20 = add nsw i32 %a_load_20, %b_load_20" [vivado_hls_examples/array_addition.c:7]   --->   Operation 705 'add' 'add_ln7_20' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 706 [1/2] (3.25ns)   --->   "%a_load_21 = load i32* %a_addr_21, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 706 'load' 'a_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 707 [1/2] (3.25ns)   --->   "%b_load_21 = load i32* %b_addr_21, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 707 'load' 'b_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 708 [1/1] (2.55ns)   --->   "%add_ln7_21 = add nsw i32 %a_load_21, %b_load_21" [vivado_hls_examples/array_addition.c:7]   --->   Operation 708 'add' 'add_ln7_21' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 709 [1/1] (0.00ns)   --->   "%a_addr_22 = getelementptr [1024 x i32]* %a, i64 0, i64 22" [vivado_hls_examples/array_addition.c:7]   --->   Operation 709 'getelementptr' 'a_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 710 [2/2] (3.25ns)   --->   "%a_load_22 = load i32* %a_addr_22, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 710 'load' 'a_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 711 [1/1] (0.00ns)   --->   "%b_addr_22 = getelementptr [1024 x i32]* %b, i64 0, i64 22" [vivado_hls_examples/array_addition.c:7]   --->   Operation 711 'getelementptr' 'b_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 712 [2/2] (3.25ns)   --->   "%b_load_22 = load i32* %b_addr_22, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 712 'load' 'b_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 713 [1/1] (0.00ns)   --->   "%a_addr_23 = getelementptr [1024 x i32]* %a, i64 0, i64 23" [vivado_hls_examples/array_addition.c:7]   --->   Operation 713 'getelementptr' 'a_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 714 [2/2] (3.25ns)   --->   "%a_load_23 = load i32* %a_addr_23, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 714 'load' 'a_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 715 [1/1] (0.00ns)   --->   "%b_addr_23 = getelementptr [1024 x i32]* %b, i64 0, i64 23" [vivado_hls_examples/array_addition.c:7]   --->   Operation 715 'getelementptr' 'b_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 716 [2/2] (3.25ns)   --->   "%b_load_23 = load i32* %b_addr_23, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 716 'load' 'b_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 5.80>
ST_13 : Operation 717 [1/1] (0.00ns)   --->   "%c_addr_20 = getelementptr [1024 x i32]* %c, i64 0, i64 20" [vivado_hls_examples/array_addition.c:7]   --->   Operation 717 'getelementptr' 'c_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 718 [1/1] (3.25ns)   --->   "store i32 %add_ln7_20, i32* %c_addr_20, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 718 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 719 [1/1] (0.00ns)   --->   "%c_addr_21 = getelementptr [1024 x i32]* %c, i64 0, i64 21" [vivado_hls_examples/array_addition.c:7]   --->   Operation 719 'getelementptr' 'c_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 720 [1/1] (3.25ns)   --->   "store i32 %add_ln7_21, i32* %c_addr_21, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 720 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 721 [1/2] (3.25ns)   --->   "%a_load_22 = load i32* %a_addr_22, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 721 'load' 'a_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 722 [1/2] (3.25ns)   --->   "%b_load_22 = load i32* %b_addr_22, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 722 'load' 'b_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 723 [1/1] (2.55ns)   --->   "%add_ln7_22 = add nsw i32 %a_load_22, %b_load_22" [vivado_hls_examples/array_addition.c:7]   --->   Operation 723 'add' 'add_ln7_22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 724 [1/2] (3.25ns)   --->   "%a_load_23 = load i32* %a_addr_23, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 724 'load' 'a_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 725 [1/2] (3.25ns)   --->   "%b_load_23 = load i32* %b_addr_23, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 725 'load' 'b_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 726 [1/1] (2.55ns)   --->   "%add_ln7_23 = add nsw i32 %a_load_23, %b_load_23" [vivado_hls_examples/array_addition.c:7]   --->   Operation 726 'add' 'add_ln7_23' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 727 [1/1] (0.00ns)   --->   "%a_addr_24 = getelementptr [1024 x i32]* %a, i64 0, i64 24" [vivado_hls_examples/array_addition.c:7]   --->   Operation 727 'getelementptr' 'a_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 728 [2/2] (3.25ns)   --->   "%a_load_24 = load i32* %a_addr_24, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 728 'load' 'a_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 729 [1/1] (0.00ns)   --->   "%b_addr_24 = getelementptr [1024 x i32]* %b, i64 0, i64 24" [vivado_hls_examples/array_addition.c:7]   --->   Operation 729 'getelementptr' 'b_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 730 [2/2] (3.25ns)   --->   "%b_load_24 = load i32* %b_addr_24, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 730 'load' 'b_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 731 [1/1] (0.00ns)   --->   "%a_addr_25 = getelementptr [1024 x i32]* %a, i64 0, i64 25" [vivado_hls_examples/array_addition.c:7]   --->   Operation 731 'getelementptr' 'a_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 732 [2/2] (3.25ns)   --->   "%a_load_25 = load i32* %a_addr_25, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 732 'load' 'a_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 733 [1/1] (0.00ns)   --->   "%b_addr_25 = getelementptr [1024 x i32]* %b, i64 0, i64 25" [vivado_hls_examples/array_addition.c:7]   --->   Operation 733 'getelementptr' 'b_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 734 [2/2] (3.25ns)   --->   "%b_load_25 = load i32* %b_addr_25, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 734 'load' 'b_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 5.80>
ST_14 : Operation 735 [1/1] (0.00ns)   --->   "%c_addr_22 = getelementptr [1024 x i32]* %c, i64 0, i64 22" [vivado_hls_examples/array_addition.c:7]   --->   Operation 735 'getelementptr' 'c_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 736 [1/1] (3.25ns)   --->   "store i32 %add_ln7_22, i32* %c_addr_22, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 736 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 737 [1/1] (0.00ns)   --->   "%c_addr_23 = getelementptr [1024 x i32]* %c, i64 0, i64 23" [vivado_hls_examples/array_addition.c:7]   --->   Operation 737 'getelementptr' 'c_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 738 [1/1] (3.25ns)   --->   "store i32 %add_ln7_23, i32* %c_addr_23, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 738 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 739 [1/2] (3.25ns)   --->   "%a_load_24 = load i32* %a_addr_24, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 739 'load' 'a_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 740 [1/2] (3.25ns)   --->   "%b_load_24 = load i32* %b_addr_24, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 740 'load' 'b_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 741 [1/1] (2.55ns)   --->   "%add_ln7_24 = add nsw i32 %a_load_24, %b_load_24" [vivado_hls_examples/array_addition.c:7]   --->   Operation 741 'add' 'add_ln7_24' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 742 [1/2] (3.25ns)   --->   "%a_load_25 = load i32* %a_addr_25, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 742 'load' 'a_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 743 [1/2] (3.25ns)   --->   "%b_load_25 = load i32* %b_addr_25, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 743 'load' 'b_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 744 [1/1] (2.55ns)   --->   "%add_ln7_25 = add nsw i32 %a_load_25, %b_load_25" [vivado_hls_examples/array_addition.c:7]   --->   Operation 744 'add' 'add_ln7_25' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 745 [1/1] (0.00ns)   --->   "%a_addr_26 = getelementptr [1024 x i32]* %a, i64 0, i64 26" [vivado_hls_examples/array_addition.c:7]   --->   Operation 745 'getelementptr' 'a_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 746 [2/2] (3.25ns)   --->   "%a_load_26 = load i32* %a_addr_26, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 746 'load' 'a_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 747 [1/1] (0.00ns)   --->   "%b_addr_26 = getelementptr [1024 x i32]* %b, i64 0, i64 26" [vivado_hls_examples/array_addition.c:7]   --->   Operation 747 'getelementptr' 'b_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 748 [2/2] (3.25ns)   --->   "%b_load_26 = load i32* %b_addr_26, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 748 'load' 'b_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 749 [1/1] (0.00ns)   --->   "%a_addr_27 = getelementptr [1024 x i32]* %a, i64 0, i64 27" [vivado_hls_examples/array_addition.c:7]   --->   Operation 749 'getelementptr' 'a_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 750 [2/2] (3.25ns)   --->   "%a_load_27 = load i32* %a_addr_27, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 750 'load' 'a_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 751 [1/1] (0.00ns)   --->   "%b_addr_27 = getelementptr [1024 x i32]* %b, i64 0, i64 27" [vivado_hls_examples/array_addition.c:7]   --->   Operation 751 'getelementptr' 'b_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 752 [2/2] (3.25ns)   --->   "%b_load_27 = load i32* %b_addr_27, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 752 'load' 'b_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 5.80>
ST_15 : Operation 753 [1/1] (0.00ns)   --->   "%c_addr_24 = getelementptr [1024 x i32]* %c, i64 0, i64 24" [vivado_hls_examples/array_addition.c:7]   --->   Operation 753 'getelementptr' 'c_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 754 [1/1] (3.25ns)   --->   "store i32 %add_ln7_24, i32* %c_addr_24, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 754 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 755 [1/1] (0.00ns)   --->   "%c_addr_25 = getelementptr [1024 x i32]* %c, i64 0, i64 25" [vivado_hls_examples/array_addition.c:7]   --->   Operation 755 'getelementptr' 'c_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 756 [1/1] (3.25ns)   --->   "store i32 %add_ln7_25, i32* %c_addr_25, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 756 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 757 [1/2] (3.25ns)   --->   "%a_load_26 = load i32* %a_addr_26, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 757 'load' 'a_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 758 [1/2] (3.25ns)   --->   "%b_load_26 = load i32* %b_addr_26, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 758 'load' 'b_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 759 [1/1] (2.55ns)   --->   "%add_ln7_26 = add nsw i32 %a_load_26, %b_load_26" [vivado_hls_examples/array_addition.c:7]   --->   Operation 759 'add' 'add_ln7_26' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 760 [1/2] (3.25ns)   --->   "%a_load_27 = load i32* %a_addr_27, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 760 'load' 'a_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 761 [1/2] (3.25ns)   --->   "%b_load_27 = load i32* %b_addr_27, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 761 'load' 'b_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 762 [1/1] (2.55ns)   --->   "%add_ln7_27 = add nsw i32 %a_load_27, %b_load_27" [vivado_hls_examples/array_addition.c:7]   --->   Operation 762 'add' 'add_ln7_27' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 763 [1/1] (0.00ns)   --->   "%a_addr_28 = getelementptr [1024 x i32]* %a, i64 0, i64 28" [vivado_hls_examples/array_addition.c:7]   --->   Operation 763 'getelementptr' 'a_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 764 [2/2] (3.25ns)   --->   "%a_load_28 = load i32* %a_addr_28, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 764 'load' 'a_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 765 [1/1] (0.00ns)   --->   "%b_addr_28 = getelementptr [1024 x i32]* %b, i64 0, i64 28" [vivado_hls_examples/array_addition.c:7]   --->   Operation 765 'getelementptr' 'b_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 766 [2/2] (3.25ns)   --->   "%b_load_28 = load i32* %b_addr_28, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 766 'load' 'b_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 767 [1/1] (0.00ns)   --->   "%a_addr_29 = getelementptr [1024 x i32]* %a, i64 0, i64 29" [vivado_hls_examples/array_addition.c:7]   --->   Operation 767 'getelementptr' 'a_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 768 [2/2] (3.25ns)   --->   "%a_load_29 = load i32* %a_addr_29, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 768 'load' 'a_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 769 [1/1] (0.00ns)   --->   "%b_addr_29 = getelementptr [1024 x i32]* %b, i64 0, i64 29" [vivado_hls_examples/array_addition.c:7]   --->   Operation 769 'getelementptr' 'b_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 770 [2/2] (3.25ns)   --->   "%b_load_29 = load i32* %b_addr_29, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 770 'load' 'b_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 5.80>
ST_16 : Operation 771 [1/1] (0.00ns)   --->   "%c_addr_26 = getelementptr [1024 x i32]* %c, i64 0, i64 26" [vivado_hls_examples/array_addition.c:7]   --->   Operation 771 'getelementptr' 'c_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 772 [1/1] (3.25ns)   --->   "store i32 %add_ln7_26, i32* %c_addr_26, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 772 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 773 [1/1] (0.00ns)   --->   "%c_addr_27 = getelementptr [1024 x i32]* %c, i64 0, i64 27" [vivado_hls_examples/array_addition.c:7]   --->   Operation 773 'getelementptr' 'c_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 774 [1/1] (3.25ns)   --->   "store i32 %add_ln7_27, i32* %c_addr_27, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 774 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 775 [1/2] (3.25ns)   --->   "%a_load_28 = load i32* %a_addr_28, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 775 'load' 'a_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 776 [1/2] (3.25ns)   --->   "%b_load_28 = load i32* %b_addr_28, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 776 'load' 'b_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 777 [1/1] (2.55ns)   --->   "%add_ln7_28 = add nsw i32 %a_load_28, %b_load_28" [vivado_hls_examples/array_addition.c:7]   --->   Operation 777 'add' 'add_ln7_28' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 778 [1/2] (3.25ns)   --->   "%a_load_29 = load i32* %a_addr_29, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 778 'load' 'a_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 779 [1/2] (3.25ns)   --->   "%b_load_29 = load i32* %b_addr_29, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 779 'load' 'b_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 780 [1/1] (2.55ns)   --->   "%add_ln7_29 = add nsw i32 %a_load_29, %b_load_29" [vivado_hls_examples/array_addition.c:7]   --->   Operation 780 'add' 'add_ln7_29' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 781 [1/1] (0.00ns)   --->   "%a_addr_30 = getelementptr [1024 x i32]* %a, i64 0, i64 30" [vivado_hls_examples/array_addition.c:7]   --->   Operation 781 'getelementptr' 'a_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 782 [2/2] (3.25ns)   --->   "%a_load_30 = load i32* %a_addr_30, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 782 'load' 'a_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 783 [1/1] (0.00ns)   --->   "%b_addr_30 = getelementptr [1024 x i32]* %b, i64 0, i64 30" [vivado_hls_examples/array_addition.c:7]   --->   Operation 783 'getelementptr' 'b_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 784 [2/2] (3.25ns)   --->   "%b_load_30 = load i32* %b_addr_30, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 784 'load' 'b_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 785 [1/1] (0.00ns)   --->   "%a_addr_31 = getelementptr [1024 x i32]* %a, i64 0, i64 31" [vivado_hls_examples/array_addition.c:7]   --->   Operation 785 'getelementptr' 'a_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 786 [2/2] (3.25ns)   --->   "%a_load_31 = load i32* %a_addr_31, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 786 'load' 'a_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 787 [1/1] (0.00ns)   --->   "%b_addr_31 = getelementptr [1024 x i32]* %b, i64 0, i64 31" [vivado_hls_examples/array_addition.c:7]   --->   Operation 787 'getelementptr' 'b_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 788 [2/2] (3.25ns)   --->   "%b_load_31 = load i32* %b_addr_31, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 788 'load' 'b_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 5.80>
ST_17 : Operation 789 [1/1] (0.00ns)   --->   "%c_addr_28 = getelementptr [1024 x i32]* %c, i64 0, i64 28" [vivado_hls_examples/array_addition.c:7]   --->   Operation 789 'getelementptr' 'c_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 790 [1/1] (3.25ns)   --->   "store i32 %add_ln7_28, i32* %c_addr_28, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 790 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 791 [1/1] (0.00ns)   --->   "%c_addr_29 = getelementptr [1024 x i32]* %c, i64 0, i64 29" [vivado_hls_examples/array_addition.c:7]   --->   Operation 791 'getelementptr' 'c_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 792 [1/1] (3.25ns)   --->   "store i32 %add_ln7_29, i32* %c_addr_29, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 792 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 793 [1/2] (3.25ns)   --->   "%a_load_30 = load i32* %a_addr_30, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 793 'load' 'a_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 794 [1/2] (3.25ns)   --->   "%b_load_30 = load i32* %b_addr_30, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 794 'load' 'b_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 795 [1/1] (2.55ns)   --->   "%add_ln7_30 = add nsw i32 %a_load_30, %b_load_30" [vivado_hls_examples/array_addition.c:7]   --->   Operation 795 'add' 'add_ln7_30' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 796 [1/2] (3.25ns)   --->   "%a_load_31 = load i32* %a_addr_31, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 796 'load' 'a_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 797 [1/2] (3.25ns)   --->   "%b_load_31 = load i32* %b_addr_31, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 797 'load' 'b_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 798 [1/1] (2.55ns)   --->   "%add_ln7_31 = add nsw i32 %a_load_31, %b_load_31" [vivado_hls_examples/array_addition.c:7]   --->   Operation 798 'add' 'add_ln7_31' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 799 [1/1] (0.00ns)   --->   "%a_addr_32 = getelementptr [1024 x i32]* %a, i64 0, i64 32" [vivado_hls_examples/array_addition.c:7]   --->   Operation 799 'getelementptr' 'a_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 800 [2/2] (3.25ns)   --->   "%a_load_32 = load i32* %a_addr_32, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 800 'load' 'a_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 801 [1/1] (0.00ns)   --->   "%b_addr_32 = getelementptr [1024 x i32]* %b, i64 0, i64 32" [vivado_hls_examples/array_addition.c:7]   --->   Operation 801 'getelementptr' 'b_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 802 [2/2] (3.25ns)   --->   "%b_load_32 = load i32* %b_addr_32, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 802 'load' 'b_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 803 [1/1] (0.00ns)   --->   "%a_addr_33 = getelementptr [1024 x i32]* %a, i64 0, i64 33" [vivado_hls_examples/array_addition.c:7]   --->   Operation 803 'getelementptr' 'a_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 804 [2/2] (3.25ns)   --->   "%a_load_33 = load i32* %a_addr_33, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 804 'load' 'a_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 805 [1/1] (0.00ns)   --->   "%b_addr_33 = getelementptr [1024 x i32]* %b, i64 0, i64 33" [vivado_hls_examples/array_addition.c:7]   --->   Operation 805 'getelementptr' 'b_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 806 [2/2] (3.25ns)   --->   "%b_load_33 = load i32* %b_addr_33, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 806 'load' 'b_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 17> <Delay = 5.80>
ST_18 : Operation 807 [1/1] (0.00ns)   --->   "%c_addr_30 = getelementptr [1024 x i32]* %c, i64 0, i64 30" [vivado_hls_examples/array_addition.c:7]   --->   Operation 807 'getelementptr' 'c_addr_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 808 [1/1] (3.25ns)   --->   "store i32 %add_ln7_30, i32* %c_addr_30, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 808 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 809 [1/1] (0.00ns)   --->   "%c_addr_31 = getelementptr [1024 x i32]* %c, i64 0, i64 31" [vivado_hls_examples/array_addition.c:7]   --->   Operation 809 'getelementptr' 'c_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 810 [1/1] (3.25ns)   --->   "store i32 %add_ln7_31, i32* %c_addr_31, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 810 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 811 [1/2] (3.25ns)   --->   "%a_load_32 = load i32* %a_addr_32, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 811 'load' 'a_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 812 [1/2] (3.25ns)   --->   "%b_load_32 = load i32* %b_addr_32, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 812 'load' 'b_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 813 [1/1] (2.55ns)   --->   "%add_ln7_32 = add nsw i32 %a_load_32, %b_load_32" [vivado_hls_examples/array_addition.c:7]   --->   Operation 813 'add' 'add_ln7_32' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 814 [1/2] (3.25ns)   --->   "%a_load_33 = load i32* %a_addr_33, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 814 'load' 'a_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 815 [1/2] (3.25ns)   --->   "%b_load_33 = load i32* %b_addr_33, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 815 'load' 'b_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 816 [1/1] (2.55ns)   --->   "%add_ln7_33 = add nsw i32 %a_load_33, %b_load_33" [vivado_hls_examples/array_addition.c:7]   --->   Operation 816 'add' 'add_ln7_33' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 817 [1/1] (0.00ns)   --->   "%a_addr_34 = getelementptr [1024 x i32]* %a, i64 0, i64 34" [vivado_hls_examples/array_addition.c:7]   --->   Operation 817 'getelementptr' 'a_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 818 [2/2] (3.25ns)   --->   "%a_load_34 = load i32* %a_addr_34, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 818 'load' 'a_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 819 [1/1] (0.00ns)   --->   "%b_addr_34 = getelementptr [1024 x i32]* %b, i64 0, i64 34" [vivado_hls_examples/array_addition.c:7]   --->   Operation 819 'getelementptr' 'b_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 820 [2/2] (3.25ns)   --->   "%b_load_34 = load i32* %b_addr_34, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 820 'load' 'b_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 821 [1/1] (0.00ns)   --->   "%a_addr_35 = getelementptr [1024 x i32]* %a, i64 0, i64 35" [vivado_hls_examples/array_addition.c:7]   --->   Operation 821 'getelementptr' 'a_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 822 [2/2] (3.25ns)   --->   "%a_load_35 = load i32* %a_addr_35, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 822 'load' 'a_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 823 [1/1] (0.00ns)   --->   "%b_addr_35 = getelementptr [1024 x i32]* %b, i64 0, i64 35" [vivado_hls_examples/array_addition.c:7]   --->   Operation 823 'getelementptr' 'b_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 824 [2/2] (3.25ns)   --->   "%b_load_35 = load i32* %b_addr_35, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 824 'load' 'b_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 5.80>
ST_19 : Operation 825 [1/1] (0.00ns)   --->   "%c_addr_32 = getelementptr [1024 x i32]* %c, i64 0, i64 32" [vivado_hls_examples/array_addition.c:7]   --->   Operation 825 'getelementptr' 'c_addr_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 826 [1/1] (3.25ns)   --->   "store i32 %add_ln7_32, i32* %c_addr_32, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 826 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 827 [1/1] (0.00ns)   --->   "%c_addr_33 = getelementptr [1024 x i32]* %c, i64 0, i64 33" [vivado_hls_examples/array_addition.c:7]   --->   Operation 827 'getelementptr' 'c_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 828 [1/1] (3.25ns)   --->   "store i32 %add_ln7_33, i32* %c_addr_33, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 828 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 829 [1/2] (3.25ns)   --->   "%a_load_34 = load i32* %a_addr_34, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 829 'load' 'a_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 830 [1/2] (3.25ns)   --->   "%b_load_34 = load i32* %b_addr_34, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 830 'load' 'b_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 831 [1/1] (2.55ns)   --->   "%add_ln7_34 = add nsw i32 %a_load_34, %b_load_34" [vivado_hls_examples/array_addition.c:7]   --->   Operation 831 'add' 'add_ln7_34' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 832 [1/2] (3.25ns)   --->   "%a_load_35 = load i32* %a_addr_35, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 832 'load' 'a_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 833 [1/2] (3.25ns)   --->   "%b_load_35 = load i32* %b_addr_35, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 833 'load' 'b_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 834 [1/1] (2.55ns)   --->   "%add_ln7_35 = add nsw i32 %a_load_35, %b_load_35" [vivado_hls_examples/array_addition.c:7]   --->   Operation 834 'add' 'add_ln7_35' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 835 [1/1] (0.00ns)   --->   "%a_addr_36 = getelementptr [1024 x i32]* %a, i64 0, i64 36" [vivado_hls_examples/array_addition.c:7]   --->   Operation 835 'getelementptr' 'a_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 836 [2/2] (3.25ns)   --->   "%a_load_36 = load i32* %a_addr_36, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 836 'load' 'a_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 837 [1/1] (0.00ns)   --->   "%b_addr_36 = getelementptr [1024 x i32]* %b, i64 0, i64 36" [vivado_hls_examples/array_addition.c:7]   --->   Operation 837 'getelementptr' 'b_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 838 [2/2] (3.25ns)   --->   "%b_load_36 = load i32* %b_addr_36, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 838 'load' 'b_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 839 [1/1] (0.00ns)   --->   "%a_addr_37 = getelementptr [1024 x i32]* %a, i64 0, i64 37" [vivado_hls_examples/array_addition.c:7]   --->   Operation 839 'getelementptr' 'a_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 840 [2/2] (3.25ns)   --->   "%a_load_37 = load i32* %a_addr_37, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 840 'load' 'a_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 841 [1/1] (0.00ns)   --->   "%b_addr_37 = getelementptr [1024 x i32]* %b, i64 0, i64 37" [vivado_hls_examples/array_addition.c:7]   --->   Operation 841 'getelementptr' 'b_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 842 [2/2] (3.25ns)   --->   "%b_load_37 = load i32* %b_addr_37, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 842 'load' 'b_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 5.80>
ST_20 : Operation 843 [1/1] (0.00ns)   --->   "%c_addr_34 = getelementptr [1024 x i32]* %c, i64 0, i64 34" [vivado_hls_examples/array_addition.c:7]   --->   Operation 843 'getelementptr' 'c_addr_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 844 [1/1] (3.25ns)   --->   "store i32 %add_ln7_34, i32* %c_addr_34, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 844 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 845 [1/1] (0.00ns)   --->   "%c_addr_35 = getelementptr [1024 x i32]* %c, i64 0, i64 35" [vivado_hls_examples/array_addition.c:7]   --->   Operation 845 'getelementptr' 'c_addr_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 846 [1/1] (3.25ns)   --->   "store i32 %add_ln7_35, i32* %c_addr_35, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 846 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 847 [1/2] (3.25ns)   --->   "%a_load_36 = load i32* %a_addr_36, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 847 'load' 'a_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 848 [1/2] (3.25ns)   --->   "%b_load_36 = load i32* %b_addr_36, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 848 'load' 'b_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 849 [1/1] (2.55ns)   --->   "%add_ln7_36 = add nsw i32 %a_load_36, %b_load_36" [vivado_hls_examples/array_addition.c:7]   --->   Operation 849 'add' 'add_ln7_36' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 850 [1/2] (3.25ns)   --->   "%a_load_37 = load i32* %a_addr_37, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 850 'load' 'a_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 851 [1/2] (3.25ns)   --->   "%b_load_37 = load i32* %b_addr_37, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 851 'load' 'b_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 852 [1/1] (2.55ns)   --->   "%add_ln7_37 = add nsw i32 %a_load_37, %b_load_37" [vivado_hls_examples/array_addition.c:7]   --->   Operation 852 'add' 'add_ln7_37' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 853 [1/1] (0.00ns)   --->   "%a_addr_38 = getelementptr [1024 x i32]* %a, i64 0, i64 38" [vivado_hls_examples/array_addition.c:7]   --->   Operation 853 'getelementptr' 'a_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 854 [2/2] (3.25ns)   --->   "%a_load_38 = load i32* %a_addr_38, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 854 'load' 'a_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 855 [1/1] (0.00ns)   --->   "%b_addr_38 = getelementptr [1024 x i32]* %b, i64 0, i64 38" [vivado_hls_examples/array_addition.c:7]   --->   Operation 855 'getelementptr' 'b_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 856 [2/2] (3.25ns)   --->   "%b_load_38 = load i32* %b_addr_38, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 856 'load' 'b_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 857 [1/1] (0.00ns)   --->   "%a_addr_39 = getelementptr [1024 x i32]* %a, i64 0, i64 39" [vivado_hls_examples/array_addition.c:7]   --->   Operation 857 'getelementptr' 'a_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 858 [2/2] (3.25ns)   --->   "%a_load_39 = load i32* %a_addr_39, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 858 'load' 'a_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 859 [1/1] (0.00ns)   --->   "%b_addr_39 = getelementptr [1024 x i32]* %b, i64 0, i64 39" [vivado_hls_examples/array_addition.c:7]   --->   Operation 859 'getelementptr' 'b_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 860 [2/2] (3.25ns)   --->   "%b_load_39 = load i32* %b_addr_39, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 860 'load' 'b_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 20> <Delay = 5.80>
ST_21 : Operation 861 [1/1] (0.00ns)   --->   "%c_addr_36 = getelementptr [1024 x i32]* %c, i64 0, i64 36" [vivado_hls_examples/array_addition.c:7]   --->   Operation 861 'getelementptr' 'c_addr_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 862 [1/1] (3.25ns)   --->   "store i32 %add_ln7_36, i32* %c_addr_36, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 862 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 863 [1/1] (0.00ns)   --->   "%c_addr_37 = getelementptr [1024 x i32]* %c, i64 0, i64 37" [vivado_hls_examples/array_addition.c:7]   --->   Operation 863 'getelementptr' 'c_addr_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 864 [1/1] (3.25ns)   --->   "store i32 %add_ln7_37, i32* %c_addr_37, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 864 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 865 [1/2] (3.25ns)   --->   "%a_load_38 = load i32* %a_addr_38, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 865 'load' 'a_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 866 [1/2] (3.25ns)   --->   "%b_load_38 = load i32* %b_addr_38, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 866 'load' 'b_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 867 [1/1] (2.55ns)   --->   "%add_ln7_38 = add nsw i32 %a_load_38, %b_load_38" [vivado_hls_examples/array_addition.c:7]   --->   Operation 867 'add' 'add_ln7_38' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 868 [1/2] (3.25ns)   --->   "%a_load_39 = load i32* %a_addr_39, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 868 'load' 'a_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 869 [1/2] (3.25ns)   --->   "%b_load_39 = load i32* %b_addr_39, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 869 'load' 'b_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 870 [1/1] (2.55ns)   --->   "%add_ln7_39 = add nsw i32 %a_load_39, %b_load_39" [vivado_hls_examples/array_addition.c:7]   --->   Operation 870 'add' 'add_ln7_39' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 871 [1/1] (0.00ns)   --->   "%a_addr_40 = getelementptr [1024 x i32]* %a, i64 0, i64 40" [vivado_hls_examples/array_addition.c:7]   --->   Operation 871 'getelementptr' 'a_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 872 [2/2] (3.25ns)   --->   "%a_load_40 = load i32* %a_addr_40, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 872 'load' 'a_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 873 [1/1] (0.00ns)   --->   "%b_addr_40 = getelementptr [1024 x i32]* %b, i64 0, i64 40" [vivado_hls_examples/array_addition.c:7]   --->   Operation 873 'getelementptr' 'b_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 874 [2/2] (3.25ns)   --->   "%b_load_40 = load i32* %b_addr_40, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 874 'load' 'b_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 875 [1/1] (0.00ns)   --->   "%a_addr_41 = getelementptr [1024 x i32]* %a, i64 0, i64 41" [vivado_hls_examples/array_addition.c:7]   --->   Operation 875 'getelementptr' 'a_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 876 [2/2] (3.25ns)   --->   "%a_load_41 = load i32* %a_addr_41, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 876 'load' 'a_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 877 [1/1] (0.00ns)   --->   "%b_addr_41 = getelementptr [1024 x i32]* %b, i64 0, i64 41" [vivado_hls_examples/array_addition.c:7]   --->   Operation 877 'getelementptr' 'b_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 878 [2/2] (3.25ns)   --->   "%b_load_41 = load i32* %b_addr_41, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 878 'load' 'b_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 22 <SV = 21> <Delay = 5.80>
ST_22 : Operation 879 [1/1] (0.00ns)   --->   "%c_addr_38 = getelementptr [1024 x i32]* %c, i64 0, i64 38" [vivado_hls_examples/array_addition.c:7]   --->   Operation 879 'getelementptr' 'c_addr_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 880 [1/1] (3.25ns)   --->   "store i32 %add_ln7_38, i32* %c_addr_38, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 880 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 881 [1/1] (0.00ns)   --->   "%c_addr_39 = getelementptr [1024 x i32]* %c, i64 0, i64 39" [vivado_hls_examples/array_addition.c:7]   --->   Operation 881 'getelementptr' 'c_addr_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 882 [1/1] (3.25ns)   --->   "store i32 %add_ln7_39, i32* %c_addr_39, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 882 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 883 [1/2] (3.25ns)   --->   "%a_load_40 = load i32* %a_addr_40, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 883 'load' 'a_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 884 [1/2] (3.25ns)   --->   "%b_load_40 = load i32* %b_addr_40, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 884 'load' 'b_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 885 [1/1] (2.55ns)   --->   "%add_ln7_40 = add nsw i32 %a_load_40, %b_load_40" [vivado_hls_examples/array_addition.c:7]   --->   Operation 885 'add' 'add_ln7_40' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 886 [1/2] (3.25ns)   --->   "%a_load_41 = load i32* %a_addr_41, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 886 'load' 'a_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 887 [1/2] (3.25ns)   --->   "%b_load_41 = load i32* %b_addr_41, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 887 'load' 'b_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 888 [1/1] (2.55ns)   --->   "%add_ln7_41 = add nsw i32 %a_load_41, %b_load_41" [vivado_hls_examples/array_addition.c:7]   --->   Operation 888 'add' 'add_ln7_41' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 889 [1/1] (0.00ns)   --->   "%a_addr_42 = getelementptr [1024 x i32]* %a, i64 0, i64 42" [vivado_hls_examples/array_addition.c:7]   --->   Operation 889 'getelementptr' 'a_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 890 [2/2] (3.25ns)   --->   "%a_load_42 = load i32* %a_addr_42, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 890 'load' 'a_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 891 [1/1] (0.00ns)   --->   "%b_addr_42 = getelementptr [1024 x i32]* %b, i64 0, i64 42" [vivado_hls_examples/array_addition.c:7]   --->   Operation 891 'getelementptr' 'b_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 892 [2/2] (3.25ns)   --->   "%b_load_42 = load i32* %b_addr_42, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 892 'load' 'b_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 893 [1/1] (0.00ns)   --->   "%a_addr_43 = getelementptr [1024 x i32]* %a, i64 0, i64 43" [vivado_hls_examples/array_addition.c:7]   --->   Operation 893 'getelementptr' 'a_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 894 [2/2] (3.25ns)   --->   "%a_load_43 = load i32* %a_addr_43, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 894 'load' 'a_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 895 [1/1] (0.00ns)   --->   "%b_addr_43 = getelementptr [1024 x i32]* %b, i64 0, i64 43" [vivado_hls_examples/array_addition.c:7]   --->   Operation 895 'getelementptr' 'b_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 896 [2/2] (3.25ns)   --->   "%b_load_43 = load i32* %b_addr_43, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 896 'load' 'b_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 23 <SV = 22> <Delay = 5.80>
ST_23 : Operation 897 [1/1] (0.00ns)   --->   "%c_addr_40 = getelementptr [1024 x i32]* %c, i64 0, i64 40" [vivado_hls_examples/array_addition.c:7]   --->   Operation 897 'getelementptr' 'c_addr_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 898 [1/1] (3.25ns)   --->   "store i32 %add_ln7_40, i32* %c_addr_40, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 898 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 899 [1/1] (0.00ns)   --->   "%c_addr_41 = getelementptr [1024 x i32]* %c, i64 0, i64 41" [vivado_hls_examples/array_addition.c:7]   --->   Operation 899 'getelementptr' 'c_addr_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 900 [1/1] (3.25ns)   --->   "store i32 %add_ln7_41, i32* %c_addr_41, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 900 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 901 [1/2] (3.25ns)   --->   "%a_load_42 = load i32* %a_addr_42, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 901 'load' 'a_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 902 [1/2] (3.25ns)   --->   "%b_load_42 = load i32* %b_addr_42, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 902 'load' 'b_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 903 [1/1] (2.55ns)   --->   "%add_ln7_42 = add nsw i32 %a_load_42, %b_load_42" [vivado_hls_examples/array_addition.c:7]   --->   Operation 903 'add' 'add_ln7_42' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 904 [1/2] (3.25ns)   --->   "%a_load_43 = load i32* %a_addr_43, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 904 'load' 'a_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 905 [1/2] (3.25ns)   --->   "%b_load_43 = load i32* %b_addr_43, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 905 'load' 'b_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 906 [1/1] (2.55ns)   --->   "%add_ln7_43 = add nsw i32 %a_load_43, %b_load_43" [vivado_hls_examples/array_addition.c:7]   --->   Operation 906 'add' 'add_ln7_43' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 907 [1/1] (0.00ns)   --->   "%a_addr_44 = getelementptr [1024 x i32]* %a, i64 0, i64 44" [vivado_hls_examples/array_addition.c:7]   --->   Operation 907 'getelementptr' 'a_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 908 [2/2] (3.25ns)   --->   "%a_load_44 = load i32* %a_addr_44, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 908 'load' 'a_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 909 [1/1] (0.00ns)   --->   "%b_addr_44 = getelementptr [1024 x i32]* %b, i64 0, i64 44" [vivado_hls_examples/array_addition.c:7]   --->   Operation 909 'getelementptr' 'b_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 910 [2/2] (3.25ns)   --->   "%b_load_44 = load i32* %b_addr_44, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 910 'load' 'b_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 911 [1/1] (0.00ns)   --->   "%a_addr_45 = getelementptr [1024 x i32]* %a, i64 0, i64 45" [vivado_hls_examples/array_addition.c:7]   --->   Operation 911 'getelementptr' 'a_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 912 [2/2] (3.25ns)   --->   "%a_load_45 = load i32* %a_addr_45, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 912 'load' 'a_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 913 [1/1] (0.00ns)   --->   "%b_addr_45 = getelementptr [1024 x i32]* %b, i64 0, i64 45" [vivado_hls_examples/array_addition.c:7]   --->   Operation 913 'getelementptr' 'b_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 914 [2/2] (3.25ns)   --->   "%b_load_45 = load i32* %b_addr_45, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 914 'load' 'b_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 24 <SV = 23> <Delay = 5.80>
ST_24 : Operation 915 [1/1] (0.00ns)   --->   "%c_addr_42 = getelementptr [1024 x i32]* %c, i64 0, i64 42" [vivado_hls_examples/array_addition.c:7]   --->   Operation 915 'getelementptr' 'c_addr_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 916 [1/1] (3.25ns)   --->   "store i32 %add_ln7_42, i32* %c_addr_42, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 916 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 917 [1/1] (0.00ns)   --->   "%c_addr_43 = getelementptr [1024 x i32]* %c, i64 0, i64 43" [vivado_hls_examples/array_addition.c:7]   --->   Operation 917 'getelementptr' 'c_addr_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 918 [1/1] (3.25ns)   --->   "store i32 %add_ln7_43, i32* %c_addr_43, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 918 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 919 [1/2] (3.25ns)   --->   "%a_load_44 = load i32* %a_addr_44, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 919 'load' 'a_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 920 [1/2] (3.25ns)   --->   "%b_load_44 = load i32* %b_addr_44, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 920 'load' 'b_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 921 [1/1] (2.55ns)   --->   "%add_ln7_44 = add nsw i32 %a_load_44, %b_load_44" [vivado_hls_examples/array_addition.c:7]   --->   Operation 921 'add' 'add_ln7_44' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 922 [1/2] (3.25ns)   --->   "%a_load_45 = load i32* %a_addr_45, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 922 'load' 'a_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 923 [1/2] (3.25ns)   --->   "%b_load_45 = load i32* %b_addr_45, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 923 'load' 'b_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 924 [1/1] (2.55ns)   --->   "%add_ln7_45 = add nsw i32 %a_load_45, %b_load_45" [vivado_hls_examples/array_addition.c:7]   --->   Operation 924 'add' 'add_ln7_45' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 925 [1/1] (0.00ns)   --->   "%a_addr_46 = getelementptr [1024 x i32]* %a, i64 0, i64 46" [vivado_hls_examples/array_addition.c:7]   --->   Operation 925 'getelementptr' 'a_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 926 [2/2] (3.25ns)   --->   "%a_load_46 = load i32* %a_addr_46, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 926 'load' 'a_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 927 [1/1] (0.00ns)   --->   "%b_addr_46 = getelementptr [1024 x i32]* %b, i64 0, i64 46" [vivado_hls_examples/array_addition.c:7]   --->   Operation 927 'getelementptr' 'b_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 928 [2/2] (3.25ns)   --->   "%b_load_46 = load i32* %b_addr_46, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 928 'load' 'b_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 929 [1/1] (0.00ns)   --->   "%a_addr_47 = getelementptr [1024 x i32]* %a, i64 0, i64 47" [vivado_hls_examples/array_addition.c:7]   --->   Operation 929 'getelementptr' 'a_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 930 [2/2] (3.25ns)   --->   "%a_load_47 = load i32* %a_addr_47, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 930 'load' 'a_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 931 [1/1] (0.00ns)   --->   "%b_addr_47 = getelementptr [1024 x i32]* %b, i64 0, i64 47" [vivado_hls_examples/array_addition.c:7]   --->   Operation 931 'getelementptr' 'b_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 932 [2/2] (3.25ns)   --->   "%b_load_47 = load i32* %b_addr_47, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 932 'load' 'b_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 25 <SV = 24> <Delay = 5.80>
ST_25 : Operation 933 [1/1] (0.00ns)   --->   "%c_addr_44 = getelementptr [1024 x i32]* %c, i64 0, i64 44" [vivado_hls_examples/array_addition.c:7]   --->   Operation 933 'getelementptr' 'c_addr_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 934 [1/1] (3.25ns)   --->   "store i32 %add_ln7_44, i32* %c_addr_44, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 934 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 935 [1/1] (0.00ns)   --->   "%c_addr_45 = getelementptr [1024 x i32]* %c, i64 0, i64 45" [vivado_hls_examples/array_addition.c:7]   --->   Operation 935 'getelementptr' 'c_addr_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 936 [1/1] (3.25ns)   --->   "store i32 %add_ln7_45, i32* %c_addr_45, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 936 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 937 [1/2] (3.25ns)   --->   "%a_load_46 = load i32* %a_addr_46, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 937 'load' 'a_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 938 [1/2] (3.25ns)   --->   "%b_load_46 = load i32* %b_addr_46, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 938 'load' 'b_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 939 [1/1] (2.55ns)   --->   "%add_ln7_46 = add nsw i32 %a_load_46, %b_load_46" [vivado_hls_examples/array_addition.c:7]   --->   Operation 939 'add' 'add_ln7_46' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 940 [1/2] (3.25ns)   --->   "%a_load_47 = load i32* %a_addr_47, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 940 'load' 'a_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 941 [1/2] (3.25ns)   --->   "%b_load_47 = load i32* %b_addr_47, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 941 'load' 'b_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 942 [1/1] (2.55ns)   --->   "%add_ln7_47 = add nsw i32 %a_load_47, %b_load_47" [vivado_hls_examples/array_addition.c:7]   --->   Operation 942 'add' 'add_ln7_47' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 943 [1/1] (0.00ns)   --->   "%a_addr_48 = getelementptr [1024 x i32]* %a, i64 0, i64 48" [vivado_hls_examples/array_addition.c:7]   --->   Operation 943 'getelementptr' 'a_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 944 [2/2] (3.25ns)   --->   "%a_load_48 = load i32* %a_addr_48, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 944 'load' 'a_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 945 [1/1] (0.00ns)   --->   "%b_addr_48 = getelementptr [1024 x i32]* %b, i64 0, i64 48" [vivado_hls_examples/array_addition.c:7]   --->   Operation 945 'getelementptr' 'b_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 946 [2/2] (3.25ns)   --->   "%b_load_48 = load i32* %b_addr_48, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 946 'load' 'b_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 947 [1/1] (0.00ns)   --->   "%a_addr_49 = getelementptr [1024 x i32]* %a, i64 0, i64 49" [vivado_hls_examples/array_addition.c:7]   --->   Operation 947 'getelementptr' 'a_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 948 [2/2] (3.25ns)   --->   "%a_load_49 = load i32* %a_addr_49, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 948 'load' 'a_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 949 [1/1] (0.00ns)   --->   "%b_addr_49 = getelementptr [1024 x i32]* %b, i64 0, i64 49" [vivado_hls_examples/array_addition.c:7]   --->   Operation 949 'getelementptr' 'b_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 950 [2/2] (3.25ns)   --->   "%b_load_49 = load i32* %b_addr_49, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 950 'load' 'b_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 25> <Delay = 5.80>
ST_26 : Operation 951 [1/1] (0.00ns)   --->   "%c_addr_46 = getelementptr [1024 x i32]* %c, i64 0, i64 46" [vivado_hls_examples/array_addition.c:7]   --->   Operation 951 'getelementptr' 'c_addr_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 952 [1/1] (3.25ns)   --->   "store i32 %add_ln7_46, i32* %c_addr_46, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 952 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 953 [1/1] (0.00ns)   --->   "%c_addr_47 = getelementptr [1024 x i32]* %c, i64 0, i64 47" [vivado_hls_examples/array_addition.c:7]   --->   Operation 953 'getelementptr' 'c_addr_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 954 [1/1] (3.25ns)   --->   "store i32 %add_ln7_47, i32* %c_addr_47, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 954 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 955 [1/2] (3.25ns)   --->   "%a_load_48 = load i32* %a_addr_48, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 955 'load' 'a_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 956 [1/2] (3.25ns)   --->   "%b_load_48 = load i32* %b_addr_48, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 956 'load' 'b_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 957 [1/1] (2.55ns)   --->   "%add_ln7_48 = add nsw i32 %a_load_48, %b_load_48" [vivado_hls_examples/array_addition.c:7]   --->   Operation 957 'add' 'add_ln7_48' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 958 [1/2] (3.25ns)   --->   "%a_load_49 = load i32* %a_addr_49, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 958 'load' 'a_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 959 [1/2] (3.25ns)   --->   "%b_load_49 = load i32* %b_addr_49, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 959 'load' 'b_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 960 [1/1] (2.55ns)   --->   "%add_ln7_49 = add nsw i32 %a_load_49, %b_load_49" [vivado_hls_examples/array_addition.c:7]   --->   Operation 960 'add' 'add_ln7_49' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 961 [1/1] (0.00ns)   --->   "%a_addr_50 = getelementptr [1024 x i32]* %a, i64 0, i64 50" [vivado_hls_examples/array_addition.c:7]   --->   Operation 961 'getelementptr' 'a_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 962 [2/2] (3.25ns)   --->   "%a_load_50 = load i32* %a_addr_50, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 962 'load' 'a_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 963 [1/1] (0.00ns)   --->   "%b_addr_50 = getelementptr [1024 x i32]* %b, i64 0, i64 50" [vivado_hls_examples/array_addition.c:7]   --->   Operation 963 'getelementptr' 'b_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 964 [2/2] (3.25ns)   --->   "%b_load_50 = load i32* %b_addr_50, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 964 'load' 'b_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 965 [1/1] (0.00ns)   --->   "%a_addr_51 = getelementptr [1024 x i32]* %a, i64 0, i64 51" [vivado_hls_examples/array_addition.c:7]   --->   Operation 965 'getelementptr' 'a_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 966 [2/2] (3.25ns)   --->   "%a_load_51 = load i32* %a_addr_51, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 966 'load' 'a_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 967 [1/1] (0.00ns)   --->   "%b_addr_51 = getelementptr [1024 x i32]* %b, i64 0, i64 51" [vivado_hls_examples/array_addition.c:7]   --->   Operation 967 'getelementptr' 'b_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 968 [2/2] (3.25ns)   --->   "%b_load_51 = load i32* %b_addr_51, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 968 'load' 'b_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 27 <SV = 26> <Delay = 5.80>
ST_27 : Operation 969 [1/1] (0.00ns)   --->   "%c_addr_48 = getelementptr [1024 x i32]* %c, i64 0, i64 48" [vivado_hls_examples/array_addition.c:7]   --->   Operation 969 'getelementptr' 'c_addr_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 970 [1/1] (3.25ns)   --->   "store i32 %add_ln7_48, i32* %c_addr_48, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 970 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 971 [1/1] (0.00ns)   --->   "%c_addr_49 = getelementptr [1024 x i32]* %c, i64 0, i64 49" [vivado_hls_examples/array_addition.c:7]   --->   Operation 971 'getelementptr' 'c_addr_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 972 [1/1] (3.25ns)   --->   "store i32 %add_ln7_49, i32* %c_addr_49, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 972 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 973 [1/2] (3.25ns)   --->   "%a_load_50 = load i32* %a_addr_50, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 973 'load' 'a_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 974 [1/2] (3.25ns)   --->   "%b_load_50 = load i32* %b_addr_50, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 974 'load' 'b_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 975 [1/1] (2.55ns)   --->   "%add_ln7_50 = add nsw i32 %a_load_50, %b_load_50" [vivado_hls_examples/array_addition.c:7]   --->   Operation 975 'add' 'add_ln7_50' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 976 [1/2] (3.25ns)   --->   "%a_load_51 = load i32* %a_addr_51, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 976 'load' 'a_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 977 [1/2] (3.25ns)   --->   "%b_load_51 = load i32* %b_addr_51, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 977 'load' 'b_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 978 [1/1] (2.55ns)   --->   "%add_ln7_51 = add nsw i32 %a_load_51, %b_load_51" [vivado_hls_examples/array_addition.c:7]   --->   Operation 978 'add' 'add_ln7_51' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 979 [1/1] (0.00ns)   --->   "%a_addr_52 = getelementptr [1024 x i32]* %a, i64 0, i64 52" [vivado_hls_examples/array_addition.c:7]   --->   Operation 979 'getelementptr' 'a_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 980 [2/2] (3.25ns)   --->   "%a_load_52 = load i32* %a_addr_52, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 980 'load' 'a_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 981 [1/1] (0.00ns)   --->   "%b_addr_52 = getelementptr [1024 x i32]* %b, i64 0, i64 52" [vivado_hls_examples/array_addition.c:7]   --->   Operation 981 'getelementptr' 'b_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 982 [2/2] (3.25ns)   --->   "%b_load_52 = load i32* %b_addr_52, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 982 'load' 'b_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 983 [1/1] (0.00ns)   --->   "%a_addr_53 = getelementptr [1024 x i32]* %a, i64 0, i64 53" [vivado_hls_examples/array_addition.c:7]   --->   Operation 983 'getelementptr' 'a_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 984 [2/2] (3.25ns)   --->   "%a_load_53 = load i32* %a_addr_53, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 984 'load' 'a_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 985 [1/1] (0.00ns)   --->   "%b_addr_53 = getelementptr [1024 x i32]* %b, i64 0, i64 53" [vivado_hls_examples/array_addition.c:7]   --->   Operation 985 'getelementptr' 'b_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 986 [2/2] (3.25ns)   --->   "%b_load_53 = load i32* %b_addr_53, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 986 'load' 'b_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 28 <SV = 27> <Delay = 5.80>
ST_28 : Operation 987 [1/1] (0.00ns)   --->   "%c_addr_50 = getelementptr [1024 x i32]* %c, i64 0, i64 50" [vivado_hls_examples/array_addition.c:7]   --->   Operation 987 'getelementptr' 'c_addr_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 988 [1/1] (3.25ns)   --->   "store i32 %add_ln7_50, i32* %c_addr_50, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 988 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 989 [1/1] (0.00ns)   --->   "%c_addr_51 = getelementptr [1024 x i32]* %c, i64 0, i64 51" [vivado_hls_examples/array_addition.c:7]   --->   Operation 989 'getelementptr' 'c_addr_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 990 [1/1] (3.25ns)   --->   "store i32 %add_ln7_51, i32* %c_addr_51, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 990 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 991 [1/2] (3.25ns)   --->   "%a_load_52 = load i32* %a_addr_52, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 991 'load' 'a_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 992 [1/2] (3.25ns)   --->   "%b_load_52 = load i32* %b_addr_52, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 992 'load' 'b_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 993 [1/1] (2.55ns)   --->   "%add_ln7_52 = add nsw i32 %a_load_52, %b_load_52" [vivado_hls_examples/array_addition.c:7]   --->   Operation 993 'add' 'add_ln7_52' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 994 [1/2] (3.25ns)   --->   "%a_load_53 = load i32* %a_addr_53, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 994 'load' 'a_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 995 [1/2] (3.25ns)   --->   "%b_load_53 = load i32* %b_addr_53, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 995 'load' 'b_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 996 [1/1] (2.55ns)   --->   "%add_ln7_53 = add nsw i32 %a_load_53, %b_load_53" [vivado_hls_examples/array_addition.c:7]   --->   Operation 996 'add' 'add_ln7_53' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 997 [1/1] (0.00ns)   --->   "%a_addr_54 = getelementptr [1024 x i32]* %a, i64 0, i64 54" [vivado_hls_examples/array_addition.c:7]   --->   Operation 997 'getelementptr' 'a_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 998 [2/2] (3.25ns)   --->   "%a_load_54 = load i32* %a_addr_54, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 998 'load' 'a_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 999 [1/1] (0.00ns)   --->   "%b_addr_54 = getelementptr [1024 x i32]* %b, i64 0, i64 54" [vivado_hls_examples/array_addition.c:7]   --->   Operation 999 'getelementptr' 'b_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1000 [2/2] (3.25ns)   --->   "%b_load_54 = load i32* %b_addr_54, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1000 'load' 'b_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 1001 [1/1] (0.00ns)   --->   "%a_addr_55 = getelementptr [1024 x i32]* %a, i64 0, i64 55" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1001 'getelementptr' 'a_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1002 [2/2] (3.25ns)   --->   "%a_load_55 = load i32* %a_addr_55, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1002 'load' 'a_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 1003 [1/1] (0.00ns)   --->   "%b_addr_55 = getelementptr [1024 x i32]* %b, i64 0, i64 55" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1003 'getelementptr' 'b_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1004 [2/2] (3.25ns)   --->   "%b_load_55 = load i32* %b_addr_55, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1004 'load' 'b_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 28> <Delay = 5.80>
ST_29 : Operation 1005 [1/1] (0.00ns)   --->   "%c_addr_52 = getelementptr [1024 x i32]* %c, i64 0, i64 52" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1005 'getelementptr' 'c_addr_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1006 [1/1] (3.25ns)   --->   "store i32 %add_ln7_52, i32* %c_addr_52, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1006 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1007 [1/1] (0.00ns)   --->   "%c_addr_53 = getelementptr [1024 x i32]* %c, i64 0, i64 53" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1007 'getelementptr' 'c_addr_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1008 [1/1] (3.25ns)   --->   "store i32 %add_ln7_53, i32* %c_addr_53, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1008 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1009 [1/2] (3.25ns)   --->   "%a_load_54 = load i32* %a_addr_54, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1009 'load' 'a_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1010 [1/2] (3.25ns)   --->   "%b_load_54 = load i32* %b_addr_54, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1010 'load' 'b_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1011 [1/1] (2.55ns)   --->   "%add_ln7_54 = add nsw i32 %a_load_54, %b_load_54" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1011 'add' 'add_ln7_54' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1012 [1/2] (3.25ns)   --->   "%a_load_55 = load i32* %a_addr_55, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1012 'load' 'a_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1013 [1/2] (3.25ns)   --->   "%b_load_55 = load i32* %b_addr_55, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1013 'load' 'b_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1014 [1/1] (2.55ns)   --->   "%add_ln7_55 = add nsw i32 %a_load_55, %b_load_55" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1014 'add' 'add_ln7_55' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1015 [1/1] (0.00ns)   --->   "%a_addr_56 = getelementptr [1024 x i32]* %a, i64 0, i64 56" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1015 'getelementptr' 'a_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1016 [2/2] (3.25ns)   --->   "%a_load_56 = load i32* %a_addr_56, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1016 'load' 'a_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1017 [1/1] (0.00ns)   --->   "%b_addr_56 = getelementptr [1024 x i32]* %b, i64 0, i64 56" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1017 'getelementptr' 'b_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1018 [2/2] (3.25ns)   --->   "%b_load_56 = load i32* %b_addr_56, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1018 'load' 'b_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1019 [1/1] (0.00ns)   --->   "%a_addr_57 = getelementptr [1024 x i32]* %a, i64 0, i64 57" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1019 'getelementptr' 'a_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1020 [2/2] (3.25ns)   --->   "%a_load_57 = load i32* %a_addr_57, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1020 'load' 'a_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 1021 [1/1] (0.00ns)   --->   "%b_addr_57 = getelementptr [1024 x i32]* %b, i64 0, i64 57" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1021 'getelementptr' 'b_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1022 [2/2] (3.25ns)   --->   "%b_load_57 = load i32* %b_addr_57, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1022 'load' 'b_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 29> <Delay = 5.80>
ST_30 : Operation 1023 [1/1] (0.00ns)   --->   "%c_addr_54 = getelementptr [1024 x i32]* %c, i64 0, i64 54" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1023 'getelementptr' 'c_addr_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1024 [1/1] (3.25ns)   --->   "store i32 %add_ln7_54, i32* %c_addr_54, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1024 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1025 [1/1] (0.00ns)   --->   "%c_addr_55 = getelementptr [1024 x i32]* %c, i64 0, i64 55" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1025 'getelementptr' 'c_addr_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1026 [1/1] (3.25ns)   --->   "store i32 %add_ln7_55, i32* %c_addr_55, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1026 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1027 [1/2] (3.25ns)   --->   "%a_load_56 = load i32* %a_addr_56, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1027 'load' 'a_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1028 [1/2] (3.25ns)   --->   "%b_load_56 = load i32* %b_addr_56, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1028 'load' 'b_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1029 [1/1] (2.55ns)   --->   "%add_ln7_56 = add nsw i32 %a_load_56, %b_load_56" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1029 'add' 'add_ln7_56' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1030 [1/2] (3.25ns)   --->   "%a_load_57 = load i32* %a_addr_57, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1030 'load' 'a_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1031 [1/2] (3.25ns)   --->   "%b_load_57 = load i32* %b_addr_57, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1031 'load' 'b_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1032 [1/1] (2.55ns)   --->   "%add_ln7_57 = add nsw i32 %a_load_57, %b_load_57" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1032 'add' 'add_ln7_57' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1033 [1/1] (0.00ns)   --->   "%a_addr_58 = getelementptr [1024 x i32]* %a, i64 0, i64 58" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1033 'getelementptr' 'a_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1034 [2/2] (3.25ns)   --->   "%a_load_58 = load i32* %a_addr_58, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1034 'load' 'a_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1035 [1/1] (0.00ns)   --->   "%b_addr_58 = getelementptr [1024 x i32]* %b, i64 0, i64 58" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1035 'getelementptr' 'b_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1036 [2/2] (3.25ns)   --->   "%b_load_58 = load i32* %b_addr_58, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1036 'load' 'b_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1037 [1/1] (0.00ns)   --->   "%a_addr_59 = getelementptr [1024 x i32]* %a, i64 0, i64 59" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1037 'getelementptr' 'a_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1038 [2/2] (3.25ns)   --->   "%a_load_59 = load i32* %a_addr_59, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1038 'load' 'a_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 1039 [1/1] (0.00ns)   --->   "%b_addr_59 = getelementptr [1024 x i32]* %b, i64 0, i64 59" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1039 'getelementptr' 'b_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1040 [2/2] (3.25ns)   --->   "%b_load_59 = load i32* %b_addr_59, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1040 'load' 'b_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 30> <Delay = 5.80>
ST_31 : Operation 1041 [1/1] (0.00ns)   --->   "%c_addr_56 = getelementptr [1024 x i32]* %c, i64 0, i64 56" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1041 'getelementptr' 'c_addr_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1042 [1/1] (3.25ns)   --->   "store i32 %add_ln7_56, i32* %c_addr_56, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1042 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1043 [1/1] (0.00ns)   --->   "%c_addr_57 = getelementptr [1024 x i32]* %c, i64 0, i64 57" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1043 'getelementptr' 'c_addr_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1044 [1/1] (3.25ns)   --->   "store i32 %add_ln7_57, i32* %c_addr_57, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1044 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1045 [1/2] (3.25ns)   --->   "%a_load_58 = load i32* %a_addr_58, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1045 'load' 'a_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1046 [1/2] (3.25ns)   --->   "%b_load_58 = load i32* %b_addr_58, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1046 'load' 'b_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1047 [1/1] (2.55ns)   --->   "%add_ln7_58 = add nsw i32 %a_load_58, %b_load_58" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1047 'add' 'add_ln7_58' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1048 [1/2] (3.25ns)   --->   "%a_load_59 = load i32* %a_addr_59, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1048 'load' 'a_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1049 [1/2] (3.25ns)   --->   "%b_load_59 = load i32* %b_addr_59, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1049 'load' 'b_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1050 [1/1] (2.55ns)   --->   "%add_ln7_59 = add nsw i32 %a_load_59, %b_load_59" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1050 'add' 'add_ln7_59' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1051 [1/1] (0.00ns)   --->   "%a_addr_60 = getelementptr [1024 x i32]* %a, i64 0, i64 60" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1051 'getelementptr' 'a_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1052 [2/2] (3.25ns)   --->   "%a_load_60 = load i32* %a_addr_60, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1052 'load' 'a_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1053 [1/1] (0.00ns)   --->   "%b_addr_60 = getelementptr [1024 x i32]* %b, i64 0, i64 60" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1053 'getelementptr' 'b_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1054 [2/2] (3.25ns)   --->   "%b_load_60 = load i32* %b_addr_60, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1054 'load' 'b_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1055 [1/1] (0.00ns)   --->   "%a_addr_61 = getelementptr [1024 x i32]* %a, i64 0, i64 61" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1055 'getelementptr' 'a_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1056 [2/2] (3.25ns)   --->   "%a_load_61 = load i32* %a_addr_61, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1056 'load' 'a_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 1057 [1/1] (0.00ns)   --->   "%b_addr_61 = getelementptr [1024 x i32]* %b, i64 0, i64 61" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1057 'getelementptr' 'b_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1058 [2/2] (3.25ns)   --->   "%b_load_61 = load i32* %b_addr_61, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1058 'load' 'b_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 31> <Delay = 5.80>
ST_32 : Operation 1059 [1/1] (0.00ns)   --->   "%c_addr_58 = getelementptr [1024 x i32]* %c, i64 0, i64 58" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1059 'getelementptr' 'c_addr_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1060 [1/1] (3.25ns)   --->   "store i32 %add_ln7_58, i32* %c_addr_58, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1060 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1061 [1/1] (0.00ns)   --->   "%c_addr_59 = getelementptr [1024 x i32]* %c, i64 0, i64 59" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1061 'getelementptr' 'c_addr_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1062 [1/1] (3.25ns)   --->   "store i32 %add_ln7_59, i32* %c_addr_59, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1062 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1063 [1/2] (3.25ns)   --->   "%a_load_60 = load i32* %a_addr_60, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1063 'load' 'a_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1064 [1/2] (3.25ns)   --->   "%b_load_60 = load i32* %b_addr_60, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1064 'load' 'b_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1065 [1/1] (2.55ns)   --->   "%add_ln7_60 = add nsw i32 %a_load_60, %b_load_60" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1065 'add' 'add_ln7_60' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1066 [1/2] (3.25ns)   --->   "%a_load_61 = load i32* %a_addr_61, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1066 'load' 'a_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1067 [1/2] (3.25ns)   --->   "%b_load_61 = load i32* %b_addr_61, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1067 'load' 'b_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1068 [1/1] (2.55ns)   --->   "%add_ln7_61 = add nsw i32 %a_load_61, %b_load_61" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1068 'add' 'add_ln7_61' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1069 [1/1] (0.00ns)   --->   "%a_addr_62 = getelementptr [1024 x i32]* %a, i64 0, i64 62" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1069 'getelementptr' 'a_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1070 [2/2] (3.25ns)   --->   "%a_load_62 = load i32* %a_addr_62, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1070 'load' 'a_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1071 [1/1] (0.00ns)   --->   "%b_addr_62 = getelementptr [1024 x i32]* %b, i64 0, i64 62" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1071 'getelementptr' 'b_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1072 [2/2] (3.25ns)   --->   "%b_load_62 = load i32* %b_addr_62, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1072 'load' 'b_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1073 [1/1] (0.00ns)   --->   "%a_addr_63 = getelementptr [1024 x i32]* %a, i64 0, i64 63" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1073 'getelementptr' 'a_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1074 [2/2] (3.25ns)   --->   "%a_load_63 = load i32* %a_addr_63, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1074 'load' 'a_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 1075 [1/1] (0.00ns)   --->   "%b_addr_63 = getelementptr [1024 x i32]* %b, i64 0, i64 63" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1075 'getelementptr' 'b_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1076 [2/2] (3.25ns)   --->   "%b_load_63 = load i32* %b_addr_63, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1076 'load' 'b_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 32> <Delay = 5.80>
ST_33 : Operation 1077 [1/1] (0.00ns)   --->   "%c_addr_60 = getelementptr [1024 x i32]* %c, i64 0, i64 60" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1077 'getelementptr' 'c_addr_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1078 [1/1] (3.25ns)   --->   "store i32 %add_ln7_60, i32* %c_addr_60, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1078 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 1079 [1/1] (0.00ns)   --->   "%c_addr_61 = getelementptr [1024 x i32]* %c, i64 0, i64 61" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1079 'getelementptr' 'c_addr_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1080 [1/1] (3.25ns)   --->   "store i32 %add_ln7_61, i32* %c_addr_61, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1080 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 1081 [1/2] (3.25ns)   --->   "%a_load_62 = load i32* %a_addr_62, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1081 'load' 'a_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 1082 [1/2] (3.25ns)   --->   "%b_load_62 = load i32* %b_addr_62, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1082 'load' 'b_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 1083 [1/1] (2.55ns)   --->   "%add_ln7_62 = add nsw i32 %a_load_62, %b_load_62" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1083 'add' 'add_ln7_62' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1084 [1/2] (3.25ns)   --->   "%a_load_63 = load i32* %a_addr_63, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1084 'load' 'a_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 1085 [1/2] (3.25ns)   --->   "%b_load_63 = load i32* %b_addr_63, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1085 'load' 'b_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 1086 [1/1] (2.55ns)   --->   "%add_ln7_63 = add nsw i32 %a_load_63, %b_load_63" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1086 'add' 'add_ln7_63' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1087 [1/1] (0.00ns)   --->   "%a_addr_64 = getelementptr [1024 x i32]* %a, i64 0, i64 64" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1087 'getelementptr' 'a_addr_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1088 [2/2] (3.25ns)   --->   "%a_load_64 = load i32* %a_addr_64, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1088 'load' 'a_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 1089 [1/1] (0.00ns)   --->   "%b_addr_64 = getelementptr [1024 x i32]* %b, i64 0, i64 64" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1089 'getelementptr' 'b_addr_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1090 [2/2] (3.25ns)   --->   "%b_load_64 = load i32* %b_addr_64, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1090 'load' 'b_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 1091 [1/1] (0.00ns)   --->   "%a_addr_65 = getelementptr [1024 x i32]* %a, i64 0, i64 65" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1091 'getelementptr' 'a_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1092 [2/2] (3.25ns)   --->   "%a_load_65 = load i32* %a_addr_65, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1092 'load' 'a_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 1093 [1/1] (0.00ns)   --->   "%b_addr_65 = getelementptr [1024 x i32]* %b, i64 0, i64 65" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1093 'getelementptr' 'b_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1094 [2/2] (3.25ns)   --->   "%b_load_65 = load i32* %b_addr_65, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1094 'load' 'b_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 34 <SV = 33> <Delay = 5.80>
ST_34 : Operation 1095 [1/1] (0.00ns)   --->   "%c_addr_62 = getelementptr [1024 x i32]* %c, i64 0, i64 62" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1095 'getelementptr' 'c_addr_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1096 [1/1] (3.25ns)   --->   "store i32 %add_ln7_62, i32* %c_addr_62, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1096 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 1097 [1/1] (0.00ns)   --->   "%c_addr_63 = getelementptr [1024 x i32]* %c, i64 0, i64 63" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1097 'getelementptr' 'c_addr_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1098 [1/1] (3.25ns)   --->   "store i32 %add_ln7_63, i32* %c_addr_63, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1098 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 1099 [1/2] (3.25ns)   --->   "%a_load_64 = load i32* %a_addr_64, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1099 'load' 'a_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 1100 [1/2] (3.25ns)   --->   "%b_load_64 = load i32* %b_addr_64, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1100 'load' 'b_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 1101 [1/1] (2.55ns)   --->   "%add_ln7_64 = add nsw i32 %a_load_64, %b_load_64" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1101 'add' 'add_ln7_64' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1102 [1/2] (3.25ns)   --->   "%a_load_65 = load i32* %a_addr_65, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1102 'load' 'a_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 1103 [1/2] (3.25ns)   --->   "%b_load_65 = load i32* %b_addr_65, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1103 'load' 'b_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 1104 [1/1] (2.55ns)   --->   "%add_ln7_65 = add nsw i32 %a_load_65, %b_load_65" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1104 'add' 'add_ln7_65' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1105 [1/1] (0.00ns)   --->   "%a_addr_66 = getelementptr [1024 x i32]* %a, i64 0, i64 66" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1105 'getelementptr' 'a_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1106 [2/2] (3.25ns)   --->   "%a_load_66 = load i32* %a_addr_66, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1106 'load' 'a_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 1107 [1/1] (0.00ns)   --->   "%b_addr_66 = getelementptr [1024 x i32]* %b, i64 0, i64 66" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1107 'getelementptr' 'b_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1108 [2/2] (3.25ns)   --->   "%b_load_66 = load i32* %b_addr_66, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1108 'load' 'b_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 1109 [1/1] (0.00ns)   --->   "%a_addr_67 = getelementptr [1024 x i32]* %a, i64 0, i64 67" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1109 'getelementptr' 'a_addr_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1110 [2/2] (3.25ns)   --->   "%a_load_67 = load i32* %a_addr_67, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1110 'load' 'a_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 1111 [1/1] (0.00ns)   --->   "%b_addr_67 = getelementptr [1024 x i32]* %b, i64 0, i64 67" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1111 'getelementptr' 'b_addr_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1112 [2/2] (3.25ns)   --->   "%b_load_67 = load i32* %b_addr_67, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1112 'load' 'b_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 35 <SV = 34> <Delay = 5.80>
ST_35 : Operation 1113 [1/1] (0.00ns)   --->   "%c_addr_64 = getelementptr [1024 x i32]* %c, i64 0, i64 64" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1113 'getelementptr' 'c_addr_64' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1114 [1/1] (3.25ns)   --->   "store i32 %add_ln7_64, i32* %c_addr_64, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1114 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 1115 [1/1] (0.00ns)   --->   "%c_addr_65 = getelementptr [1024 x i32]* %c, i64 0, i64 65" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1115 'getelementptr' 'c_addr_65' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1116 [1/1] (3.25ns)   --->   "store i32 %add_ln7_65, i32* %c_addr_65, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1116 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 1117 [1/2] (3.25ns)   --->   "%a_load_66 = load i32* %a_addr_66, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1117 'load' 'a_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 1118 [1/2] (3.25ns)   --->   "%b_load_66 = load i32* %b_addr_66, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1118 'load' 'b_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 1119 [1/1] (2.55ns)   --->   "%add_ln7_66 = add nsw i32 %a_load_66, %b_load_66" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1119 'add' 'add_ln7_66' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1120 [1/2] (3.25ns)   --->   "%a_load_67 = load i32* %a_addr_67, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1120 'load' 'a_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 1121 [1/2] (3.25ns)   --->   "%b_load_67 = load i32* %b_addr_67, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1121 'load' 'b_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 1122 [1/1] (2.55ns)   --->   "%add_ln7_67 = add nsw i32 %a_load_67, %b_load_67" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1122 'add' 'add_ln7_67' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1123 [1/1] (0.00ns)   --->   "%a_addr_68 = getelementptr [1024 x i32]* %a, i64 0, i64 68" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1123 'getelementptr' 'a_addr_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1124 [2/2] (3.25ns)   --->   "%a_load_68 = load i32* %a_addr_68, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1124 'load' 'a_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 1125 [1/1] (0.00ns)   --->   "%b_addr_68 = getelementptr [1024 x i32]* %b, i64 0, i64 68" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1125 'getelementptr' 'b_addr_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1126 [2/2] (3.25ns)   --->   "%b_load_68 = load i32* %b_addr_68, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1126 'load' 'b_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 1127 [1/1] (0.00ns)   --->   "%a_addr_69 = getelementptr [1024 x i32]* %a, i64 0, i64 69" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1127 'getelementptr' 'a_addr_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1128 [2/2] (3.25ns)   --->   "%a_load_69 = load i32* %a_addr_69, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1128 'load' 'a_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 1129 [1/1] (0.00ns)   --->   "%b_addr_69 = getelementptr [1024 x i32]* %b, i64 0, i64 69" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1129 'getelementptr' 'b_addr_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1130 [2/2] (3.25ns)   --->   "%b_load_69 = load i32* %b_addr_69, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1130 'load' 'b_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 36 <SV = 35> <Delay = 5.80>
ST_36 : Operation 1131 [1/1] (0.00ns)   --->   "%c_addr_66 = getelementptr [1024 x i32]* %c, i64 0, i64 66" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1131 'getelementptr' 'c_addr_66' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1132 [1/1] (3.25ns)   --->   "store i32 %add_ln7_66, i32* %c_addr_66, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 1133 [1/1] (0.00ns)   --->   "%c_addr_67 = getelementptr [1024 x i32]* %c, i64 0, i64 67" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1133 'getelementptr' 'c_addr_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1134 [1/1] (3.25ns)   --->   "store i32 %add_ln7_67, i32* %c_addr_67, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 1135 [1/2] (3.25ns)   --->   "%a_load_68 = load i32* %a_addr_68, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1135 'load' 'a_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 1136 [1/2] (3.25ns)   --->   "%b_load_68 = load i32* %b_addr_68, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1136 'load' 'b_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 1137 [1/1] (2.55ns)   --->   "%add_ln7_68 = add nsw i32 %a_load_68, %b_load_68" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1137 'add' 'add_ln7_68' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1138 [1/2] (3.25ns)   --->   "%a_load_69 = load i32* %a_addr_69, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1138 'load' 'a_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 1139 [1/2] (3.25ns)   --->   "%b_load_69 = load i32* %b_addr_69, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1139 'load' 'b_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 1140 [1/1] (2.55ns)   --->   "%add_ln7_69 = add nsw i32 %a_load_69, %b_load_69" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1140 'add' 'add_ln7_69' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1141 [1/1] (0.00ns)   --->   "%a_addr_70 = getelementptr [1024 x i32]* %a, i64 0, i64 70" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1141 'getelementptr' 'a_addr_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1142 [2/2] (3.25ns)   --->   "%a_load_70 = load i32* %a_addr_70, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1142 'load' 'a_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 1143 [1/1] (0.00ns)   --->   "%b_addr_70 = getelementptr [1024 x i32]* %b, i64 0, i64 70" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1143 'getelementptr' 'b_addr_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1144 [2/2] (3.25ns)   --->   "%b_load_70 = load i32* %b_addr_70, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1144 'load' 'b_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 1145 [1/1] (0.00ns)   --->   "%a_addr_71 = getelementptr [1024 x i32]* %a, i64 0, i64 71" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1145 'getelementptr' 'a_addr_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1146 [2/2] (3.25ns)   --->   "%a_load_71 = load i32* %a_addr_71, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1146 'load' 'a_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 1147 [1/1] (0.00ns)   --->   "%b_addr_71 = getelementptr [1024 x i32]* %b, i64 0, i64 71" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1147 'getelementptr' 'b_addr_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1148 [2/2] (3.25ns)   --->   "%b_load_71 = load i32* %b_addr_71, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1148 'load' 'b_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 37 <SV = 36> <Delay = 5.80>
ST_37 : Operation 1149 [1/1] (0.00ns)   --->   "%c_addr_68 = getelementptr [1024 x i32]* %c, i64 0, i64 68" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1149 'getelementptr' 'c_addr_68' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1150 [1/1] (3.25ns)   --->   "store i32 %add_ln7_68, i32* %c_addr_68, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1150 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 1151 [1/1] (0.00ns)   --->   "%c_addr_69 = getelementptr [1024 x i32]* %c, i64 0, i64 69" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1151 'getelementptr' 'c_addr_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1152 [1/1] (3.25ns)   --->   "store i32 %add_ln7_69, i32* %c_addr_69, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1152 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 1153 [1/2] (3.25ns)   --->   "%a_load_70 = load i32* %a_addr_70, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1153 'load' 'a_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 1154 [1/2] (3.25ns)   --->   "%b_load_70 = load i32* %b_addr_70, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1154 'load' 'b_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 1155 [1/1] (2.55ns)   --->   "%add_ln7_70 = add nsw i32 %a_load_70, %b_load_70" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1155 'add' 'add_ln7_70' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1156 [1/2] (3.25ns)   --->   "%a_load_71 = load i32* %a_addr_71, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1156 'load' 'a_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 1157 [1/2] (3.25ns)   --->   "%b_load_71 = load i32* %b_addr_71, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1157 'load' 'b_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 1158 [1/1] (2.55ns)   --->   "%add_ln7_71 = add nsw i32 %a_load_71, %b_load_71" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1158 'add' 'add_ln7_71' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1159 [1/1] (0.00ns)   --->   "%a_addr_72 = getelementptr [1024 x i32]* %a, i64 0, i64 72" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1159 'getelementptr' 'a_addr_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1160 [2/2] (3.25ns)   --->   "%a_load_72 = load i32* %a_addr_72, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1160 'load' 'a_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 1161 [1/1] (0.00ns)   --->   "%b_addr_72 = getelementptr [1024 x i32]* %b, i64 0, i64 72" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1161 'getelementptr' 'b_addr_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1162 [2/2] (3.25ns)   --->   "%b_load_72 = load i32* %b_addr_72, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1162 'load' 'b_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 1163 [1/1] (0.00ns)   --->   "%a_addr_73 = getelementptr [1024 x i32]* %a, i64 0, i64 73" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1163 'getelementptr' 'a_addr_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1164 [2/2] (3.25ns)   --->   "%a_load_73 = load i32* %a_addr_73, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1164 'load' 'a_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 1165 [1/1] (0.00ns)   --->   "%b_addr_73 = getelementptr [1024 x i32]* %b, i64 0, i64 73" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1165 'getelementptr' 'b_addr_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1166 [2/2] (3.25ns)   --->   "%b_load_73 = load i32* %b_addr_73, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1166 'load' 'b_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 38 <SV = 37> <Delay = 5.80>
ST_38 : Operation 1167 [1/1] (0.00ns)   --->   "%c_addr_70 = getelementptr [1024 x i32]* %c, i64 0, i64 70" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1167 'getelementptr' 'c_addr_70' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1168 [1/1] (3.25ns)   --->   "store i32 %add_ln7_70, i32* %c_addr_70, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1168 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 1169 [1/1] (0.00ns)   --->   "%c_addr_71 = getelementptr [1024 x i32]* %c, i64 0, i64 71" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1169 'getelementptr' 'c_addr_71' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1170 [1/1] (3.25ns)   --->   "store i32 %add_ln7_71, i32* %c_addr_71, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1170 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 1171 [1/2] (3.25ns)   --->   "%a_load_72 = load i32* %a_addr_72, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1171 'load' 'a_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 1172 [1/2] (3.25ns)   --->   "%b_load_72 = load i32* %b_addr_72, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1172 'load' 'b_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 1173 [1/1] (2.55ns)   --->   "%add_ln7_72 = add nsw i32 %a_load_72, %b_load_72" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1173 'add' 'add_ln7_72' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1174 [1/2] (3.25ns)   --->   "%a_load_73 = load i32* %a_addr_73, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1174 'load' 'a_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 1175 [1/2] (3.25ns)   --->   "%b_load_73 = load i32* %b_addr_73, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1175 'load' 'b_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 1176 [1/1] (2.55ns)   --->   "%add_ln7_73 = add nsw i32 %a_load_73, %b_load_73" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1176 'add' 'add_ln7_73' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1177 [1/1] (0.00ns)   --->   "%a_addr_74 = getelementptr [1024 x i32]* %a, i64 0, i64 74" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1177 'getelementptr' 'a_addr_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1178 [2/2] (3.25ns)   --->   "%a_load_74 = load i32* %a_addr_74, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1178 'load' 'a_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 1179 [1/1] (0.00ns)   --->   "%b_addr_74 = getelementptr [1024 x i32]* %b, i64 0, i64 74" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1179 'getelementptr' 'b_addr_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1180 [2/2] (3.25ns)   --->   "%b_load_74 = load i32* %b_addr_74, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1180 'load' 'b_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 1181 [1/1] (0.00ns)   --->   "%a_addr_75 = getelementptr [1024 x i32]* %a, i64 0, i64 75" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1181 'getelementptr' 'a_addr_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1182 [2/2] (3.25ns)   --->   "%a_load_75 = load i32* %a_addr_75, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1182 'load' 'a_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 1183 [1/1] (0.00ns)   --->   "%b_addr_75 = getelementptr [1024 x i32]* %b, i64 0, i64 75" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1183 'getelementptr' 'b_addr_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1184 [2/2] (3.25ns)   --->   "%b_load_75 = load i32* %b_addr_75, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1184 'load' 'b_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 39 <SV = 38> <Delay = 5.80>
ST_39 : Operation 1185 [1/1] (0.00ns)   --->   "%c_addr_72 = getelementptr [1024 x i32]* %c, i64 0, i64 72" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1185 'getelementptr' 'c_addr_72' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1186 [1/1] (3.25ns)   --->   "store i32 %add_ln7_72, i32* %c_addr_72, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1186 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1187 [1/1] (0.00ns)   --->   "%c_addr_73 = getelementptr [1024 x i32]* %c, i64 0, i64 73" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1187 'getelementptr' 'c_addr_73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1188 [1/1] (3.25ns)   --->   "store i32 %add_ln7_73, i32* %c_addr_73, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1188 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1189 [1/2] (3.25ns)   --->   "%a_load_74 = load i32* %a_addr_74, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1189 'load' 'a_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1190 [1/2] (3.25ns)   --->   "%b_load_74 = load i32* %b_addr_74, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1190 'load' 'b_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1191 [1/1] (2.55ns)   --->   "%add_ln7_74 = add nsw i32 %a_load_74, %b_load_74" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1191 'add' 'add_ln7_74' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1192 [1/2] (3.25ns)   --->   "%a_load_75 = load i32* %a_addr_75, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1192 'load' 'a_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1193 [1/2] (3.25ns)   --->   "%b_load_75 = load i32* %b_addr_75, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1193 'load' 'b_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1194 [1/1] (2.55ns)   --->   "%add_ln7_75 = add nsw i32 %a_load_75, %b_load_75" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1194 'add' 'add_ln7_75' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1195 [1/1] (0.00ns)   --->   "%a_addr_76 = getelementptr [1024 x i32]* %a, i64 0, i64 76" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1195 'getelementptr' 'a_addr_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1196 [2/2] (3.25ns)   --->   "%a_load_76 = load i32* %a_addr_76, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1196 'load' 'a_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1197 [1/1] (0.00ns)   --->   "%b_addr_76 = getelementptr [1024 x i32]* %b, i64 0, i64 76" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1197 'getelementptr' 'b_addr_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1198 [2/2] (3.25ns)   --->   "%b_load_76 = load i32* %b_addr_76, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1198 'load' 'b_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1199 [1/1] (0.00ns)   --->   "%a_addr_77 = getelementptr [1024 x i32]* %a, i64 0, i64 77" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1199 'getelementptr' 'a_addr_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1200 [2/2] (3.25ns)   --->   "%a_load_77 = load i32* %a_addr_77, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1200 'load' 'a_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 1201 [1/1] (0.00ns)   --->   "%b_addr_77 = getelementptr [1024 x i32]* %b, i64 0, i64 77" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1201 'getelementptr' 'b_addr_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1202 [2/2] (3.25ns)   --->   "%b_load_77 = load i32* %b_addr_77, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1202 'load' 'b_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 40 <SV = 39> <Delay = 5.80>
ST_40 : Operation 1203 [1/1] (0.00ns)   --->   "%c_addr_74 = getelementptr [1024 x i32]* %c, i64 0, i64 74" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1203 'getelementptr' 'c_addr_74' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1204 [1/1] (3.25ns)   --->   "store i32 %add_ln7_74, i32* %c_addr_74, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1204 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 1205 [1/1] (0.00ns)   --->   "%c_addr_75 = getelementptr [1024 x i32]* %c, i64 0, i64 75" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1205 'getelementptr' 'c_addr_75' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1206 [1/1] (3.25ns)   --->   "store i32 %add_ln7_75, i32* %c_addr_75, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1206 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 1207 [1/2] (3.25ns)   --->   "%a_load_76 = load i32* %a_addr_76, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1207 'load' 'a_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 1208 [1/2] (3.25ns)   --->   "%b_load_76 = load i32* %b_addr_76, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1208 'load' 'b_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 1209 [1/1] (2.55ns)   --->   "%add_ln7_76 = add nsw i32 %a_load_76, %b_load_76" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1209 'add' 'add_ln7_76' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1210 [1/2] (3.25ns)   --->   "%a_load_77 = load i32* %a_addr_77, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1210 'load' 'a_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 1211 [1/2] (3.25ns)   --->   "%b_load_77 = load i32* %b_addr_77, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1211 'load' 'b_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 1212 [1/1] (2.55ns)   --->   "%add_ln7_77 = add nsw i32 %a_load_77, %b_load_77" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1212 'add' 'add_ln7_77' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1213 [1/1] (0.00ns)   --->   "%a_addr_78 = getelementptr [1024 x i32]* %a, i64 0, i64 78" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1213 'getelementptr' 'a_addr_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1214 [2/2] (3.25ns)   --->   "%a_load_78 = load i32* %a_addr_78, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1214 'load' 'a_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 1215 [1/1] (0.00ns)   --->   "%b_addr_78 = getelementptr [1024 x i32]* %b, i64 0, i64 78" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1215 'getelementptr' 'b_addr_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1216 [2/2] (3.25ns)   --->   "%b_load_78 = load i32* %b_addr_78, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1216 'load' 'b_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 1217 [1/1] (0.00ns)   --->   "%a_addr_79 = getelementptr [1024 x i32]* %a, i64 0, i64 79" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1217 'getelementptr' 'a_addr_79' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1218 [2/2] (3.25ns)   --->   "%a_load_79 = load i32* %a_addr_79, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1218 'load' 'a_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 1219 [1/1] (0.00ns)   --->   "%b_addr_79 = getelementptr [1024 x i32]* %b, i64 0, i64 79" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1219 'getelementptr' 'b_addr_79' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1220 [2/2] (3.25ns)   --->   "%b_load_79 = load i32* %b_addr_79, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1220 'load' 'b_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 41 <SV = 40> <Delay = 5.80>
ST_41 : Operation 1221 [1/1] (0.00ns)   --->   "%c_addr_76 = getelementptr [1024 x i32]* %c, i64 0, i64 76" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1221 'getelementptr' 'c_addr_76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1222 [1/1] (3.25ns)   --->   "store i32 %add_ln7_76, i32* %c_addr_76, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1222 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 1223 [1/1] (0.00ns)   --->   "%c_addr_77 = getelementptr [1024 x i32]* %c, i64 0, i64 77" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1223 'getelementptr' 'c_addr_77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1224 [1/1] (3.25ns)   --->   "store i32 %add_ln7_77, i32* %c_addr_77, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1224 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 1225 [1/2] (3.25ns)   --->   "%a_load_78 = load i32* %a_addr_78, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1225 'load' 'a_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 1226 [1/2] (3.25ns)   --->   "%b_load_78 = load i32* %b_addr_78, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1226 'load' 'b_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 1227 [1/1] (2.55ns)   --->   "%add_ln7_78 = add nsw i32 %a_load_78, %b_load_78" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1227 'add' 'add_ln7_78' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1228 [1/2] (3.25ns)   --->   "%a_load_79 = load i32* %a_addr_79, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1228 'load' 'a_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 1229 [1/2] (3.25ns)   --->   "%b_load_79 = load i32* %b_addr_79, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1229 'load' 'b_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 1230 [1/1] (2.55ns)   --->   "%add_ln7_79 = add nsw i32 %a_load_79, %b_load_79" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1230 'add' 'add_ln7_79' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1231 [1/1] (0.00ns)   --->   "%a_addr_80 = getelementptr [1024 x i32]* %a, i64 0, i64 80" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1231 'getelementptr' 'a_addr_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1232 [2/2] (3.25ns)   --->   "%a_load_80 = load i32* %a_addr_80, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1232 'load' 'a_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 1233 [1/1] (0.00ns)   --->   "%b_addr_80 = getelementptr [1024 x i32]* %b, i64 0, i64 80" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1233 'getelementptr' 'b_addr_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1234 [2/2] (3.25ns)   --->   "%b_load_80 = load i32* %b_addr_80, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1234 'load' 'b_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 1235 [1/1] (0.00ns)   --->   "%a_addr_81 = getelementptr [1024 x i32]* %a, i64 0, i64 81" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1235 'getelementptr' 'a_addr_81' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1236 [2/2] (3.25ns)   --->   "%a_load_81 = load i32* %a_addr_81, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1236 'load' 'a_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 1237 [1/1] (0.00ns)   --->   "%b_addr_81 = getelementptr [1024 x i32]* %b, i64 0, i64 81" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1237 'getelementptr' 'b_addr_81' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1238 [2/2] (3.25ns)   --->   "%b_load_81 = load i32* %b_addr_81, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1238 'load' 'b_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 42 <SV = 41> <Delay = 5.80>
ST_42 : Operation 1239 [1/1] (0.00ns)   --->   "%c_addr_78 = getelementptr [1024 x i32]* %c, i64 0, i64 78" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1239 'getelementptr' 'c_addr_78' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1240 [1/1] (3.25ns)   --->   "store i32 %add_ln7_78, i32* %c_addr_78, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1240 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1241 [1/1] (0.00ns)   --->   "%c_addr_79 = getelementptr [1024 x i32]* %c, i64 0, i64 79" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1241 'getelementptr' 'c_addr_79' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1242 [1/1] (3.25ns)   --->   "store i32 %add_ln7_79, i32* %c_addr_79, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1242 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1243 [1/2] (3.25ns)   --->   "%a_load_80 = load i32* %a_addr_80, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1243 'load' 'a_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1244 [1/2] (3.25ns)   --->   "%b_load_80 = load i32* %b_addr_80, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1244 'load' 'b_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1245 [1/1] (2.55ns)   --->   "%add_ln7_80 = add nsw i32 %a_load_80, %b_load_80" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1245 'add' 'add_ln7_80' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1246 [1/2] (3.25ns)   --->   "%a_load_81 = load i32* %a_addr_81, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1246 'load' 'a_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1247 [1/2] (3.25ns)   --->   "%b_load_81 = load i32* %b_addr_81, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1247 'load' 'b_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1248 [1/1] (2.55ns)   --->   "%add_ln7_81 = add nsw i32 %a_load_81, %b_load_81" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1248 'add' 'add_ln7_81' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1249 [1/1] (0.00ns)   --->   "%a_addr_82 = getelementptr [1024 x i32]* %a, i64 0, i64 82" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1249 'getelementptr' 'a_addr_82' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1250 [2/2] (3.25ns)   --->   "%a_load_82 = load i32* %a_addr_82, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1250 'load' 'a_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1251 [1/1] (0.00ns)   --->   "%b_addr_82 = getelementptr [1024 x i32]* %b, i64 0, i64 82" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1251 'getelementptr' 'b_addr_82' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1252 [2/2] (3.25ns)   --->   "%b_load_82 = load i32* %b_addr_82, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1252 'load' 'b_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1253 [1/1] (0.00ns)   --->   "%a_addr_83 = getelementptr [1024 x i32]* %a, i64 0, i64 83" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1253 'getelementptr' 'a_addr_83' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1254 [2/2] (3.25ns)   --->   "%a_load_83 = load i32* %a_addr_83, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1254 'load' 'a_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 1255 [1/1] (0.00ns)   --->   "%b_addr_83 = getelementptr [1024 x i32]* %b, i64 0, i64 83" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1255 'getelementptr' 'b_addr_83' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1256 [2/2] (3.25ns)   --->   "%b_load_83 = load i32* %b_addr_83, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1256 'load' 'b_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 43 <SV = 42> <Delay = 5.80>
ST_43 : Operation 1257 [1/1] (0.00ns)   --->   "%c_addr_80 = getelementptr [1024 x i32]* %c, i64 0, i64 80" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1257 'getelementptr' 'c_addr_80' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1258 [1/1] (3.25ns)   --->   "store i32 %add_ln7_80, i32* %c_addr_80, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1258 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 1259 [1/1] (0.00ns)   --->   "%c_addr_81 = getelementptr [1024 x i32]* %c, i64 0, i64 81" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1259 'getelementptr' 'c_addr_81' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1260 [1/1] (3.25ns)   --->   "store i32 %add_ln7_81, i32* %c_addr_81, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1260 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 1261 [1/2] (3.25ns)   --->   "%a_load_82 = load i32* %a_addr_82, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1261 'load' 'a_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 1262 [1/2] (3.25ns)   --->   "%b_load_82 = load i32* %b_addr_82, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1262 'load' 'b_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 1263 [1/1] (2.55ns)   --->   "%add_ln7_82 = add nsw i32 %a_load_82, %b_load_82" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1263 'add' 'add_ln7_82' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1264 [1/2] (3.25ns)   --->   "%a_load_83 = load i32* %a_addr_83, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1264 'load' 'a_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 1265 [1/2] (3.25ns)   --->   "%b_load_83 = load i32* %b_addr_83, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1265 'load' 'b_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 1266 [1/1] (2.55ns)   --->   "%add_ln7_83 = add nsw i32 %a_load_83, %b_load_83" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1266 'add' 'add_ln7_83' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1267 [1/1] (0.00ns)   --->   "%a_addr_84 = getelementptr [1024 x i32]* %a, i64 0, i64 84" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1267 'getelementptr' 'a_addr_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1268 [2/2] (3.25ns)   --->   "%a_load_84 = load i32* %a_addr_84, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1268 'load' 'a_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 1269 [1/1] (0.00ns)   --->   "%b_addr_84 = getelementptr [1024 x i32]* %b, i64 0, i64 84" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1269 'getelementptr' 'b_addr_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1270 [2/2] (3.25ns)   --->   "%b_load_84 = load i32* %b_addr_84, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1270 'load' 'b_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 1271 [1/1] (0.00ns)   --->   "%a_addr_85 = getelementptr [1024 x i32]* %a, i64 0, i64 85" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1271 'getelementptr' 'a_addr_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1272 [2/2] (3.25ns)   --->   "%a_load_85 = load i32* %a_addr_85, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1272 'load' 'a_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 1273 [1/1] (0.00ns)   --->   "%b_addr_85 = getelementptr [1024 x i32]* %b, i64 0, i64 85" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1273 'getelementptr' 'b_addr_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1274 [2/2] (3.25ns)   --->   "%b_load_85 = load i32* %b_addr_85, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1274 'load' 'b_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 44 <SV = 43> <Delay = 5.80>
ST_44 : Operation 1275 [1/1] (0.00ns)   --->   "%c_addr_82 = getelementptr [1024 x i32]* %c, i64 0, i64 82" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1275 'getelementptr' 'c_addr_82' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1276 [1/1] (3.25ns)   --->   "store i32 %add_ln7_82, i32* %c_addr_82, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1276 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 1277 [1/1] (0.00ns)   --->   "%c_addr_83 = getelementptr [1024 x i32]* %c, i64 0, i64 83" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1277 'getelementptr' 'c_addr_83' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1278 [1/1] (3.25ns)   --->   "store i32 %add_ln7_83, i32* %c_addr_83, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1278 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 1279 [1/2] (3.25ns)   --->   "%a_load_84 = load i32* %a_addr_84, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1279 'load' 'a_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 1280 [1/2] (3.25ns)   --->   "%b_load_84 = load i32* %b_addr_84, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1280 'load' 'b_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 1281 [1/1] (2.55ns)   --->   "%add_ln7_84 = add nsw i32 %a_load_84, %b_load_84" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1281 'add' 'add_ln7_84' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1282 [1/2] (3.25ns)   --->   "%a_load_85 = load i32* %a_addr_85, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1282 'load' 'a_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 1283 [1/2] (3.25ns)   --->   "%b_load_85 = load i32* %b_addr_85, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1283 'load' 'b_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 1284 [1/1] (2.55ns)   --->   "%add_ln7_85 = add nsw i32 %a_load_85, %b_load_85" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1284 'add' 'add_ln7_85' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1285 [1/1] (0.00ns)   --->   "%a_addr_86 = getelementptr [1024 x i32]* %a, i64 0, i64 86" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1285 'getelementptr' 'a_addr_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1286 [2/2] (3.25ns)   --->   "%a_load_86 = load i32* %a_addr_86, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1286 'load' 'a_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 1287 [1/1] (0.00ns)   --->   "%b_addr_86 = getelementptr [1024 x i32]* %b, i64 0, i64 86" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1287 'getelementptr' 'b_addr_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1288 [2/2] (3.25ns)   --->   "%b_load_86 = load i32* %b_addr_86, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1288 'load' 'b_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 1289 [1/1] (0.00ns)   --->   "%a_addr_87 = getelementptr [1024 x i32]* %a, i64 0, i64 87" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1289 'getelementptr' 'a_addr_87' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1290 [2/2] (3.25ns)   --->   "%a_load_87 = load i32* %a_addr_87, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1290 'load' 'a_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 1291 [1/1] (0.00ns)   --->   "%b_addr_87 = getelementptr [1024 x i32]* %b, i64 0, i64 87" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1291 'getelementptr' 'b_addr_87' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1292 [2/2] (3.25ns)   --->   "%b_load_87 = load i32* %b_addr_87, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1292 'load' 'b_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 45 <SV = 44> <Delay = 5.80>
ST_45 : Operation 1293 [1/1] (0.00ns)   --->   "%c_addr_84 = getelementptr [1024 x i32]* %c, i64 0, i64 84" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1293 'getelementptr' 'c_addr_84' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1294 [1/1] (3.25ns)   --->   "store i32 %add_ln7_84, i32* %c_addr_84, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1294 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1295 [1/1] (0.00ns)   --->   "%c_addr_85 = getelementptr [1024 x i32]* %c, i64 0, i64 85" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1295 'getelementptr' 'c_addr_85' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1296 [1/1] (3.25ns)   --->   "store i32 %add_ln7_85, i32* %c_addr_85, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1296 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1297 [1/2] (3.25ns)   --->   "%a_load_86 = load i32* %a_addr_86, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1297 'load' 'a_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1298 [1/2] (3.25ns)   --->   "%b_load_86 = load i32* %b_addr_86, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1298 'load' 'b_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1299 [1/1] (2.55ns)   --->   "%add_ln7_86 = add nsw i32 %a_load_86, %b_load_86" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1299 'add' 'add_ln7_86' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1300 [1/2] (3.25ns)   --->   "%a_load_87 = load i32* %a_addr_87, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1300 'load' 'a_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1301 [1/2] (3.25ns)   --->   "%b_load_87 = load i32* %b_addr_87, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1301 'load' 'b_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1302 [1/1] (2.55ns)   --->   "%add_ln7_87 = add nsw i32 %a_load_87, %b_load_87" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1302 'add' 'add_ln7_87' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1303 [1/1] (0.00ns)   --->   "%a_addr_88 = getelementptr [1024 x i32]* %a, i64 0, i64 88" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1303 'getelementptr' 'a_addr_88' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1304 [2/2] (3.25ns)   --->   "%a_load_88 = load i32* %a_addr_88, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1304 'load' 'a_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1305 [1/1] (0.00ns)   --->   "%b_addr_88 = getelementptr [1024 x i32]* %b, i64 0, i64 88" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1305 'getelementptr' 'b_addr_88' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1306 [2/2] (3.25ns)   --->   "%b_load_88 = load i32* %b_addr_88, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1306 'load' 'b_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1307 [1/1] (0.00ns)   --->   "%a_addr_89 = getelementptr [1024 x i32]* %a, i64 0, i64 89" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1307 'getelementptr' 'a_addr_89' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1308 [2/2] (3.25ns)   --->   "%a_load_89 = load i32* %a_addr_89, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1308 'load' 'a_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 1309 [1/1] (0.00ns)   --->   "%b_addr_89 = getelementptr [1024 x i32]* %b, i64 0, i64 89" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1309 'getelementptr' 'b_addr_89' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1310 [2/2] (3.25ns)   --->   "%b_load_89 = load i32* %b_addr_89, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1310 'load' 'b_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 46 <SV = 45> <Delay = 5.80>
ST_46 : Operation 1311 [1/1] (0.00ns)   --->   "%c_addr_86 = getelementptr [1024 x i32]* %c, i64 0, i64 86" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1311 'getelementptr' 'c_addr_86' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1312 [1/1] (3.25ns)   --->   "store i32 %add_ln7_86, i32* %c_addr_86, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1312 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1313 [1/1] (0.00ns)   --->   "%c_addr_87 = getelementptr [1024 x i32]* %c, i64 0, i64 87" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1313 'getelementptr' 'c_addr_87' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1314 [1/1] (3.25ns)   --->   "store i32 %add_ln7_87, i32* %c_addr_87, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1314 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1315 [1/2] (3.25ns)   --->   "%a_load_88 = load i32* %a_addr_88, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1315 'load' 'a_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1316 [1/2] (3.25ns)   --->   "%b_load_88 = load i32* %b_addr_88, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1316 'load' 'b_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1317 [1/1] (2.55ns)   --->   "%add_ln7_88 = add nsw i32 %a_load_88, %b_load_88" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1317 'add' 'add_ln7_88' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1318 [1/2] (3.25ns)   --->   "%a_load_89 = load i32* %a_addr_89, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1318 'load' 'a_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1319 [1/2] (3.25ns)   --->   "%b_load_89 = load i32* %b_addr_89, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1319 'load' 'b_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1320 [1/1] (2.55ns)   --->   "%add_ln7_89 = add nsw i32 %a_load_89, %b_load_89" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1320 'add' 'add_ln7_89' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1321 [1/1] (0.00ns)   --->   "%a_addr_90 = getelementptr [1024 x i32]* %a, i64 0, i64 90" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1321 'getelementptr' 'a_addr_90' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1322 [2/2] (3.25ns)   --->   "%a_load_90 = load i32* %a_addr_90, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1322 'load' 'a_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1323 [1/1] (0.00ns)   --->   "%b_addr_90 = getelementptr [1024 x i32]* %b, i64 0, i64 90" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1323 'getelementptr' 'b_addr_90' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1324 [2/2] (3.25ns)   --->   "%b_load_90 = load i32* %b_addr_90, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1324 'load' 'b_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1325 [1/1] (0.00ns)   --->   "%a_addr_91 = getelementptr [1024 x i32]* %a, i64 0, i64 91" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1325 'getelementptr' 'a_addr_91' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1326 [2/2] (3.25ns)   --->   "%a_load_91 = load i32* %a_addr_91, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1326 'load' 'a_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 1327 [1/1] (0.00ns)   --->   "%b_addr_91 = getelementptr [1024 x i32]* %b, i64 0, i64 91" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1327 'getelementptr' 'b_addr_91' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1328 [2/2] (3.25ns)   --->   "%b_load_91 = load i32* %b_addr_91, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1328 'load' 'b_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 47 <SV = 46> <Delay = 5.80>
ST_47 : Operation 1329 [1/1] (0.00ns)   --->   "%c_addr_88 = getelementptr [1024 x i32]* %c, i64 0, i64 88" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1329 'getelementptr' 'c_addr_88' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1330 [1/1] (3.25ns)   --->   "store i32 %add_ln7_88, i32* %c_addr_88, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1330 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1331 [1/1] (0.00ns)   --->   "%c_addr_89 = getelementptr [1024 x i32]* %c, i64 0, i64 89" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1331 'getelementptr' 'c_addr_89' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1332 [1/1] (3.25ns)   --->   "store i32 %add_ln7_89, i32* %c_addr_89, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1332 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1333 [1/2] (3.25ns)   --->   "%a_load_90 = load i32* %a_addr_90, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1333 'load' 'a_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1334 [1/2] (3.25ns)   --->   "%b_load_90 = load i32* %b_addr_90, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1334 'load' 'b_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1335 [1/1] (2.55ns)   --->   "%add_ln7_90 = add nsw i32 %a_load_90, %b_load_90" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1335 'add' 'add_ln7_90' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1336 [1/2] (3.25ns)   --->   "%a_load_91 = load i32* %a_addr_91, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1336 'load' 'a_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1337 [1/2] (3.25ns)   --->   "%b_load_91 = load i32* %b_addr_91, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1337 'load' 'b_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1338 [1/1] (2.55ns)   --->   "%add_ln7_91 = add nsw i32 %a_load_91, %b_load_91" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1338 'add' 'add_ln7_91' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1339 [1/1] (0.00ns)   --->   "%a_addr_92 = getelementptr [1024 x i32]* %a, i64 0, i64 92" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1339 'getelementptr' 'a_addr_92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1340 [2/2] (3.25ns)   --->   "%a_load_92 = load i32* %a_addr_92, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1340 'load' 'a_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1341 [1/1] (0.00ns)   --->   "%b_addr_92 = getelementptr [1024 x i32]* %b, i64 0, i64 92" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1341 'getelementptr' 'b_addr_92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1342 [2/2] (3.25ns)   --->   "%b_load_92 = load i32* %b_addr_92, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1342 'load' 'b_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1343 [1/1] (0.00ns)   --->   "%a_addr_93 = getelementptr [1024 x i32]* %a, i64 0, i64 93" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1343 'getelementptr' 'a_addr_93' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1344 [2/2] (3.25ns)   --->   "%a_load_93 = load i32* %a_addr_93, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1344 'load' 'a_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 1345 [1/1] (0.00ns)   --->   "%b_addr_93 = getelementptr [1024 x i32]* %b, i64 0, i64 93" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1345 'getelementptr' 'b_addr_93' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1346 [2/2] (3.25ns)   --->   "%b_load_93 = load i32* %b_addr_93, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1346 'load' 'b_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 48 <SV = 47> <Delay = 5.80>
ST_48 : Operation 1347 [1/1] (0.00ns)   --->   "%c_addr_90 = getelementptr [1024 x i32]* %c, i64 0, i64 90" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1347 'getelementptr' 'c_addr_90' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1348 [1/1] (3.25ns)   --->   "store i32 %add_ln7_90, i32* %c_addr_90, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1348 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1349 [1/1] (0.00ns)   --->   "%c_addr_91 = getelementptr [1024 x i32]* %c, i64 0, i64 91" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1349 'getelementptr' 'c_addr_91' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1350 [1/1] (3.25ns)   --->   "store i32 %add_ln7_91, i32* %c_addr_91, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1350 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1351 [1/2] (3.25ns)   --->   "%a_load_92 = load i32* %a_addr_92, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1351 'load' 'a_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1352 [1/2] (3.25ns)   --->   "%b_load_92 = load i32* %b_addr_92, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1352 'load' 'b_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1353 [1/1] (2.55ns)   --->   "%add_ln7_92 = add nsw i32 %a_load_92, %b_load_92" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1353 'add' 'add_ln7_92' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1354 [1/2] (3.25ns)   --->   "%a_load_93 = load i32* %a_addr_93, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1354 'load' 'a_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1355 [1/2] (3.25ns)   --->   "%b_load_93 = load i32* %b_addr_93, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1355 'load' 'b_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1356 [1/1] (2.55ns)   --->   "%add_ln7_93 = add nsw i32 %a_load_93, %b_load_93" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1356 'add' 'add_ln7_93' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1357 [1/1] (0.00ns)   --->   "%a_addr_94 = getelementptr [1024 x i32]* %a, i64 0, i64 94" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1357 'getelementptr' 'a_addr_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1358 [2/2] (3.25ns)   --->   "%a_load_94 = load i32* %a_addr_94, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1358 'load' 'a_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1359 [1/1] (0.00ns)   --->   "%b_addr_94 = getelementptr [1024 x i32]* %b, i64 0, i64 94" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1359 'getelementptr' 'b_addr_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1360 [2/2] (3.25ns)   --->   "%b_load_94 = load i32* %b_addr_94, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1360 'load' 'b_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1361 [1/1] (0.00ns)   --->   "%a_addr_95 = getelementptr [1024 x i32]* %a, i64 0, i64 95" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1361 'getelementptr' 'a_addr_95' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1362 [2/2] (3.25ns)   --->   "%a_load_95 = load i32* %a_addr_95, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1362 'load' 'a_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 1363 [1/1] (0.00ns)   --->   "%b_addr_95 = getelementptr [1024 x i32]* %b, i64 0, i64 95" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1363 'getelementptr' 'b_addr_95' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1364 [2/2] (3.25ns)   --->   "%b_load_95 = load i32* %b_addr_95, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1364 'load' 'b_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 49 <SV = 48> <Delay = 5.80>
ST_49 : Operation 1365 [1/1] (0.00ns)   --->   "%c_addr_92 = getelementptr [1024 x i32]* %c, i64 0, i64 92" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1365 'getelementptr' 'c_addr_92' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1366 [1/1] (3.25ns)   --->   "store i32 %add_ln7_92, i32* %c_addr_92, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1366 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 1367 [1/1] (0.00ns)   --->   "%c_addr_93 = getelementptr [1024 x i32]* %c, i64 0, i64 93" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1367 'getelementptr' 'c_addr_93' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1368 [1/1] (3.25ns)   --->   "store i32 %add_ln7_93, i32* %c_addr_93, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1368 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 1369 [1/2] (3.25ns)   --->   "%a_load_94 = load i32* %a_addr_94, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1369 'load' 'a_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 1370 [1/2] (3.25ns)   --->   "%b_load_94 = load i32* %b_addr_94, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1370 'load' 'b_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 1371 [1/1] (2.55ns)   --->   "%add_ln7_94 = add nsw i32 %a_load_94, %b_load_94" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1371 'add' 'add_ln7_94' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1372 [1/2] (3.25ns)   --->   "%a_load_95 = load i32* %a_addr_95, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1372 'load' 'a_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 1373 [1/2] (3.25ns)   --->   "%b_load_95 = load i32* %b_addr_95, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1373 'load' 'b_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 1374 [1/1] (2.55ns)   --->   "%add_ln7_95 = add nsw i32 %a_load_95, %b_load_95" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1374 'add' 'add_ln7_95' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1375 [1/1] (0.00ns)   --->   "%a_addr_96 = getelementptr [1024 x i32]* %a, i64 0, i64 96" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1375 'getelementptr' 'a_addr_96' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1376 [2/2] (3.25ns)   --->   "%a_load_96 = load i32* %a_addr_96, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1376 'load' 'a_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 1377 [1/1] (0.00ns)   --->   "%b_addr_96 = getelementptr [1024 x i32]* %b, i64 0, i64 96" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1377 'getelementptr' 'b_addr_96' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1378 [2/2] (3.25ns)   --->   "%b_load_96 = load i32* %b_addr_96, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1378 'load' 'b_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 1379 [1/1] (0.00ns)   --->   "%a_addr_97 = getelementptr [1024 x i32]* %a, i64 0, i64 97" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1379 'getelementptr' 'a_addr_97' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1380 [2/2] (3.25ns)   --->   "%a_load_97 = load i32* %a_addr_97, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1380 'load' 'a_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 1381 [1/1] (0.00ns)   --->   "%b_addr_97 = getelementptr [1024 x i32]* %b, i64 0, i64 97" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1381 'getelementptr' 'b_addr_97' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1382 [2/2] (3.25ns)   --->   "%b_load_97 = load i32* %b_addr_97, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1382 'load' 'b_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 50 <SV = 49> <Delay = 5.80>
ST_50 : Operation 1383 [1/1] (0.00ns)   --->   "%c_addr_94 = getelementptr [1024 x i32]* %c, i64 0, i64 94" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1383 'getelementptr' 'c_addr_94' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1384 [1/1] (3.25ns)   --->   "store i32 %add_ln7_94, i32* %c_addr_94, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1384 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 1385 [1/1] (0.00ns)   --->   "%c_addr_95 = getelementptr [1024 x i32]* %c, i64 0, i64 95" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1385 'getelementptr' 'c_addr_95' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1386 [1/1] (3.25ns)   --->   "store i32 %add_ln7_95, i32* %c_addr_95, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1386 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 1387 [1/2] (3.25ns)   --->   "%a_load_96 = load i32* %a_addr_96, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1387 'load' 'a_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 1388 [1/2] (3.25ns)   --->   "%b_load_96 = load i32* %b_addr_96, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1388 'load' 'b_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 1389 [1/1] (2.55ns)   --->   "%add_ln7_96 = add nsw i32 %a_load_96, %b_load_96" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1389 'add' 'add_ln7_96' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1390 [1/2] (3.25ns)   --->   "%a_load_97 = load i32* %a_addr_97, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1390 'load' 'a_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 1391 [1/2] (3.25ns)   --->   "%b_load_97 = load i32* %b_addr_97, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1391 'load' 'b_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 1392 [1/1] (2.55ns)   --->   "%add_ln7_97 = add nsw i32 %a_load_97, %b_load_97" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1392 'add' 'add_ln7_97' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1393 [1/1] (0.00ns)   --->   "%a_addr_98 = getelementptr [1024 x i32]* %a, i64 0, i64 98" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1393 'getelementptr' 'a_addr_98' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1394 [2/2] (3.25ns)   --->   "%a_load_98 = load i32* %a_addr_98, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1394 'load' 'a_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 1395 [1/1] (0.00ns)   --->   "%b_addr_98 = getelementptr [1024 x i32]* %b, i64 0, i64 98" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1395 'getelementptr' 'b_addr_98' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1396 [2/2] (3.25ns)   --->   "%b_load_98 = load i32* %b_addr_98, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1396 'load' 'b_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 1397 [1/1] (0.00ns)   --->   "%a_addr_99 = getelementptr [1024 x i32]* %a, i64 0, i64 99" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1397 'getelementptr' 'a_addr_99' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1398 [2/2] (3.25ns)   --->   "%a_load_99 = load i32* %a_addr_99, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1398 'load' 'a_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 1399 [1/1] (0.00ns)   --->   "%b_addr_99 = getelementptr [1024 x i32]* %b, i64 0, i64 99" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1399 'getelementptr' 'b_addr_99' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1400 [2/2] (3.25ns)   --->   "%b_load_99 = load i32* %b_addr_99, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1400 'load' 'b_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 51 <SV = 50> <Delay = 5.80>
ST_51 : Operation 1401 [1/1] (0.00ns)   --->   "%c_addr_96 = getelementptr [1024 x i32]* %c, i64 0, i64 96" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1401 'getelementptr' 'c_addr_96' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1402 [1/1] (3.25ns)   --->   "store i32 %add_ln7_96, i32* %c_addr_96, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1402 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 1403 [1/1] (0.00ns)   --->   "%c_addr_97 = getelementptr [1024 x i32]* %c, i64 0, i64 97" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1403 'getelementptr' 'c_addr_97' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1404 [1/1] (3.25ns)   --->   "store i32 %add_ln7_97, i32* %c_addr_97, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1404 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 1405 [1/2] (3.25ns)   --->   "%a_load_98 = load i32* %a_addr_98, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1405 'load' 'a_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 1406 [1/2] (3.25ns)   --->   "%b_load_98 = load i32* %b_addr_98, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1406 'load' 'b_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 1407 [1/1] (2.55ns)   --->   "%add_ln7_98 = add nsw i32 %a_load_98, %b_load_98" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1407 'add' 'add_ln7_98' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1408 [1/2] (3.25ns)   --->   "%a_load_99 = load i32* %a_addr_99, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1408 'load' 'a_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 1409 [1/2] (3.25ns)   --->   "%b_load_99 = load i32* %b_addr_99, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1409 'load' 'b_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 1410 [1/1] (2.55ns)   --->   "%add_ln7_99 = add nsw i32 %a_load_99, %b_load_99" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1410 'add' 'add_ln7_99' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1411 [1/1] (0.00ns)   --->   "%a_addr_100 = getelementptr [1024 x i32]* %a, i64 0, i64 100" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1411 'getelementptr' 'a_addr_100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1412 [2/2] (3.25ns)   --->   "%a_load_100 = load i32* %a_addr_100, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1412 'load' 'a_load_100' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 1413 [1/1] (0.00ns)   --->   "%b_addr_100 = getelementptr [1024 x i32]* %b, i64 0, i64 100" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1413 'getelementptr' 'b_addr_100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1414 [2/2] (3.25ns)   --->   "%b_load_100 = load i32* %b_addr_100, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1414 'load' 'b_load_100' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 1415 [1/1] (0.00ns)   --->   "%a_addr_101 = getelementptr [1024 x i32]* %a, i64 0, i64 101" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1415 'getelementptr' 'a_addr_101' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1416 [2/2] (3.25ns)   --->   "%a_load_101 = load i32* %a_addr_101, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1416 'load' 'a_load_101' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 1417 [1/1] (0.00ns)   --->   "%b_addr_101 = getelementptr [1024 x i32]* %b, i64 0, i64 101" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1417 'getelementptr' 'b_addr_101' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1418 [2/2] (3.25ns)   --->   "%b_load_101 = load i32* %b_addr_101, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1418 'load' 'b_load_101' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 52 <SV = 51> <Delay = 5.80>
ST_52 : Operation 1419 [1/1] (0.00ns)   --->   "%c_addr_98 = getelementptr [1024 x i32]* %c, i64 0, i64 98" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1419 'getelementptr' 'c_addr_98' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1420 [1/1] (3.25ns)   --->   "store i32 %add_ln7_98, i32* %c_addr_98, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1420 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 1421 [1/1] (0.00ns)   --->   "%c_addr_99 = getelementptr [1024 x i32]* %c, i64 0, i64 99" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1421 'getelementptr' 'c_addr_99' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1422 [1/1] (3.25ns)   --->   "store i32 %add_ln7_99, i32* %c_addr_99, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1422 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 1423 [1/2] (3.25ns)   --->   "%a_load_100 = load i32* %a_addr_100, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1423 'load' 'a_load_100' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 1424 [1/2] (3.25ns)   --->   "%b_load_100 = load i32* %b_addr_100, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1424 'load' 'b_load_100' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 1425 [1/1] (2.55ns)   --->   "%add_ln7_100 = add nsw i32 %a_load_100, %b_load_100" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1425 'add' 'add_ln7_100' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1426 [1/2] (3.25ns)   --->   "%a_load_101 = load i32* %a_addr_101, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1426 'load' 'a_load_101' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 1427 [1/2] (3.25ns)   --->   "%b_load_101 = load i32* %b_addr_101, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1427 'load' 'b_load_101' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 1428 [1/1] (2.55ns)   --->   "%add_ln7_101 = add nsw i32 %a_load_101, %b_load_101" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1428 'add' 'add_ln7_101' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1429 [1/1] (0.00ns)   --->   "%a_addr_102 = getelementptr [1024 x i32]* %a, i64 0, i64 102" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1429 'getelementptr' 'a_addr_102' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1430 [2/2] (3.25ns)   --->   "%a_load_102 = load i32* %a_addr_102, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1430 'load' 'a_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 1431 [1/1] (0.00ns)   --->   "%b_addr_102 = getelementptr [1024 x i32]* %b, i64 0, i64 102" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1431 'getelementptr' 'b_addr_102' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1432 [2/2] (3.25ns)   --->   "%b_load_102 = load i32* %b_addr_102, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1432 'load' 'b_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 1433 [1/1] (0.00ns)   --->   "%a_addr_103 = getelementptr [1024 x i32]* %a, i64 0, i64 103" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1433 'getelementptr' 'a_addr_103' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1434 [2/2] (3.25ns)   --->   "%a_load_103 = load i32* %a_addr_103, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1434 'load' 'a_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 1435 [1/1] (0.00ns)   --->   "%b_addr_103 = getelementptr [1024 x i32]* %b, i64 0, i64 103" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1435 'getelementptr' 'b_addr_103' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1436 [2/2] (3.25ns)   --->   "%b_load_103 = load i32* %b_addr_103, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1436 'load' 'b_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 53 <SV = 52> <Delay = 5.80>
ST_53 : Operation 1437 [1/1] (0.00ns)   --->   "%c_addr_100 = getelementptr [1024 x i32]* %c, i64 0, i64 100" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1437 'getelementptr' 'c_addr_100' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1438 [1/1] (3.25ns)   --->   "store i32 %add_ln7_100, i32* %c_addr_100, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1438 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 1439 [1/1] (0.00ns)   --->   "%c_addr_101 = getelementptr [1024 x i32]* %c, i64 0, i64 101" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1439 'getelementptr' 'c_addr_101' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1440 [1/1] (3.25ns)   --->   "store i32 %add_ln7_101, i32* %c_addr_101, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1440 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 1441 [1/2] (3.25ns)   --->   "%a_load_102 = load i32* %a_addr_102, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1441 'load' 'a_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 1442 [1/2] (3.25ns)   --->   "%b_load_102 = load i32* %b_addr_102, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1442 'load' 'b_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 1443 [1/1] (2.55ns)   --->   "%add_ln7_102 = add nsw i32 %a_load_102, %b_load_102" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1443 'add' 'add_ln7_102' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1444 [1/2] (3.25ns)   --->   "%a_load_103 = load i32* %a_addr_103, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1444 'load' 'a_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 1445 [1/2] (3.25ns)   --->   "%b_load_103 = load i32* %b_addr_103, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1445 'load' 'b_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 1446 [1/1] (2.55ns)   --->   "%add_ln7_103 = add nsw i32 %a_load_103, %b_load_103" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1446 'add' 'add_ln7_103' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1447 [1/1] (0.00ns)   --->   "%a_addr_104 = getelementptr [1024 x i32]* %a, i64 0, i64 104" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1447 'getelementptr' 'a_addr_104' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1448 [2/2] (3.25ns)   --->   "%a_load_104 = load i32* %a_addr_104, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1448 'load' 'a_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 1449 [1/1] (0.00ns)   --->   "%b_addr_104 = getelementptr [1024 x i32]* %b, i64 0, i64 104" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1449 'getelementptr' 'b_addr_104' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1450 [2/2] (3.25ns)   --->   "%b_load_104 = load i32* %b_addr_104, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1450 'load' 'b_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 1451 [1/1] (0.00ns)   --->   "%a_addr_105 = getelementptr [1024 x i32]* %a, i64 0, i64 105" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1451 'getelementptr' 'a_addr_105' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1452 [2/2] (3.25ns)   --->   "%a_load_105 = load i32* %a_addr_105, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1452 'load' 'a_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 1453 [1/1] (0.00ns)   --->   "%b_addr_105 = getelementptr [1024 x i32]* %b, i64 0, i64 105" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1453 'getelementptr' 'b_addr_105' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1454 [2/2] (3.25ns)   --->   "%b_load_105 = load i32* %b_addr_105, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1454 'load' 'b_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 54 <SV = 53> <Delay = 5.80>
ST_54 : Operation 1455 [1/1] (0.00ns)   --->   "%c_addr_102 = getelementptr [1024 x i32]* %c, i64 0, i64 102" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1455 'getelementptr' 'c_addr_102' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1456 [1/1] (3.25ns)   --->   "store i32 %add_ln7_102, i32* %c_addr_102, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1456 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 1457 [1/1] (0.00ns)   --->   "%c_addr_103 = getelementptr [1024 x i32]* %c, i64 0, i64 103" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1457 'getelementptr' 'c_addr_103' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1458 [1/1] (3.25ns)   --->   "store i32 %add_ln7_103, i32* %c_addr_103, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1458 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 1459 [1/2] (3.25ns)   --->   "%a_load_104 = load i32* %a_addr_104, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1459 'load' 'a_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 1460 [1/2] (3.25ns)   --->   "%b_load_104 = load i32* %b_addr_104, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1460 'load' 'b_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 1461 [1/1] (2.55ns)   --->   "%add_ln7_104 = add nsw i32 %a_load_104, %b_load_104" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1461 'add' 'add_ln7_104' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1462 [1/2] (3.25ns)   --->   "%a_load_105 = load i32* %a_addr_105, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1462 'load' 'a_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 1463 [1/2] (3.25ns)   --->   "%b_load_105 = load i32* %b_addr_105, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1463 'load' 'b_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 1464 [1/1] (2.55ns)   --->   "%add_ln7_105 = add nsw i32 %a_load_105, %b_load_105" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1464 'add' 'add_ln7_105' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1465 [1/1] (0.00ns)   --->   "%a_addr_106 = getelementptr [1024 x i32]* %a, i64 0, i64 106" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1465 'getelementptr' 'a_addr_106' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1466 [2/2] (3.25ns)   --->   "%a_load_106 = load i32* %a_addr_106, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1466 'load' 'a_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 1467 [1/1] (0.00ns)   --->   "%b_addr_106 = getelementptr [1024 x i32]* %b, i64 0, i64 106" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1467 'getelementptr' 'b_addr_106' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1468 [2/2] (3.25ns)   --->   "%b_load_106 = load i32* %b_addr_106, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1468 'load' 'b_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 1469 [1/1] (0.00ns)   --->   "%a_addr_107 = getelementptr [1024 x i32]* %a, i64 0, i64 107" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1469 'getelementptr' 'a_addr_107' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1470 [2/2] (3.25ns)   --->   "%a_load_107 = load i32* %a_addr_107, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1470 'load' 'a_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 1471 [1/1] (0.00ns)   --->   "%b_addr_107 = getelementptr [1024 x i32]* %b, i64 0, i64 107" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1471 'getelementptr' 'b_addr_107' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1472 [2/2] (3.25ns)   --->   "%b_load_107 = load i32* %b_addr_107, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1472 'load' 'b_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 55 <SV = 54> <Delay = 5.80>
ST_55 : Operation 1473 [1/1] (0.00ns)   --->   "%c_addr_104 = getelementptr [1024 x i32]* %c, i64 0, i64 104" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1473 'getelementptr' 'c_addr_104' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1474 [1/1] (3.25ns)   --->   "store i32 %add_ln7_104, i32* %c_addr_104, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1474 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 1475 [1/1] (0.00ns)   --->   "%c_addr_105 = getelementptr [1024 x i32]* %c, i64 0, i64 105" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1475 'getelementptr' 'c_addr_105' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1476 [1/1] (3.25ns)   --->   "store i32 %add_ln7_105, i32* %c_addr_105, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1476 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 1477 [1/2] (3.25ns)   --->   "%a_load_106 = load i32* %a_addr_106, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1477 'load' 'a_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 1478 [1/2] (3.25ns)   --->   "%b_load_106 = load i32* %b_addr_106, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1478 'load' 'b_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 1479 [1/1] (2.55ns)   --->   "%add_ln7_106 = add nsw i32 %a_load_106, %b_load_106" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1479 'add' 'add_ln7_106' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1480 [1/2] (3.25ns)   --->   "%a_load_107 = load i32* %a_addr_107, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1480 'load' 'a_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 1481 [1/2] (3.25ns)   --->   "%b_load_107 = load i32* %b_addr_107, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1481 'load' 'b_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 1482 [1/1] (2.55ns)   --->   "%add_ln7_107 = add nsw i32 %a_load_107, %b_load_107" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1482 'add' 'add_ln7_107' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1483 [1/1] (0.00ns)   --->   "%a_addr_108 = getelementptr [1024 x i32]* %a, i64 0, i64 108" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1483 'getelementptr' 'a_addr_108' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1484 [2/2] (3.25ns)   --->   "%a_load_108 = load i32* %a_addr_108, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1484 'load' 'a_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 1485 [1/1] (0.00ns)   --->   "%b_addr_108 = getelementptr [1024 x i32]* %b, i64 0, i64 108" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1485 'getelementptr' 'b_addr_108' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1486 [2/2] (3.25ns)   --->   "%b_load_108 = load i32* %b_addr_108, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1486 'load' 'b_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 1487 [1/1] (0.00ns)   --->   "%a_addr_109 = getelementptr [1024 x i32]* %a, i64 0, i64 109" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1487 'getelementptr' 'a_addr_109' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1488 [2/2] (3.25ns)   --->   "%a_load_109 = load i32* %a_addr_109, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1488 'load' 'a_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 1489 [1/1] (0.00ns)   --->   "%b_addr_109 = getelementptr [1024 x i32]* %b, i64 0, i64 109" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1489 'getelementptr' 'b_addr_109' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1490 [2/2] (3.25ns)   --->   "%b_load_109 = load i32* %b_addr_109, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1490 'load' 'b_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 56 <SV = 55> <Delay = 5.80>
ST_56 : Operation 1491 [1/1] (0.00ns)   --->   "%c_addr_106 = getelementptr [1024 x i32]* %c, i64 0, i64 106" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1491 'getelementptr' 'c_addr_106' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1492 [1/1] (3.25ns)   --->   "store i32 %add_ln7_106, i32* %c_addr_106, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1492 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 1493 [1/1] (0.00ns)   --->   "%c_addr_107 = getelementptr [1024 x i32]* %c, i64 0, i64 107" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1493 'getelementptr' 'c_addr_107' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1494 [1/1] (3.25ns)   --->   "store i32 %add_ln7_107, i32* %c_addr_107, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1494 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 1495 [1/2] (3.25ns)   --->   "%a_load_108 = load i32* %a_addr_108, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1495 'load' 'a_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 1496 [1/2] (3.25ns)   --->   "%b_load_108 = load i32* %b_addr_108, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1496 'load' 'b_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 1497 [1/1] (2.55ns)   --->   "%add_ln7_108 = add nsw i32 %a_load_108, %b_load_108" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1497 'add' 'add_ln7_108' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1498 [1/2] (3.25ns)   --->   "%a_load_109 = load i32* %a_addr_109, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1498 'load' 'a_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 1499 [1/2] (3.25ns)   --->   "%b_load_109 = load i32* %b_addr_109, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1499 'load' 'b_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 1500 [1/1] (2.55ns)   --->   "%add_ln7_109 = add nsw i32 %a_load_109, %b_load_109" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1500 'add' 'add_ln7_109' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1501 [1/1] (0.00ns)   --->   "%a_addr_110 = getelementptr [1024 x i32]* %a, i64 0, i64 110" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1501 'getelementptr' 'a_addr_110' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1502 [2/2] (3.25ns)   --->   "%a_load_110 = load i32* %a_addr_110, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1502 'load' 'a_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 1503 [1/1] (0.00ns)   --->   "%b_addr_110 = getelementptr [1024 x i32]* %b, i64 0, i64 110" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1503 'getelementptr' 'b_addr_110' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1504 [2/2] (3.25ns)   --->   "%b_load_110 = load i32* %b_addr_110, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1504 'load' 'b_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 1505 [1/1] (0.00ns)   --->   "%a_addr_111 = getelementptr [1024 x i32]* %a, i64 0, i64 111" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1505 'getelementptr' 'a_addr_111' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1506 [2/2] (3.25ns)   --->   "%a_load_111 = load i32* %a_addr_111, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1506 'load' 'a_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 1507 [1/1] (0.00ns)   --->   "%b_addr_111 = getelementptr [1024 x i32]* %b, i64 0, i64 111" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1507 'getelementptr' 'b_addr_111' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1508 [2/2] (3.25ns)   --->   "%b_load_111 = load i32* %b_addr_111, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1508 'load' 'b_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 57 <SV = 56> <Delay = 5.80>
ST_57 : Operation 1509 [1/1] (0.00ns)   --->   "%c_addr_108 = getelementptr [1024 x i32]* %c, i64 0, i64 108" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1509 'getelementptr' 'c_addr_108' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1510 [1/1] (3.25ns)   --->   "store i32 %add_ln7_108, i32* %c_addr_108, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1510 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 1511 [1/1] (0.00ns)   --->   "%c_addr_109 = getelementptr [1024 x i32]* %c, i64 0, i64 109" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1511 'getelementptr' 'c_addr_109' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1512 [1/1] (3.25ns)   --->   "store i32 %add_ln7_109, i32* %c_addr_109, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1512 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 1513 [1/2] (3.25ns)   --->   "%a_load_110 = load i32* %a_addr_110, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1513 'load' 'a_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 1514 [1/2] (3.25ns)   --->   "%b_load_110 = load i32* %b_addr_110, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1514 'load' 'b_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 1515 [1/1] (2.55ns)   --->   "%add_ln7_110 = add nsw i32 %a_load_110, %b_load_110" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1515 'add' 'add_ln7_110' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1516 [1/2] (3.25ns)   --->   "%a_load_111 = load i32* %a_addr_111, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1516 'load' 'a_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 1517 [1/2] (3.25ns)   --->   "%b_load_111 = load i32* %b_addr_111, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1517 'load' 'b_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 1518 [1/1] (2.55ns)   --->   "%add_ln7_111 = add nsw i32 %a_load_111, %b_load_111" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1518 'add' 'add_ln7_111' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1519 [1/1] (0.00ns)   --->   "%a_addr_112 = getelementptr [1024 x i32]* %a, i64 0, i64 112" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1519 'getelementptr' 'a_addr_112' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1520 [2/2] (3.25ns)   --->   "%a_load_112 = load i32* %a_addr_112, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1520 'load' 'a_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 1521 [1/1] (0.00ns)   --->   "%b_addr_112 = getelementptr [1024 x i32]* %b, i64 0, i64 112" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1521 'getelementptr' 'b_addr_112' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1522 [2/2] (3.25ns)   --->   "%b_load_112 = load i32* %b_addr_112, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1522 'load' 'b_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 1523 [1/1] (0.00ns)   --->   "%a_addr_113 = getelementptr [1024 x i32]* %a, i64 0, i64 113" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1523 'getelementptr' 'a_addr_113' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1524 [2/2] (3.25ns)   --->   "%a_load_113 = load i32* %a_addr_113, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1524 'load' 'a_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 1525 [1/1] (0.00ns)   --->   "%b_addr_113 = getelementptr [1024 x i32]* %b, i64 0, i64 113" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1525 'getelementptr' 'b_addr_113' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1526 [2/2] (3.25ns)   --->   "%b_load_113 = load i32* %b_addr_113, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1526 'load' 'b_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 58 <SV = 57> <Delay = 5.80>
ST_58 : Operation 1527 [1/1] (0.00ns)   --->   "%c_addr_110 = getelementptr [1024 x i32]* %c, i64 0, i64 110" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1527 'getelementptr' 'c_addr_110' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1528 [1/1] (3.25ns)   --->   "store i32 %add_ln7_110, i32* %c_addr_110, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1528 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 1529 [1/1] (0.00ns)   --->   "%c_addr_111 = getelementptr [1024 x i32]* %c, i64 0, i64 111" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1529 'getelementptr' 'c_addr_111' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1530 [1/1] (3.25ns)   --->   "store i32 %add_ln7_111, i32* %c_addr_111, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1530 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 1531 [1/2] (3.25ns)   --->   "%a_load_112 = load i32* %a_addr_112, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1531 'load' 'a_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 1532 [1/2] (3.25ns)   --->   "%b_load_112 = load i32* %b_addr_112, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1532 'load' 'b_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 1533 [1/1] (2.55ns)   --->   "%add_ln7_112 = add nsw i32 %a_load_112, %b_load_112" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1533 'add' 'add_ln7_112' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1534 [1/2] (3.25ns)   --->   "%a_load_113 = load i32* %a_addr_113, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1534 'load' 'a_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 1535 [1/2] (3.25ns)   --->   "%b_load_113 = load i32* %b_addr_113, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1535 'load' 'b_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 1536 [1/1] (2.55ns)   --->   "%add_ln7_113 = add nsw i32 %a_load_113, %b_load_113" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1536 'add' 'add_ln7_113' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1537 [1/1] (0.00ns)   --->   "%a_addr_114 = getelementptr [1024 x i32]* %a, i64 0, i64 114" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1537 'getelementptr' 'a_addr_114' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1538 [2/2] (3.25ns)   --->   "%a_load_114 = load i32* %a_addr_114, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1538 'load' 'a_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 1539 [1/1] (0.00ns)   --->   "%b_addr_114 = getelementptr [1024 x i32]* %b, i64 0, i64 114" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1539 'getelementptr' 'b_addr_114' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1540 [2/2] (3.25ns)   --->   "%b_load_114 = load i32* %b_addr_114, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1540 'load' 'b_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 1541 [1/1] (0.00ns)   --->   "%a_addr_115 = getelementptr [1024 x i32]* %a, i64 0, i64 115" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1541 'getelementptr' 'a_addr_115' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1542 [2/2] (3.25ns)   --->   "%a_load_115 = load i32* %a_addr_115, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1542 'load' 'a_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 1543 [1/1] (0.00ns)   --->   "%b_addr_115 = getelementptr [1024 x i32]* %b, i64 0, i64 115" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1543 'getelementptr' 'b_addr_115' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1544 [2/2] (3.25ns)   --->   "%b_load_115 = load i32* %b_addr_115, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1544 'load' 'b_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 59 <SV = 58> <Delay = 5.80>
ST_59 : Operation 1545 [1/1] (0.00ns)   --->   "%c_addr_112 = getelementptr [1024 x i32]* %c, i64 0, i64 112" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1545 'getelementptr' 'c_addr_112' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1546 [1/1] (3.25ns)   --->   "store i32 %add_ln7_112, i32* %c_addr_112, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1546 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 1547 [1/1] (0.00ns)   --->   "%c_addr_113 = getelementptr [1024 x i32]* %c, i64 0, i64 113" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1547 'getelementptr' 'c_addr_113' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1548 [1/1] (3.25ns)   --->   "store i32 %add_ln7_113, i32* %c_addr_113, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1548 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 1549 [1/2] (3.25ns)   --->   "%a_load_114 = load i32* %a_addr_114, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1549 'load' 'a_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 1550 [1/2] (3.25ns)   --->   "%b_load_114 = load i32* %b_addr_114, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1550 'load' 'b_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 1551 [1/1] (2.55ns)   --->   "%add_ln7_114 = add nsw i32 %a_load_114, %b_load_114" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1551 'add' 'add_ln7_114' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1552 [1/2] (3.25ns)   --->   "%a_load_115 = load i32* %a_addr_115, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1552 'load' 'a_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 1553 [1/2] (3.25ns)   --->   "%b_load_115 = load i32* %b_addr_115, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1553 'load' 'b_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 1554 [1/1] (2.55ns)   --->   "%add_ln7_115 = add nsw i32 %a_load_115, %b_load_115" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1554 'add' 'add_ln7_115' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1555 [1/1] (0.00ns)   --->   "%a_addr_116 = getelementptr [1024 x i32]* %a, i64 0, i64 116" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1555 'getelementptr' 'a_addr_116' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1556 [2/2] (3.25ns)   --->   "%a_load_116 = load i32* %a_addr_116, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1556 'load' 'a_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 1557 [1/1] (0.00ns)   --->   "%b_addr_116 = getelementptr [1024 x i32]* %b, i64 0, i64 116" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1557 'getelementptr' 'b_addr_116' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1558 [2/2] (3.25ns)   --->   "%b_load_116 = load i32* %b_addr_116, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1558 'load' 'b_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 1559 [1/1] (0.00ns)   --->   "%a_addr_117 = getelementptr [1024 x i32]* %a, i64 0, i64 117" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1559 'getelementptr' 'a_addr_117' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1560 [2/2] (3.25ns)   --->   "%a_load_117 = load i32* %a_addr_117, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1560 'load' 'a_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 1561 [1/1] (0.00ns)   --->   "%b_addr_117 = getelementptr [1024 x i32]* %b, i64 0, i64 117" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1561 'getelementptr' 'b_addr_117' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1562 [2/2] (3.25ns)   --->   "%b_load_117 = load i32* %b_addr_117, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1562 'load' 'b_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 60 <SV = 59> <Delay = 5.80>
ST_60 : Operation 1563 [1/1] (0.00ns)   --->   "%c_addr_114 = getelementptr [1024 x i32]* %c, i64 0, i64 114" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1563 'getelementptr' 'c_addr_114' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1564 [1/1] (3.25ns)   --->   "store i32 %add_ln7_114, i32* %c_addr_114, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1564 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 1565 [1/1] (0.00ns)   --->   "%c_addr_115 = getelementptr [1024 x i32]* %c, i64 0, i64 115" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1565 'getelementptr' 'c_addr_115' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1566 [1/1] (3.25ns)   --->   "store i32 %add_ln7_115, i32* %c_addr_115, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1566 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 1567 [1/2] (3.25ns)   --->   "%a_load_116 = load i32* %a_addr_116, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1567 'load' 'a_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 1568 [1/2] (3.25ns)   --->   "%b_load_116 = load i32* %b_addr_116, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1568 'load' 'b_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 1569 [1/1] (2.55ns)   --->   "%add_ln7_116 = add nsw i32 %a_load_116, %b_load_116" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1569 'add' 'add_ln7_116' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1570 [1/2] (3.25ns)   --->   "%a_load_117 = load i32* %a_addr_117, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1570 'load' 'a_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 1571 [1/2] (3.25ns)   --->   "%b_load_117 = load i32* %b_addr_117, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1571 'load' 'b_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 1572 [1/1] (2.55ns)   --->   "%add_ln7_117 = add nsw i32 %a_load_117, %b_load_117" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1572 'add' 'add_ln7_117' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1573 [1/1] (0.00ns)   --->   "%a_addr_118 = getelementptr [1024 x i32]* %a, i64 0, i64 118" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1573 'getelementptr' 'a_addr_118' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1574 [2/2] (3.25ns)   --->   "%a_load_118 = load i32* %a_addr_118, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1574 'load' 'a_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 1575 [1/1] (0.00ns)   --->   "%b_addr_118 = getelementptr [1024 x i32]* %b, i64 0, i64 118" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1575 'getelementptr' 'b_addr_118' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1576 [2/2] (3.25ns)   --->   "%b_load_118 = load i32* %b_addr_118, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1576 'load' 'b_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 1577 [1/1] (0.00ns)   --->   "%a_addr_119 = getelementptr [1024 x i32]* %a, i64 0, i64 119" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1577 'getelementptr' 'a_addr_119' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1578 [2/2] (3.25ns)   --->   "%a_load_119 = load i32* %a_addr_119, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1578 'load' 'a_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 1579 [1/1] (0.00ns)   --->   "%b_addr_119 = getelementptr [1024 x i32]* %b, i64 0, i64 119" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1579 'getelementptr' 'b_addr_119' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1580 [2/2] (3.25ns)   --->   "%b_load_119 = load i32* %b_addr_119, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1580 'load' 'b_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 61 <SV = 60> <Delay = 5.80>
ST_61 : Operation 1581 [1/1] (0.00ns)   --->   "%c_addr_116 = getelementptr [1024 x i32]* %c, i64 0, i64 116" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1581 'getelementptr' 'c_addr_116' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1582 [1/1] (3.25ns)   --->   "store i32 %add_ln7_116, i32* %c_addr_116, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1582 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 1583 [1/1] (0.00ns)   --->   "%c_addr_117 = getelementptr [1024 x i32]* %c, i64 0, i64 117" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1583 'getelementptr' 'c_addr_117' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1584 [1/1] (3.25ns)   --->   "store i32 %add_ln7_117, i32* %c_addr_117, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1584 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 1585 [1/2] (3.25ns)   --->   "%a_load_118 = load i32* %a_addr_118, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1585 'load' 'a_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 1586 [1/2] (3.25ns)   --->   "%b_load_118 = load i32* %b_addr_118, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1586 'load' 'b_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 1587 [1/1] (2.55ns)   --->   "%add_ln7_118 = add nsw i32 %a_load_118, %b_load_118" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1587 'add' 'add_ln7_118' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1588 [1/2] (3.25ns)   --->   "%a_load_119 = load i32* %a_addr_119, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1588 'load' 'a_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 1589 [1/2] (3.25ns)   --->   "%b_load_119 = load i32* %b_addr_119, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1589 'load' 'b_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 1590 [1/1] (2.55ns)   --->   "%add_ln7_119 = add nsw i32 %a_load_119, %b_load_119" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1590 'add' 'add_ln7_119' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1591 [1/1] (0.00ns)   --->   "%a_addr_120 = getelementptr [1024 x i32]* %a, i64 0, i64 120" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1591 'getelementptr' 'a_addr_120' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1592 [2/2] (3.25ns)   --->   "%a_load_120 = load i32* %a_addr_120, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1592 'load' 'a_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 1593 [1/1] (0.00ns)   --->   "%b_addr_120 = getelementptr [1024 x i32]* %b, i64 0, i64 120" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1593 'getelementptr' 'b_addr_120' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1594 [2/2] (3.25ns)   --->   "%b_load_120 = load i32* %b_addr_120, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1594 'load' 'b_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 1595 [1/1] (0.00ns)   --->   "%a_addr_121 = getelementptr [1024 x i32]* %a, i64 0, i64 121" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1595 'getelementptr' 'a_addr_121' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1596 [2/2] (3.25ns)   --->   "%a_load_121 = load i32* %a_addr_121, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1596 'load' 'a_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 1597 [1/1] (0.00ns)   --->   "%b_addr_121 = getelementptr [1024 x i32]* %b, i64 0, i64 121" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1597 'getelementptr' 'b_addr_121' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1598 [2/2] (3.25ns)   --->   "%b_load_121 = load i32* %b_addr_121, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1598 'load' 'b_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 62 <SV = 61> <Delay = 5.80>
ST_62 : Operation 1599 [1/1] (0.00ns)   --->   "%c_addr_118 = getelementptr [1024 x i32]* %c, i64 0, i64 118" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1599 'getelementptr' 'c_addr_118' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1600 [1/1] (3.25ns)   --->   "store i32 %add_ln7_118, i32* %c_addr_118, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1600 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 1601 [1/1] (0.00ns)   --->   "%c_addr_119 = getelementptr [1024 x i32]* %c, i64 0, i64 119" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1601 'getelementptr' 'c_addr_119' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1602 [1/1] (3.25ns)   --->   "store i32 %add_ln7_119, i32* %c_addr_119, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1602 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 1603 [1/2] (3.25ns)   --->   "%a_load_120 = load i32* %a_addr_120, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1603 'load' 'a_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 1604 [1/2] (3.25ns)   --->   "%b_load_120 = load i32* %b_addr_120, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1604 'load' 'b_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 1605 [1/1] (2.55ns)   --->   "%add_ln7_120 = add nsw i32 %a_load_120, %b_load_120" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1605 'add' 'add_ln7_120' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1606 [1/2] (3.25ns)   --->   "%a_load_121 = load i32* %a_addr_121, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1606 'load' 'a_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 1607 [1/2] (3.25ns)   --->   "%b_load_121 = load i32* %b_addr_121, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1607 'load' 'b_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 1608 [1/1] (2.55ns)   --->   "%add_ln7_121 = add nsw i32 %a_load_121, %b_load_121" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1608 'add' 'add_ln7_121' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1609 [1/1] (0.00ns)   --->   "%a_addr_122 = getelementptr [1024 x i32]* %a, i64 0, i64 122" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1609 'getelementptr' 'a_addr_122' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1610 [2/2] (3.25ns)   --->   "%a_load_122 = load i32* %a_addr_122, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1610 'load' 'a_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 1611 [1/1] (0.00ns)   --->   "%b_addr_122 = getelementptr [1024 x i32]* %b, i64 0, i64 122" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1611 'getelementptr' 'b_addr_122' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1612 [2/2] (3.25ns)   --->   "%b_load_122 = load i32* %b_addr_122, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1612 'load' 'b_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 1613 [1/1] (0.00ns)   --->   "%a_addr_123 = getelementptr [1024 x i32]* %a, i64 0, i64 123" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1613 'getelementptr' 'a_addr_123' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1614 [2/2] (3.25ns)   --->   "%a_load_123 = load i32* %a_addr_123, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1614 'load' 'a_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 1615 [1/1] (0.00ns)   --->   "%b_addr_123 = getelementptr [1024 x i32]* %b, i64 0, i64 123" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1615 'getelementptr' 'b_addr_123' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1616 [2/2] (3.25ns)   --->   "%b_load_123 = load i32* %b_addr_123, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1616 'load' 'b_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 63 <SV = 62> <Delay = 5.80>
ST_63 : Operation 1617 [1/1] (0.00ns)   --->   "%c_addr_120 = getelementptr [1024 x i32]* %c, i64 0, i64 120" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1617 'getelementptr' 'c_addr_120' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1618 [1/1] (3.25ns)   --->   "store i32 %add_ln7_120, i32* %c_addr_120, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1618 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 1619 [1/1] (0.00ns)   --->   "%c_addr_121 = getelementptr [1024 x i32]* %c, i64 0, i64 121" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1619 'getelementptr' 'c_addr_121' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1620 [1/1] (3.25ns)   --->   "store i32 %add_ln7_121, i32* %c_addr_121, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1620 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 1621 [1/2] (3.25ns)   --->   "%a_load_122 = load i32* %a_addr_122, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1621 'load' 'a_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 1622 [1/2] (3.25ns)   --->   "%b_load_122 = load i32* %b_addr_122, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1622 'load' 'b_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 1623 [1/1] (2.55ns)   --->   "%add_ln7_122 = add nsw i32 %a_load_122, %b_load_122" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1623 'add' 'add_ln7_122' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1624 [1/2] (3.25ns)   --->   "%a_load_123 = load i32* %a_addr_123, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1624 'load' 'a_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 1625 [1/2] (3.25ns)   --->   "%b_load_123 = load i32* %b_addr_123, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1625 'load' 'b_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 1626 [1/1] (2.55ns)   --->   "%add_ln7_123 = add nsw i32 %a_load_123, %b_load_123" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1626 'add' 'add_ln7_123' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1627 [1/1] (0.00ns)   --->   "%a_addr_124 = getelementptr [1024 x i32]* %a, i64 0, i64 124" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1627 'getelementptr' 'a_addr_124' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1628 [2/2] (3.25ns)   --->   "%a_load_124 = load i32* %a_addr_124, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1628 'load' 'a_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 1629 [1/1] (0.00ns)   --->   "%b_addr_124 = getelementptr [1024 x i32]* %b, i64 0, i64 124" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1629 'getelementptr' 'b_addr_124' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1630 [2/2] (3.25ns)   --->   "%b_load_124 = load i32* %b_addr_124, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1630 'load' 'b_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 1631 [1/1] (0.00ns)   --->   "%a_addr_125 = getelementptr [1024 x i32]* %a, i64 0, i64 125" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1631 'getelementptr' 'a_addr_125' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1632 [2/2] (3.25ns)   --->   "%a_load_125 = load i32* %a_addr_125, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1632 'load' 'a_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 1633 [1/1] (0.00ns)   --->   "%b_addr_125 = getelementptr [1024 x i32]* %b, i64 0, i64 125" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1633 'getelementptr' 'b_addr_125' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1634 [2/2] (3.25ns)   --->   "%b_load_125 = load i32* %b_addr_125, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1634 'load' 'b_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 64 <SV = 63> <Delay = 5.80>
ST_64 : Operation 1635 [1/1] (0.00ns)   --->   "%c_addr_122 = getelementptr [1024 x i32]* %c, i64 0, i64 122" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1635 'getelementptr' 'c_addr_122' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1636 [1/1] (3.25ns)   --->   "store i32 %add_ln7_122, i32* %c_addr_122, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1636 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 1637 [1/1] (0.00ns)   --->   "%c_addr_123 = getelementptr [1024 x i32]* %c, i64 0, i64 123" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1637 'getelementptr' 'c_addr_123' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1638 [1/1] (3.25ns)   --->   "store i32 %add_ln7_123, i32* %c_addr_123, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1638 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 1639 [1/2] (3.25ns)   --->   "%a_load_124 = load i32* %a_addr_124, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1639 'load' 'a_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 1640 [1/2] (3.25ns)   --->   "%b_load_124 = load i32* %b_addr_124, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1640 'load' 'b_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 1641 [1/1] (2.55ns)   --->   "%add_ln7_124 = add nsw i32 %a_load_124, %b_load_124" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1641 'add' 'add_ln7_124' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1642 [1/2] (3.25ns)   --->   "%a_load_125 = load i32* %a_addr_125, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1642 'load' 'a_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 1643 [1/2] (3.25ns)   --->   "%b_load_125 = load i32* %b_addr_125, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1643 'load' 'b_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 1644 [1/1] (2.55ns)   --->   "%add_ln7_125 = add nsw i32 %a_load_125, %b_load_125" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1644 'add' 'add_ln7_125' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1645 [1/1] (0.00ns)   --->   "%a_addr_126 = getelementptr [1024 x i32]* %a, i64 0, i64 126" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1645 'getelementptr' 'a_addr_126' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1646 [2/2] (3.25ns)   --->   "%a_load_126 = load i32* %a_addr_126, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1646 'load' 'a_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 1647 [1/1] (0.00ns)   --->   "%b_addr_126 = getelementptr [1024 x i32]* %b, i64 0, i64 126" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1647 'getelementptr' 'b_addr_126' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1648 [2/2] (3.25ns)   --->   "%b_load_126 = load i32* %b_addr_126, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1648 'load' 'b_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 1649 [1/1] (0.00ns)   --->   "%a_addr_127 = getelementptr [1024 x i32]* %a, i64 0, i64 127" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1649 'getelementptr' 'a_addr_127' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1650 [2/2] (3.25ns)   --->   "%a_load_127 = load i32* %a_addr_127, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1650 'load' 'a_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 1651 [1/1] (0.00ns)   --->   "%b_addr_127 = getelementptr [1024 x i32]* %b, i64 0, i64 127" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1651 'getelementptr' 'b_addr_127' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1652 [2/2] (3.25ns)   --->   "%b_load_127 = load i32* %b_addr_127, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1652 'load' 'b_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 65 <SV = 64> <Delay = 5.80>
ST_65 : Operation 1653 [1/1] (0.00ns)   --->   "%c_addr_124 = getelementptr [1024 x i32]* %c, i64 0, i64 124" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1653 'getelementptr' 'c_addr_124' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1654 [1/1] (3.25ns)   --->   "store i32 %add_ln7_124, i32* %c_addr_124, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1654 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 1655 [1/1] (0.00ns)   --->   "%c_addr_125 = getelementptr [1024 x i32]* %c, i64 0, i64 125" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1655 'getelementptr' 'c_addr_125' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1656 [1/1] (3.25ns)   --->   "store i32 %add_ln7_125, i32* %c_addr_125, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1656 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 1657 [1/2] (3.25ns)   --->   "%a_load_126 = load i32* %a_addr_126, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1657 'load' 'a_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 1658 [1/2] (3.25ns)   --->   "%b_load_126 = load i32* %b_addr_126, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1658 'load' 'b_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 1659 [1/1] (2.55ns)   --->   "%add_ln7_126 = add nsw i32 %a_load_126, %b_load_126" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1659 'add' 'add_ln7_126' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1660 [1/2] (3.25ns)   --->   "%a_load_127 = load i32* %a_addr_127, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1660 'load' 'a_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 1661 [1/2] (3.25ns)   --->   "%b_load_127 = load i32* %b_addr_127, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1661 'load' 'b_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 1662 [1/1] (2.55ns)   --->   "%add_ln7_127 = add nsw i32 %a_load_127, %b_load_127" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1662 'add' 'add_ln7_127' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1663 [1/1] (0.00ns)   --->   "%a_addr_128 = getelementptr [1024 x i32]* %a, i64 0, i64 128" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1663 'getelementptr' 'a_addr_128' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1664 [2/2] (3.25ns)   --->   "%a_load_128 = load i32* %a_addr_128, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1664 'load' 'a_load_128' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 1665 [1/1] (0.00ns)   --->   "%b_addr_128 = getelementptr [1024 x i32]* %b, i64 0, i64 128" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1665 'getelementptr' 'b_addr_128' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1666 [2/2] (3.25ns)   --->   "%b_load_128 = load i32* %b_addr_128, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1666 'load' 'b_load_128' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 1667 [1/1] (0.00ns)   --->   "%a_addr_129 = getelementptr [1024 x i32]* %a, i64 0, i64 129" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1667 'getelementptr' 'a_addr_129' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1668 [2/2] (3.25ns)   --->   "%a_load_129 = load i32* %a_addr_129, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1668 'load' 'a_load_129' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 1669 [1/1] (0.00ns)   --->   "%b_addr_129 = getelementptr [1024 x i32]* %b, i64 0, i64 129" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1669 'getelementptr' 'b_addr_129' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1670 [2/2] (3.25ns)   --->   "%b_load_129 = load i32* %b_addr_129, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1670 'load' 'b_load_129' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 66 <SV = 65> <Delay = 5.80>
ST_66 : Operation 1671 [1/1] (0.00ns)   --->   "%c_addr_126 = getelementptr [1024 x i32]* %c, i64 0, i64 126" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1671 'getelementptr' 'c_addr_126' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1672 [1/1] (3.25ns)   --->   "store i32 %add_ln7_126, i32* %c_addr_126, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1672 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 1673 [1/1] (0.00ns)   --->   "%c_addr_127 = getelementptr [1024 x i32]* %c, i64 0, i64 127" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1673 'getelementptr' 'c_addr_127' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1674 [1/1] (3.25ns)   --->   "store i32 %add_ln7_127, i32* %c_addr_127, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1674 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 1675 [1/2] (3.25ns)   --->   "%a_load_128 = load i32* %a_addr_128, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1675 'load' 'a_load_128' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 1676 [1/2] (3.25ns)   --->   "%b_load_128 = load i32* %b_addr_128, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1676 'load' 'b_load_128' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 1677 [1/1] (2.55ns)   --->   "%add_ln7_128 = add nsw i32 %a_load_128, %b_load_128" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1677 'add' 'add_ln7_128' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1678 [1/2] (3.25ns)   --->   "%a_load_129 = load i32* %a_addr_129, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1678 'load' 'a_load_129' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 1679 [1/2] (3.25ns)   --->   "%b_load_129 = load i32* %b_addr_129, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1679 'load' 'b_load_129' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 1680 [1/1] (2.55ns)   --->   "%add_ln7_129 = add nsw i32 %a_load_129, %b_load_129" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1680 'add' 'add_ln7_129' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1681 [1/1] (0.00ns)   --->   "%a_addr_130 = getelementptr [1024 x i32]* %a, i64 0, i64 130" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1681 'getelementptr' 'a_addr_130' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1682 [2/2] (3.25ns)   --->   "%a_load_130 = load i32* %a_addr_130, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1682 'load' 'a_load_130' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 1683 [1/1] (0.00ns)   --->   "%b_addr_130 = getelementptr [1024 x i32]* %b, i64 0, i64 130" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1683 'getelementptr' 'b_addr_130' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1684 [2/2] (3.25ns)   --->   "%b_load_130 = load i32* %b_addr_130, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1684 'load' 'b_load_130' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 1685 [1/1] (0.00ns)   --->   "%a_addr_131 = getelementptr [1024 x i32]* %a, i64 0, i64 131" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1685 'getelementptr' 'a_addr_131' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1686 [2/2] (3.25ns)   --->   "%a_load_131 = load i32* %a_addr_131, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1686 'load' 'a_load_131' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 1687 [1/1] (0.00ns)   --->   "%b_addr_131 = getelementptr [1024 x i32]* %b, i64 0, i64 131" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1687 'getelementptr' 'b_addr_131' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1688 [2/2] (3.25ns)   --->   "%b_load_131 = load i32* %b_addr_131, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1688 'load' 'b_load_131' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 67 <SV = 66> <Delay = 5.80>
ST_67 : Operation 1689 [1/1] (0.00ns)   --->   "%c_addr_128 = getelementptr [1024 x i32]* %c, i64 0, i64 128" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1689 'getelementptr' 'c_addr_128' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1690 [1/1] (3.25ns)   --->   "store i32 %add_ln7_128, i32* %c_addr_128, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1690 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 1691 [1/1] (0.00ns)   --->   "%c_addr_129 = getelementptr [1024 x i32]* %c, i64 0, i64 129" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1691 'getelementptr' 'c_addr_129' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1692 [1/1] (3.25ns)   --->   "store i32 %add_ln7_129, i32* %c_addr_129, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1692 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 1693 [1/2] (3.25ns)   --->   "%a_load_130 = load i32* %a_addr_130, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1693 'load' 'a_load_130' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 1694 [1/2] (3.25ns)   --->   "%b_load_130 = load i32* %b_addr_130, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1694 'load' 'b_load_130' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 1695 [1/1] (2.55ns)   --->   "%add_ln7_130 = add nsw i32 %a_load_130, %b_load_130" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1695 'add' 'add_ln7_130' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1696 [1/2] (3.25ns)   --->   "%a_load_131 = load i32* %a_addr_131, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1696 'load' 'a_load_131' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 1697 [1/2] (3.25ns)   --->   "%b_load_131 = load i32* %b_addr_131, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1697 'load' 'b_load_131' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 1698 [1/1] (2.55ns)   --->   "%add_ln7_131 = add nsw i32 %a_load_131, %b_load_131" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1698 'add' 'add_ln7_131' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1699 [1/1] (0.00ns)   --->   "%a_addr_132 = getelementptr [1024 x i32]* %a, i64 0, i64 132" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1699 'getelementptr' 'a_addr_132' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1700 [2/2] (3.25ns)   --->   "%a_load_132 = load i32* %a_addr_132, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1700 'load' 'a_load_132' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 1701 [1/1] (0.00ns)   --->   "%b_addr_132 = getelementptr [1024 x i32]* %b, i64 0, i64 132" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1701 'getelementptr' 'b_addr_132' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1702 [2/2] (3.25ns)   --->   "%b_load_132 = load i32* %b_addr_132, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1702 'load' 'b_load_132' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 1703 [1/1] (0.00ns)   --->   "%a_addr_133 = getelementptr [1024 x i32]* %a, i64 0, i64 133" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1703 'getelementptr' 'a_addr_133' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1704 [2/2] (3.25ns)   --->   "%a_load_133 = load i32* %a_addr_133, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1704 'load' 'a_load_133' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 1705 [1/1] (0.00ns)   --->   "%b_addr_133 = getelementptr [1024 x i32]* %b, i64 0, i64 133" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1705 'getelementptr' 'b_addr_133' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1706 [2/2] (3.25ns)   --->   "%b_load_133 = load i32* %b_addr_133, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1706 'load' 'b_load_133' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 68 <SV = 67> <Delay = 5.80>
ST_68 : Operation 1707 [1/1] (0.00ns)   --->   "%c_addr_130 = getelementptr [1024 x i32]* %c, i64 0, i64 130" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1707 'getelementptr' 'c_addr_130' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1708 [1/1] (3.25ns)   --->   "store i32 %add_ln7_130, i32* %c_addr_130, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1708 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 1709 [1/1] (0.00ns)   --->   "%c_addr_131 = getelementptr [1024 x i32]* %c, i64 0, i64 131" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1709 'getelementptr' 'c_addr_131' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1710 [1/1] (3.25ns)   --->   "store i32 %add_ln7_131, i32* %c_addr_131, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1710 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 1711 [1/2] (3.25ns)   --->   "%a_load_132 = load i32* %a_addr_132, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1711 'load' 'a_load_132' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 1712 [1/2] (3.25ns)   --->   "%b_load_132 = load i32* %b_addr_132, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1712 'load' 'b_load_132' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 1713 [1/1] (2.55ns)   --->   "%add_ln7_132 = add nsw i32 %a_load_132, %b_load_132" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1713 'add' 'add_ln7_132' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1714 [1/2] (3.25ns)   --->   "%a_load_133 = load i32* %a_addr_133, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1714 'load' 'a_load_133' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 1715 [1/2] (3.25ns)   --->   "%b_load_133 = load i32* %b_addr_133, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1715 'load' 'b_load_133' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 1716 [1/1] (2.55ns)   --->   "%add_ln7_133 = add nsw i32 %a_load_133, %b_load_133" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1716 'add' 'add_ln7_133' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1717 [1/1] (0.00ns)   --->   "%a_addr_134 = getelementptr [1024 x i32]* %a, i64 0, i64 134" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1717 'getelementptr' 'a_addr_134' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1718 [2/2] (3.25ns)   --->   "%a_load_134 = load i32* %a_addr_134, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1718 'load' 'a_load_134' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 1719 [1/1] (0.00ns)   --->   "%b_addr_134 = getelementptr [1024 x i32]* %b, i64 0, i64 134" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1719 'getelementptr' 'b_addr_134' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1720 [2/2] (3.25ns)   --->   "%b_load_134 = load i32* %b_addr_134, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1720 'load' 'b_load_134' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 1721 [1/1] (0.00ns)   --->   "%a_addr_135 = getelementptr [1024 x i32]* %a, i64 0, i64 135" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1721 'getelementptr' 'a_addr_135' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1722 [2/2] (3.25ns)   --->   "%a_load_135 = load i32* %a_addr_135, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1722 'load' 'a_load_135' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 1723 [1/1] (0.00ns)   --->   "%b_addr_135 = getelementptr [1024 x i32]* %b, i64 0, i64 135" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1723 'getelementptr' 'b_addr_135' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1724 [2/2] (3.25ns)   --->   "%b_load_135 = load i32* %b_addr_135, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1724 'load' 'b_load_135' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 69 <SV = 68> <Delay = 5.80>
ST_69 : Operation 1725 [1/1] (0.00ns)   --->   "%c_addr_132 = getelementptr [1024 x i32]* %c, i64 0, i64 132" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1725 'getelementptr' 'c_addr_132' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1726 [1/1] (3.25ns)   --->   "store i32 %add_ln7_132, i32* %c_addr_132, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1726 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 1727 [1/1] (0.00ns)   --->   "%c_addr_133 = getelementptr [1024 x i32]* %c, i64 0, i64 133" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1727 'getelementptr' 'c_addr_133' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1728 [1/1] (3.25ns)   --->   "store i32 %add_ln7_133, i32* %c_addr_133, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1728 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 1729 [1/2] (3.25ns)   --->   "%a_load_134 = load i32* %a_addr_134, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1729 'load' 'a_load_134' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 1730 [1/2] (3.25ns)   --->   "%b_load_134 = load i32* %b_addr_134, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1730 'load' 'b_load_134' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 1731 [1/1] (2.55ns)   --->   "%add_ln7_134 = add nsw i32 %a_load_134, %b_load_134" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1731 'add' 'add_ln7_134' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1732 [1/2] (3.25ns)   --->   "%a_load_135 = load i32* %a_addr_135, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1732 'load' 'a_load_135' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 1733 [1/2] (3.25ns)   --->   "%b_load_135 = load i32* %b_addr_135, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1733 'load' 'b_load_135' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 1734 [1/1] (2.55ns)   --->   "%add_ln7_135 = add nsw i32 %a_load_135, %b_load_135" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1734 'add' 'add_ln7_135' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1735 [1/1] (0.00ns)   --->   "%a_addr_136 = getelementptr [1024 x i32]* %a, i64 0, i64 136" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1735 'getelementptr' 'a_addr_136' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1736 [2/2] (3.25ns)   --->   "%a_load_136 = load i32* %a_addr_136, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1736 'load' 'a_load_136' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 1737 [1/1] (0.00ns)   --->   "%b_addr_136 = getelementptr [1024 x i32]* %b, i64 0, i64 136" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1737 'getelementptr' 'b_addr_136' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1738 [2/2] (3.25ns)   --->   "%b_load_136 = load i32* %b_addr_136, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1738 'load' 'b_load_136' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 1739 [1/1] (0.00ns)   --->   "%a_addr_137 = getelementptr [1024 x i32]* %a, i64 0, i64 137" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1739 'getelementptr' 'a_addr_137' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1740 [2/2] (3.25ns)   --->   "%a_load_137 = load i32* %a_addr_137, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1740 'load' 'a_load_137' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 1741 [1/1] (0.00ns)   --->   "%b_addr_137 = getelementptr [1024 x i32]* %b, i64 0, i64 137" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1741 'getelementptr' 'b_addr_137' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1742 [2/2] (3.25ns)   --->   "%b_load_137 = load i32* %b_addr_137, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1742 'load' 'b_load_137' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 70 <SV = 69> <Delay = 5.80>
ST_70 : Operation 1743 [1/1] (0.00ns)   --->   "%c_addr_134 = getelementptr [1024 x i32]* %c, i64 0, i64 134" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1743 'getelementptr' 'c_addr_134' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1744 [1/1] (3.25ns)   --->   "store i32 %add_ln7_134, i32* %c_addr_134, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1744 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_70 : Operation 1745 [1/1] (0.00ns)   --->   "%c_addr_135 = getelementptr [1024 x i32]* %c, i64 0, i64 135" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1745 'getelementptr' 'c_addr_135' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1746 [1/1] (3.25ns)   --->   "store i32 %add_ln7_135, i32* %c_addr_135, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1746 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_70 : Operation 1747 [1/2] (3.25ns)   --->   "%a_load_136 = load i32* %a_addr_136, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1747 'load' 'a_load_136' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_70 : Operation 1748 [1/2] (3.25ns)   --->   "%b_load_136 = load i32* %b_addr_136, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1748 'load' 'b_load_136' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_70 : Operation 1749 [1/1] (2.55ns)   --->   "%add_ln7_136 = add nsw i32 %a_load_136, %b_load_136" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1749 'add' 'add_ln7_136' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1750 [1/2] (3.25ns)   --->   "%a_load_137 = load i32* %a_addr_137, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1750 'load' 'a_load_137' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_70 : Operation 1751 [1/2] (3.25ns)   --->   "%b_load_137 = load i32* %b_addr_137, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1751 'load' 'b_load_137' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_70 : Operation 1752 [1/1] (2.55ns)   --->   "%add_ln7_137 = add nsw i32 %a_load_137, %b_load_137" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1752 'add' 'add_ln7_137' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1753 [1/1] (0.00ns)   --->   "%a_addr_138 = getelementptr [1024 x i32]* %a, i64 0, i64 138" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1753 'getelementptr' 'a_addr_138' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1754 [2/2] (3.25ns)   --->   "%a_load_138 = load i32* %a_addr_138, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1754 'load' 'a_load_138' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_70 : Operation 1755 [1/1] (0.00ns)   --->   "%b_addr_138 = getelementptr [1024 x i32]* %b, i64 0, i64 138" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1755 'getelementptr' 'b_addr_138' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1756 [2/2] (3.25ns)   --->   "%b_load_138 = load i32* %b_addr_138, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1756 'load' 'b_load_138' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_70 : Operation 1757 [1/1] (0.00ns)   --->   "%a_addr_139 = getelementptr [1024 x i32]* %a, i64 0, i64 139" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1757 'getelementptr' 'a_addr_139' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1758 [2/2] (3.25ns)   --->   "%a_load_139 = load i32* %a_addr_139, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1758 'load' 'a_load_139' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_70 : Operation 1759 [1/1] (0.00ns)   --->   "%b_addr_139 = getelementptr [1024 x i32]* %b, i64 0, i64 139" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1759 'getelementptr' 'b_addr_139' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1760 [2/2] (3.25ns)   --->   "%b_load_139 = load i32* %b_addr_139, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1760 'load' 'b_load_139' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 71 <SV = 70> <Delay = 5.80>
ST_71 : Operation 1761 [1/1] (0.00ns)   --->   "%c_addr_136 = getelementptr [1024 x i32]* %c, i64 0, i64 136" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1761 'getelementptr' 'c_addr_136' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1762 [1/1] (3.25ns)   --->   "store i32 %add_ln7_136, i32* %c_addr_136, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1762 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 1763 [1/1] (0.00ns)   --->   "%c_addr_137 = getelementptr [1024 x i32]* %c, i64 0, i64 137" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1763 'getelementptr' 'c_addr_137' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1764 [1/1] (3.25ns)   --->   "store i32 %add_ln7_137, i32* %c_addr_137, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1764 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 1765 [1/2] (3.25ns)   --->   "%a_load_138 = load i32* %a_addr_138, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1765 'load' 'a_load_138' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 1766 [1/2] (3.25ns)   --->   "%b_load_138 = load i32* %b_addr_138, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1766 'load' 'b_load_138' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 1767 [1/1] (2.55ns)   --->   "%add_ln7_138 = add nsw i32 %a_load_138, %b_load_138" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1767 'add' 'add_ln7_138' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1768 [1/2] (3.25ns)   --->   "%a_load_139 = load i32* %a_addr_139, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1768 'load' 'a_load_139' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 1769 [1/2] (3.25ns)   --->   "%b_load_139 = load i32* %b_addr_139, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1769 'load' 'b_load_139' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 1770 [1/1] (2.55ns)   --->   "%add_ln7_139 = add nsw i32 %a_load_139, %b_load_139" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1770 'add' 'add_ln7_139' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1771 [1/1] (0.00ns)   --->   "%a_addr_140 = getelementptr [1024 x i32]* %a, i64 0, i64 140" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1771 'getelementptr' 'a_addr_140' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1772 [2/2] (3.25ns)   --->   "%a_load_140 = load i32* %a_addr_140, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1772 'load' 'a_load_140' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 1773 [1/1] (0.00ns)   --->   "%b_addr_140 = getelementptr [1024 x i32]* %b, i64 0, i64 140" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1773 'getelementptr' 'b_addr_140' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1774 [2/2] (3.25ns)   --->   "%b_load_140 = load i32* %b_addr_140, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1774 'load' 'b_load_140' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 1775 [1/1] (0.00ns)   --->   "%a_addr_141 = getelementptr [1024 x i32]* %a, i64 0, i64 141" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1775 'getelementptr' 'a_addr_141' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1776 [2/2] (3.25ns)   --->   "%a_load_141 = load i32* %a_addr_141, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1776 'load' 'a_load_141' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 1777 [1/1] (0.00ns)   --->   "%b_addr_141 = getelementptr [1024 x i32]* %b, i64 0, i64 141" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1777 'getelementptr' 'b_addr_141' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1778 [2/2] (3.25ns)   --->   "%b_load_141 = load i32* %b_addr_141, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1778 'load' 'b_load_141' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 72 <SV = 71> <Delay = 5.80>
ST_72 : Operation 1779 [1/1] (0.00ns)   --->   "%c_addr_138 = getelementptr [1024 x i32]* %c, i64 0, i64 138" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1779 'getelementptr' 'c_addr_138' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1780 [1/1] (3.25ns)   --->   "store i32 %add_ln7_138, i32* %c_addr_138, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1780 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 1781 [1/1] (0.00ns)   --->   "%c_addr_139 = getelementptr [1024 x i32]* %c, i64 0, i64 139" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1781 'getelementptr' 'c_addr_139' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1782 [1/1] (3.25ns)   --->   "store i32 %add_ln7_139, i32* %c_addr_139, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1782 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 1783 [1/2] (3.25ns)   --->   "%a_load_140 = load i32* %a_addr_140, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1783 'load' 'a_load_140' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 1784 [1/2] (3.25ns)   --->   "%b_load_140 = load i32* %b_addr_140, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1784 'load' 'b_load_140' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 1785 [1/1] (2.55ns)   --->   "%add_ln7_140 = add nsw i32 %a_load_140, %b_load_140" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1785 'add' 'add_ln7_140' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1786 [1/2] (3.25ns)   --->   "%a_load_141 = load i32* %a_addr_141, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1786 'load' 'a_load_141' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 1787 [1/2] (3.25ns)   --->   "%b_load_141 = load i32* %b_addr_141, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1787 'load' 'b_load_141' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 1788 [1/1] (2.55ns)   --->   "%add_ln7_141 = add nsw i32 %a_load_141, %b_load_141" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1788 'add' 'add_ln7_141' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1789 [1/1] (0.00ns)   --->   "%a_addr_142 = getelementptr [1024 x i32]* %a, i64 0, i64 142" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1789 'getelementptr' 'a_addr_142' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1790 [2/2] (3.25ns)   --->   "%a_load_142 = load i32* %a_addr_142, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1790 'load' 'a_load_142' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 1791 [1/1] (0.00ns)   --->   "%b_addr_142 = getelementptr [1024 x i32]* %b, i64 0, i64 142" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1791 'getelementptr' 'b_addr_142' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1792 [2/2] (3.25ns)   --->   "%b_load_142 = load i32* %b_addr_142, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1792 'load' 'b_load_142' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 1793 [1/1] (0.00ns)   --->   "%a_addr_143 = getelementptr [1024 x i32]* %a, i64 0, i64 143" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1793 'getelementptr' 'a_addr_143' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1794 [2/2] (3.25ns)   --->   "%a_load_143 = load i32* %a_addr_143, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1794 'load' 'a_load_143' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 1795 [1/1] (0.00ns)   --->   "%b_addr_143 = getelementptr [1024 x i32]* %b, i64 0, i64 143" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1795 'getelementptr' 'b_addr_143' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1796 [2/2] (3.25ns)   --->   "%b_load_143 = load i32* %b_addr_143, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1796 'load' 'b_load_143' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 73 <SV = 72> <Delay = 5.80>
ST_73 : Operation 1797 [1/1] (0.00ns)   --->   "%c_addr_140 = getelementptr [1024 x i32]* %c, i64 0, i64 140" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1797 'getelementptr' 'c_addr_140' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1798 [1/1] (3.25ns)   --->   "store i32 %add_ln7_140, i32* %c_addr_140, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1798 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 1799 [1/1] (0.00ns)   --->   "%c_addr_141 = getelementptr [1024 x i32]* %c, i64 0, i64 141" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1799 'getelementptr' 'c_addr_141' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1800 [1/1] (3.25ns)   --->   "store i32 %add_ln7_141, i32* %c_addr_141, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1800 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 1801 [1/2] (3.25ns)   --->   "%a_load_142 = load i32* %a_addr_142, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1801 'load' 'a_load_142' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 1802 [1/2] (3.25ns)   --->   "%b_load_142 = load i32* %b_addr_142, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1802 'load' 'b_load_142' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 1803 [1/1] (2.55ns)   --->   "%add_ln7_142 = add nsw i32 %a_load_142, %b_load_142" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1803 'add' 'add_ln7_142' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1804 [1/2] (3.25ns)   --->   "%a_load_143 = load i32* %a_addr_143, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1804 'load' 'a_load_143' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 1805 [1/2] (3.25ns)   --->   "%b_load_143 = load i32* %b_addr_143, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1805 'load' 'b_load_143' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 1806 [1/1] (2.55ns)   --->   "%add_ln7_143 = add nsw i32 %a_load_143, %b_load_143" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1806 'add' 'add_ln7_143' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1807 [1/1] (0.00ns)   --->   "%a_addr_144 = getelementptr [1024 x i32]* %a, i64 0, i64 144" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1807 'getelementptr' 'a_addr_144' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1808 [2/2] (3.25ns)   --->   "%a_load_144 = load i32* %a_addr_144, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1808 'load' 'a_load_144' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 1809 [1/1] (0.00ns)   --->   "%b_addr_144 = getelementptr [1024 x i32]* %b, i64 0, i64 144" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1809 'getelementptr' 'b_addr_144' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1810 [2/2] (3.25ns)   --->   "%b_load_144 = load i32* %b_addr_144, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1810 'load' 'b_load_144' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 1811 [1/1] (0.00ns)   --->   "%a_addr_145 = getelementptr [1024 x i32]* %a, i64 0, i64 145" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1811 'getelementptr' 'a_addr_145' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1812 [2/2] (3.25ns)   --->   "%a_load_145 = load i32* %a_addr_145, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1812 'load' 'a_load_145' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 1813 [1/1] (0.00ns)   --->   "%b_addr_145 = getelementptr [1024 x i32]* %b, i64 0, i64 145" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1813 'getelementptr' 'b_addr_145' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1814 [2/2] (3.25ns)   --->   "%b_load_145 = load i32* %b_addr_145, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1814 'load' 'b_load_145' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 74 <SV = 73> <Delay = 5.80>
ST_74 : Operation 1815 [1/1] (0.00ns)   --->   "%c_addr_142 = getelementptr [1024 x i32]* %c, i64 0, i64 142" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1815 'getelementptr' 'c_addr_142' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1816 [1/1] (3.25ns)   --->   "store i32 %add_ln7_142, i32* %c_addr_142, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1816 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 1817 [1/1] (0.00ns)   --->   "%c_addr_143 = getelementptr [1024 x i32]* %c, i64 0, i64 143" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1817 'getelementptr' 'c_addr_143' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1818 [1/1] (3.25ns)   --->   "store i32 %add_ln7_143, i32* %c_addr_143, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1818 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 1819 [1/2] (3.25ns)   --->   "%a_load_144 = load i32* %a_addr_144, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1819 'load' 'a_load_144' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 1820 [1/2] (3.25ns)   --->   "%b_load_144 = load i32* %b_addr_144, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1820 'load' 'b_load_144' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 1821 [1/1] (2.55ns)   --->   "%add_ln7_144 = add nsw i32 %a_load_144, %b_load_144" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1821 'add' 'add_ln7_144' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1822 [1/2] (3.25ns)   --->   "%a_load_145 = load i32* %a_addr_145, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1822 'load' 'a_load_145' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 1823 [1/2] (3.25ns)   --->   "%b_load_145 = load i32* %b_addr_145, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1823 'load' 'b_load_145' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 1824 [1/1] (2.55ns)   --->   "%add_ln7_145 = add nsw i32 %a_load_145, %b_load_145" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1824 'add' 'add_ln7_145' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1825 [1/1] (0.00ns)   --->   "%a_addr_146 = getelementptr [1024 x i32]* %a, i64 0, i64 146" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1825 'getelementptr' 'a_addr_146' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1826 [2/2] (3.25ns)   --->   "%a_load_146 = load i32* %a_addr_146, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1826 'load' 'a_load_146' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 1827 [1/1] (0.00ns)   --->   "%b_addr_146 = getelementptr [1024 x i32]* %b, i64 0, i64 146" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1827 'getelementptr' 'b_addr_146' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1828 [2/2] (3.25ns)   --->   "%b_load_146 = load i32* %b_addr_146, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1828 'load' 'b_load_146' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 1829 [1/1] (0.00ns)   --->   "%a_addr_147 = getelementptr [1024 x i32]* %a, i64 0, i64 147" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1829 'getelementptr' 'a_addr_147' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1830 [2/2] (3.25ns)   --->   "%a_load_147 = load i32* %a_addr_147, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1830 'load' 'a_load_147' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 1831 [1/1] (0.00ns)   --->   "%b_addr_147 = getelementptr [1024 x i32]* %b, i64 0, i64 147" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1831 'getelementptr' 'b_addr_147' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1832 [2/2] (3.25ns)   --->   "%b_load_147 = load i32* %b_addr_147, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1832 'load' 'b_load_147' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 75 <SV = 74> <Delay = 5.80>
ST_75 : Operation 1833 [1/1] (0.00ns)   --->   "%c_addr_144 = getelementptr [1024 x i32]* %c, i64 0, i64 144" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1833 'getelementptr' 'c_addr_144' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1834 [1/1] (3.25ns)   --->   "store i32 %add_ln7_144, i32* %c_addr_144, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1834 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1835 [1/1] (0.00ns)   --->   "%c_addr_145 = getelementptr [1024 x i32]* %c, i64 0, i64 145" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1835 'getelementptr' 'c_addr_145' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1836 [1/1] (3.25ns)   --->   "store i32 %add_ln7_145, i32* %c_addr_145, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1836 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1837 [1/2] (3.25ns)   --->   "%a_load_146 = load i32* %a_addr_146, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1837 'load' 'a_load_146' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1838 [1/2] (3.25ns)   --->   "%b_load_146 = load i32* %b_addr_146, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1838 'load' 'b_load_146' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1839 [1/1] (2.55ns)   --->   "%add_ln7_146 = add nsw i32 %a_load_146, %b_load_146" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1839 'add' 'add_ln7_146' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1840 [1/2] (3.25ns)   --->   "%a_load_147 = load i32* %a_addr_147, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1840 'load' 'a_load_147' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1841 [1/2] (3.25ns)   --->   "%b_load_147 = load i32* %b_addr_147, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1841 'load' 'b_load_147' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1842 [1/1] (2.55ns)   --->   "%add_ln7_147 = add nsw i32 %a_load_147, %b_load_147" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1842 'add' 'add_ln7_147' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1843 [1/1] (0.00ns)   --->   "%a_addr_148 = getelementptr [1024 x i32]* %a, i64 0, i64 148" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1843 'getelementptr' 'a_addr_148' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1844 [2/2] (3.25ns)   --->   "%a_load_148 = load i32* %a_addr_148, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1844 'load' 'a_load_148' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1845 [1/1] (0.00ns)   --->   "%b_addr_148 = getelementptr [1024 x i32]* %b, i64 0, i64 148" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1845 'getelementptr' 'b_addr_148' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1846 [2/2] (3.25ns)   --->   "%b_load_148 = load i32* %b_addr_148, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1846 'load' 'b_load_148' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1847 [1/1] (0.00ns)   --->   "%a_addr_149 = getelementptr [1024 x i32]* %a, i64 0, i64 149" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1847 'getelementptr' 'a_addr_149' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1848 [2/2] (3.25ns)   --->   "%a_load_149 = load i32* %a_addr_149, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1848 'load' 'a_load_149' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1849 [1/1] (0.00ns)   --->   "%b_addr_149 = getelementptr [1024 x i32]* %b, i64 0, i64 149" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1849 'getelementptr' 'b_addr_149' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1850 [2/2] (3.25ns)   --->   "%b_load_149 = load i32* %b_addr_149, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1850 'load' 'b_load_149' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 76 <SV = 75> <Delay = 5.80>
ST_76 : Operation 1851 [1/1] (0.00ns)   --->   "%c_addr_146 = getelementptr [1024 x i32]* %c, i64 0, i64 146" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1851 'getelementptr' 'c_addr_146' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1852 [1/1] (3.25ns)   --->   "store i32 %add_ln7_146, i32* %c_addr_146, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1852 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1853 [1/1] (0.00ns)   --->   "%c_addr_147 = getelementptr [1024 x i32]* %c, i64 0, i64 147" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1853 'getelementptr' 'c_addr_147' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1854 [1/1] (3.25ns)   --->   "store i32 %add_ln7_147, i32* %c_addr_147, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1854 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1855 [1/2] (3.25ns)   --->   "%a_load_148 = load i32* %a_addr_148, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1855 'load' 'a_load_148' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1856 [1/2] (3.25ns)   --->   "%b_load_148 = load i32* %b_addr_148, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1856 'load' 'b_load_148' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1857 [1/1] (2.55ns)   --->   "%add_ln7_148 = add nsw i32 %a_load_148, %b_load_148" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1857 'add' 'add_ln7_148' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1858 [1/2] (3.25ns)   --->   "%a_load_149 = load i32* %a_addr_149, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1858 'load' 'a_load_149' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1859 [1/2] (3.25ns)   --->   "%b_load_149 = load i32* %b_addr_149, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1859 'load' 'b_load_149' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1860 [1/1] (2.55ns)   --->   "%add_ln7_149 = add nsw i32 %a_load_149, %b_load_149" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1860 'add' 'add_ln7_149' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1861 [1/1] (0.00ns)   --->   "%a_addr_150 = getelementptr [1024 x i32]* %a, i64 0, i64 150" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1861 'getelementptr' 'a_addr_150' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1862 [2/2] (3.25ns)   --->   "%a_load_150 = load i32* %a_addr_150, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1862 'load' 'a_load_150' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1863 [1/1] (0.00ns)   --->   "%b_addr_150 = getelementptr [1024 x i32]* %b, i64 0, i64 150" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1863 'getelementptr' 'b_addr_150' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1864 [2/2] (3.25ns)   --->   "%b_load_150 = load i32* %b_addr_150, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1864 'load' 'b_load_150' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1865 [1/1] (0.00ns)   --->   "%a_addr_151 = getelementptr [1024 x i32]* %a, i64 0, i64 151" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1865 'getelementptr' 'a_addr_151' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1866 [2/2] (3.25ns)   --->   "%a_load_151 = load i32* %a_addr_151, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1866 'load' 'a_load_151' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1867 [1/1] (0.00ns)   --->   "%b_addr_151 = getelementptr [1024 x i32]* %b, i64 0, i64 151" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1867 'getelementptr' 'b_addr_151' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1868 [2/2] (3.25ns)   --->   "%b_load_151 = load i32* %b_addr_151, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1868 'load' 'b_load_151' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 77 <SV = 76> <Delay = 5.80>
ST_77 : Operation 1869 [1/1] (0.00ns)   --->   "%c_addr_148 = getelementptr [1024 x i32]* %c, i64 0, i64 148" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1869 'getelementptr' 'c_addr_148' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1870 [1/1] (3.25ns)   --->   "store i32 %add_ln7_148, i32* %c_addr_148, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1870 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1871 [1/1] (0.00ns)   --->   "%c_addr_149 = getelementptr [1024 x i32]* %c, i64 0, i64 149" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1871 'getelementptr' 'c_addr_149' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1872 [1/1] (3.25ns)   --->   "store i32 %add_ln7_149, i32* %c_addr_149, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1872 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1873 [1/2] (3.25ns)   --->   "%a_load_150 = load i32* %a_addr_150, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1873 'load' 'a_load_150' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1874 [1/2] (3.25ns)   --->   "%b_load_150 = load i32* %b_addr_150, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1874 'load' 'b_load_150' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1875 [1/1] (2.55ns)   --->   "%add_ln7_150 = add nsw i32 %a_load_150, %b_load_150" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1875 'add' 'add_ln7_150' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1876 [1/2] (3.25ns)   --->   "%a_load_151 = load i32* %a_addr_151, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1876 'load' 'a_load_151' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1877 [1/2] (3.25ns)   --->   "%b_load_151 = load i32* %b_addr_151, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1877 'load' 'b_load_151' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1878 [1/1] (2.55ns)   --->   "%add_ln7_151 = add nsw i32 %a_load_151, %b_load_151" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1878 'add' 'add_ln7_151' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1879 [1/1] (0.00ns)   --->   "%a_addr_152 = getelementptr [1024 x i32]* %a, i64 0, i64 152" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1879 'getelementptr' 'a_addr_152' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1880 [2/2] (3.25ns)   --->   "%a_load_152 = load i32* %a_addr_152, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1880 'load' 'a_load_152' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1881 [1/1] (0.00ns)   --->   "%b_addr_152 = getelementptr [1024 x i32]* %b, i64 0, i64 152" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1881 'getelementptr' 'b_addr_152' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1882 [2/2] (3.25ns)   --->   "%b_load_152 = load i32* %b_addr_152, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1882 'load' 'b_load_152' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1883 [1/1] (0.00ns)   --->   "%a_addr_153 = getelementptr [1024 x i32]* %a, i64 0, i64 153" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1883 'getelementptr' 'a_addr_153' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1884 [2/2] (3.25ns)   --->   "%a_load_153 = load i32* %a_addr_153, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1884 'load' 'a_load_153' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1885 [1/1] (0.00ns)   --->   "%b_addr_153 = getelementptr [1024 x i32]* %b, i64 0, i64 153" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1885 'getelementptr' 'b_addr_153' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1886 [2/2] (3.25ns)   --->   "%b_load_153 = load i32* %b_addr_153, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1886 'load' 'b_load_153' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 78 <SV = 77> <Delay = 5.80>
ST_78 : Operation 1887 [1/1] (0.00ns)   --->   "%c_addr_150 = getelementptr [1024 x i32]* %c, i64 0, i64 150" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1887 'getelementptr' 'c_addr_150' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1888 [1/1] (3.25ns)   --->   "store i32 %add_ln7_150, i32* %c_addr_150, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1888 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1889 [1/1] (0.00ns)   --->   "%c_addr_151 = getelementptr [1024 x i32]* %c, i64 0, i64 151" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1889 'getelementptr' 'c_addr_151' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1890 [1/1] (3.25ns)   --->   "store i32 %add_ln7_151, i32* %c_addr_151, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1890 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1891 [1/2] (3.25ns)   --->   "%a_load_152 = load i32* %a_addr_152, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1891 'load' 'a_load_152' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1892 [1/2] (3.25ns)   --->   "%b_load_152 = load i32* %b_addr_152, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1892 'load' 'b_load_152' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1893 [1/1] (2.55ns)   --->   "%add_ln7_152 = add nsw i32 %a_load_152, %b_load_152" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1893 'add' 'add_ln7_152' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1894 [1/2] (3.25ns)   --->   "%a_load_153 = load i32* %a_addr_153, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1894 'load' 'a_load_153' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1895 [1/2] (3.25ns)   --->   "%b_load_153 = load i32* %b_addr_153, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1895 'load' 'b_load_153' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1896 [1/1] (2.55ns)   --->   "%add_ln7_153 = add nsw i32 %a_load_153, %b_load_153" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1896 'add' 'add_ln7_153' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1897 [1/1] (0.00ns)   --->   "%a_addr_154 = getelementptr [1024 x i32]* %a, i64 0, i64 154" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1897 'getelementptr' 'a_addr_154' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1898 [2/2] (3.25ns)   --->   "%a_load_154 = load i32* %a_addr_154, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1898 'load' 'a_load_154' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1899 [1/1] (0.00ns)   --->   "%b_addr_154 = getelementptr [1024 x i32]* %b, i64 0, i64 154" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1899 'getelementptr' 'b_addr_154' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1900 [2/2] (3.25ns)   --->   "%b_load_154 = load i32* %b_addr_154, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1900 'load' 'b_load_154' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1901 [1/1] (0.00ns)   --->   "%a_addr_155 = getelementptr [1024 x i32]* %a, i64 0, i64 155" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1901 'getelementptr' 'a_addr_155' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1902 [2/2] (3.25ns)   --->   "%a_load_155 = load i32* %a_addr_155, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1902 'load' 'a_load_155' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1903 [1/1] (0.00ns)   --->   "%b_addr_155 = getelementptr [1024 x i32]* %b, i64 0, i64 155" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1903 'getelementptr' 'b_addr_155' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1904 [2/2] (3.25ns)   --->   "%b_load_155 = load i32* %b_addr_155, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1904 'load' 'b_load_155' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 79 <SV = 78> <Delay = 5.80>
ST_79 : Operation 1905 [1/1] (0.00ns)   --->   "%c_addr_152 = getelementptr [1024 x i32]* %c, i64 0, i64 152" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1905 'getelementptr' 'c_addr_152' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1906 [1/1] (3.25ns)   --->   "store i32 %add_ln7_152, i32* %c_addr_152, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1906 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1907 [1/1] (0.00ns)   --->   "%c_addr_153 = getelementptr [1024 x i32]* %c, i64 0, i64 153" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1907 'getelementptr' 'c_addr_153' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1908 [1/1] (3.25ns)   --->   "store i32 %add_ln7_153, i32* %c_addr_153, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1908 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1909 [1/2] (3.25ns)   --->   "%a_load_154 = load i32* %a_addr_154, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1909 'load' 'a_load_154' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1910 [1/2] (3.25ns)   --->   "%b_load_154 = load i32* %b_addr_154, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1910 'load' 'b_load_154' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1911 [1/1] (2.55ns)   --->   "%add_ln7_154 = add nsw i32 %a_load_154, %b_load_154" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1911 'add' 'add_ln7_154' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1912 [1/2] (3.25ns)   --->   "%a_load_155 = load i32* %a_addr_155, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1912 'load' 'a_load_155' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1913 [1/2] (3.25ns)   --->   "%b_load_155 = load i32* %b_addr_155, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1913 'load' 'b_load_155' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1914 [1/1] (2.55ns)   --->   "%add_ln7_155 = add nsw i32 %a_load_155, %b_load_155" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1914 'add' 'add_ln7_155' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1915 [1/1] (0.00ns)   --->   "%a_addr_156 = getelementptr [1024 x i32]* %a, i64 0, i64 156" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1915 'getelementptr' 'a_addr_156' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1916 [2/2] (3.25ns)   --->   "%a_load_156 = load i32* %a_addr_156, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1916 'load' 'a_load_156' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1917 [1/1] (0.00ns)   --->   "%b_addr_156 = getelementptr [1024 x i32]* %b, i64 0, i64 156" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1917 'getelementptr' 'b_addr_156' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1918 [2/2] (3.25ns)   --->   "%b_load_156 = load i32* %b_addr_156, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1918 'load' 'b_load_156' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1919 [1/1] (0.00ns)   --->   "%a_addr_157 = getelementptr [1024 x i32]* %a, i64 0, i64 157" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1919 'getelementptr' 'a_addr_157' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1920 [2/2] (3.25ns)   --->   "%a_load_157 = load i32* %a_addr_157, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1920 'load' 'a_load_157' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1921 [1/1] (0.00ns)   --->   "%b_addr_157 = getelementptr [1024 x i32]* %b, i64 0, i64 157" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1921 'getelementptr' 'b_addr_157' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1922 [2/2] (3.25ns)   --->   "%b_load_157 = load i32* %b_addr_157, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1922 'load' 'b_load_157' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 80 <SV = 79> <Delay = 5.80>
ST_80 : Operation 1923 [1/1] (0.00ns)   --->   "%c_addr_154 = getelementptr [1024 x i32]* %c, i64 0, i64 154" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1923 'getelementptr' 'c_addr_154' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1924 [1/1] (3.25ns)   --->   "store i32 %add_ln7_154, i32* %c_addr_154, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1924 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1925 [1/1] (0.00ns)   --->   "%c_addr_155 = getelementptr [1024 x i32]* %c, i64 0, i64 155" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1925 'getelementptr' 'c_addr_155' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1926 [1/1] (3.25ns)   --->   "store i32 %add_ln7_155, i32* %c_addr_155, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1926 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1927 [1/2] (3.25ns)   --->   "%a_load_156 = load i32* %a_addr_156, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1927 'load' 'a_load_156' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1928 [1/2] (3.25ns)   --->   "%b_load_156 = load i32* %b_addr_156, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1928 'load' 'b_load_156' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1929 [1/1] (2.55ns)   --->   "%add_ln7_156 = add nsw i32 %a_load_156, %b_load_156" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1929 'add' 'add_ln7_156' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1930 [1/2] (3.25ns)   --->   "%a_load_157 = load i32* %a_addr_157, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1930 'load' 'a_load_157' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1931 [1/2] (3.25ns)   --->   "%b_load_157 = load i32* %b_addr_157, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1931 'load' 'b_load_157' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1932 [1/1] (2.55ns)   --->   "%add_ln7_157 = add nsw i32 %a_load_157, %b_load_157" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1932 'add' 'add_ln7_157' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1933 [1/1] (0.00ns)   --->   "%a_addr_158 = getelementptr [1024 x i32]* %a, i64 0, i64 158" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1933 'getelementptr' 'a_addr_158' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1934 [2/2] (3.25ns)   --->   "%a_load_158 = load i32* %a_addr_158, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1934 'load' 'a_load_158' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1935 [1/1] (0.00ns)   --->   "%b_addr_158 = getelementptr [1024 x i32]* %b, i64 0, i64 158" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1935 'getelementptr' 'b_addr_158' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1936 [2/2] (3.25ns)   --->   "%b_load_158 = load i32* %b_addr_158, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1936 'load' 'b_load_158' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1937 [1/1] (0.00ns)   --->   "%a_addr_159 = getelementptr [1024 x i32]* %a, i64 0, i64 159" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1937 'getelementptr' 'a_addr_159' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1938 [2/2] (3.25ns)   --->   "%a_load_159 = load i32* %a_addr_159, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1938 'load' 'a_load_159' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1939 [1/1] (0.00ns)   --->   "%b_addr_159 = getelementptr [1024 x i32]* %b, i64 0, i64 159" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1939 'getelementptr' 'b_addr_159' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1940 [2/2] (3.25ns)   --->   "%b_load_159 = load i32* %b_addr_159, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1940 'load' 'b_load_159' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 81 <SV = 80> <Delay = 5.80>
ST_81 : Operation 1941 [1/1] (0.00ns)   --->   "%c_addr_156 = getelementptr [1024 x i32]* %c, i64 0, i64 156" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1941 'getelementptr' 'c_addr_156' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1942 [1/1] (3.25ns)   --->   "store i32 %add_ln7_156, i32* %c_addr_156, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1942 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1943 [1/1] (0.00ns)   --->   "%c_addr_157 = getelementptr [1024 x i32]* %c, i64 0, i64 157" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1943 'getelementptr' 'c_addr_157' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1944 [1/1] (3.25ns)   --->   "store i32 %add_ln7_157, i32* %c_addr_157, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1944 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1945 [1/2] (3.25ns)   --->   "%a_load_158 = load i32* %a_addr_158, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1945 'load' 'a_load_158' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1946 [1/2] (3.25ns)   --->   "%b_load_158 = load i32* %b_addr_158, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1946 'load' 'b_load_158' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1947 [1/1] (2.55ns)   --->   "%add_ln7_158 = add nsw i32 %a_load_158, %b_load_158" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1947 'add' 'add_ln7_158' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1948 [1/2] (3.25ns)   --->   "%a_load_159 = load i32* %a_addr_159, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1948 'load' 'a_load_159' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1949 [1/2] (3.25ns)   --->   "%b_load_159 = load i32* %b_addr_159, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1949 'load' 'b_load_159' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1950 [1/1] (2.55ns)   --->   "%add_ln7_159 = add nsw i32 %a_load_159, %b_load_159" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1950 'add' 'add_ln7_159' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1951 [1/1] (0.00ns)   --->   "%a_addr_160 = getelementptr [1024 x i32]* %a, i64 0, i64 160" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1951 'getelementptr' 'a_addr_160' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1952 [2/2] (3.25ns)   --->   "%a_load_160 = load i32* %a_addr_160, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1952 'load' 'a_load_160' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1953 [1/1] (0.00ns)   --->   "%b_addr_160 = getelementptr [1024 x i32]* %b, i64 0, i64 160" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1953 'getelementptr' 'b_addr_160' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1954 [2/2] (3.25ns)   --->   "%b_load_160 = load i32* %b_addr_160, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1954 'load' 'b_load_160' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1955 [1/1] (0.00ns)   --->   "%a_addr_161 = getelementptr [1024 x i32]* %a, i64 0, i64 161" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1955 'getelementptr' 'a_addr_161' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1956 [2/2] (3.25ns)   --->   "%a_load_161 = load i32* %a_addr_161, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1956 'load' 'a_load_161' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1957 [1/1] (0.00ns)   --->   "%b_addr_161 = getelementptr [1024 x i32]* %b, i64 0, i64 161" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1957 'getelementptr' 'b_addr_161' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1958 [2/2] (3.25ns)   --->   "%b_load_161 = load i32* %b_addr_161, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1958 'load' 'b_load_161' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 82 <SV = 81> <Delay = 5.80>
ST_82 : Operation 1959 [1/1] (0.00ns)   --->   "%c_addr_158 = getelementptr [1024 x i32]* %c, i64 0, i64 158" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1959 'getelementptr' 'c_addr_158' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1960 [1/1] (3.25ns)   --->   "store i32 %add_ln7_158, i32* %c_addr_158, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1960 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1961 [1/1] (0.00ns)   --->   "%c_addr_159 = getelementptr [1024 x i32]* %c, i64 0, i64 159" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1961 'getelementptr' 'c_addr_159' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1962 [1/1] (3.25ns)   --->   "store i32 %add_ln7_159, i32* %c_addr_159, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1962 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1963 [1/2] (3.25ns)   --->   "%a_load_160 = load i32* %a_addr_160, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1963 'load' 'a_load_160' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1964 [1/2] (3.25ns)   --->   "%b_load_160 = load i32* %b_addr_160, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1964 'load' 'b_load_160' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1965 [1/1] (2.55ns)   --->   "%add_ln7_160 = add nsw i32 %a_load_160, %b_load_160" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1965 'add' 'add_ln7_160' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1966 [1/2] (3.25ns)   --->   "%a_load_161 = load i32* %a_addr_161, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1966 'load' 'a_load_161' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1967 [1/2] (3.25ns)   --->   "%b_load_161 = load i32* %b_addr_161, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1967 'load' 'b_load_161' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1968 [1/1] (2.55ns)   --->   "%add_ln7_161 = add nsw i32 %a_load_161, %b_load_161" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1968 'add' 'add_ln7_161' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1969 [1/1] (0.00ns)   --->   "%a_addr_162 = getelementptr [1024 x i32]* %a, i64 0, i64 162" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1969 'getelementptr' 'a_addr_162' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1970 [2/2] (3.25ns)   --->   "%a_load_162 = load i32* %a_addr_162, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1970 'load' 'a_load_162' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1971 [1/1] (0.00ns)   --->   "%b_addr_162 = getelementptr [1024 x i32]* %b, i64 0, i64 162" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1971 'getelementptr' 'b_addr_162' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1972 [2/2] (3.25ns)   --->   "%b_load_162 = load i32* %b_addr_162, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1972 'load' 'b_load_162' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1973 [1/1] (0.00ns)   --->   "%a_addr_163 = getelementptr [1024 x i32]* %a, i64 0, i64 163" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1973 'getelementptr' 'a_addr_163' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1974 [2/2] (3.25ns)   --->   "%a_load_163 = load i32* %a_addr_163, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1974 'load' 'a_load_163' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1975 [1/1] (0.00ns)   --->   "%b_addr_163 = getelementptr [1024 x i32]* %b, i64 0, i64 163" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1975 'getelementptr' 'b_addr_163' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1976 [2/2] (3.25ns)   --->   "%b_load_163 = load i32* %b_addr_163, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1976 'load' 'b_load_163' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 83 <SV = 82> <Delay = 5.80>
ST_83 : Operation 1977 [1/1] (0.00ns)   --->   "%c_addr_160 = getelementptr [1024 x i32]* %c, i64 0, i64 160" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1977 'getelementptr' 'c_addr_160' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1978 [1/1] (3.25ns)   --->   "store i32 %add_ln7_160, i32* %c_addr_160, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1978 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1979 [1/1] (0.00ns)   --->   "%c_addr_161 = getelementptr [1024 x i32]* %c, i64 0, i64 161" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1979 'getelementptr' 'c_addr_161' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1980 [1/1] (3.25ns)   --->   "store i32 %add_ln7_161, i32* %c_addr_161, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1980 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1981 [1/2] (3.25ns)   --->   "%a_load_162 = load i32* %a_addr_162, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1981 'load' 'a_load_162' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1982 [1/2] (3.25ns)   --->   "%b_load_162 = load i32* %b_addr_162, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1982 'load' 'b_load_162' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1983 [1/1] (2.55ns)   --->   "%add_ln7_162 = add nsw i32 %a_load_162, %b_load_162" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1983 'add' 'add_ln7_162' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1984 [1/2] (3.25ns)   --->   "%a_load_163 = load i32* %a_addr_163, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1984 'load' 'a_load_163' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1985 [1/2] (3.25ns)   --->   "%b_load_163 = load i32* %b_addr_163, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1985 'load' 'b_load_163' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1986 [1/1] (2.55ns)   --->   "%add_ln7_163 = add nsw i32 %a_load_163, %b_load_163" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1986 'add' 'add_ln7_163' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1987 [1/1] (0.00ns)   --->   "%a_addr_164 = getelementptr [1024 x i32]* %a, i64 0, i64 164" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1987 'getelementptr' 'a_addr_164' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1988 [2/2] (3.25ns)   --->   "%a_load_164 = load i32* %a_addr_164, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1988 'load' 'a_load_164' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1989 [1/1] (0.00ns)   --->   "%b_addr_164 = getelementptr [1024 x i32]* %b, i64 0, i64 164" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1989 'getelementptr' 'b_addr_164' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1990 [2/2] (3.25ns)   --->   "%b_load_164 = load i32* %b_addr_164, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1990 'load' 'b_load_164' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1991 [1/1] (0.00ns)   --->   "%a_addr_165 = getelementptr [1024 x i32]* %a, i64 0, i64 165" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1991 'getelementptr' 'a_addr_165' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1992 [2/2] (3.25ns)   --->   "%a_load_165 = load i32* %a_addr_165, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1992 'load' 'a_load_165' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1993 [1/1] (0.00ns)   --->   "%b_addr_165 = getelementptr [1024 x i32]* %b, i64 0, i64 165" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1993 'getelementptr' 'b_addr_165' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1994 [2/2] (3.25ns)   --->   "%b_load_165 = load i32* %b_addr_165, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1994 'load' 'b_load_165' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 84 <SV = 83> <Delay = 5.80>
ST_84 : Operation 1995 [1/1] (0.00ns)   --->   "%c_addr_162 = getelementptr [1024 x i32]* %c, i64 0, i64 162" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1995 'getelementptr' 'c_addr_162' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1996 [1/1] (3.25ns)   --->   "store i32 %add_ln7_162, i32* %c_addr_162, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1996 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 1997 [1/1] (0.00ns)   --->   "%c_addr_163 = getelementptr [1024 x i32]* %c, i64 0, i64 163" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1997 'getelementptr' 'c_addr_163' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1998 [1/1] (3.25ns)   --->   "store i32 %add_ln7_163, i32* %c_addr_163, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1998 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 1999 [1/2] (3.25ns)   --->   "%a_load_164 = load i32* %a_addr_164, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 1999 'load' 'a_load_164' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 2000 [1/2] (3.25ns)   --->   "%b_load_164 = load i32* %b_addr_164, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2000 'load' 'b_load_164' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 2001 [1/1] (2.55ns)   --->   "%add_ln7_164 = add nsw i32 %a_load_164, %b_load_164" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2001 'add' 'add_ln7_164' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2002 [1/2] (3.25ns)   --->   "%a_load_165 = load i32* %a_addr_165, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2002 'load' 'a_load_165' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 2003 [1/2] (3.25ns)   --->   "%b_load_165 = load i32* %b_addr_165, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2003 'load' 'b_load_165' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 2004 [1/1] (2.55ns)   --->   "%add_ln7_165 = add nsw i32 %a_load_165, %b_load_165" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2004 'add' 'add_ln7_165' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2005 [1/1] (0.00ns)   --->   "%a_addr_166 = getelementptr [1024 x i32]* %a, i64 0, i64 166" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2005 'getelementptr' 'a_addr_166' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2006 [2/2] (3.25ns)   --->   "%a_load_166 = load i32* %a_addr_166, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2006 'load' 'a_load_166' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 2007 [1/1] (0.00ns)   --->   "%b_addr_166 = getelementptr [1024 x i32]* %b, i64 0, i64 166" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2007 'getelementptr' 'b_addr_166' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2008 [2/2] (3.25ns)   --->   "%b_load_166 = load i32* %b_addr_166, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2008 'load' 'b_load_166' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 2009 [1/1] (0.00ns)   --->   "%a_addr_167 = getelementptr [1024 x i32]* %a, i64 0, i64 167" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2009 'getelementptr' 'a_addr_167' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2010 [2/2] (3.25ns)   --->   "%a_load_167 = load i32* %a_addr_167, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2010 'load' 'a_load_167' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 2011 [1/1] (0.00ns)   --->   "%b_addr_167 = getelementptr [1024 x i32]* %b, i64 0, i64 167" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2011 'getelementptr' 'b_addr_167' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2012 [2/2] (3.25ns)   --->   "%b_load_167 = load i32* %b_addr_167, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2012 'load' 'b_load_167' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 85 <SV = 84> <Delay = 5.80>
ST_85 : Operation 2013 [1/1] (0.00ns)   --->   "%c_addr_164 = getelementptr [1024 x i32]* %c, i64 0, i64 164" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2013 'getelementptr' 'c_addr_164' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2014 [1/1] (3.25ns)   --->   "store i32 %add_ln7_164, i32* %c_addr_164, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2014 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 2015 [1/1] (0.00ns)   --->   "%c_addr_165 = getelementptr [1024 x i32]* %c, i64 0, i64 165" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2015 'getelementptr' 'c_addr_165' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2016 [1/1] (3.25ns)   --->   "store i32 %add_ln7_165, i32* %c_addr_165, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2016 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 2017 [1/2] (3.25ns)   --->   "%a_load_166 = load i32* %a_addr_166, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2017 'load' 'a_load_166' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 2018 [1/2] (3.25ns)   --->   "%b_load_166 = load i32* %b_addr_166, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2018 'load' 'b_load_166' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 2019 [1/1] (2.55ns)   --->   "%add_ln7_166 = add nsw i32 %a_load_166, %b_load_166" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2019 'add' 'add_ln7_166' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2020 [1/2] (3.25ns)   --->   "%a_load_167 = load i32* %a_addr_167, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2020 'load' 'a_load_167' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 2021 [1/2] (3.25ns)   --->   "%b_load_167 = load i32* %b_addr_167, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2021 'load' 'b_load_167' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 2022 [1/1] (2.55ns)   --->   "%add_ln7_167 = add nsw i32 %a_load_167, %b_load_167" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2022 'add' 'add_ln7_167' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2023 [1/1] (0.00ns)   --->   "%a_addr_168 = getelementptr [1024 x i32]* %a, i64 0, i64 168" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2023 'getelementptr' 'a_addr_168' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2024 [2/2] (3.25ns)   --->   "%a_load_168 = load i32* %a_addr_168, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2024 'load' 'a_load_168' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 2025 [1/1] (0.00ns)   --->   "%b_addr_168 = getelementptr [1024 x i32]* %b, i64 0, i64 168" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2025 'getelementptr' 'b_addr_168' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2026 [2/2] (3.25ns)   --->   "%b_load_168 = load i32* %b_addr_168, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2026 'load' 'b_load_168' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 2027 [1/1] (0.00ns)   --->   "%a_addr_169 = getelementptr [1024 x i32]* %a, i64 0, i64 169" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2027 'getelementptr' 'a_addr_169' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2028 [2/2] (3.25ns)   --->   "%a_load_169 = load i32* %a_addr_169, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2028 'load' 'a_load_169' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 2029 [1/1] (0.00ns)   --->   "%b_addr_169 = getelementptr [1024 x i32]* %b, i64 0, i64 169" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2029 'getelementptr' 'b_addr_169' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2030 [2/2] (3.25ns)   --->   "%b_load_169 = load i32* %b_addr_169, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2030 'load' 'b_load_169' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 86 <SV = 85> <Delay = 5.80>
ST_86 : Operation 2031 [1/1] (0.00ns)   --->   "%c_addr_166 = getelementptr [1024 x i32]* %c, i64 0, i64 166" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2031 'getelementptr' 'c_addr_166' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2032 [1/1] (3.25ns)   --->   "store i32 %add_ln7_166, i32* %c_addr_166, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2032 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 2033 [1/1] (0.00ns)   --->   "%c_addr_167 = getelementptr [1024 x i32]* %c, i64 0, i64 167" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2033 'getelementptr' 'c_addr_167' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2034 [1/1] (3.25ns)   --->   "store i32 %add_ln7_167, i32* %c_addr_167, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2034 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 2035 [1/2] (3.25ns)   --->   "%a_load_168 = load i32* %a_addr_168, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2035 'load' 'a_load_168' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 2036 [1/2] (3.25ns)   --->   "%b_load_168 = load i32* %b_addr_168, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2036 'load' 'b_load_168' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 2037 [1/1] (2.55ns)   --->   "%add_ln7_168 = add nsw i32 %a_load_168, %b_load_168" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2037 'add' 'add_ln7_168' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2038 [1/2] (3.25ns)   --->   "%a_load_169 = load i32* %a_addr_169, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2038 'load' 'a_load_169' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 2039 [1/2] (3.25ns)   --->   "%b_load_169 = load i32* %b_addr_169, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2039 'load' 'b_load_169' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 2040 [1/1] (2.55ns)   --->   "%add_ln7_169 = add nsw i32 %a_load_169, %b_load_169" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2040 'add' 'add_ln7_169' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2041 [1/1] (0.00ns)   --->   "%a_addr_170 = getelementptr [1024 x i32]* %a, i64 0, i64 170" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2041 'getelementptr' 'a_addr_170' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2042 [2/2] (3.25ns)   --->   "%a_load_170 = load i32* %a_addr_170, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2042 'load' 'a_load_170' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 2043 [1/1] (0.00ns)   --->   "%b_addr_170 = getelementptr [1024 x i32]* %b, i64 0, i64 170" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2043 'getelementptr' 'b_addr_170' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2044 [2/2] (3.25ns)   --->   "%b_load_170 = load i32* %b_addr_170, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2044 'load' 'b_load_170' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 2045 [1/1] (0.00ns)   --->   "%a_addr_171 = getelementptr [1024 x i32]* %a, i64 0, i64 171" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2045 'getelementptr' 'a_addr_171' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2046 [2/2] (3.25ns)   --->   "%a_load_171 = load i32* %a_addr_171, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2046 'load' 'a_load_171' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 2047 [1/1] (0.00ns)   --->   "%b_addr_171 = getelementptr [1024 x i32]* %b, i64 0, i64 171" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2047 'getelementptr' 'b_addr_171' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2048 [2/2] (3.25ns)   --->   "%b_load_171 = load i32* %b_addr_171, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2048 'load' 'b_load_171' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 87 <SV = 86> <Delay = 5.80>
ST_87 : Operation 2049 [1/1] (0.00ns)   --->   "%c_addr_168 = getelementptr [1024 x i32]* %c, i64 0, i64 168" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2049 'getelementptr' 'c_addr_168' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2050 [1/1] (3.25ns)   --->   "store i32 %add_ln7_168, i32* %c_addr_168, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2050 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 2051 [1/1] (0.00ns)   --->   "%c_addr_169 = getelementptr [1024 x i32]* %c, i64 0, i64 169" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2051 'getelementptr' 'c_addr_169' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2052 [1/1] (3.25ns)   --->   "store i32 %add_ln7_169, i32* %c_addr_169, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2052 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 2053 [1/2] (3.25ns)   --->   "%a_load_170 = load i32* %a_addr_170, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2053 'load' 'a_load_170' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 2054 [1/2] (3.25ns)   --->   "%b_load_170 = load i32* %b_addr_170, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2054 'load' 'b_load_170' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 2055 [1/1] (2.55ns)   --->   "%add_ln7_170 = add nsw i32 %a_load_170, %b_load_170" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2055 'add' 'add_ln7_170' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2056 [1/2] (3.25ns)   --->   "%a_load_171 = load i32* %a_addr_171, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2056 'load' 'a_load_171' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 2057 [1/2] (3.25ns)   --->   "%b_load_171 = load i32* %b_addr_171, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2057 'load' 'b_load_171' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 2058 [1/1] (2.55ns)   --->   "%add_ln7_171 = add nsw i32 %a_load_171, %b_load_171" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2058 'add' 'add_ln7_171' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2059 [1/1] (0.00ns)   --->   "%a_addr_172 = getelementptr [1024 x i32]* %a, i64 0, i64 172" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2059 'getelementptr' 'a_addr_172' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2060 [2/2] (3.25ns)   --->   "%a_load_172 = load i32* %a_addr_172, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2060 'load' 'a_load_172' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 2061 [1/1] (0.00ns)   --->   "%b_addr_172 = getelementptr [1024 x i32]* %b, i64 0, i64 172" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2061 'getelementptr' 'b_addr_172' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2062 [2/2] (3.25ns)   --->   "%b_load_172 = load i32* %b_addr_172, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2062 'load' 'b_load_172' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 2063 [1/1] (0.00ns)   --->   "%a_addr_173 = getelementptr [1024 x i32]* %a, i64 0, i64 173" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2063 'getelementptr' 'a_addr_173' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2064 [2/2] (3.25ns)   --->   "%a_load_173 = load i32* %a_addr_173, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2064 'load' 'a_load_173' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 2065 [1/1] (0.00ns)   --->   "%b_addr_173 = getelementptr [1024 x i32]* %b, i64 0, i64 173" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2065 'getelementptr' 'b_addr_173' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2066 [2/2] (3.25ns)   --->   "%b_load_173 = load i32* %b_addr_173, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2066 'load' 'b_load_173' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 88 <SV = 87> <Delay = 5.80>
ST_88 : Operation 2067 [1/1] (0.00ns)   --->   "%c_addr_170 = getelementptr [1024 x i32]* %c, i64 0, i64 170" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2067 'getelementptr' 'c_addr_170' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2068 [1/1] (3.25ns)   --->   "store i32 %add_ln7_170, i32* %c_addr_170, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2068 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 2069 [1/1] (0.00ns)   --->   "%c_addr_171 = getelementptr [1024 x i32]* %c, i64 0, i64 171" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2069 'getelementptr' 'c_addr_171' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2070 [1/1] (3.25ns)   --->   "store i32 %add_ln7_171, i32* %c_addr_171, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2070 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 2071 [1/2] (3.25ns)   --->   "%a_load_172 = load i32* %a_addr_172, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2071 'load' 'a_load_172' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 2072 [1/2] (3.25ns)   --->   "%b_load_172 = load i32* %b_addr_172, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2072 'load' 'b_load_172' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 2073 [1/1] (2.55ns)   --->   "%add_ln7_172 = add nsw i32 %a_load_172, %b_load_172" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2073 'add' 'add_ln7_172' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2074 [1/2] (3.25ns)   --->   "%a_load_173 = load i32* %a_addr_173, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2074 'load' 'a_load_173' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 2075 [1/2] (3.25ns)   --->   "%b_load_173 = load i32* %b_addr_173, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2075 'load' 'b_load_173' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 2076 [1/1] (2.55ns)   --->   "%add_ln7_173 = add nsw i32 %a_load_173, %b_load_173" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2076 'add' 'add_ln7_173' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2077 [1/1] (0.00ns)   --->   "%a_addr_174 = getelementptr [1024 x i32]* %a, i64 0, i64 174" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2077 'getelementptr' 'a_addr_174' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2078 [2/2] (3.25ns)   --->   "%a_load_174 = load i32* %a_addr_174, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2078 'load' 'a_load_174' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 2079 [1/1] (0.00ns)   --->   "%b_addr_174 = getelementptr [1024 x i32]* %b, i64 0, i64 174" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2079 'getelementptr' 'b_addr_174' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2080 [2/2] (3.25ns)   --->   "%b_load_174 = load i32* %b_addr_174, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2080 'load' 'b_load_174' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 2081 [1/1] (0.00ns)   --->   "%a_addr_175 = getelementptr [1024 x i32]* %a, i64 0, i64 175" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2081 'getelementptr' 'a_addr_175' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2082 [2/2] (3.25ns)   --->   "%a_load_175 = load i32* %a_addr_175, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2082 'load' 'a_load_175' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 2083 [1/1] (0.00ns)   --->   "%b_addr_175 = getelementptr [1024 x i32]* %b, i64 0, i64 175" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2083 'getelementptr' 'b_addr_175' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2084 [2/2] (3.25ns)   --->   "%b_load_175 = load i32* %b_addr_175, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2084 'load' 'b_load_175' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 89 <SV = 88> <Delay = 5.80>
ST_89 : Operation 2085 [1/1] (0.00ns)   --->   "%c_addr_172 = getelementptr [1024 x i32]* %c, i64 0, i64 172" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2085 'getelementptr' 'c_addr_172' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2086 [1/1] (3.25ns)   --->   "store i32 %add_ln7_172, i32* %c_addr_172, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2086 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 2087 [1/1] (0.00ns)   --->   "%c_addr_173 = getelementptr [1024 x i32]* %c, i64 0, i64 173" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2087 'getelementptr' 'c_addr_173' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2088 [1/1] (3.25ns)   --->   "store i32 %add_ln7_173, i32* %c_addr_173, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2088 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 2089 [1/2] (3.25ns)   --->   "%a_load_174 = load i32* %a_addr_174, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2089 'load' 'a_load_174' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 2090 [1/2] (3.25ns)   --->   "%b_load_174 = load i32* %b_addr_174, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2090 'load' 'b_load_174' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 2091 [1/1] (2.55ns)   --->   "%add_ln7_174 = add nsw i32 %a_load_174, %b_load_174" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2091 'add' 'add_ln7_174' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2092 [1/2] (3.25ns)   --->   "%a_load_175 = load i32* %a_addr_175, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2092 'load' 'a_load_175' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 2093 [1/2] (3.25ns)   --->   "%b_load_175 = load i32* %b_addr_175, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2093 'load' 'b_load_175' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 2094 [1/1] (2.55ns)   --->   "%add_ln7_175 = add nsw i32 %a_load_175, %b_load_175" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2094 'add' 'add_ln7_175' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2095 [1/1] (0.00ns)   --->   "%a_addr_176 = getelementptr [1024 x i32]* %a, i64 0, i64 176" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2095 'getelementptr' 'a_addr_176' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2096 [2/2] (3.25ns)   --->   "%a_load_176 = load i32* %a_addr_176, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2096 'load' 'a_load_176' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 2097 [1/1] (0.00ns)   --->   "%b_addr_176 = getelementptr [1024 x i32]* %b, i64 0, i64 176" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2097 'getelementptr' 'b_addr_176' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2098 [2/2] (3.25ns)   --->   "%b_load_176 = load i32* %b_addr_176, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2098 'load' 'b_load_176' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 2099 [1/1] (0.00ns)   --->   "%a_addr_177 = getelementptr [1024 x i32]* %a, i64 0, i64 177" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2099 'getelementptr' 'a_addr_177' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2100 [2/2] (3.25ns)   --->   "%a_load_177 = load i32* %a_addr_177, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2100 'load' 'a_load_177' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 2101 [1/1] (0.00ns)   --->   "%b_addr_177 = getelementptr [1024 x i32]* %b, i64 0, i64 177" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2101 'getelementptr' 'b_addr_177' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2102 [2/2] (3.25ns)   --->   "%b_load_177 = load i32* %b_addr_177, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2102 'load' 'b_load_177' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 90 <SV = 89> <Delay = 5.80>
ST_90 : Operation 2103 [1/1] (0.00ns)   --->   "%c_addr_174 = getelementptr [1024 x i32]* %c, i64 0, i64 174" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2103 'getelementptr' 'c_addr_174' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2104 [1/1] (3.25ns)   --->   "store i32 %add_ln7_174, i32* %c_addr_174, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2104 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 2105 [1/1] (0.00ns)   --->   "%c_addr_175 = getelementptr [1024 x i32]* %c, i64 0, i64 175" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2105 'getelementptr' 'c_addr_175' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2106 [1/1] (3.25ns)   --->   "store i32 %add_ln7_175, i32* %c_addr_175, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2106 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 2107 [1/2] (3.25ns)   --->   "%a_load_176 = load i32* %a_addr_176, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2107 'load' 'a_load_176' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 2108 [1/2] (3.25ns)   --->   "%b_load_176 = load i32* %b_addr_176, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2108 'load' 'b_load_176' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 2109 [1/1] (2.55ns)   --->   "%add_ln7_176 = add nsw i32 %a_load_176, %b_load_176" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2109 'add' 'add_ln7_176' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2110 [1/2] (3.25ns)   --->   "%a_load_177 = load i32* %a_addr_177, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2110 'load' 'a_load_177' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 2111 [1/2] (3.25ns)   --->   "%b_load_177 = load i32* %b_addr_177, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2111 'load' 'b_load_177' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 2112 [1/1] (2.55ns)   --->   "%add_ln7_177 = add nsw i32 %a_load_177, %b_load_177" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2112 'add' 'add_ln7_177' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2113 [1/1] (0.00ns)   --->   "%a_addr_178 = getelementptr [1024 x i32]* %a, i64 0, i64 178" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2113 'getelementptr' 'a_addr_178' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2114 [2/2] (3.25ns)   --->   "%a_load_178 = load i32* %a_addr_178, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2114 'load' 'a_load_178' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 2115 [1/1] (0.00ns)   --->   "%b_addr_178 = getelementptr [1024 x i32]* %b, i64 0, i64 178" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2115 'getelementptr' 'b_addr_178' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2116 [2/2] (3.25ns)   --->   "%b_load_178 = load i32* %b_addr_178, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2116 'load' 'b_load_178' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 2117 [1/1] (0.00ns)   --->   "%a_addr_179 = getelementptr [1024 x i32]* %a, i64 0, i64 179" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2117 'getelementptr' 'a_addr_179' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2118 [2/2] (3.25ns)   --->   "%a_load_179 = load i32* %a_addr_179, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2118 'load' 'a_load_179' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 2119 [1/1] (0.00ns)   --->   "%b_addr_179 = getelementptr [1024 x i32]* %b, i64 0, i64 179" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2119 'getelementptr' 'b_addr_179' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2120 [2/2] (3.25ns)   --->   "%b_load_179 = load i32* %b_addr_179, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2120 'load' 'b_load_179' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 91 <SV = 90> <Delay = 5.80>
ST_91 : Operation 2121 [1/1] (0.00ns)   --->   "%c_addr_176 = getelementptr [1024 x i32]* %c, i64 0, i64 176" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2121 'getelementptr' 'c_addr_176' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2122 [1/1] (3.25ns)   --->   "store i32 %add_ln7_176, i32* %c_addr_176, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 2123 [1/1] (0.00ns)   --->   "%c_addr_177 = getelementptr [1024 x i32]* %c, i64 0, i64 177" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2123 'getelementptr' 'c_addr_177' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2124 [1/1] (3.25ns)   --->   "store i32 %add_ln7_177, i32* %c_addr_177, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2124 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 2125 [1/2] (3.25ns)   --->   "%a_load_178 = load i32* %a_addr_178, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2125 'load' 'a_load_178' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 2126 [1/2] (3.25ns)   --->   "%b_load_178 = load i32* %b_addr_178, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2126 'load' 'b_load_178' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 2127 [1/1] (2.55ns)   --->   "%add_ln7_178 = add nsw i32 %a_load_178, %b_load_178" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2127 'add' 'add_ln7_178' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2128 [1/2] (3.25ns)   --->   "%a_load_179 = load i32* %a_addr_179, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2128 'load' 'a_load_179' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 2129 [1/2] (3.25ns)   --->   "%b_load_179 = load i32* %b_addr_179, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2129 'load' 'b_load_179' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 2130 [1/1] (2.55ns)   --->   "%add_ln7_179 = add nsw i32 %a_load_179, %b_load_179" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2130 'add' 'add_ln7_179' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2131 [1/1] (0.00ns)   --->   "%a_addr_180 = getelementptr [1024 x i32]* %a, i64 0, i64 180" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2131 'getelementptr' 'a_addr_180' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2132 [2/2] (3.25ns)   --->   "%a_load_180 = load i32* %a_addr_180, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2132 'load' 'a_load_180' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 2133 [1/1] (0.00ns)   --->   "%b_addr_180 = getelementptr [1024 x i32]* %b, i64 0, i64 180" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2133 'getelementptr' 'b_addr_180' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2134 [2/2] (3.25ns)   --->   "%b_load_180 = load i32* %b_addr_180, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2134 'load' 'b_load_180' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 2135 [1/1] (0.00ns)   --->   "%a_addr_181 = getelementptr [1024 x i32]* %a, i64 0, i64 181" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2135 'getelementptr' 'a_addr_181' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2136 [2/2] (3.25ns)   --->   "%a_load_181 = load i32* %a_addr_181, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2136 'load' 'a_load_181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 2137 [1/1] (0.00ns)   --->   "%b_addr_181 = getelementptr [1024 x i32]* %b, i64 0, i64 181" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2137 'getelementptr' 'b_addr_181' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2138 [2/2] (3.25ns)   --->   "%b_load_181 = load i32* %b_addr_181, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2138 'load' 'b_load_181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 92 <SV = 91> <Delay = 5.80>
ST_92 : Operation 2139 [1/1] (0.00ns)   --->   "%c_addr_178 = getelementptr [1024 x i32]* %c, i64 0, i64 178" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2139 'getelementptr' 'c_addr_178' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2140 [1/1] (3.25ns)   --->   "store i32 %add_ln7_178, i32* %c_addr_178, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 2141 [1/1] (0.00ns)   --->   "%c_addr_179 = getelementptr [1024 x i32]* %c, i64 0, i64 179" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2141 'getelementptr' 'c_addr_179' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2142 [1/1] (3.25ns)   --->   "store i32 %add_ln7_179, i32* %c_addr_179, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2142 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 2143 [1/2] (3.25ns)   --->   "%a_load_180 = load i32* %a_addr_180, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2143 'load' 'a_load_180' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 2144 [1/2] (3.25ns)   --->   "%b_load_180 = load i32* %b_addr_180, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2144 'load' 'b_load_180' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 2145 [1/1] (2.55ns)   --->   "%add_ln7_180 = add nsw i32 %a_load_180, %b_load_180" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2145 'add' 'add_ln7_180' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2146 [1/2] (3.25ns)   --->   "%a_load_181 = load i32* %a_addr_181, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2146 'load' 'a_load_181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 2147 [1/2] (3.25ns)   --->   "%b_load_181 = load i32* %b_addr_181, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2147 'load' 'b_load_181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 2148 [1/1] (2.55ns)   --->   "%add_ln7_181 = add nsw i32 %a_load_181, %b_load_181" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2148 'add' 'add_ln7_181' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2149 [1/1] (0.00ns)   --->   "%a_addr_182 = getelementptr [1024 x i32]* %a, i64 0, i64 182" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2149 'getelementptr' 'a_addr_182' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2150 [2/2] (3.25ns)   --->   "%a_load_182 = load i32* %a_addr_182, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2150 'load' 'a_load_182' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 2151 [1/1] (0.00ns)   --->   "%b_addr_182 = getelementptr [1024 x i32]* %b, i64 0, i64 182" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2151 'getelementptr' 'b_addr_182' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2152 [2/2] (3.25ns)   --->   "%b_load_182 = load i32* %b_addr_182, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2152 'load' 'b_load_182' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 2153 [1/1] (0.00ns)   --->   "%a_addr_183 = getelementptr [1024 x i32]* %a, i64 0, i64 183" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2153 'getelementptr' 'a_addr_183' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2154 [2/2] (3.25ns)   --->   "%a_load_183 = load i32* %a_addr_183, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2154 'load' 'a_load_183' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 2155 [1/1] (0.00ns)   --->   "%b_addr_183 = getelementptr [1024 x i32]* %b, i64 0, i64 183" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2155 'getelementptr' 'b_addr_183' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2156 [2/2] (3.25ns)   --->   "%b_load_183 = load i32* %b_addr_183, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2156 'load' 'b_load_183' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 93 <SV = 92> <Delay = 5.80>
ST_93 : Operation 2157 [1/1] (0.00ns)   --->   "%c_addr_180 = getelementptr [1024 x i32]* %c, i64 0, i64 180" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2157 'getelementptr' 'c_addr_180' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2158 [1/1] (3.25ns)   --->   "store i32 %add_ln7_180, i32* %c_addr_180, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2158 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 2159 [1/1] (0.00ns)   --->   "%c_addr_181 = getelementptr [1024 x i32]* %c, i64 0, i64 181" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2159 'getelementptr' 'c_addr_181' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2160 [1/1] (3.25ns)   --->   "store i32 %add_ln7_181, i32* %c_addr_181, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2160 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 2161 [1/2] (3.25ns)   --->   "%a_load_182 = load i32* %a_addr_182, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2161 'load' 'a_load_182' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 2162 [1/2] (3.25ns)   --->   "%b_load_182 = load i32* %b_addr_182, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2162 'load' 'b_load_182' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 2163 [1/1] (2.55ns)   --->   "%add_ln7_182 = add nsw i32 %a_load_182, %b_load_182" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2163 'add' 'add_ln7_182' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2164 [1/2] (3.25ns)   --->   "%a_load_183 = load i32* %a_addr_183, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2164 'load' 'a_load_183' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 2165 [1/2] (3.25ns)   --->   "%b_load_183 = load i32* %b_addr_183, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2165 'load' 'b_load_183' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 2166 [1/1] (2.55ns)   --->   "%add_ln7_183 = add nsw i32 %a_load_183, %b_load_183" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2166 'add' 'add_ln7_183' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2167 [1/1] (0.00ns)   --->   "%a_addr_184 = getelementptr [1024 x i32]* %a, i64 0, i64 184" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2167 'getelementptr' 'a_addr_184' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2168 [2/2] (3.25ns)   --->   "%a_load_184 = load i32* %a_addr_184, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2168 'load' 'a_load_184' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 2169 [1/1] (0.00ns)   --->   "%b_addr_184 = getelementptr [1024 x i32]* %b, i64 0, i64 184" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2169 'getelementptr' 'b_addr_184' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2170 [2/2] (3.25ns)   --->   "%b_load_184 = load i32* %b_addr_184, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2170 'load' 'b_load_184' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 2171 [1/1] (0.00ns)   --->   "%a_addr_185 = getelementptr [1024 x i32]* %a, i64 0, i64 185" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2171 'getelementptr' 'a_addr_185' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2172 [2/2] (3.25ns)   --->   "%a_load_185 = load i32* %a_addr_185, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2172 'load' 'a_load_185' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 2173 [1/1] (0.00ns)   --->   "%b_addr_185 = getelementptr [1024 x i32]* %b, i64 0, i64 185" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2173 'getelementptr' 'b_addr_185' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2174 [2/2] (3.25ns)   --->   "%b_load_185 = load i32* %b_addr_185, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2174 'load' 'b_load_185' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 94 <SV = 93> <Delay = 5.80>
ST_94 : Operation 2175 [1/1] (0.00ns)   --->   "%c_addr_182 = getelementptr [1024 x i32]* %c, i64 0, i64 182" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2175 'getelementptr' 'c_addr_182' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2176 [1/1] (3.25ns)   --->   "store i32 %add_ln7_182, i32* %c_addr_182, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2176 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 2177 [1/1] (0.00ns)   --->   "%c_addr_183 = getelementptr [1024 x i32]* %c, i64 0, i64 183" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2177 'getelementptr' 'c_addr_183' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2178 [1/1] (3.25ns)   --->   "store i32 %add_ln7_183, i32* %c_addr_183, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 2179 [1/2] (3.25ns)   --->   "%a_load_184 = load i32* %a_addr_184, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2179 'load' 'a_load_184' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 2180 [1/2] (3.25ns)   --->   "%b_load_184 = load i32* %b_addr_184, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2180 'load' 'b_load_184' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 2181 [1/1] (2.55ns)   --->   "%add_ln7_184 = add nsw i32 %a_load_184, %b_load_184" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2181 'add' 'add_ln7_184' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2182 [1/2] (3.25ns)   --->   "%a_load_185 = load i32* %a_addr_185, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2182 'load' 'a_load_185' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 2183 [1/2] (3.25ns)   --->   "%b_load_185 = load i32* %b_addr_185, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2183 'load' 'b_load_185' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 2184 [1/1] (2.55ns)   --->   "%add_ln7_185 = add nsw i32 %a_load_185, %b_load_185" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2184 'add' 'add_ln7_185' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2185 [1/1] (0.00ns)   --->   "%a_addr_186 = getelementptr [1024 x i32]* %a, i64 0, i64 186" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2185 'getelementptr' 'a_addr_186' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2186 [2/2] (3.25ns)   --->   "%a_load_186 = load i32* %a_addr_186, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2186 'load' 'a_load_186' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 2187 [1/1] (0.00ns)   --->   "%b_addr_186 = getelementptr [1024 x i32]* %b, i64 0, i64 186" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2187 'getelementptr' 'b_addr_186' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2188 [2/2] (3.25ns)   --->   "%b_load_186 = load i32* %b_addr_186, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2188 'load' 'b_load_186' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 2189 [1/1] (0.00ns)   --->   "%a_addr_187 = getelementptr [1024 x i32]* %a, i64 0, i64 187" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2189 'getelementptr' 'a_addr_187' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2190 [2/2] (3.25ns)   --->   "%a_load_187 = load i32* %a_addr_187, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2190 'load' 'a_load_187' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 2191 [1/1] (0.00ns)   --->   "%b_addr_187 = getelementptr [1024 x i32]* %b, i64 0, i64 187" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2191 'getelementptr' 'b_addr_187' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2192 [2/2] (3.25ns)   --->   "%b_load_187 = load i32* %b_addr_187, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2192 'load' 'b_load_187' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 95 <SV = 94> <Delay = 5.80>
ST_95 : Operation 2193 [1/1] (0.00ns)   --->   "%c_addr_184 = getelementptr [1024 x i32]* %c, i64 0, i64 184" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2193 'getelementptr' 'c_addr_184' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2194 [1/1] (3.25ns)   --->   "store i32 %add_ln7_184, i32* %c_addr_184, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2194 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 2195 [1/1] (0.00ns)   --->   "%c_addr_185 = getelementptr [1024 x i32]* %c, i64 0, i64 185" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2195 'getelementptr' 'c_addr_185' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2196 [1/1] (3.25ns)   --->   "store i32 %add_ln7_185, i32* %c_addr_185, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2196 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 2197 [1/2] (3.25ns)   --->   "%a_load_186 = load i32* %a_addr_186, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2197 'load' 'a_load_186' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 2198 [1/2] (3.25ns)   --->   "%b_load_186 = load i32* %b_addr_186, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2198 'load' 'b_load_186' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 2199 [1/1] (2.55ns)   --->   "%add_ln7_186 = add nsw i32 %a_load_186, %b_load_186" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2199 'add' 'add_ln7_186' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2200 [1/2] (3.25ns)   --->   "%a_load_187 = load i32* %a_addr_187, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2200 'load' 'a_load_187' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 2201 [1/2] (3.25ns)   --->   "%b_load_187 = load i32* %b_addr_187, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2201 'load' 'b_load_187' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 2202 [1/1] (2.55ns)   --->   "%add_ln7_187 = add nsw i32 %a_load_187, %b_load_187" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2202 'add' 'add_ln7_187' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2203 [1/1] (0.00ns)   --->   "%a_addr_188 = getelementptr [1024 x i32]* %a, i64 0, i64 188" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2203 'getelementptr' 'a_addr_188' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2204 [2/2] (3.25ns)   --->   "%a_load_188 = load i32* %a_addr_188, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2204 'load' 'a_load_188' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 2205 [1/1] (0.00ns)   --->   "%b_addr_188 = getelementptr [1024 x i32]* %b, i64 0, i64 188" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2205 'getelementptr' 'b_addr_188' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2206 [2/2] (3.25ns)   --->   "%b_load_188 = load i32* %b_addr_188, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2206 'load' 'b_load_188' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 2207 [1/1] (0.00ns)   --->   "%a_addr_189 = getelementptr [1024 x i32]* %a, i64 0, i64 189" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2207 'getelementptr' 'a_addr_189' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2208 [2/2] (3.25ns)   --->   "%a_load_189 = load i32* %a_addr_189, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2208 'load' 'a_load_189' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 2209 [1/1] (0.00ns)   --->   "%b_addr_189 = getelementptr [1024 x i32]* %b, i64 0, i64 189" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2209 'getelementptr' 'b_addr_189' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2210 [2/2] (3.25ns)   --->   "%b_load_189 = load i32* %b_addr_189, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2210 'load' 'b_load_189' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 96 <SV = 95> <Delay = 5.80>
ST_96 : Operation 2211 [1/1] (0.00ns)   --->   "%c_addr_186 = getelementptr [1024 x i32]* %c, i64 0, i64 186" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2211 'getelementptr' 'c_addr_186' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2212 [1/1] (3.25ns)   --->   "store i32 %add_ln7_186, i32* %c_addr_186, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2212 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 2213 [1/1] (0.00ns)   --->   "%c_addr_187 = getelementptr [1024 x i32]* %c, i64 0, i64 187" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2213 'getelementptr' 'c_addr_187' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2214 [1/1] (3.25ns)   --->   "store i32 %add_ln7_187, i32* %c_addr_187, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2214 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 2215 [1/2] (3.25ns)   --->   "%a_load_188 = load i32* %a_addr_188, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2215 'load' 'a_load_188' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 2216 [1/2] (3.25ns)   --->   "%b_load_188 = load i32* %b_addr_188, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2216 'load' 'b_load_188' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 2217 [1/1] (2.55ns)   --->   "%add_ln7_188 = add nsw i32 %a_load_188, %b_load_188" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2217 'add' 'add_ln7_188' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2218 [1/2] (3.25ns)   --->   "%a_load_189 = load i32* %a_addr_189, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2218 'load' 'a_load_189' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 2219 [1/2] (3.25ns)   --->   "%b_load_189 = load i32* %b_addr_189, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2219 'load' 'b_load_189' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 2220 [1/1] (2.55ns)   --->   "%add_ln7_189 = add nsw i32 %a_load_189, %b_load_189" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2220 'add' 'add_ln7_189' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2221 [1/1] (0.00ns)   --->   "%a_addr_190 = getelementptr [1024 x i32]* %a, i64 0, i64 190" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2221 'getelementptr' 'a_addr_190' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2222 [2/2] (3.25ns)   --->   "%a_load_190 = load i32* %a_addr_190, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2222 'load' 'a_load_190' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 2223 [1/1] (0.00ns)   --->   "%b_addr_190 = getelementptr [1024 x i32]* %b, i64 0, i64 190" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2223 'getelementptr' 'b_addr_190' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2224 [2/2] (3.25ns)   --->   "%b_load_190 = load i32* %b_addr_190, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2224 'load' 'b_load_190' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 2225 [1/1] (0.00ns)   --->   "%a_addr_191 = getelementptr [1024 x i32]* %a, i64 0, i64 191" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2225 'getelementptr' 'a_addr_191' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2226 [2/2] (3.25ns)   --->   "%a_load_191 = load i32* %a_addr_191, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2226 'load' 'a_load_191' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 2227 [1/1] (0.00ns)   --->   "%b_addr_191 = getelementptr [1024 x i32]* %b, i64 0, i64 191" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2227 'getelementptr' 'b_addr_191' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2228 [2/2] (3.25ns)   --->   "%b_load_191 = load i32* %b_addr_191, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2228 'load' 'b_load_191' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 97 <SV = 96> <Delay = 5.80>
ST_97 : Operation 2229 [1/1] (0.00ns)   --->   "%c_addr_188 = getelementptr [1024 x i32]* %c, i64 0, i64 188" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2229 'getelementptr' 'c_addr_188' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2230 [1/1] (3.25ns)   --->   "store i32 %add_ln7_188, i32* %c_addr_188, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2230 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 2231 [1/1] (0.00ns)   --->   "%c_addr_189 = getelementptr [1024 x i32]* %c, i64 0, i64 189" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2231 'getelementptr' 'c_addr_189' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2232 [1/1] (3.25ns)   --->   "store i32 %add_ln7_189, i32* %c_addr_189, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2232 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 2233 [1/2] (3.25ns)   --->   "%a_load_190 = load i32* %a_addr_190, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2233 'load' 'a_load_190' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 2234 [1/2] (3.25ns)   --->   "%b_load_190 = load i32* %b_addr_190, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2234 'load' 'b_load_190' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 2235 [1/1] (2.55ns)   --->   "%add_ln7_190 = add nsw i32 %a_load_190, %b_load_190" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2235 'add' 'add_ln7_190' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2236 [1/2] (3.25ns)   --->   "%a_load_191 = load i32* %a_addr_191, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2236 'load' 'a_load_191' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 2237 [1/2] (3.25ns)   --->   "%b_load_191 = load i32* %b_addr_191, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2237 'load' 'b_load_191' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 2238 [1/1] (2.55ns)   --->   "%add_ln7_191 = add nsw i32 %a_load_191, %b_load_191" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2238 'add' 'add_ln7_191' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2239 [1/1] (0.00ns)   --->   "%a_addr_192 = getelementptr [1024 x i32]* %a, i64 0, i64 192" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2239 'getelementptr' 'a_addr_192' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2240 [2/2] (3.25ns)   --->   "%a_load_192 = load i32* %a_addr_192, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2240 'load' 'a_load_192' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 2241 [1/1] (0.00ns)   --->   "%b_addr_192 = getelementptr [1024 x i32]* %b, i64 0, i64 192" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2241 'getelementptr' 'b_addr_192' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2242 [2/2] (3.25ns)   --->   "%b_load_192 = load i32* %b_addr_192, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2242 'load' 'b_load_192' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 2243 [1/1] (0.00ns)   --->   "%a_addr_193 = getelementptr [1024 x i32]* %a, i64 0, i64 193" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2243 'getelementptr' 'a_addr_193' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2244 [2/2] (3.25ns)   --->   "%a_load_193 = load i32* %a_addr_193, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2244 'load' 'a_load_193' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 2245 [1/1] (0.00ns)   --->   "%b_addr_193 = getelementptr [1024 x i32]* %b, i64 0, i64 193" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2245 'getelementptr' 'b_addr_193' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2246 [2/2] (3.25ns)   --->   "%b_load_193 = load i32* %b_addr_193, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2246 'load' 'b_load_193' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 98 <SV = 97> <Delay = 5.80>
ST_98 : Operation 2247 [1/1] (0.00ns)   --->   "%c_addr_190 = getelementptr [1024 x i32]* %c, i64 0, i64 190" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2247 'getelementptr' 'c_addr_190' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2248 [1/1] (3.25ns)   --->   "store i32 %add_ln7_190, i32* %c_addr_190, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2248 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 2249 [1/1] (0.00ns)   --->   "%c_addr_191 = getelementptr [1024 x i32]* %c, i64 0, i64 191" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2249 'getelementptr' 'c_addr_191' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2250 [1/1] (3.25ns)   --->   "store i32 %add_ln7_191, i32* %c_addr_191, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2250 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 2251 [1/2] (3.25ns)   --->   "%a_load_192 = load i32* %a_addr_192, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2251 'load' 'a_load_192' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 2252 [1/2] (3.25ns)   --->   "%b_load_192 = load i32* %b_addr_192, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2252 'load' 'b_load_192' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 2253 [1/1] (2.55ns)   --->   "%add_ln7_192 = add nsw i32 %a_load_192, %b_load_192" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2253 'add' 'add_ln7_192' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2254 [1/2] (3.25ns)   --->   "%a_load_193 = load i32* %a_addr_193, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2254 'load' 'a_load_193' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 2255 [1/2] (3.25ns)   --->   "%b_load_193 = load i32* %b_addr_193, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2255 'load' 'b_load_193' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 2256 [1/1] (2.55ns)   --->   "%add_ln7_193 = add nsw i32 %a_load_193, %b_load_193" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2256 'add' 'add_ln7_193' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2257 [1/1] (0.00ns)   --->   "%a_addr_194 = getelementptr [1024 x i32]* %a, i64 0, i64 194" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2257 'getelementptr' 'a_addr_194' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2258 [2/2] (3.25ns)   --->   "%a_load_194 = load i32* %a_addr_194, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2258 'load' 'a_load_194' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 2259 [1/1] (0.00ns)   --->   "%b_addr_194 = getelementptr [1024 x i32]* %b, i64 0, i64 194" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2259 'getelementptr' 'b_addr_194' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2260 [2/2] (3.25ns)   --->   "%b_load_194 = load i32* %b_addr_194, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2260 'load' 'b_load_194' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 2261 [1/1] (0.00ns)   --->   "%a_addr_195 = getelementptr [1024 x i32]* %a, i64 0, i64 195" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2261 'getelementptr' 'a_addr_195' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2262 [2/2] (3.25ns)   --->   "%a_load_195 = load i32* %a_addr_195, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2262 'load' 'a_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 2263 [1/1] (0.00ns)   --->   "%b_addr_195 = getelementptr [1024 x i32]* %b, i64 0, i64 195" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2263 'getelementptr' 'b_addr_195' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2264 [2/2] (3.25ns)   --->   "%b_load_195 = load i32* %b_addr_195, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2264 'load' 'b_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 99 <SV = 98> <Delay = 5.80>
ST_99 : Operation 2265 [1/1] (0.00ns)   --->   "%c_addr_192 = getelementptr [1024 x i32]* %c, i64 0, i64 192" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2265 'getelementptr' 'c_addr_192' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2266 [1/1] (3.25ns)   --->   "store i32 %add_ln7_192, i32* %c_addr_192, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2266 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 2267 [1/1] (0.00ns)   --->   "%c_addr_193 = getelementptr [1024 x i32]* %c, i64 0, i64 193" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2267 'getelementptr' 'c_addr_193' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2268 [1/1] (3.25ns)   --->   "store i32 %add_ln7_193, i32* %c_addr_193, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2268 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 2269 [1/2] (3.25ns)   --->   "%a_load_194 = load i32* %a_addr_194, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2269 'load' 'a_load_194' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 2270 [1/2] (3.25ns)   --->   "%b_load_194 = load i32* %b_addr_194, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2270 'load' 'b_load_194' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 2271 [1/1] (2.55ns)   --->   "%add_ln7_194 = add nsw i32 %a_load_194, %b_load_194" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2271 'add' 'add_ln7_194' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2272 [1/2] (3.25ns)   --->   "%a_load_195 = load i32* %a_addr_195, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2272 'load' 'a_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 2273 [1/2] (3.25ns)   --->   "%b_load_195 = load i32* %b_addr_195, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2273 'load' 'b_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 2274 [1/1] (2.55ns)   --->   "%add_ln7_195 = add nsw i32 %a_load_195, %b_load_195" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2274 'add' 'add_ln7_195' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2275 [1/1] (0.00ns)   --->   "%a_addr_196 = getelementptr [1024 x i32]* %a, i64 0, i64 196" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2275 'getelementptr' 'a_addr_196' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2276 [2/2] (3.25ns)   --->   "%a_load_196 = load i32* %a_addr_196, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2276 'load' 'a_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 2277 [1/1] (0.00ns)   --->   "%b_addr_196 = getelementptr [1024 x i32]* %b, i64 0, i64 196" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2277 'getelementptr' 'b_addr_196' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2278 [2/2] (3.25ns)   --->   "%b_load_196 = load i32* %b_addr_196, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2278 'load' 'b_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 2279 [1/1] (0.00ns)   --->   "%a_addr_197 = getelementptr [1024 x i32]* %a, i64 0, i64 197" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2279 'getelementptr' 'a_addr_197' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2280 [2/2] (3.25ns)   --->   "%a_load_197 = load i32* %a_addr_197, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2280 'load' 'a_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 2281 [1/1] (0.00ns)   --->   "%b_addr_197 = getelementptr [1024 x i32]* %b, i64 0, i64 197" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2281 'getelementptr' 'b_addr_197' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2282 [2/2] (3.25ns)   --->   "%b_load_197 = load i32* %b_addr_197, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2282 'load' 'b_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 100 <SV = 99> <Delay = 5.80>
ST_100 : Operation 2283 [1/1] (0.00ns)   --->   "%c_addr_194 = getelementptr [1024 x i32]* %c, i64 0, i64 194" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2283 'getelementptr' 'c_addr_194' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2284 [1/1] (3.25ns)   --->   "store i32 %add_ln7_194, i32* %c_addr_194, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2284 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2285 [1/1] (0.00ns)   --->   "%c_addr_195 = getelementptr [1024 x i32]* %c, i64 0, i64 195" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2285 'getelementptr' 'c_addr_195' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2286 [1/1] (3.25ns)   --->   "store i32 %add_ln7_195, i32* %c_addr_195, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2286 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2287 [1/2] (3.25ns)   --->   "%a_load_196 = load i32* %a_addr_196, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2287 'load' 'a_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2288 [1/2] (3.25ns)   --->   "%b_load_196 = load i32* %b_addr_196, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2288 'load' 'b_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2289 [1/1] (2.55ns)   --->   "%add_ln7_196 = add nsw i32 %a_load_196, %b_load_196" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2289 'add' 'add_ln7_196' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2290 [1/2] (3.25ns)   --->   "%a_load_197 = load i32* %a_addr_197, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2290 'load' 'a_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2291 [1/2] (3.25ns)   --->   "%b_load_197 = load i32* %b_addr_197, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2291 'load' 'b_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2292 [1/1] (2.55ns)   --->   "%add_ln7_197 = add nsw i32 %a_load_197, %b_load_197" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2292 'add' 'add_ln7_197' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2293 [1/1] (0.00ns)   --->   "%a_addr_198 = getelementptr [1024 x i32]* %a, i64 0, i64 198" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2293 'getelementptr' 'a_addr_198' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2294 [2/2] (3.25ns)   --->   "%a_load_198 = load i32* %a_addr_198, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2294 'load' 'a_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2295 [1/1] (0.00ns)   --->   "%b_addr_198 = getelementptr [1024 x i32]* %b, i64 0, i64 198" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2295 'getelementptr' 'b_addr_198' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2296 [2/2] (3.25ns)   --->   "%b_load_198 = load i32* %b_addr_198, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2296 'load' 'b_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2297 [1/1] (0.00ns)   --->   "%a_addr_199 = getelementptr [1024 x i32]* %a, i64 0, i64 199" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2297 'getelementptr' 'a_addr_199' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2298 [2/2] (3.25ns)   --->   "%a_load_199 = load i32* %a_addr_199, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2298 'load' 'a_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2299 [1/1] (0.00ns)   --->   "%b_addr_199 = getelementptr [1024 x i32]* %b, i64 0, i64 199" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2299 'getelementptr' 'b_addr_199' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2300 [2/2] (3.25ns)   --->   "%b_load_199 = load i32* %b_addr_199, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2300 'load' 'b_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 101 <SV = 100> <Delay = 5.80>
ST_101 : Operation 2301 [1/1] (0.00ns)   --->   "%c_addr_196 = getelementptr [1024 x i32]* %c, i64 0, i64 196" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2301 'getelementptr' 'c_addr_196' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2302 [1/1] (3.25ns)   --->   "store i32 %add_ln7_196, i32* %c_addr_196, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2302 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2303 [1/1] (0.00ns)   --->   "%c_addr_197 = getelementptr [1024 x i32]* %c, i64 0, i64 197" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2303 'getelementptr' 'c_addr_197' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2304 [1/1] (3.25ns)   --->   "store i32 %add_ln7_197, i32* %c_addr_197, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2304 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2305 [1/2] (3.25ns)   --->   "%a_load_198 = load i32* %a_addr_198, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2305 'load' 'a_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2306 [1/2] (3.25ns)   --->   "%b_load_198 = load i32* %b_addr_198, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2306 'load' 'b_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2307 [1/1] (2.55ns)   --->   "%add_ln7_198 = add nsw i32 %a_load_198, %b_load_198" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2307 'add' 'add_ln7_198' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2308 [1/2] (3.25ns)   --->   "%a_load_199 = load i32* %a_addr_199, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2308 'load' 'a_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2309 [1/2] (3.25ns)   --->   "%b_load_199 = load i32* %b_addr_199, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2309 'load' 'b_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2310 [1/1] (2.55ns)   --->   "%add_ln7_199 = add nsw i32 %a_load_199, %b_load_199" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2310 'add' 'add_ln7_199' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2311 [1/1] (0.00ns)   --->   "%a_addr_200 = getelementptr [1024 x i32]* %a, i64 0, i64 200" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2311 'getelementptr' 'a_addr_200' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2312 [2/2] (3.25ns)   --->   "%a_load_200 = load i32* %a_addr_200, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2312 'load' 'a_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2313 [1/1] (0.00ns)   --->   "%b_addr_200 = getelementptr [1024 x i32]* %b, i64 0, i64 200" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2313 'getelementptr' 'b_addr_200' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2314 [2/2] (3.25ns)   --->   "%b_load_200 = load i32* %b_addr_200, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2314 'load' 'b_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2315 [1/1] (0.00ns)   --->   "%a_addr_201 = getelementptr [1024 x i32]* %a, i64 0, i64 201" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2315 'getelementptr' 'a_addr_201' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2316 [2/2] (3.25ns)   --->   "%a_load_201 = load i32* %a_addr_201, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2316 'load' 'a_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2317 [1/1] (0.00ns)   --->   "%b_addr_201 = getelementptr [1024 x i32]* %b, i64 0, i64 201" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2317 'getelementptr' 'b_addr_201' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2318 [2/2] (3.25ns)   --->   "%b_load_201 = load i32* %b_addr_201, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2318 'load' 'b_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 102 <SV = 101> <Delay = 5.80>
ST_102 : Operation 2319 [1/1] (0.00ns)   --->   "%c_addr_198 = getelementptr [1024 x i32]* %c, i64 0, i64 198" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2319 'getelementptr' 'c_addr_198' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2320 [1/1] (3.25ns)   --->   "store i32 %add_ln7_198, i32* %c_addr_198, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2320 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2321 [1/1] (0.00ns)   --->   "%c_addr_199 = getelementptr [1024 x i32]* %c, i64 0, i64 199" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2321 'getelementptr' 'c_addr_199' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2322 [1/1] (3.25ns)   --->   "store i32 %add_ln7_199, i32* %c_addr_199, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2322 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2323 [1/2] (3.25ns)   --->   "%a_load_200 = load i32* %a_addr_200, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2323 'load' 'a_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2324 [1/2] (3.25ns)   --->   "%b_load_200 = load i32* %b_addr_200, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2324 'load' 'b_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2325 [1/1] (2.55ns)   --->   "%add_ln7_200 = add nsw i32 %a_load_200, %b_load_200" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2325 'add' 'add_ln7_200' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2326 [1/2] (3.25ns)   --->   "%a_load_201 = load i32* %a_addr_201, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2326 'load' 'a_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2327 [1/2] (3.25ns)   --->   "%b_load_201 = load i32* %b_addr_201, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2327 'load' 'b_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2328 [1/1] (2.55ns)   --->   "%add_ln7_201 = add nsw i32 %a_load_201, %b_load_201" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2328 'add' 'add_ln7_201' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2329 [1/1] (0.00ns)   --->   "%a_addr_202 = getelementptr [1024 x i32]* %a, i64 0, i64 202" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2329 'getelementptr' 'a_addr_202' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2330 [2/2] (3.25ns)   --->   "%a_load_202 = load i32* %a_addr_202, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2330 'load' 'a_load_202' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2331 [1/1] (0.00ns)   --->   "%b_addr_202 = getelementptr [1024 x i32]* %b, i64 0, i64 202" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2331 'getelementptr' 'b_addr_202' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2332 [2/2] (3.25ns)   --->   "%b_load_202 = load i32* %b_addr_202, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2332 'load' 'b_load_202' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2333 [1/1] (0.00ns)   --->   "%a_addr_203 = getelementptr [1024 x i32]* %a, i64 0, i64 203" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2333 'getelementptr' 'a_addr_203' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2334 [2/2] (3.25ns)   --->   "%a_load_203 = load i32* %a_addr_203, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2334 'load' 'a_load_203' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2335 [1/1] (0.00ns)   --->   "%b_addr_203 = getelementptr [1024 x i32]* %b, i64 0, i64 203" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2335 'getelementptr' 'b_addr_203' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2336 [2/2] (3.25ns)   --->   "%b_load_203 = load i32* %b_addr_203, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2336 'load' 'b_load_203' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 103 <SV = 102> <Delay = 5.80>
ST_103 : Operation 2337 [1/1] (0.00ns)   --->   "%c_addr_200 = getelementptr [1024 x i32]* %c, i64 0, i64 200" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2337 'getelementptr' 'c_addr_200' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2338 [1/1] (3.25ns)   --->   "store i32 %add_ln7_200, i32* %c_addr_200, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2338 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2339 [1/1] (0.00ns)   --->   "%c_addr_201 = getelementptr [1024 x i32]* %c, i64 0, i64 201" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2339 'getelementptr' 'c_addr_201' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2340 [1/1] (3.25ns)   --->   "store i32 %add_ln7_201, i32* %c_addr_201, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2340 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2341 [1/2] (3.25ns)   --->   "%a_load_202 = load i32* %a_addr_202, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2341 'load' 'a_load_202' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2342 [1/2] (3.25ns)   --->   "%b_load_202 = load i32* %b_addr_202, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2342 'load' 'b_load_202' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2343 [1/1] (2.55ns)   --->   "%add_ln7_202 = add nsw i32 %a_load_202, %b_load_202" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2343 'add' 'add_ln7_202' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2344 [1/2] (3.25ns)   --->   "%a_load_203 = load i32* %a_addr_203, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2344 'load' 'a_load_203' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2345 [1/2] (3.25ns)   --->   "%b_load_203 = load i32* %b_addr_203, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2345 'load' 'b_load_203' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2346 [1/1] (2.55ns)   --->   "%add_ln7_203 = add nsw i32 %a_load_203, %b_load_203" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2346 'add' 'add_ln7_203' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2347 [1/1] (0.00ns)   --->   "%a_addr_204 = getelementptr [1024 x i32]* %a, i64 0, i64 204" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2347 'getelementptr' 'a_addr_204' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2348 [2/2] (3.25ns)   --->   "%a_load_204 = load i32* %a_addr_204, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2348 'load' 'a_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2349 [1/1] (0.00ns)   --->   "%b_addr_204 = getelementptr [1024 x i32]* %b, i64 0, i64 204" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2349 'getelementptr' 'b_addr_204' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2350 [2/2] (3.25ns)   --->   "%b_load_204 = load i32* %b_addr_204, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2350 'load' 'b_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2351 [1/1] (0.00ns)   --->   "%a_addr_205 = getelementptr [1024 x i32]* %a, i64 0, i64 205" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2351 'getelementptr' 'a_addr_205' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2352 [2/2] (3.25ns)   --->   "%a_load_205 = load i32* %a_addr_205, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2352 'load' 'a_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2353 [1/1] (0.00ns)   --->   "%b_addr_205 = getelementptr [1024 x i32]* %b, i64 0, i64 205" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2353 'getelementptr' 'b_addr_205' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2354 [2/2] (3.25ns)   --->   "%b_load_205 = load i32* %b_addr_205, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2354 'load' 'b_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 104 <SV = 103> <Delay = 5.80>
ST_104 : Operation 2355 [1/1] (0.00ns)   --->   "%c_addr_202 = getelementptr [1024 x i32]* %c, i64 0, i64 202" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2355 'getelementptr' 'c_addr_202' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2356 [1/1] (3.25ns)   --->   "store i32 %add_ln7_202, i32* %c_addr_202, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2356 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2357 [1/1] (0.00ns)   --->   "%c_addr_203 = getelementptr [1024 x i32]* %c, i64 0, i64 203" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2357 'getelementptr' 'c_addr_203' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2358 [1/1] (3.25ns)   --->   "store i32 %add_ln7_203, i32* %c_addr_203, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2358 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2359 [1/2] (3.25ns)   --->   "%a_load_204 = load i32* %a_addr_204, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2359 'load' 'a_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2360 [1/2] (3.25ns)   --->   "%b_load_204 = load i32* %b_addr_204, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2360 'load' 'b_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2361 [1/1] (2.55ns)   --->   "%add_ln7_204 = add nsw i32 %a_load_204, %b_load_204" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2361 'add' 'add_ln7_204' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2362 [1/2] (3.25ns)   --->   "%a_load_205 = load i32* %a_addr_205, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2362 'load' 'a_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2363 [1/2] (3.25ns)   --->   "%b_load_205 = load i32* %b_addr_205, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2363 'load' 'b_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2364 [1/1] (2.55ns)   --->   "%add_ln7_205 = add nsw i32 %a_load_205, %b_load_205" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2364 'add' 'add_ln7_205' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2365 [1/1] (0.00ns)   --->   "%a_addr_206 = getelementptr [1024 x i32]* %a, i64 0, i64 206" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2365 'getelementptr' 'a_addr_206' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2366 [2/2] (3.25ns)   --->   "%a_load_206 = load i32* %a_addr_206, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2366 'load' 'a_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2367 [1/1] (0.00ns)   --->   "%b_addr_206 = getelementptr [1024 x i32]* %b, i64 0, i64 206" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2367 'getelementptr' 'b_addr_206' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2368 [2/2] (3.25ns)   --->   "%b_load_206 = load i32* %b_addr_206, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2368 'load' 'b_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2369 [1/1] (0.00ns)   --->   "%a_addr_207 = getelementptr [1024 x i32]* %a, i64 0, i64 207" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2369 'getelementptr' 'a_addr_207' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2370 [2/2] (3.25ns)   --->   "%a_load_207 = load i32* %a_addr_207, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2370 'load' 'a_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2371 [1/1] (0.00ns)   --->   "%b_addr_207 = getelementptr [1024 x i32]* %b, i64 0, i64 207" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2371 'getelementptr' 'b_addr_207' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2372 [2/2] (3.25ns)   --->   "%b_load_207 = load i32* %b_addr_207, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2372 'load' 'b_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 105 <SV = 104> <Delay = 5.80>
ST_105 : Operation 2373 [1/1] (0.00ns)   --->   "%c_addr_204 = getelementptr [1024 x i32]* %c, i64 0, i64 204" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2373 'getelementptr' 'c_addr_204' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2374 [1/1] (3.25ns)   --->   "store i32 %add_ln7_204, i32* %c_addr_204, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2374 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2375 [1/1] (0.00ns)   --->   "%c_addr_205 = getelementptr [1024 x i32]* %c, i64 0, i64 205" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2375 'getelementptr' 'c_addr_205' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2376 [1/1] (3.25ns)   --->   "store i32 %add_ln7_205, i32* %c_addr_205, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2376 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2377 [1/2] (3.25ns)   --->   "%a_load_206 = load i32* %a_addr_206, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2377 'load' 'a_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2378 [1/2] (3.25ns)   --->   "%b_load_206 = load i32* %b_addr_206, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2378 'load' 'b_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2379 [1/1] (2.55ns)   --->   "%add_ln7_206 = add nsw i32 %a_load_206, %b_load_206" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2379 'add' 'add_ln7_206' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2380 [1/2] (3.25ns)   --->   "%a_load_207 = load i32* %a_addr_207, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2380 'load' 'a_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2381 [1/2] (3.25ns)   --->   "%b_load_207 = load i32* %b_addr_207, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2381 'load' 'b_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2382 [1/1] (2.55ns)   --->   "%add_ln7_207 = add nsw i32 %a_load_207, %b_load_207" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2382 'add' 'add_ln7_207' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2383 [1/1] (0.00ns)   --->   "%a_addr_208 = getelementptr [1024 x i32]* %a, i64 0, i64 208" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2383 'getelementptr' 'a_addr_208' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2384 [2/2] (3.25ns)   --->   "%a_load_208 = load i32* %a_addr_208, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2384 'load' 'a_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2385 [1/1] (0.00ns)   --->   "%b_addr_208 = getelementptr [1024 x i32]* %b, i64 0, i64 208" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2385 'getelementptr' 'b_addr_208' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2386 [2/2] (3.25ns)   --->   "%b_load_208 = load i32* %b_addr_208, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2386 'load' 'b_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2387 [1/1] (0.00ns)   --->   "%a_addr_209 = getelementptr [1024 x i32]* %a, i64 0, i64 209" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2387 'getelementptr' 'a_addr_209' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2388 [2/2] (3.25ns)   --->   "%a_load_209 = load i32* %a_addr_209, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2388 'load' 'a_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2389 [1/1] (0.00ns)   --->   "%b_addr_209 = getelementptr [1024 x i32]* %b, i64 0, i64 209" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2389 'getelementptr' 'b_addr_209' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2390 [2/2] (3.25ns)   --->   "%b_load_209 = load i32* %b_addr_209, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2390 'load' 'b_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 106 <SV = 105> <Delay = 5.80>
ST_106 : Operation 2391 [1/1] (0.00ns)   --->   "%c_addr_206 = getelementptr [1024 x i32]* %c, i64 0, i64 206" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2391 'getelementptr' 'c_addr_206' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2392 [1/1] (3.25ns)   --->   "store i32 %add_ln7_206, i32* %c_addr_206, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2392 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2393 [1/1] (0.00ns)   --->   "%c_addr_207 = getelementptr [1024 x i32]* %c, i64 0, i64 207" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2393 'getelementptr' 'c_addr_207' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2394 [1/1] (3.25ns)   --->   "store i32 %add_ln7_207, i32* %c_addr_207, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2394 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2395 [1/2] (3.25ns)   --->   "%a_load_208 = load i32* %a_addr_208, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2395 'load' 'a_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2396 [1/2] (3.25ns)   --->   "%b_load_208 = load i32* %b_addr_208, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2396 'load' 'b_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2397 [1/1] (2.55ns)   --->   "%add_ln7_208 = add nsw i32 %a_load_208, %b_load_208" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2397 'add' 'add_ln7_208' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2398 [1/2] (3.25ns)   --->   "%a_load_209 = load i32* %a_addr_209, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2398 'load' 'a_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2399 [1/2] (3.25ns)   --->   "%b_load_209 = load i32* %b_addr_209, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2399 'load' 'b_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2400 [1/1] (2.55ns)   --->   "%add_ln7_209 = add nsw i32 %a_load_209, %b_load_209" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2400 'add' 'add_ln7_209' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2401 [1/1] (0.00ns)   --->   "%a_addr_210 = getelementptr [1024 x i32]* %a, i64 0, i64 210" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2401 'getelementptr' 'a_addr_210' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2402 [2/2] (3.25ns)   --->   "%a_load_210 = load i32* %a_addr_210, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2402 'load' 'a_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2403 [1/1] (0.00ns)   --->   "%b_addr_210 = getelementptr [1024 x i32]* %b, i64 0, i64 210" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2403 'getelementptr' 'b_addr_210' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2404 [2/2] (3.25ns)   --->   "%b_load_210 = load i32* %b_addr_210, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2404 'load' 'b_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2405 [1/1] (0.00ns)   --->   "%a_addr_211 = getelementptr [1024 x i32]* %a, i64 0, i64 211" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2405 'getelementptr' 'a_addr_211' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2406 [2/2] (3.25ns)   --->   "%a_load_211 = load i32* %a_addr_211, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2406 'load' 'a_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2407 [1/1] (0.00ns)   --->   "%b_addr_211 = getelementptr [1024 x i32]* %b, i64 0, i64 211" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2407 'getelementptr' 'b_addr_211' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2408 [2/2] (3.25ns)   --->   "%b_load_211 = load i32* %b_addr_211, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2408 'load' 'b_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 107 <SV = 106> <Delay = 5.80>
ST_107 : Operation 2409 [1/1] (0.00ns)   --->   "%c_addr_208 = getelementptr [1024 x i32]* %c, i64 0, i64 208" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2409 'getelementptr' 'c_addr_208' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2410 [1/1] (3.25ns)   --->   "store i32 %add_ln7_208, i32* %c_addr_208, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2410 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2411 [1/1] (0.00ns)   --->   "%c_addr_209 = getelementptr [1024 x i32]* %c, i64 0, i64 209" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2411 'getelementptr' 'c_addr_209' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2412 [1/1] (3.25ns)   --->   "store i32 %add_ln7_209, i32* %c_addr_209, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2412 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2413 [1/2] (3.25ns)   --->   "%a_load_210 = load i32* %a_addr_210, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2413 'load' 'a_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2414 [1/2] (3.25ns)   --->   "%b_load_210 = load i32* %b_addr_210, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2414 'load' 'b_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2415 [1/1] (2.55ns)   --->   "%add_ln7_210 = add nsw i32 %a_load_210, %b_load_210" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2415 'add' 'add_ln7_210' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2416 [1/2] (3.25ns)   --->   "%a_load_211 = load i32* %a_addr_211, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2416 'load' 'a_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2417 [1/2] (3.25ns)   --->   "%b_load_211 = load i32* %b_addr_211, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2417 'load' 'b_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2418 [1/1] (2.55ns)   --->   "%add_ln7_211 = add nsw i32 %a_load_211, %b_load_211" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2418 'add' 'add_ln7_211' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2419 [1/1] (0.00ns)   --->   "%a_addr_212 = getelementptr [1024 x i32]* %a, i64 0, i64 212" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2419 'getelementptr' 'a_addr_212' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2420 [2/2] (3.25ns)   --->   "%a_load_212 = load i32* %a_addr_212, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2420 'load' 'a_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2421 [1/1] (0.00ns)   --->   "%b_addr_212 = getelementptr [1024 x i32]* %b, i64 0, i64 212" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2421 'getelementptr' 'b_addr_212' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2422 [2/2] (3.25ns)   --->   "%b_load_212 = load i32* %b_addr_212, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2422 'load' 'b_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2423 [1/1] (0.00ns)   --->   "%a_addr_213 = getelementptr [1024 x i32]* %a, i64 0, i64 213" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2423 'getelementptr' 'a_addr_213' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2424 [2/2] (3.25ns)   --->   "%a_load_213 = load i32* %a_addr_213, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2424 'load' 'a_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2425 [1/1] (0.00ns)   --->   "%b_addr_213 = getelementptr [1024 x i32]* %b, i64 0, i64 213" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2425 'getelementptr' 'b_addr_213' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2426 [2/2] (3.25ns)   --->   "%b_load_213 = load i32* %b_addr_213, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2426 'load' 'b_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 108 <SV = 107> <Delay = 5.80>
ST_108 : Operation 2427 [1/1] (0.00ns)   --->   "%c_addr_210 = getelementptr [1024 x i32]* %c, i64 0, i64 210" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2427 'getelementptr' 'c_addr_210' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2428 [1/1] (3.25ns)   --->   "store i32 %add_ln7_210, i32* %c_addr_210, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2429 [1/1] (0.00ns)   --->   "%c_addr_211 = getelementptr [1024 x i32]* %c, i64 0, i64 211" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2429 'getelementptr' 'c_addr_211' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2430 [1/1] (3.25ns)   --->   "store i32 %add_ln7_211, i32* %c_addr_211, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2430 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2431 [1/2] (3.25ns)   --->   "%a_load_212 = load i32* %a_addr_212, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2431 'load' 'a_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2432 [1/2] (3.25ns)   --->   "%b_load_212 = load i32* %b_addr_212, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2432 'load' 'b_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2433 [1/1] (2.55ns)   --->   "%add_ln7_212 = add nsw i32 %a_load_212, %b_load_212" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2433 'add' 'add_ln7_212' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2434 [1/2] (3.25ns)   --->   "%a_load_213 = load i32* %a_addr_213, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2434 'load' 'a_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2435 [1/2] (3.25ns)   --->   "%b_load_213 = load i32* %b_addr_213, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2435 'load' 'b_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2436 [1/1] (2.55ns)   --->   "%add_ln7_213 = add nsw i32 %a_load_213, %b_load_213" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2436 'add' 'add_ln7_213' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2437 [1/1] (0.00ns)   --->   "%a_addr_214 = getelementptr [1024 x i32]* %a, i64 0, i64 214" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2437 'getelementptr' 'a_addr_214' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2438 [2/2] (3.25ns)   --->   "%a_load_214 = load i32* %a_addr_214, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2438 'load' 'a_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2439 [1/1] (0.00ns)   --->   "%b_addr_214 = getelementptr [1024 x i32]* %b, i64 0, i64 214" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2439 'getelementptr' 'b_addr_214' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2440 [2/2] (3.25ns)   --->   "%b_load_214 = load i32* %b_addr_214, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2440 'load' 'b_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2441 [1/1] (0.00ns)   --->   "%a_addr_215 = getelementptr [1024 x i32]* %a, i64 0, i64 215" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2441 'getelementptr' 'a_addr_215' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2442 [2/2] (3.25ns)   --->   "%a_load_215 = load i32* %a_addr_215, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2442 'load' 'a_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2443 [1/1] (0.00ns)   --->   "%b_addr_215 = getelementptr [1024 x i32]* %b, i64 0, i64 215" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2443 'getelementptr' 'b_addr_215' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2444 [2/2] (3.25ns)   --->   "%b_load_215 = load i32* %b_addr_215, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2444 'load' 'b_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 109 <SV = 108> <Delay = 5.80>
ST_109 : Operation 2445 [1/1] (0.00ns)   --->   "%c_addr_212 = getelementptr [1024 x i32]* %c, i64 0, i64 212" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2445 'getelementptr' 'c_addr_212' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2446 [1/1] (3.25ns)   --->   "store i32 %add_ln7_212, i32* %c_addr_212, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2446 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2447 [1/1] (0.00ns)   --->   "%c_addr_213 = getelementptr [1024 x i32]* %c, i64 0, i64 213" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2447 'getelementptr' 'c_addr_213' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2448 [1/1] (3.25ns)   --->   "store i32 %add_ln7_213, i32* %c_addr_213, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2448 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2449 [1/2] (3.25ns)   --->   "%a_load_214 = load i32* %a_addr_214, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2449 'load' 'a_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2450 [1/2] (3.25ns)   --->   "%b_load_214 = load i32* %b_addr_214, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2450 'load' 'b_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2451 [1/1] (2.55ns)   --->   "%add_ln7_214 = add nsw i32 %a_load_214, %b_load_214" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2451 'add' 'add_ln7_214' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2452 [1/2] (3.25ns)   --->   "%a_load_215 = load i32* %a_addr_215, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2452 'load' 'a_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2453 [1/2] (3.25ns)   --->   "%b_load_215 = load i32* %b_addr_215, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2453 'load' 'b_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2454 [1/1] (2.55ns)   --->   "%add_ln7_215 = add nsw i32 %a_load_215, %b_load_215" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2454 'add' 'add_ln7_215' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2455 [1/1] (0.00ns)   --->   "%a_addr_216 = getelementptr [1024 x i32]* %a, i64 0, i64 216" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2455 'getelementptr' 'a_addr_216' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2456 [2/2] (3.25ns)   --->   "%a_load_216 = load i32* %a_addr_216, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2456 'load' 'a_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2457 [1/1] (0.00ns)   --->   "%b_addr_216 = getelementptr [1024 x i32]* %b, i64 0, i64 216" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2457 'getelementptr' 'b_addr_216' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2458 [2/2] (3.25ns)   --->   "%b_load_216 = load i32* %b_addr_216, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2458 'load' 'b_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2459 [1/1] (0.00ns)   --->   "%a_addr_217 = getelementptr [1024 x i32]* %a, i64 0, i64 217" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2459 'getelementptr' 'a_addr_217' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2460 [2/2] (3.25ns)   --->   "%a_load_217 = load i32* %a_addr_217, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2460 'load' 'a_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2461 [1/1] (0.00ns)   --->   "%b_addr_217 = getelementptr [1024 x i32]* %b, i64 0, i64 217" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2461 'getelementptr' 'b_addr_217' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2462 [2/2] (3.25ns)   --->   "%b_load_217 = load i32* %b_addr_217, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2462 'load' 'b_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 110 <SV = 109> <Delay = 5.80>
ST_110 : Operation 2463 [1/1] (0.00ns)   --->   "%c_addr_214 = getelementptr [1024 x i32]* %c, i64 0, i64 214" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2463 'getelementptr' 'c_addr_214' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2464 [1/1] (3.25ns)   --->   "store i32 %add_ln7_214, i32* %c_addr_214, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2464 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2465 [1/1] (0.00ns)   --->   "%c_addr_215 = getelementptr [1024 x i32]* %c, i64 0, i64 215" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2465 'getelementptr' 'c_addr_215' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2466 [1/1] (3.25ns)   --->   "store i32 %add_ln7_215, i32* %c_addr_215, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2466 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2467 [1/2] (3.25ns)   --->   "%a_load_216 = load i32* %a_addr_216, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2467 'load' 'a_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2468 [1/2] (3.25ns)   --->   "%b_load_216 = load i32* %b_addr_216, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2468 'load' 'b_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2469 [1/1] (2.55ns)   --->   "%add_ln7_216 = add nsw i32 %a_load_216, %b_load_216" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2469 'add' 'add_ln7_216' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2470 [1/2] (3.25ns)   --->   "%a_load_217 = load i32* %a_addr_217, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2470 'load' 'a_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2471 [1/2] (3.25ns)   --->   "%b_load_217 = load i32* %b_addr_217, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2471 'load' 'b_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2472 [1/1] (2.55ns)   --->   "%add_ln7_217 = add nsw i32 %a_load_217, %b_load_217" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2472 'add' 'add_ln7_217' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2473 [1/1] (0.00ns)   --->   "%a_addr_218 = getelementptr [1024 x i32]* %a, i64 0, i64 218" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2473 'getelementptr' 'a_addr_218' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2474 [2/2] (3.25ns)   --->   "%a_load_218 = load i32* %a_addr_218, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2474 'load' 'a_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2475 [1/1] (0.00ns)   --->   "%b_addr_218 = getelementptr [1024 x i32]* %b, i64 0, i64 218" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2475 'getelementptr' 'b_addr_218' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2476 [2/2] (3.25ns)   --->   "%b_load_218 = load i32* %b_addr_218, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2476 'load' 'b_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2477 [1/1] (0.00ns)   --->   "%a_addr_219 = getelementptr [1024 x i32]* %a, i64 0, i64 219" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2477 'getelementptr' 'a_addr_219' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2478 [2/2] (3.25ns)   --->   "%a_load_219 = load i32* %a_addr_219, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2478 'load' 'a_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2479 [1/1] (0.00ns)   --->   "%b_addr_219 = getelementptr [1024 x i32]* %b, i64 0, i64 219" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2479 'getelementptr' 'b_addr_219' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2480 [2/2] (3.25ns)   --->   "%b_load_219 = load i32* %b_addr_219, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2480 'load' 'b_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 111 <SV = 110> <Delay = 5.80>
ST_111 : Operation 2481 [1/1] (0.00ns)   --->   "%c_addr_216 = getelementptr [1024 x i32]* %c, i64 0, i64 216" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2481 'getelementptr' 'c_addr_216' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2482 [1/1] (3.25ns)   --->   "store i32 %add_ln7_216, i32* %c_addr_216, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2482 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2483 [1/1] (0.00ns)   --->   "%c_addr_217 = getelementptr [1024 x i32]* %c, i64 0, i64 217" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2483 'getelementptr' 'c_addr_217' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2484 [1/1] (3.25ns)   --->   "store i32 %add_ln7_217, i32* %c_addr_217, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2484 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2485 [1/2] (3.25ns)   --->   "%a_load_218 = load i32* %a_addr_218, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2485 'load' 'a_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2486 [1/2] (3.25ns)   --->   "%b_load_218 = load i32* %b_addr_218, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2486 'load' 'b_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2487 [1/1] (2.55ns)   --->   "%add_ln7_218 = add nsw i32 %a_load_218, %b_load_218" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2487 'add' 'add_ln7_218' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2488 [1/2] (3.25ns)   --->   "%a_load_219 = load i32* %a_addr_219, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2488 'load' 'a_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2489 [1/2] (3.25ns)   --->   "%b_load_219 = load i32* %b_addr_219, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2489 'load' 'b_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2490 [1/1] (2.55ns)   --->   "%add_ln7_219 = add nsw i32 %a_load_219, %b_load_219" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2490 'add' 'add_ln7_219' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2491 [1/1] (0.00ns)   --->   "%a_addr_220 = getelementptr [1024 x i32]* %a, i64 0, i64 220" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2491 'getelementptr' 'a_addr_220' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2492 [2/2] (3.25ns)   --->   "%a_load_220 = load i32* %a_addr_220, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2492 'load' 'a_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2493 [1/1] (0.00ns)   --->   "%b_addr_220 = getelementptr [1024 x i32]* %b, i64 0, i64 220" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2493 'getelementptr' 'b_addr_220' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2494 [2/2] (3.25ns)   --->   "%b_load_220 = load i32* %b_addr_220, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2494 'load' 'b_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2495 [1/1] (0.00ns)   --->   "%a_addr_221 = getelementptr [1024 x i32]* %a, i64 0, i64 221" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2495 'getelementptr' 'a_addr_221' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2496 [2/2] (3.25ns)   --->   "%a_load_221 = load i32* %a_addr_221, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2496 'load' 'a_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2497 [1/1] (0.00ns)   --->   "%b_addr_221 = getelementptr [1024 x i32]* %b, i64 0, i64 221" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2497 'getelementptr' 'b_addr_221' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2498 [2/2] (3.25ns)   --->   "%b_load_221 = load i32* %b_addr_221, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2498 'load' 'b_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 112 <SV = 111> <Delay = 5.80>
ST_112 : Operation 2499 [1/1] (0.00ns)   --->   "%c_addr_218 = getelementptr [1024 x i32]* %c, i64 0, i64 218" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2499 'getelementptr' 'c_addr_218' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2500 [1/1] (3.25ns)   --->   "store i32 %add_ln7_218, i32* %c_addr_218, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2500 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2501 [1/1] (0.00ns)   --->   "%c_addr_219 = getelementptr [1024 x i32]* %c, i64 0, i64 219" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2501 'getelementptr' 'c_addr_219' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2502 [1/1] (3.25ns)   --->   "store i32 %add_ln7_219, i32* %c_addr_219, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2502 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2503 [1/2] (3.25ns)   --->   "%a_load_220 = load i32* %a_addr_220, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2503 'load' 'a_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2504 [1/2] (3.25ns)   --->   "%b_load_220 = load i32* %b_addr_220, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2504 'load' 'b_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2505 [1/1] (2.55ns)   --->   "%add_ln7_220 = add nsw i32 %a_load_220, %b_load_220" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2505 'add' 'add_ln7_220' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2506 [1/2] (3.25ns)   --->   "%a_load_221 = load i32* %a_addr_221, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2506 'load' 'a_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2507 [1/2] (3.25ns)   --->   "%b_load_221 = load i32* %b_addr_221, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2507 'load' 'b_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2508 [1/1] (2.55ns)   --->   "%add_ln7_221 = add nsw i32 %a_load_221, %b_load_221" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2508 'add' 'add_ln7_221' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2509 [1/1] (0.00ns)   --->   "%a_addr_222 = getelementptr [1024 x i32]* %a, i64 0, i64 222" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2509 'getelementptr' 'a_addr_222' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2510 [2/2] (3.25ns)   --->   "%a_load_222 = load i32* %a_addr_222, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2510 'load' 'a_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2511 [1/1] (0.00ns)   --->   "%b_addr_222 = getelementptr [1024 x i32]* %b, i64 0, i64 222" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2511 'getelementptr' 'b_addr_222' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2512 [2/2] (3.25ns)   --->   "%b_load_222 = load i32* %b_addr_222, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2512 'load' 'b_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2513 [1/1] (0.00ns)   --->   "%a_addr_223 = getelementptr [1024 x i32]* %a, i64 0, i64 223" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2513 'getelementptr' 'a_addr_223' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2514 [2/2] (3.25ns)   --->   "%a_load_223 = load i32* %a_addr_223, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2514 'load' 'a_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2515 [1/1] (0.00ns)   --->   "%b_addr_223 = getelementptr [1024 x i32]* %b, i64 0, i64 223" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2515 'getelementptr' 'b_addr_223' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2516 [2/2] (3.25ns)   --->   "%b_load_223 = load i32* %b_addr_223, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2516 'load' 'b_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 113 <SV = 112> <Delay = 5.80>
ST_113 : Operation 2517 [1/1] (0.00ns)   --->   "%c_addr_220 = getelementptr [1024 x i32]* %c, i64 0, i64 220" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2517 'getelementptr' 'c_addr_220' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2518 [1/1] (3.25ns)   --->   "store i32 %add_ln7_220, i32* %c_addr_220, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2518 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2519 [1/1] (0.00ns)   --->   "%c_addr_221 = getelementptr [1024 x i32]* %c, i64 0, i64 221" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2519 'getelementptr' 'c_addr_221' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2520 [1/1] (3.25ns)   --->   "store i32 %add_ln7_221, i32* %c_addr_221, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2520 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2521 [1/2] (3.25ns)   --->   "%a_load_222 = load i32* %a_addr_222, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2521 'load' 'a_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2522 [1/2] (3.25ns)   --->   "%b_load_222 = load i32* %b_addr_222, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2522 'load' 'b_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2523 [1/1] (2.55ns)   --->   "%add_ln7_222 = add nsw i32 %a_load_222, %b_load_222" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2523 'add' 'add_ln7_222' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2524 [1/2] (3.25ns)   --->   "%a_load_223 = load i32* %a_addr_223, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2524 'load' 'a_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2525 [1/2] (3.25ns)   --->   "%b_load_223 = load i32* %b_addr_223, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2525 'load' 'b_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2526 [1/1] (2.55ns)   --->   "%add_ln7_223 = add nsw i32 %a_load_223, %b_load_223" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2526 'add' 'add_ln7_223' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2527 [1/1] (0.00ns)   --->   "%a_addr_224 = getelementptr [1024 x i32]* %a, i64 0, i64 224" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2527 'getelementptr' 'a_addr_224' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2528 [2/2] (3.25ns)   --->   "%a_load_224 = load i32* %a_addr_224, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2528 'load' 'a_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2529 [1/1] (0.00ns)   --->   "%b_addr_224 = getelementptr [1024 x i32]* %b, i64 0, i64 224" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2529 'getelementptr' 'b_addr_224' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2530 [2/2] (3.25ns)   --->   "%b_load_224 = load i32* %b_addr_224, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2530 'load' 'b_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2531 [1/1] (0.00ns)   --->   "%a_addr_225 = getelementptr [1024 x i32]* %a, i64 0, i64 225" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2531 'getelementptr' 'a_addr_225' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2532 [2/2] (3.25ns)   --->   "%a_load_225 = load i32* %a_addr_225, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2532 'load' 'a_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2533 [1/1] (0.00ns)   --->   "%b_addr_225 = getelementptr [1024 x i32]* %b, i64 0, i64 225" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2533 'getelementptr' 'b_addr_225' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2534 [2/2] (3.25ns)   --->   "%b_load_225 = load i32* %b_addr_225, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2534 'load' 'b_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 114 <SV = 113> <Delay = 5.80>
ST_114 : Operation 2535 [1/1] (0.00ns)   --->   "%c_addr_222 = getelementptr [1024 x i32]* %c, i64 0, i64 222" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2535 'getelementptr' 'c_addr_222' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2536 [1/1] (3.25ns)   --->   "store i32 %add_ln7_222, i32* %c_addr_222, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2536 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2537 [1/1] (0.00ns)   --->   "%c_addr_223 = getelementptr [1024 x i32]* %c, i64 0, i64 223" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2537 'getelementptr' 'c_addr_223' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2538 [1/1] (3.25ns)   --->   "store i32 %add_ln7_223, i32* %c_addr_223, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2538 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2539 [1/2] (3.25ns)   --->   "%a_load_224 = load i32* %a_addr_224, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2539 'load' 'a_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2540 [1/2] (3.25ns)   --->   "%b_load_224 = load i32* %b_addr_224, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2540 'load' 'b_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2541 [1/1] (2.55ns)   --->   "%add_ln7_224 = add nsw i32 %a_load_224, %b_load_224" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2541 'add' 'add_ln7_224' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2542 [1/2] (3.25ns)   --->   "%a_load_225 = load i32* %a_addr_225, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2542 'load' 'a_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2543 [1/2] (3.25ns)   --->   "%b_load_225 = load i32* %b_addr_225, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2543 'load' 'b_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2544 [1/1] (2.55ns)   --->   "%add_ln7_225 = add nsw i32 %a_load_225, %b_load_225" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2544 'add' 'add_ln7_225' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2545 [1/1] (0.00ns)   --->   "%a_addr_226 = getelementptr [1024 x i32]* %a, i64 0, i64 226" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2545 'getelementptr' 'a_addr_226' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2546 [2/2] (3.25ns)   --->   "%a_load_226 = load i32* %a_addr_226, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2546 'load' 'a_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2547 [1/1] (0.00ns)   --->   "%b_addr_226 = getelementptr [1024 x i32]* %b, i64 0, i64 226" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2547 'getelementptr' 'b_addr_226' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2548 [2/2] (3.25ns)   --->   "%b_load_226 = load i32* %b_addr_226, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2548 'load' 'b_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2549 [1/1] (0.00ns)   --->   "%a_addr_227 = getelementptr [1024 x i32]* %a, i64 0, i64 227" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2549 'getelementptr' 'a_addr_227' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2550 [2/2] (3.25ns)   --->   "%a_load_227 = load i32* %a_addr_227, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2550 'load' 'a_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2551 [1/1] (0.00ns)   --->   "%b_addr_227 = getelementptr [1024 x i32]* %b, i64 0, i64 227" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2551 'getelementptr' 'b_addr_227' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2552 [2/2] (3.25ns)   --->   "%b_load_227 = load i32* %b_addr_227, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2552 'load' 'b_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 115 <SV = 114> <Delay = 5.80>
ST_115 : Operation 2553 [1/1] (0.00ns)   --->   "%c_addr_224 = getelementptr [1024 x i32]* %c, i64 0, i64 224" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2553 'getelementptr' 'c_addr_224' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2554 [1/1] (3.25ns)   --->   "store i32 %add_ln7_224, i32* %c_addr_224, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2554 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 2555 [1/1] (0.00ns)   --->   "%c_addr_225 = getelementptr [1024 x i32]* %c, i64 0, i64 225" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2555 'getelementptr' 'c_addr_225' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2556 [1/1] (3.25ns)   --->   "store i32 %add_ln7_225, i32* %c_addr_225, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2556 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 2557 [1/2] (3.25ns)   --->   "%a_load_226 = load i32* %a_addr_226, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2557 'load' 'a_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 2558 [1/2] (3.25ns)   --->   "%b_load_226 = load i32* %b_addr_226, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2558 'load' 'b_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 2559 [1/1] (2.55ns)   --->   "%add_ln7_226 = add nsw i32 %a_load_226, %b_load_226" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2559 'add' 'add_ln7_226' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2560 [1/2] (3.25ns)   --->   "%a_load_227 = load i32* %a_addr_227, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2560 'load' 'a_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 2561 [1/2] (3.25ns)   --->   "%b_load_227 = load i32* %b_addr_227, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2561 'load' 'b_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 2562 [1/1] (2.55ns)   --->   "%add_ln7_227 = add nsw i32 %a_load_227, %b_load_227" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2562 'add' 'add_ln7_227' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2563 [1/1] (0.00ns)   --->   "%a_addr_228 = getelementptr [1024 x i32]* %a, i64 0, i64 228" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2563 'getelementptr' 'a_addr_228' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2564 [2/2] (3.25ns)   --->   "%a_load_228 = load i32* %a_addr_228, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2564 'load' 'a_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 2565 [1/1] (0.00ns)   --->   "%b_addr_228 = getelementptr [1024 x i32]* %b, i64 0, i64 228" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2565 'getelementptr' 'b_addr_228' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2566 [2/2] (3.25ns)   --->   "%b_load_228 = load i32* %b_addr_228, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2566 'load' 'b_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 2567 [1/1] (0.00ns)   --->   "%a_addr_229 = getelementptr [1024 x i32]* %a, i64 0, i64 229" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2567 'getelementptr' 'a_addr_229' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2568 [2/2] (3.25ns)   --->   "%a_load_229 = load i32* %a_addr_229, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2568 'load' 'a_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 2569 [1/1] (0.00ns)   --->   "%b_addr_229 = getelementptr [1024 x i32]* %b, i64 0, i64 229" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2569 'getelementptr' 'b_addr_229' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2570 [2/2] (3.25ns)   --->   "%b_load_229 = load i32* %b_addr_229, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2570 'load' 'b_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 116 <SV = 115> <Delay = 5.80>
ST_116 : Operation 2571 [1/1] (0.00ns)   --->   "%c_addr_226 = getelementptr [1024 x i32]* %c, i64 0, i64 226" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2571 'getelementptr' 'c_addr_226' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2572 [1/1] (3.25ns)   --->   "store i32 %add_ln7_226, i32* %c_addr_226, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2572 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 2573 [1/1] (0.00ns)   --->   "%c_addr_227 = getelementptr [1024 x i32]* %c, i64 0, i64 227" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2573 'getelementptr' 'c_addr_227' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2574 [1/1] (3.25ns)   --->   "store i32 %add_ln7_227, i32* %c_addr_227, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2574 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 2575 [1/2] (3.25ns)   --->   "%a_load_228 = load i32* %a_addr_228, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2575 'load' 'a_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 2576 [1/2] (3.25ns)   --->   "%b_load_228 = load i32* %b_addr_228, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2576 'load' 'b_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 2577 [1/1] (2.55ns)   --->   "%add_ln7_228 = add nsw i32 %a_load_228, %b_load_228" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2577 'add' 'add_ln7_228' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2578 [1/2] (3.25ns)   --->   "%a_load_229 = load i32* %a_addr_229, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2578 'load' 'a_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 2579 [1/2] (3.25ns)   --->   "%b_load_229 = load i32* %b_addr_229, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2579 'load' 'b_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 2580 [1/1] (2.55ns)   --->   "%add_ln7_229 = add nsw i32 %a_load_229, %b_load_229" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2580 'add' 'add_ln7_229' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2581 [1/1] (0.00ns)   --->   "%a_addr_230 = getelementptr [1024 x i32]* %a, i64 0, i64 230" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2581 'getelementptr' 'a_addr_230' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2582 [2/2] (3.25ns)   --->   "%a_load_230 = load i32* %a_addr_230, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2582 'load' 'a_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 2583 [1/1] (0.00ns)   --->   "%b_addr_230 = getelementptr [1024 x i32]* %b, i64 0, i64 230" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2583 'getelementptr' 'b_addr_230' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2584 [2/2] (3.25ns)   --->   "%b_load_230 = load i32* %b_addr_230, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2584 'load' 'b_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 2585 [1/1] (0.00ns)   --->   "%a_addr_231 = getelementptr [1024 x i32]* %a, i64 0, i64 231" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2585 'getelementptr' 'a_addr_231' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2586 [2/2] (3.25ns)   --->   "%a_load_231 = load i32* %a_addr_231, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2586 'load' 'a_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 2587 [1/1] (0.00ns)   --->   "%b_addr_231 = getelementptr [1024 x i32]* %b, i64 0, i64 231" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2587 'getelementptr' 'b_addr_231' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2588 [2/2] (3.25ns)   --->   "%b_load_231 = load i32* %b_addr_231, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2588 'load' 'b_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 117 <SV = 116> <Delay = 5.80>
ST_117 : Operation 2589 [1/1] (0.00ns)   --->   "%c_addr_228 = getelementptr [1024 x i32]* %c, i64 0, i64 228" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2589 'getelementptr' 'c_addr_228' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2590 [1/1] (3.25ns)   --->   "store i32 %add_ln7_228, i32* %c_addr_228, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2590 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 2591 [1/1] (0.00ns)   --->   "%c_addr_229 = getelementptr [1024 x i32]* %c, i64 0, i64 229" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2591 'getelementptr' 'c_addr_229' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2592 [1/1] (3.25ns)   --->   "store i32 %add_ln7_229, i32* %c_addr_229, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2592 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 2593 [1/2] (3.25ns)   --->   "%a_load_230 = load i32* %a_addr_230, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2593 'load' 'a_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 2594 [1/2] (3.25ns)   --->   "%b_load_230 = load i32* %b_addr_230, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2594 'load' 'b_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 2595 [1/1] (2.55ns)   --->   "%add_ln7_230 = add nsw i32 %a_load_230, %b_load_230" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2595 'add' 'add_ln7_230' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2596 [1/2] (3.25ns)   --->   "%a_load_231 = load i32* %a_addr_231, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2596 'load' 'a_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 2597 [1/2] (3.25ns)   --->   "%b_load_231 = load i32* %b_addr_231, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2597 'load' 'b_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 2598 [1/1] (2.55ns)   --->   "%add_ln7_231 = add nsw i32 %a_load_231, %b_load_231" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2598 'add' 'add_ln7_231' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2599 [1/1] (0.00ns)   --->   "%a_addr_232 = getelementptr [1024 x i32]* %a, i64 0, i64 232" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2599 'getelementptr' 'a_addr_232' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2600 [2/2] (3.25ns)   --->   "%a_load_232 = load i32* %a_addr_232, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2600 'load' 'a_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 2601 [1/1] (0.00ns)   --->   "%b_addr_232 = getelementptr [1024 x i32]* %b, i64 0, i64 232" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2601 'getelementptr' 'b_addr_232' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2602 [2/2] (3.25ns)   --->   "%b_load_232 = load i32* %b_addr_232, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2602 'load' 'b_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 2603 [1/1] (0.00ns)   --->   "%a_addr_233 = getelementptr [1024 x i32]* %a, i64 0, i64 233" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2603 'getelementptr' 'a_addr_233' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2604 [2/2] (3.25ns)   --->   "%a_load_233 = load i32* %a_addr_233, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2604 'load' 'a_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 2605 [1/1] (0.00ns)   --->   "%b_addr_233 = getelementptr [1024 x i32]* %b, i64 0, i64 233" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2605 'getelementptr' 'b_addr_233' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2606 [2/2] (3.25ns)   --->   "%b_load_233 = load i32* %b_addr_233, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2606 'load' 'b_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 118 <SV = 117> <Delay = 5.80>
ST_118 : Operation 2607 [1/1] (0.00ns)   --->   "%c_addr_230 = getelementptr [1024 x i32]* %c, i64 0, i64 230" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2607 'getelementptr' 'c_addr_230' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2608 [1/1] (3.25ns)   --->   "store i32 %add_ln7_230, i32* %c_addr_230, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2608 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2609 [1/1] (0.00ns)   --->   "%c_addr_231 = getelementptr [1024 x i32]* %c, i64 0, i64 231" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2609 'getelementptr' 'c_addr_231' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2610 [1/1] (3.25ns)   --->   "store i32 %add_ln7_231, i32* %c_addr_231, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2610 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2611 [1/2] (3.25ns)   --->   "%a_load_232 = load i32* %a_addr_232, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2611 'load' 'a_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2612 [1/2] (3.25ns)   --->   "%b_load_232 = load i32* %b_addr_232, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2612 'load' 'b_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2613 [1/1] (2.55ns)   --->   "%add_ln7_232 = add nsw i32 %a_load_232, %b_load_232" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2613 'add' 'add_ln7_232' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2614 [1/2] (3.25ns)   --->   "%a_load_233 = load i32* %a_addr_233, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2614 'load' 'a_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2615 [1/2] (3.25ns)   --->   "%b_load_233 = load i32* %b_addr_233, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2615 'load' 'b_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2616 [1/1] (2.55ns)   --->   "%add_ln7_233 = add nsw i32 %a_load_233, %b_load_233" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2616 'add' 'add_ln7_233' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2617 [1/1] (0.00ns)   --->   "%a_addr_234 = getelementptr [1024 x i32]* %a, i64 0, i64 234" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2617 'getelementptr' 'a_addr_234' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2618 [2/2] (3.25ns)   --->   "%a_load_234 = load i32* %a_addr_234, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2618 'load' 'a_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2619 [1/1] (0.00ns)   --->   "%b_addr_234 = getelementptr [1024 x i32]* %b, i64 0, i64 234" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2619 'getelementptr' 'b_addr_234' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2620 [2/2] (3.25ns)   --->   "%b_load_234 = load i32* %b_addr_234, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2620 'load' 'b_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2621 [1/1] (0.00ns)   --->   "%a_addr_235 = getelementptr [1024 x i32]* %a, i64 0, i64 235" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2621 'getelementptr' 'a_addr_235' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2622 [2/2] (3.25ns)   --->   "%a_load_235 = load i32* %a_addr_235, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2622 'load' 'a_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2623 [1/1] (0.00ns)   --->   "%b_addr_235 = getelementptr [1024 x i32]* %b, i64 0, i64 235" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2623 'getelementptr' 'b_addr_235' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2624 [2/2] (3.25ns)   --->   "%b_load_235 = load i32* %b_addr_235, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2624 'load' 'b_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 119 <SV = 118> <Delay = 5.80>
ST_119 : Operation 2625 [1/1] (0.00ns)   --->   "%c_addr_232 = getelementptr [1024 x i32]* %c, i64 0, i64 232" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2625 'getelementptr' 'c_addr_232' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2626 [1/1] (3.25ns)   --->   "store i32 %add_ln7_232, i32* %c_addr_232, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2626 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 2627 [1/1] (0.00ns)   --->   "%c_addr_233 = getelementptr [1024 x i32]* %c, i64 0, i64 233" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2627 'getelementptr' 'c_addr_233' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2628 [1/1] (3.25ns)   --->   "store i32 %add_ln7_233, i32* %c_addr_233, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 2629 [1/2] (3.25ns)   --->   "%a_load_234 = load i32* %a_addr_234, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2629 'load' 'a_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 2630 [1/2] (3.25ns)   --->   "%b_load_234 = load i32* %b_addr_234, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2630 'load' 'b_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 2631 [1/1] (2.55ns)   --->   "%add_ln7_234 = add nsw i32 %a_load_234, %b_load_234" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2631 'add' 'add_ln7_234' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2632 [1/2] (3.25ns)   --->   "%a_load_235 = load i32* %a_addr_235, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2632 'load' 'a_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 2633 [1/2] (3.25ns)   --->   "%b_load_235 = load i32* %b_addr_235, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2633 'load' 'b_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 2634 [1/1] (2.55ns)   --->   "%add_ln7_235 = add nsw i32 %a_load_235, %b_load_235" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2634 'add' 'add_ln7_235' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2635 [1/1] (0.00ns)   --->   "%a_addr_236 = getelementptr [1024 x i32]* %a, i64 0, i64 236" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2635 'getelementptr' 'a_addr_236' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2636 [2/2] (3.25ns)   --->   "%a_load_236 = load i32* %a_addr_236, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2636 'load' 'a_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 2637 [1/1] (0.00ns)   --->   "%b_addr_236 = getelementptr [1024 x i32]* %b, i64 0, i64 236" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2637 'getelementptr' 'b_addr_236' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2638 [2/2] (3.25ns)   --->   "%b_load_236 = load i32* %b_addr_236, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2638 'load' 'b_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 2639 [1/1] (0.00ns)   --->   "%a_addr_237 = getelementptr [1024 x i32]* %a, i64 0, i64 237" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2639 'getelementptr' 'a_addr_237' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2640 [2/2] (3.25ns)   --->   "%a_load_237 = load i32* %a_addr_237, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2640 'load' 'a_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 2641 [1/1] (0.00ns)   --->   "%b_addr_237 = getelementptr [1024 x i32]* %b, i64 0, i64 237" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2641 'getelementptr' 'b_addr_237' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2642 [2/2] (3.25ns)   --->   "%b_load_237 = load i32* %b_addr_237, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2642 'load' 'b_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 120 <SV = 119> <Delay = 5.80>
ST_120 : Operation 2643 [1/1] (0.00ns)   --->   "%c_addr_234 = getelementptr [1024 x i32]* %c, i64 0, i64 234" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2643 'getelementptr' 'c_addr_234' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2644 [1/1] (3.25ns)   --->   "store i32 %add_ln7_234, i32* %c_addr_234, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2644 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2645 [1/1] (0.00ns)   --->   "%c_addr_235 = getelementptr [1024 x i32]* %c, i64 0, i64 235" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2645 'getelementptr' 'c_addr_235' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2646 [1/1] (3.25ns)   --->   "store i32 %add_ln7_235, i32* %c_addr_235, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2646 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2647 [1/2] (3.25ns)   --->   "%a_load_236 = load i32* %a_addr_236, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2647 'load' 'a_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2648 [1/2] (3.25ns)   --->   "%b_load_236 = load i32* %b_addr_236, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2648 'load' 'b_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2649 [1/1] (2.55ns)   --->   "%add_ln7_236 = add nsw i32 %a_load_236, %b_load_236" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2649 'add' 'add_ln7_236' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2650 [1/2] (3.25ns)   --->   "%a_load_237 = load i32* %a_addr_237, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2650 'load' 'a_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2651 [1/2] (3.25ns)   --->   "%b_load_237 = load i32* %b_addr_237, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2651 'load' 'b_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2652 [1/1] (2.55ns)   --->   "%add_ln7_237 = add nsw i32 %a_load_237, %b_load_237" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2652 'add' 'add_ln7_237' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2653 [1/1] (0.00ns)   --->   "%a_addr_238 = getelementptr [1024 x i32]* %a, i64 0, i64 238" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2653 'getelementptr' 'a_addr_238' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2654 [2/2] (3.25ns)   --->   "%a_load_238 = load i32* %a_addr_238, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2654 'load' 'a_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2655 [1/1] (0.00ns)   --->   "%b_addr_238 = getelementptr [1024 x i32]* %b, i64 0, i64 238" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2655 'getelementptr' 'b_addr_238' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2656 [2/2] (3.25ns)   --->   "%b_load_238 = load i32* %b_addr_238, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2656 'load' 'b_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2657 [1/1] (0.00ns)   --->   "%a_addr_239 = getelementptr [1024 x i32]* %a, i64 0, i64 239" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2657 'getelementptr' 'a_addr_239' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2658 [2/2] (3.25ns)   --->   "%a_load_239 = load i32* %a_addr_239, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2658 'load' 'a_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2659 [1/1] (0.00ns)   --->   "%b_addr_239 = getelementptr [1024 x i32]* %b, i64 0, i64 239" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2659 'getelementptr' 'b_addr_239' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2660 [2/2] (3.25ns)   --->   "%b_load_239 = load i32* %b_addr_239, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2660 'load' 'b_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 121 <SV = 120> <Delay = 5.80>
ST_121 : Operation 2661 [1/1] (0.00ns)   --->   "%c_addr_236 = getelementptr [1024 x i32]* %c, i64 0, i64 236" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2661 'getelementptr' 'c_addr_236' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2662 [1/1] (3.25ns)   --->   "store i32 %add_ln7_236, i32* %c_addr_236, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2662 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2663 [1/1] (0.00ns)   --->   "%c_addr_237 = getelementptr [1024 x i32]* %c, i64 0, i64 237" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2663 'getelementptr' 'c_addr_237' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2664 [1/1] (3.25ns)   --->   "store i32 %add_ln7_237, i32* %c_addr_237, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2664 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2665 [1/2] (3.25ns)   --->   "%a_load_238 = load i32* %a_addr_238, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2665 'load' 'a_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2666 [1/2] (3.25ns)   --->   "%b_load_238 = load i32* %b_addr_238, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2666 'load' 'b_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2667 [1/1] (2.55ns)   --->   "%add_ln7_238 = add nsw i32 %a_load_238, %b_load_238" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2667 'add' 'add_ln7_238' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2668 [1/2] (3.25ns)   --->   "%a_load_239 = load i32* %a_addr_239, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2668 'load' 'a_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2669 [1/2] (3.25ns)   --->   "%b_load_239 = load i32* %b_addr_239, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2669 'load' 'b_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2670 [1/1] (2.55ns)   --->   "%add_ln7_239 = add nsw i32 %a_load_239, %b_load_239" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2670 'add' 'add_ln7_239' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2671 [1/1] (0.00ns)   --->   "%a_addr_240 = getelementptr [1024 x i32]* %a, i64 0, i64 240" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2671 'getelementptr' 'a_addr_240' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2672 [2/2] (3.25ns)   --->   "%a_load_240 = load i32* %a_addr_240, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2672 'load' 'a_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2673 [1/1] (0.00ns)   --->   "%b_addr_240 = getelementptr [1024 x i32]* %b, i64 0, i64 240" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2673 'getelementptr' 'b_addr_240' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2674 [2/2] (3.25ns)   --->   "%b_load_240 = load i32* %b_addr_240, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2674 'load' 'b_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2675 [1/1] (0.00ns)   --->   "%a_addr_241 = getelementptr [1024 x i32]* %a, i64 0, i64 241" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2675 'getelementptr' 'a_addr_241' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2676 [2/2] (3.25ns)   --->   "%a_load_241 = load i32* %a_addr_241, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2676 'load' 'a_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2677 [1/1] (0.00ns)   --->   "%b_addr_241 = getelementptr [1024 x i32]* %b, i64 0, i64 241" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2677 'getelementptr' 'b_addr_241' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2678 [2/2] (3.25ns)   --->   "%b_load_241 = load i32* %b_addr_241, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2678 'load' 'b_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 122 <SV = 121> <Delay = 5.80>
ST_122 : Operation 2679 [1/1] (0.00ns)   --->   "%c_addr_238 = getelementptr [1024 x i32]* %c, i64 0, i64 238" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2679 'getelementptr' 'c_addr_238' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2680 [1/1] (3.25ns)   --->   "store i32 %add_ln7_238, i32* %c_addr_238, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2680 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2681 [1/1] (0.00ns)   --->   "%c_addr_239 = getelementptr [1024 x i32]* %c, i64 0, i64 239" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2681 'getelementptr' 'c_addr_239' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2682 [1/1] (3.25ns)   --->   "store i32 %add_ln7_239, i32* %c_addr_239, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2682 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2683 [1/2] (3.25ns)   --->   "%a_load_240 = load i32* %a_addr_240, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2683 'load' 'a_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2684 [1/2] (3.25ns)   --->   "%b_load_240 = load i32* %b_addr_240, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2684 'load' 'b_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2685 [1/1] (2.55ns)   --->   "%add_ln7_240 = add nsw i32 %a_load_240, %b_load_240" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2685 'add' 'add_ln7_240' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2686 [1/2] (3.25ns)   --->   "%a_load_241 = load i32* %a_addr_241, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2686 'load' 'a_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2687 [1/2] (3.25ns)   --->   "%b_load_241 = load i32* %b_addr_241, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2687 'load' 'b_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2688 [1/1] (2.55ns)   --->   "%add_ln7_241 = add nsw i32 %a_load_241, %b_load_241" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2688 'add' 'add_ln7_241' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2689 [1/1] (0.00ns)   --->   "%a_addr_242 = getelementptr [1024 x i32]* %a, i64 0, i64 242" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2689 'getelementptr' 'a_addr_242' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2690 [2/2] (3.25ns)   --->   "%a_load_242 = load i32* %a_addr_242, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2690 'load' 'a_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2691 [1/1] (0.00ns)   --->   "%b_addr_242 = getelementptr [1024 x i32]* %b, i64 0, i64 242" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2691 'getelementptr' 'b_addr_242' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2692 [2/2] (3.25ns)   --->   "%b_load_242 = load i32* %b_addr_242, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2692 'load' 'b_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2693 [1/1] (0.00ns)   --->   "%a_addr_243 = getelementptr [1024 x i32]* %a, i64 0, i64 243" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2693 'getelementptr' 'a_addr_243' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2694 [2/2] (3.25ns)   --->   "%a_load_243 = load i32* %a_addr_243, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2694 'load' 'a_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2695 [1/1] (0.00ns)   --->   "%b_addr_243 = getelementptr [1024 x i32]* %b, i64 0, i64 243" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2695 'getelementptr' 'b_addr_243' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2696 [2/2] (3.25ns)   --->   "%b_load_243 = load i32* %b_addr_243, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2696 'load' 'b_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 123 <SV = 122> <Delay = 5.80>
ST_123 : Operation 2697 [1/1] (0.00ns)   --->   "%c_addr_240 = getelementptr [1024 x i32]* %c, i64 0, i64 240" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2697 'getelementptr' 'c_addr_240' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2698 [1/1] (3.25ns)   --->   "store i32 %add_ln7_240, i32* %c_addr_240, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2698 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2699 [1/1] (0.00ns)   --->   "%c_addr_241 = getelementptr [1024 x i32]* %c, i64 0, i64 241" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2699 'getelementptr' 'c_addr_241' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2700 [1/1] (3.25ns)   --->   "store i32 %add_ln7_241, i32* %c_addr_241, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2700 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2701 [1/2] (3.25ns)   --->   "%a_load_242 = load i32* %a_addr_242, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2701 'load' 'a_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2702 [1/2] (3.25ns)   --->   "%b_load_242 = load i32* %b_addr_242, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2702 'load' 'b_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2703 [1/1] (2.55ns)   --->   "%add_ln7_242 = add nsw i32 %a_load_242, %b_load_242" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2703 'add' 'add_ln7_242' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2704 [1/2] (3.25ns)   --->   "%a_load_243 = load i32* %a_addr_243, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2704 'load' 'a_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2705 [1/2] (3.25ns)   --->   "%b_load_243 = load i32* %b_addr_243, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2705 'load' 'b_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2706 [1/1] (2.55ns)   --->   "%add_ln7_243 = add nsw i32 %a_load_243, %b_load_243" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2706 'add' 'add_ln7_243' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2707 [1/1] (0.00ns)   --->   "%a_addr_244 = getelementptr [1024 x i32]* %a, i64 0, i64 244" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2707 'getelementptr' 'a_addr_244' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2708 [2/2] (3.25ns)   --->   "%a_load_244 = load i32* %a_addr_244, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2708 'load' 'a_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2709 [1/1] (0.00ns)   --->   "%b_addr_244 = getelementptr [1024 x i32]* %b, i64 0, i64 244" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2709 'getelementptr' 'b_addr_244' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2710 [2/2] (3.25ns)   --->   "%b_load_244 = load i32* %b_addr_244, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2710 'load' 'b_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2711 [1/1] (0.00ns)   --->   "%a_addr_245 = getelementptr [1024 x i32]* %a, i64 0, i64 245" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2711 'getelementptr' 'a_addr_245' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2712 [2/2] (3.25ns)   --->   "%a_load_245 = load i32* %a_addr_245, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2712 'load' 'a_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2713 [1/1] (0.00ns)   --->   "%b_addr_245 = getelementptr [1024 x i32]* %b, i64 0, i64 245" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2713 'getelementptr' 'b_addr_245' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2714 [2/2] (3.25ns)   --->   "%b_load_245 = load i32* %b_addr_245, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2714 'load' 'b_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 124 <SV = 123> <Delay = 5.80>
ST_124 : Operation 2715 [1/1] (0.00ns)   --->   "%c_addr_242 = getelementptr [1024 x i32]* %c, i64 0, i64 242" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2715 'getelementptr' 'c_addr_242' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2716 [1/1] (3.25ns)   --->   "store i32 %add_ln7_242, i32* %c_addr_242, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2716 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2717 [1/1] (0.00ns)   --->   "%c_addr_243 = getelementptr [1024 x i32]* %c, i64 0, i64 243" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2717 'getelementptr' 'c_addr_243' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2718 [1/1] (3.25ns)   --->   "store i32 %add_ln7_243, i32* %c_addr_243, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2718 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2719 [1/2] (3.25ns)   --->   "%a_load_244 = load i32* %a_addr_244, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2719 'load' 'a_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2720 [1/2] (3.25ns)   --->   "%b_load_244 = load i32* %b_addr_244, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2720 'load' 'b_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2721 [1/1] (2.55ns)   --->   "%add_ln7_244 = add nsw i32 %a_load_244, %b_load_244" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2721 'add' 'add_ln7_244' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2722 [1/2] (3.25ns)   --->   "%a_load_245 = load i32* %a_addr_245, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2722 'load' 'a_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2723 [1/2] (3.25ns)   --->   "%b_load_245 = load i32* %b_addr_245, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2723 'load' 'b_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2724 [1/1] (2.55ns)   --->   "%add_ln7_245 = add nsw i32 %a_load_245, %b_load_245" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2724 'add' 'add_ln7_245' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2725 [1/1] (0.00ns)   --->   "%a_addr_246 = getelementptr [1024 x i32]* %a, i64 0, i64 246" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2725 'getelementptr' 'a_addr_246' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2726 [2/2] (3.25ns)   --->   "%a_load_246 = load i32* %a_addr_246, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2726 'load' 'a_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2727 [1/1] (0.00ns)   --->   "%b_addr_246 = getelementptr [1024 x i32]* %b, i64 0, i64 246" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2727 'getelementptr' 'b_addr_246' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2728 [2/2] (3.25ns)   --->   "%b_load_246 = load i32* %b_addr_246, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2728 'load' 'b_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2729 [1/1] (0.00ns)   --->   "%a_addr_247 = getelementptr [1024 x i32]* %a, i64 0, i64 247" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2729 'getelementptr' 'a_addr_247' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2730 [2/2] (3.25ns)   --->   "%a_load_247 = load i32* %a_addr_247, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2730 'load' 'a_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2731 [1/1] (0.00ns)   --->   "%b_addr_247 = getelementptr [1024 x i32]* %b, i64 0, i64 247" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2731 'getelementptr' 'b_addr_247' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2732 [2/2] (3.25ns)   --->   "%b_load_247 = load i32* %b_addr_247, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2732 'load' 'b_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 125 <SV = 124> <Delay = 5.80>
ST_125 : Operation 2733 [1/1] (0.00ns)   --->   "%c_addr_244 = getelementptr [1024 x i32]* %c, i64 0, i64 244" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2733 'getelementptr' 'c_addr_244' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2734 [1/1] (3.25ns)   --->   "store i32 %add_ln7_244, i32* %c_addr_244, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2734 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2735 [1/1] (0.00ns)   --->   "%c_addr_245 = getelementptr [1024 x i32]* %c, i64 0, i64 245" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2735 'getelementptr' 'c_addr_245' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2736 [1/1] (3.25ns)   --->   "store i32 %add_ln7_245, i32* %c_addr_245, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2736 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2737 [1/2] (3.25ns)   --->   "%a_load_246 = load i32* %a_addr_246, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2737 'load' 'a_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2738 [1/2] (3.25ns)   --->   "%b_load_246 = load i32* %b_addr_246, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2738 'load' 'b_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2739 [1/1] (2.55ns)   --->   "%add_ln7_246 = add nsw i32 %a_load_246, %b_load_246" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2739 'add' 'add_ln7_246' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2740 [1/2] (3.25ns)   --->   "%a_load_247 = load i32* %a_addr_247, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2740 'load' 'a_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2741 [1/2] (3.25ns)   --->   "%b_load_247 = load i32* %b_addr_247, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2741 'load' 'b_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2742 [1/1] (2.55ns)   --->   "%add_ln7_247 = add nsw i32 %a_load_247, %b_load_247" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2742 'add' 'add_ln7_247' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2743 [1/1] (0.00ns)   --->   "%a_addr_248 = getelementptr [1024 x i32]* %a, i64 0, i64 248" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2743 'getelementptr' 'a_addr_248' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2744 [2/2] (3.25ns)   --->   "%a_load_248 = load i32* %a_addr_248, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2744 'load' 'a_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2745 [1/1] (0.00ns)   --->   "%b_addr_248 = getelementptr [1024 x i32]* %b, i64 0, i64 248" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2745 'getelementptr' 'b_addr_248' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2746 [2/2] (3.25ns)   --->   "%b_load_248 = load i32* %b_addr_248, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2746 'load' 'b_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2747 [1/1] (0.00ns)   --->   "%a_addr_249 = getelementptr [1024 x i32]* %a, i64 0, i64 249" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2747 'getelementptr' 'a_addr_249' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2748 [2/2] (3.25ns)   --->   "%a_load_249 = load i32* %a_addr_249, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2748 'load' 'a_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2749 [1/1] (0.00ns)   --->   "%b_addr_249 = getelementptr [1024 x i32]* %b, i64 0, i64 249" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2749 'getelementptr' 'b_addr_249' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2750 [2/2] (3.25ns)   --->   "%b_load_249 = load i32* %b_addr_249, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2750 'load' 'b_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 126 <SV = 125> <Delay = 5.80>
ST_126 : Operation 2751 [1/1] (0.00ns)   --->   "%c_addr_246 = getelementptr [1024 x i32]* %c, i64 0, i64 246" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2751 'getelementptr' 'c_addr_246' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2752 [1/1] (3.25ns)   --->   "store i32 %add_ln7_246, i32* %c_addr_246, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2752 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2753 [1/1] (0.00ns)   --->   "%c_addr_247 = getelementptr [1024 x i32]* %c, i64 0, i64 247" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2753 'getelementptr' 'c_addr_247' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2754 [1/1] (3.25ns)   --->   "store i32 %add_ln7_247, i32* %c_addr_247, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2754 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2755 [1/2] (3.25ns)   --->   "%a_load_248 = load i32* %a_addr_248, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2755 'load' 'a_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2756 [1/2] (3.25ns)   --->   "%b_load_248 = load i32* %b_addr_248, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2756 'load' 'b_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2757 [1/1] (2.55ns)   --->   "%add_ln7_248 = add nsw i32 %a_load_248, %b_load_248" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2757 'add' 'add_ln7_248' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2758 [1/2] (3.25ns)   --->   "%a_load_249 = load i32* %a_addr_249, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2758 'load' 'a_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2759 [1/2] (3.25ns)   --->   "%b_load_249 = load i32* %b_addr_249, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2759 'load' 'b_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2760 [1/1] (2.55ns)   --->   "%add_ln7_249 = add nsw i32 %a_load_249, %b_load_249" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2760 'add' 'add_ln7_249' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2761 [1/1] (0.00ns)   --->   "%a_addr_250 = getelementptr [1024 x i32]* %a, i64 0, i64 250" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2761 'getelementptr' 'a_addr_250' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2762 [2/2] (3.25ns)   --->   "%a_load_250 = load i32* %a_addr_250, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2762 'load' 'a_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2763 [1/1] (0.00ns)   --->   "%b_addr_250 = getelementptr [1024 x i32]* %b, i64 0, i64 250" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2763 'getelementptr' 'b_addr_250' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2764 [2/2] (3.25ns)   --->   "%b_load_250 = load i32* %b_addr_250, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2764 'load' 'b_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2765 [1/1] (0.00ns)   --->   "%a_addr_251 = getelementptr [1024 x i32]* %a, i64 0, i64 251" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2765 'getelementptr' 'a_addr_251' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2766 [2/2] (3.25ns)   --->   "%a_load_251 = load i32* %a_addr_251, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2766 'load' 'a_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2767 [1/1] (0.00ns)   --->   "%b_addr_251 = getelementptr [1024 x i32]* %b, i64 0, i64 251" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2767 'getelementptr' 'b_addr_251' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2768 [2/2] (3.25ns)   --->   "%b_load_251 = load i32* %b_addr_251, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2768 'load' 'b_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 127 <SV = 126> <Delay = 5.80>
ST_127 : Operation 2769 [1/1] (0.00ns)   --->   "%c_addr_248 = getelementptr [1024 x i32]* %c, i64 0, i64 248" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2769 'getelementptr' 'c_addr_248' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2770 [1/1] (3.25ns)   --->   "store i32 %add_ln7_248, i32* %c_addr_248, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2770 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2771 [1/1] (0.00ns)   --->   "%c_addr_249 = getelementptr [1024 x i32]* %c, i64 0, i64 249" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2771 'getelementptr' 'c_addr_249' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2772 [1/1] (3.25ns)   --->   "store i32 %add_ln7_249, i32* %c_addr_249, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2772 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2773 [1/2] (3.25ns)   --->   "%a_load_250 = load i32* %a_addr_250, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2773 'load' 'a_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2774 [1/2] (3.25ns)   --->   "%b_load_250 = load i32* %b_addr_250, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2774 'load' 'b_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2775 [1/1] (2.55ns)   --->   "%add_ln7_250 = add nsw i32 %a_load_250, %b_load_250" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2775 'add' 'add_ln7_250' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2776 [1/2] (3.25ns)   --->   "%a_load_251 = load i32* %a_addr_251, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2776 'load' 'a_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2777 [1/2] (3.25ns)   --->   "%b_load_251 = load i32* %b_addr_251, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2777 'load' 'b_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2778 [1/1] (2.55ns)   --->   "%add_ln7_251 = add nsw i32 %a_load_251, %b_load_251" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2778 'add' 'add_ln7_251' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2779 [1/1] (0.00ns)   --->   "%a_addr_252 = getelementptr [1024 x i32]* %a, i64 0, i64 252" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2779 'getelementptr' 'a_addr_252' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2780 [2/2] (3.25ns)   --->   "%a_load_252 = load i32* %a_addr_252, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2780 'load' 'a_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2781 [1/1] (0.00ns)   --->   "%b_addr_252 = getelementptr [1024 x i32]* %b, i64 0, i64 252" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2781 'getelementptr' 'b_addr_252' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2782 [2/2] (3.25ns)   --->   "%b_load_252 = load i32* %b_addr_252, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2782 'load' 'b_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2783 [1/1] (0.00ns)   --->   "%a_addr_253 = getelementptr [1024 x i32]* %a, i64 0, i64 253" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2783 'getelementptr' 'a_addr_253' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2784 [2/2] (3.25ns)   --->   "%a_load_253 = load i32* %a_addr_253, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2784 'load' 'a_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2785 [1/1] (0.00ns)   --->   "%b_addr_253 = getelementptr [1024 x i32]* %b, i64 0, i64 253" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2785 'getelementptr' 'b_addr_253' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2786 [2/2] (3.25ns)   --->   "%b_load_253 = load i32* %b_addr_253, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2786 'load' 'b_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 128 <SV = 127> <Delay = 5.80>
ST_128 : Operation 2787 [1/1] (0.00ns)   --->   "%c_addr_250 = getelementptr [1024 x i32]* %c, i64 0, i64 250" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2787 'getelementptr' 'c_addr_250' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2788 [1/1] (3.25ns)   --->   "store i32 %add_ln7_250, i32* %c_addr_250, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2788 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2789 [1/1] (0.00ns)   --->   "%c_addr_251 = getelementptr [1024 x i32]* %c, i64 0, i64 251" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2789 'getelementptr' 'c_addr_251' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2790 [1/1] (3.25ns)   --->   "store i32 %add_ln7_251, i32* %c_addr_251, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2790 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2791 [1/2] (3.25ns)   --->   "%a_load_252 = load i32* %a_addr_252, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2791 'load' 'a_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2792 [1/2] (3.25ns)   --->   "%b_load_252 = load i32* %b_addr_252, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2792 'load' 'b_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2793 [1/1] (2.55ns)   --->   "%add_ln7_252 = add nsw i32 %a_load_252, %b_load_252" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2793 'add' 'add_ln7_252' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2794 [1/2] (3.25ns)   --->   "%a_load_253 = load i32* %a_addr_253, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2794 'load' 'a_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2795 [1/2] (3.25ns)   --->   "%b_load_253 = load i32* %b_addr_253, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2795 'load' 'b_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2796 [1/1] (2.55ns)   --->   "%add_ln7_253 = add nsw i32 %a_load_253, %b_load_253" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2796 'add' 'add_ln7_253' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2797 [1/1] (0.00ns)   --->   "%a_addr_254 = getelementptr [1024 x i32]* %a, i64 0, i64 254" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2797 'getelementptr' 'a_addr_254' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2798 [2/2] (3.25ns)   --->   "%a_load_254 = load i32* %a_addr_254, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2798 'load' 'a_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2799 [1/1] (0.00ns)   --->   "%b_addr_254 = getelementptr [1024 x i32]* %b, i64 0, i64 254" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2799 'getelementptr' 'b_addr_254' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2800 [2/2] (3.25ns)   --->   "%b_load_254 = load i32* %b_addr_254, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2800 'load' 'b_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2801 [1/1] (0.00ns)   --->   "%a_addr_255 = getelementptr [1024 x i32]* %a, i64 0, i64 255" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2801 'getelementptr' 'a_addr_255' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2802 [2/2] (3.25ns)   --->   "%a_load_255 = load i32* %a_addr_255, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2802 'load' 'a_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2803 [1/1] (0.00ns)   --->   "%b_addr_255 = getelementptr [1024 x i32]* %b, i64 0, i64 255" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2803 'getelementptr' 'b_addr_255' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2804 [2/2] (3.25ns)   --->   "%b_load_255 = load i32* %b_addr_255, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2804 'load' 'b_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 129 <SV = 128> <Delay = 5.80>
ST_129 : Operation 2805 [1/1] (0.00ns)   --->   "%c_addr_252 = getelementptr [1024 x i32]* %c, i64 0, i64 252" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2805 'getelementptr' 'c_addr_252' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2806 [1/1] (3.25ns)   --->   "store i32 %add_ln7_252, i32* %c_addr_252, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2806 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2807 [1/1] (0.00ns)   --->   "%c_addr_253 = getelementptr [1024 x i32]* %c, i64 0, i64 253" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2807 'getelementptr' 'c_addr_253' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2808 [1/1] (3.25ns)   --->   "store i32 %add_ln7_253, i32* %c_addr_253, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2808 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2809 [1/2] (3.25ns)   --->   "%a_load_254 = load i32* %a_addr_254, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2809 'load' 'a_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2810 [1/2] (3.25ns)   --->   "%b_load_254 = load i32* %b_addr_254, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2810 'load' 'b_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2811 [1/1] (2.55ns)   --->   "%add_ln7_254 = add nsw i32 %a_load_254, %b_load_254" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2811 'add' 'add_ln7_254' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2812 [1/2] (3.25ns)   --->   "%a_load_255 = load i32* %a_addr_255, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2812 'load' 'a_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2813 [1/2] (3.25ns)   --->   "%b_load_255 = load i32* %b_addr_255, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2813 'load' 'b_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2814 [1/1] (2.55ns)   --->   "%add_ln7_255 = add nsw i32 %a_load_255, %b_load_255" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2814 'add' 'add_ln7_255' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2815 [1/1] (0.00ns)   --->   "%a_addr_256 = getelementptr [1024 x i32]* %a, i64 0, i64 256" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2815 'getelementptr' 'a_addr_256' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2816 [2/2] (3.25ns)   --->   "%a_load_256 = load i32* %a_addr_256, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2816 'load' 'a_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2817 [1/1] (0.00ns)   --->   "%b_addr_256 = getelementptr [1024 x i32]* %b, i64 0, i64 256" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2817 'getelementptr' 'b_addr_256' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2818 [2/2] (3.25ns)   --->   "%b_load_256 = load i32* %b_addr_256, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2818 'load' 'b_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2819 [1/1] (0.00ns)   --->   "%a_addr_257 = getelementptr [1024 x i32]* %a, i64 0, i64 257" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2819 'getelementptr' 'a_addr_257' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2820 [2/2] (3.25ns)   --->   "%a_load_257 = load i32* %a_addr_257, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2820 'load' 'a_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2821 [1/1] (0.00ns)   --->   "%b_addr_257 = getelementptr [1024 x i32]* %b, i64 0, i64 257" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2821 'getelementptr' 'b_addr_257' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2822 [2/2] (3.25ns)   --->   "%b_load_257 = load i32* %b_addr_257, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2822 'load' 'b_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 130 <SV = 129> <Delay = 5.80>
ST_130 : Operation 2823 [1/1] (0.00ns)   --->   "%c_addr_254 = getelementptr [1024 x i32]* %c, i64 0, i64 254" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2823 'getelementptr' 'c_addr_254' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2824 [1/1] (3.25ns)   --->   "store i32 %add_ln7_254, i32* %c_addr_254, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2824 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2825 [1/1] (0.00ns)   --->   "%c_addr_255 = getelementptr [1024 x i32]* %c, i64 0, i64 255" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2825 'getelementptr' 'c_addr_255' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2826 [1/1] (3.25ns)   --->   "store i32 %add_ln7_255, i32* %c_addr_255, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2826 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2827 [1/2] (3.25ns)   --->   "%a_load_256 = load i32* %a_addr_256, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2827 'load' 'a_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2828 [1/2] (3.25ns)   --->   "%b_load_256 = load i32* %b_addr_256, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2828 'load' 'b_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2829 [1/1] (2.55ns)   --->   "%add_ln7_256 = add nsw i32 %a_load_256, %b_load_256" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2829 'add' 'add_ln7_256' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2830 [1/2] (3.25ns)   --->   "%a_load_257 = load i32* %a_addr_257, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2830 'load' 'a_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2831 [1/2] (3.25ns)   --->   "%b_load_257 = load i32* %b_addr_257, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2831 'load' 'b_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2832 [1/1] (2.55ns)   --->   "%add_ln7_257 = add nsw i32 %a_load_257, %b_load_257" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2832 'add' 'add_ln7_257' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2833 [1/1] (0.00ns)   --->   "%a_addr_258 = getelementptr [1024 x i32]* %a, i64 0, i64 258" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2833 'getelementptr' 'a_addr_258' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2834 [2/2] (3.25ns)   --->   "%a_load_258 = load i32* %a_addr_258, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2834 'load' 'a_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2835 [1/1] (0.00ns)   --->   "%b_addr_258 = getelementptr [1024 x i32]* %b, i64 0, i64 258" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2835 'getelementptr' 'b_addr_258' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2836 [2/2] (3.25ns)   --->   "%b_load_258 = load i32* %b_addr_258, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2836 'load' 'b_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2837 [1/1] (0.00ns)   --->   "%a_addr_259 = getelementptr [1024 x i32]* %a, i64 0, i64 259" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2837 'getelementptr' 'a_addr_259' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2838 [2/2] (3.25ns)   --->   "%a_load_259 = load i32* %a_addr_259, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2838 'load' 'a_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2839 [1/1] (0.00ns)   --->   "%b_addr_259 = getelementptr [1024 x i32]* %b, i64 0, i64 259" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2839 'getelementptr' 'b_addr_259' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2840 [2/2] (3.25ns)   --->   "%b_load_259 = load i32* %b_addr_259, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2840 'load' 'b_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 131 <SV = 130> <Delay = 5.80>
ST_131 : Operation 2841 [1/1] (0.00ns)   --->   "%c_addr_256 = getelementptr [1024 x i32]* %c, i64 0, i64 256" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2841 'getelementptr' 'c_addr_256' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2842 [1/1] (3.25ns)   --->   "store i32 %add_ln7_256, i32* %c_addr_256, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2842 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2843 [1/1] (0.00ns)   --->   "%c_addr_257 = getelementptr [1024 x i32]* %c, i64 0, i64 257" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2843 'getelementptr' 'c_addr_257' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2844 [1/1] (3.25ns)   --->   "store i32 %add_ln7_257, i32* %c_addr_257, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2844 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2845 [1/2] (3.25ns)   --->   "%a_load_258 = load i32* %a_addr_258, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2845 'load' 'a_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2846 [1/2] (3.25ns)   --->   "%b_load_258 = load i32* %b_addr_258, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2846 'load' 'b_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2847 [1/1] (2.55ns)   --->   "%add_ln7_258 = add nsw i32 %a_load_258, %b_load_258" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2847 'add' 'add_ln7_258' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2848 [1/2] (3.25ns)   --->   "%a_load_259 = load i32* %a_addr_259, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2848 'load' 'a_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2849 [1/2] (3.25ns)   --->   "%b_load_259 = load i32* %b_addr_259, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2849 'load' 'b_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2850 [1/1] (2.55ns)   --->   "%add_ln7_259 = add nsw i32 %a_load_259, %b_load_259" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2850 'add' 'add_ln7_259' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2851 [1/1] (0.00ns)   --->   "%a_addr_260 = getelementptr [1024 x i32]* %a, i64 0, i64 260" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2851 'getelementptr' 'a_addr_260' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2852 [2/2] (3.25ns)   --->   "%a_load_260 = load i32* %a_addr_260, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2852 'load' 'a_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2853 [1/1] (0.00ns)   --->   "%b_addr_260 = getelementptr [1024 x i32]* %b, i64 0, i64 260" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2853 'getelementptr' 'b_addr_260' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2854 [2/2] (3.25ns)   --->   "%b_load_260 = load i32* %b_addr_260, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2854 'load' 'b_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2855 [1/1] (0.00ns)   --->   "%a_addr_261 = getelementptr [1024 x i32]* %a, i64 0, i64 261" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2855 'getelementptr' 'a_addr_261' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2856 [2/2] (3.25ns)   --->   "%a_load_261 = load i32* %a_addr_261, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2856 'load' 'a_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2857 [1/1] (0.00ns)   --->   "%b_addr_261 = getelementptr [1024 x i32]* %b, i64 0, i64 261" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2857 'getelementptr' 'b_addr_261' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2858 [2/2] (3.25ns)   --->   "%b_load_261 = load i32* %b_addr_261, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2858 'load' 'b_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 132 <SV = 131> <Delay = 5.80>
ST_132 : Operation 2859 [1/1] (0.00ns)   --->   "%c_addr_258 = getelementptr [1024 x i32]* %c, i64 0, i64 258" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2859 'getelementptr' 'c_addr_258' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2860 [1/1] (3.25ns)   --->   "store i32 %add_ln7_258, i32* %c_addr_258, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2860 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2861 [1/1] (0.00ns)   --->   "%c_addr_259 = getelementptr [1024 x i32]* %c, i64 0, i64 259" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2861 'getelementptr' 'c_addr_259' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2862 [1/1] (3.25ns)   --->   "store i32 %add_ln7_259, i32* %c_addr_259, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2862 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2863 [1/2] (3.25ns)   --->   "%a_load_260 = load i32* %a_addr_260, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2863 'load' 'a_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2864 [1/2] (3.25ns)   --->   "%b_load_260 = load i32* %b_addr_260, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2864 'load' 'b_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2865 [1/1] (2.55ns)   --->   "%add_ln7_260 = add nsw i32 %a_load_260, %b_load_260" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2865 'add' 'add_ln7_260' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2866 [1/2] (3.25ns)   --->   "%a_load_261 = load i32* %a_addr_261, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2866 'load' 'a_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2867 [1/2] (3.25ns)   --->   "%b_load_261 = load i32* %b_addr_261, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2867 'load' 'b_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2868 [1/1] (2.55ns)   --->   "%add_ln7_261 = add nsw i32 %a_load_261, %b_load_261" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2868 'add' 'add_ln7_261' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2869 [1/1] (0.00ns)   --->   "%a_addr_262 = getelementptr [1024 x i32]* %a, i64 0, i64 262" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2869 'getelementptr' 'a_addr_262' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2870 [2/2] (3.25ns)   --->   "%a_load_262 = load i32* %a_addr_262, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2870 'load' 'a_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2871 [1/1] (0.00ns)   --->   "%b_addr_262 = getelementptr [1024 x i32]* %b, i64 0, i64 262" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2871 'getelementptr' 'b_addr_262' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2872 [2/2] (3.25ns)   --->   "%b_load_262 = load i32* %b_addr_262, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2872 'load' 'b_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2873 [1/1] (0.00ns)   --->   "%a_addr_263 = getelementptr [1024 x i32]* %a, i64 0, i64 263" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2873 'getelementptr' 'a_addr_263' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2874 [2/2] (3.25ns)   --->   "%a_load_263 = load i32* %a_addr_263, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2874 'load' 'a_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2875 [1/1] (0.00ns)   --->   "%b_addr_263 = getelementptr [1024 x i32]* %b, i64 0, i64 263" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2875 'getelementptr' 'b_addr_263' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2876 [2/2] (3.25ns)   --->   "%b_load_263 = load i32* %b_addr_263, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2876 'load' 'b_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 133 <SV = 132> <Delay = 5.80>
ST_133 : Operation 2877 [1/1] (0.00ns)   --->   "%c_addr_260 = getelementptr [1024 x i32]* %c, i64 0, i64 260" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2877 'getelementptr' 'c_addr_260' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2878 [1/1] (3.25ns)   --->   "store i32 %add_ln7_260, i32* %c_addr_260, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2878 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 2879 [1/1] (0.00ns)   --->   "%c_addr_261 = getelementptr [1024 x i32]* %c, i64 0, i64 261" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2879 'getelementptr' 'c_addr_261' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2880 [1/1] (3.25ns)   --->   "store i32 %add_ln7_261, i32* %c_addr_261, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2880 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 2881 [1/2] (3.25ns)   --->   "%a_load_262 = load i32* %a_addr_262, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2881 'load' 'a_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 2882 [1/2] (3.25ns)   --->   "%b_load_262 = load i32* %b_addr_262, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2882 'load' 'b_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 2883 [1/1] (2.55ns)   --->   "%add_ln7_262 = add nsw i32 %a_load_262, %b_load_262" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2883 'add' 'add_ln7_262' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2884 [1/2] (3.25ns)   --->   "%a_load_263 = load i32* %a_addr_263, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2884 'load' 'a_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 2885 [1/2] (3.25ns)   --->   "%b_load_263 = load i32* %b_addr_263, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2885 'load' 'b_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 2886 [1/1] (2.55ns)   --->   "%add_ln7_263 = add nsw i32 %a_load_263, %b_load_263" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2886 'add' 'add_ln7_263' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2887 [1/1] (0.00ns)   --->   "%a_addr_264 = getelementptr [1024 x i32]* %a, i64 0, i64 264" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2887 'getelementptr' 'a_addr_264' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2888 [2/2] (3.25ns)   --->   "%a_load_264 = load i32* %a_addr_264, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2888 'load' 'a_load_264' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 2889 [1/1] (0.00ns)   --->   "%b_addr_264 = getelementptr [1024 x i32]* %b, i64 0, i64 264" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2889 'getelementptr' 'b_addr_264' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2890 [2/2] (3.25ns)   --->   "%b_load_264 = load i32* %b_addr_264, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2890 'load' 'b_load_264' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 2891 [1/1] (0.00ns)   --->   "%a_addr_265 = getelementptr [1024 x i32]* %a, i64 0, i64 265" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2891 'getelementptr' 'a_addr_265' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2892 [2/2] (3.25ns)   --->   "%a_load_265 = load i32* %a_addr_265, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2892 'load' 'a_load_265' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 2893 [1/1] (0.00ns)   --->   "%b_addr_265 = getelementptr [1024 x i32]* %b, i64 0, i64 265" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2893 'getelementptr' 'b_addr_265' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 2894 [2/2] (3.25ns)   --->   "%b_load_265 = load i32* %b_addr_265, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2894 'load' 'b_load_265' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 134 <SV = 133> <Delay = 5.80>
ST_134 : Operation 2895 [1/1] (0.00ns)   --->   "%c_addr_262 = getelementptr [1024 x i32]* %c, i64 0, i64 262" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2895 'getelementptr' 'c_addr_262' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2896 [1/1] (3.25ns)   --->   "store i32 %add_ln7_262, i32* %c_addr_262, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2896 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 2897 [1/1] (0.00ns)   --->   "%c_addr_263 = getelementptr [1024 x i32]* %c, i64 0, i64 263" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2897 'getelementptr' 'c_addr_263' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2898 [1/1] (3.25ns)   --->   "store i32 %add_ln7_263, i32* %c_addr_263, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2898 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 2899 [1/2] (3.25ns)   --->   "%a_load_264 = load i32* %a_addr_264, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2899 'load' 'a_load_264' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 2900 [1/2] (3.25ns)   --->   "%b_load_264 = load i32* %b_addr_264, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2900 'load' 'b_load_264' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 2901 [1/1] (2.55ns)   --->   "%add_ln7_264 = add nsw i32 %a_load_264, %b_load_264" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2901 'add' 'add_ln7_264' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2902 [1/2] (3.25ns)   --->   "%a_load_265 = load i32* %a_addr_265, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2902 'load' 'a_load_265' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 2903 [1/2] (3.25ns)   --->   "%b_load_265 = load i32* %b_addr_265, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2903 'load' 'b_load_265' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 2904 [1/1] (2.55ns)   --->   "%add_ln7_265 = add nsw i32 %a_load_265, %b_load_265" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2904 'add' 'add_ln7_265' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2905 [1/1] (0.00ns)   --->   "%a_addr_266 = getelementptr [1024 x i32]* %a, i64 0, i64 266" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2905 'getelementptr' 'a_addr_266' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2906 [2/2] (3.25ns)   --->   "%a_load_266 = load i32* %a_addr_266, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2906 'load' 'a_load_266' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 2907 [1/1] (0.00ns)   --->   "%b_addr_266 = getelementptr [1024 x i32]* %b, i64 0, i64 266" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2907 'getelementptr' 'b_addr_266' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2908 [2/2] (3.25ns)   --->   "%b_load_266 = load i32* %b_addr_266, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2908 'load' 'b_load_266' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 2909 [1/1] (0.00ns)   --->   "%a_addr_267 = getelementptr [1024 x i32]* %a, i64 0, i64 267" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2909 'getelementptr' 'a_addr_267' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2910 [2/2] (3.25ns)   --->   "%a_load_267 = load i32* %a_addr_267, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2910 'load' 'a_load_267' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 2911 [1/1] (0.00ns)   --->   "%b_addr_267 = getelementptr [1024 x i32]* %b, i64 0, i64 267" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2911 'getelementptr' 'b_addr_267' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2912 [2/2] (3.25ns)   --->   "%b_load_267 = load i32* %b_addr_267, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2912 'load' 'b_load_267' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 135 <SV = 134> <Delay = 5.80>
ST_135 : Operation 2913 [1/1] (0.00ns)   --->   "%c_addr_264 = getelementptr [1024 x i32]* %c, i64 0, i64 264" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2913 'getelementptr' 'c_addr_264' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2914 [1/1] (3.25ns)   --->   "store i32 %add_ln7_264, i32* %c_addr_264, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2914 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 2915 [1/1] (0.00ns)   --->   "%c_addr_265 = getelementptr [1024 x i32]* %c, i64 0, i64 265" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2915 'getelementptr' 'c_addr_265' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2916 [1/1] (3.25ns)   --->   "store i32 %add_ln7_265, i32* %c_addr_265, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2916 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 2917 [1/2] (3.25ns)   --->   "%a_load_266 = load i32* %a_addr_266, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2917 'load' 'a_load_266' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 2918 [1/2] (3.25ns)   --->   "%b_load_266 = load i32* %b_addr_266, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2918 'load' 'b_load_266' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 2919 [1/1] (2.55ns)   --->   "%add_ln7_266 = add nsw i32 %a_load_266, %b_load_266" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2919 'add' 'add_ln7_266' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2920 [1/2] (3.25ns)   --->   "%a_load_267 = load i32* %a_addr_267, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2920 'load' 'a_load_267' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 2921 [1/2] (3.25ns)   --->   "%b_load_267 = load i32* %b_addr_267, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2921 'load' 'b_load_267' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 2922 [1/1] (2.55ns)   --->   "%add_ln7_267 = add nsw i32 %a_load_267, %b_load_267" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2922 'add' 'add_ln7_267' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2923 [1/1] (0.00ns)   --->   "%a_addr_268 = getelementptr [1024 x i32]* %a, i64 0, i64 268" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2923 'getelementptr' 'a_addr_268' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2924 [2/2] (3.25ns)   --->   "%a_load_268 = load i32* %a_addr_268, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2924 'load' 'a_load_268' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 2925 [1/1] (0.00ns)   --->   "%b_addr_268 = getelementptr [1024 x i32]* %b, i64 0, i64 268" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2925 'getelementptr' 'b_addr_268' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2926 [2/2] (3.25ns)   --->   "%b_load_268 = load i32* %b_addr_268, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2926 'load' 'b_load_268' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 2927 [1/1] (0.00ns)   --->   "%a_addr_269 = getelementptr [1024 x i32]* %a, i64 0, i64 269" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2927 'getelementptr' 'a_addr_269' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2928 [2/2] (3.25ns)   --->   "%a_load_269 = load i32* %a_addr_269, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2928 'load' 'a_load_269' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 2929 [1/1] (0.00ns)   --->   "%b_addr_269 = getelementptr [1024 x i32]* %b, i64 0, i64 269" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2929 'getelementptr' 'b_addr_269' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2930 [2/2] (3.25ns)   --->   "%b_load_269 = load i32* %b_addr_269, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2930 'load' 'b_load_269' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 136 <SV = 135> <Delay = 5.80>
ST_136 : Operation 2931 [1/1] (0.00ns)   --->   "%c_addr_266 = getelementptr [1024 x i32]* %c, i64 0, i64 266" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2931 'getelementptr' 'c_addr_266' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2932 [1/1] (3.25ns)   --->   "store i32 %add_ln7_266, i32* %c_addr_266, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2932 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_136 : Operation 2933 [1/1] (0.00ns)   --->   "%c_addr_267 = getelementptr [1024 x i32]* %c, i64 0, i64 267" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2933 'getelementptr' 'c_addr_267' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2934 [1/1] (3.25ns)   --->   "store i32 %add_ln7_267, i32* %c_addr_267, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2934 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_136 : Operation 2935 [1/2] (3.25ns)   --->   "%a_load_268 = load i32* %a_addr_268, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2935 'load' 'a_load_268' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_136 : Operation 2936 [1/2] (3.25ns)   --->   "%b_load_268 = load i32* %b_addr_268, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2936 'load' 'b_load_268' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_136 : Operation 2937 [1/1] (2.55ns)   --->   "%add_ln7_268 = add nsw i32 %a_load_268, %b_load_268" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2937 'add' 'add_ln7_268' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2938 [1/2] (3.25ns)   --->   "%a_load_269 = load i32* %a_addr_269, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2938 'load' 'a_load_269' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_136 : Operation 2939 [1/2] (3.25ns)   --->   "%b_load_269 = load i32* %b_addr_269, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2939 'load' 'b_load_269' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_136 : Operation 2940 [1/1] (2.55ns)   --->   "%add_ln7_269 = add nsw i32 %a_load_269, %b_load_269" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2940 'add' 'add_ln7_269' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2941 [1/1] (0.00ns)   --->   "%a_addr_270 = getelementptr [1024 x i32]* %a, i64 0, i64 270" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2941 'getelementptr' 'a_addr_270' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2942 [2/2] (3.25ns)   --->   "%a_load_270 = load i32* %a_addr_270, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2942 'load' 'a_load_270' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_136 : Operation 2943 [1/1] (0.00ns)   --->   "%b_addr_270 = getelementptr [1024 x i32]* %b, i64 0, i64 270" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2943 'getelementptr' 'b_addr_270' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2944 [2/2] (3.25ns)   --->   "%b_load_270 = load i32* %b_addr_270, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2944 'load' 'b_load_270' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_136 : Operation 2945 [1/1] (0.00ns)   --->   "%a_addr_271 = getelementptr [1024 x i32]* %a, i64 0, i64 271" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2945 'getelementptr' 'a_addr_271' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2946 [2/2] (3.25ns)   --->   "%a_load_271 = load i32* %a_addr_271, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2946 'load' 'a_load_271' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_136 : Operation 2947 [1/1] (0.00ns)   --->   "%b_addr_271 = getelementptr [1024 x i32]* %b, i64 0, i64 271" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2947 'getelementptr' 'b_addr_271' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2948 [2/2] (3.25ns)   --->   "%b_load_271 = load i32* %b_addr_271, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2948 'load' 'b_load_271' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 137 <SV = 136> <Delay = 5.80>
ST_137 : Operation 2949 [1/1] (0.00ns)   --->   "%c_addr_268 = getelementptr [1024 x i32]* %c, i64 0, i64 268" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2949 'getelementptr' 'c_addr_268' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2950 [1/1] (3.25ns)   --->   "store i32 %add_ln7_268, i32* %c_addr_268, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2950 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_137 : Operation 2951 [1/1] (0.00ns)   --->   "%c_addr_269 = getelementptr [1024 x i32]* %c, i64 0, i64 269" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2951 'getelementptr' 'c_addr_269' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2952 [1/1] (3.25ns)   --->   "store i32 %add_ln7_269, i32* %c_addr_269, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2952 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_137 : Operation 2953 [1/2] (3.25ns)   --->   "%a_load_270 = load i32* %a_addr_270, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2953 'load' 'a_load_270' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_137 : Operation 2954 [1/2] (3.25ns)   --->   "%b_load_270 = load i32* %b_addr_270, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2954 'load' 'b_load_270' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_137 : Operation 2955 [1/1] (2.55ns)   --->   "%add_ln7_270 = add nsw i32 %a_load_270, %b_load_270" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2955 'add' 'add_ln7_270' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2956 [1/2] (3.25ns)   --->   "%a_load_271 = load i32* %a_addr_271, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2956 'load' 'a_load_271' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_137 : Operation 2957 [1/2] (3.25ns)   --->   "%b_load_271 = load i32* %b_addr_271, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2957 'load' 'b_load_271' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_137 : Operation 2958 [1/1] (2.55ns)   --->   "%add_ln7_271 = add nsw i32 %a_load_271, %b_load_271" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2958 'add' 'add_ln7_271' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2959 [1/1] (0.00ns)   --->   "%a_addr_272 = getelementptr [1024 x i32]* %a, i64 0, i64 272" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2959 'getelementptr' 'a_addr_272' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2960 [2/2] (3.25ns)   --->   "%a_load_272 = load i32* %a_addr_272, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2960 'load' 'a_load_272' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_137 : Operation 2961 [1/1] (0.00ns)   --->   "%b_addr_272 = getelementptr [1024 x i32]* %b, i64 0, i64 272" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2961 'getelementptr' 'b_addr_272' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2962 [2/2] (3.25ns)   --->   "%b_load_272 = load i32* %b_addr_272, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2962 'load' 'b_load_272' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_137 : Operation 2963 [1/1] (0.00ns)   --->   "%a_addr_273 = getelementptr [1024 x i32]* %a, i64 0, i64 273" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2963 'getelementptr' 'a_addr_273' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2964 [2/2] (3.25ns)   --->   "%a_load_273 = load i32* %a_addr_273, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2964 'load' 'a_load_273' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_137 : Operation 2965 [1/1] (0.00ns)   --->   "%b_addr_273 = getelementptr [1024 x i32]* %b, i64 0, i64 273" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2965 'getelementptr' 'b_addr_273' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2966 [2/2] (3.25ns)   --->   "%b_load_273 = load i32* %b_addr_273, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2966 'load' 'b_load_273' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 138 <SV = 137> <Delay = 5.80>
ST_138 : Operation 2967 [1/1] (0.00ns)   --->   "%c_addr_270 = getelementptr [1024 x i32]* %c, i64 0, i64 270" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2967 'getelementptr' 'c_addr_270' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2968 [1/1] (3.25ns)   --->   "store i32 %add_ln7_270, i32* %c_addr_270, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2968 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_138 : Operation 2969 [1/1] (0.00ns)   --->   "%c_addr_271 = getelementptr [1024 x i32]* %c, i64 0, i64 271" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2969 'getelementptr' 'c_addr_271' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2970 [1/1] (3.25ns)   --->   "store i32 %add_ln7_271, i32* %c_addr_271, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2970 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_138 : Operation 2971 [1/2] (3.25ns)   --->   "%a_load_272 = load i32* %a_addr_272, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2971 'load' 'a_load_272' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_138 : Operation 2972 [1/2] (3.25ns)   --->   "%b_load_272 = load i32* %b_addr_272, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2972 'load' 'b_load_272' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_138 : Operation 2973 [1/1] (2.55ns)   --->   "%add_ln7_272 = add nsw i32 %a_load_272, %b_load_272" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2973 'add' 'add_ln7_272' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2974 [1/2] (3.25ns)   --->   "%a_load_273 = load i32* %a_addr_273, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2974 'load' 'a_load_273' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_138 : Operation 2975 [1/2] (3.25ns)   --->   "%b_load_273 = load i32* %b_addr_273, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2975 'load' 'b_load_273' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_138 : Operation 2976 [1/1] (2.55ns)   --->   "%add_ln7_273 = add nsw i32 %a_load_273, %b_load_273" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2976 'add' 'add_ln7_273' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2977 [1/1] (0.00ns)   --->   "%a_addr_274 = getelementptr [1024 x i32]* %a, i64 0, i64 274" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2977 'getelementptr' 'a_addr_274' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2978 [2/2] (3.25ns)   --->   "%a_load_274 = load i32* %a_addr_274, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2978 'load' 'a_load_274' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_138 : Operation 2979 [1/1] (0.00ns)   --->   "%b_addr_274 = getelementptr [1024 x i32]* %b, i64 0, i64 274" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2979 'getelementptr' 'b_addr_274' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2980 [2/2] (3.25ns)   --->   "%b_load_274 = load i32* %b_addr_274, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2980 'load' 'b_load_274' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_138 : Operation 2981 [1/1] (0.00ns)   --->   "%a_addr_275 = getelementptr [1024 x i32]* %a, i64 0, i64 275" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2981 'getelementptr' 'a_addr_275' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2982 [2/2] (3.25ns)   --->   "%a_load_275 = load i32* %a_addr_275, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2982 'load' 'a_load_275' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_138 : Operation 2983 [1/1] (0.00ns)   --->   "%b_addr_275 = getelementptr [1024 x i32]* %b, i64 0, i64 275" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2983 'getelementptr' 'b_addr_275' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2984 [2/2] (3.25ns)   --->   "%b_load_275 = load i32* %b_addr_275, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2984 'load' 'b_load_275' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 139 <SV = 138> <Delay = 5.80>
ST_139 : Operation 2985 [1/1] (0.00ns)   --->   "%c_addr_272 = getelementptr [1024 x i32]* %c, i64 0, i64 272" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2985 'getelementptr' 'c_addr_272' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2986 [1/1] (3.25ns)   --->   "store i32 %add_ln7_272, i32* %c_addr_272, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2986 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_139 : Operation 2987 [1/1] (0.00ns)   --->   "%c_addr_273 = getelementptr [1024 x i32]* %c, i64 0, i64 273" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2987 'getelementptr' 'c_addr_273' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2988 [1/1] (3.25ns)   --->   "store i32 %add_ln7_273, i32* %c_addr_273, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2988 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_139 : Operation 2989 [1/2] (3.25ns)   --->   "%a_load_274 = load i32* %a_addr_274, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2989 'load' 'a_load_274' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_139 : Operation 2990 [1/2] (3.25ns)   --->   "%b_load_274 = load i32* %b_addr_274, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2990 'load' 'b_load_274' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_139 : Operation 2991 [1/1] (2.55ns)   --->   "%add_ln7_274 = add nsw i32 %a_load_274, %b_load_274" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2991 'add' 'add_ln7_274' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2992 [1/2] (3.25ns)   --->   "%a_load_275 = load i32* %a_addr_275, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2992 'load' 'a_load_275' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_139 : Operation 2993 [1/2] (3.25ns)   --->   "%b_load_275 = load i32* %b_addr_275, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2993 'load' 'b_load_275' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_139 : Operation 2994 [1/1] (2.55ns)   --->   "%add_ln7_275 = add nsw i32 %a_load_275, %b_load_275" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2994 'add' 'add_ln7_275' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2995 [1/1] (0.00ns)   --->   "%a_addr_276 = getelementptr [1024 x i32]* %a, i64 0, i64 276" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2995 'getelementptr' 'a_addr_276' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2996 [2/2] (3.25ns)   --->   "%a_load_276 = load i32* %a_addr_276, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2996 'load' 'a_load_276' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_139 : Operation 2997 [1/1] (0.00ns)   --->   "%b_addr_276 = getelementptr [1024 x i32]* %b, i64 0, i64 276" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2997 'getelementptr' 'b_addr_276' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2998 [2/2] (3.25ns)   --->   "%b_load_276 = load i32* %b_addr_276, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2998 'load' 'b_load_276' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_139 : Operation 2999 [1/1] (0.00ns)   --->   "%a_addr_277 = getelementptr [1024 x i32]* %a, i64 0, i64 277" [vivado_hls_examples/array_addition.c:7]   --->   Operation 2999 'getelementptr' 'a_addr_277' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3000 [2/2] (3.25ns)   --->   "%a_load_277 = load i32* %a_addr_277, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3000 'load' 'a_load_277' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_139 : Operation 3001 [1/1] (0.00ns)   --->   "%b_addr_277 = getelementptr [1024 x i32]* %b, i64 0, i64 277" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3001 'getelementptr' 'b_addr_277' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3002 [2/2] (3.25ns)   --->   "%b_load_277 = load i32* %b_addr_277, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3002 'load' 'b_load_277' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 140 <SV = 139> <Delay = 5.80>
ST_140 : Operation 3003 [1/1] (0.00ns)   --->   "%c_addr_274 = getelementptr [1024 x i32]* %c, i64 0, i64 274" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3003 'getelementptr' 'c_addr_274' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3004 [1/1] (3.25ns)   --->   "store i32 %add_ln7_274, i32* %c_addr_274, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3004 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_140 : Operation 3005 [1/1] (0.00ns)   --->   "%c_addr_275 = getelementptr [1024 x i32]* %c, i64 0, i64 275" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3005 'getelementptr' 'c_addr_275' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3006 [1/1] (3.25ns)   --->   "store i32 %add_ln7_275, i32* %c_addr_275, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3006 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_140 : Operation 3007 [1/2] (3.25ns)   --->   "%a_load_276 = load i32* %a_addr_276, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3007 'load' 'a_load_276' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_140 : Operation 3008 [1/2] (3.25ns)   --->   "%b_load_276 = load i32* %b_addr_276, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3008 'load' 'b_load_276' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_140 : Operation 3009 [1/1] (2.55ns)   --->   "%add_ln7_276 = add nsw i32 %a_load_276, %b_load_276" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3009 'add' 'add_ln7_276' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3010 [1/2] (3.25ns)   --->   "%a_load_277 = load i32* %a_addr_277, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3010 'load' 'a_load_277' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_140 : Operation 3011 [1/2] (3.25ns)   --->   "%b_load_277 = load i32* %b_addr_277, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3011 'load' 'b_load_277' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_140 : Operation 3012 [1/1] (2.55ns)   --->   "%add_ln7_277 = add nsw i32 %a_load_277, %b_load_277" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3012 'add' 'add_ln7_277' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3013 [1/1] (0.00ns)   --->   "%a_addr_278 = getelementptr [1024 x i32]* %a, i64 0, i64 278" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3013 'getelementptr' 'a_addr_278' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3014 [2/2] (3.25ns)   --->   "%a_load_278 = load i32* %a_addr_278, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3014 'load' 'a_load_278' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_140 : Operation 3015 [1/1] (0.00ns)   --->   "%b_addr_278 = getelementptr [1024 x i32]* %b, i64 0, i64 278" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3015 'getelementptr' 'b_addr_278' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3016 [2/2] (3.25ns)   --->   "%b_load_278 = load i32* %b_addr_278, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3016 'load' 'b_load_278' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_140 : Operation 3017 [1/1] (0.00ns)   --->   "%a_addr_279 = getelementptr [1024 x i32]* %a, i64 0, i64 279" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3017 'getelementptr' 'a_addr_279' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3018 [2/2] (3.25ns)   --->   "%a_load_279 = load i32* %a_addr_279, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3018 'load' 'a_load_279' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_140 : Operation 3019 [1/1] (0.00ns)   --->   "%b_addr_279 = getelementptr [1024 x i32]* %b, i64 0, i64 279" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3019 'getelementptr' 'b_addr_279' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 3020 [2/2] (3.25ns)   --->   "%b_load_279 = load i32* %b_addr_279, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3020 'load' 'b_load_279' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 141 <SV = 140> <Delay = 5.80>
ST_141 : Operation 3021 [1/1] (0.00ns)   --->   "%c_addr_276 = getelementptr [1024 x i32]* %c, i64 0, i64 276" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3021 'getelementptr' 'c_addr_276' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3022 [1/1] (3.25ns)   --->   "store i32 %add_ln7_276, i32* %c_addr_276, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3022 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_141 : Operation 3023 [1/1] (0.00ns)   --->   "%c_addr_277 = getelementptr [1024 x i32]* %c, i64 0, i64 277" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3023 'getelementptr' 'c_addr_277' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3024 [1/1] (3.25ns)   --->   "store i32 %add_ln7_277, i32* %c_addr_277, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3024 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_141 : Operation 3025 [1/2] (3.25ns)   --->   "%a_load_278 = load i32* %a_addr_278, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3025 'load' 'a_load_278' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_141 : Operation 3026 [1/2] (3.25ns)   --->   "%b_load_278 = load i32* %b_addr_278, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3026 'load' 'b_load_278' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_141 : Operation 3027 [1/1] (2.55ns)   --->   "%add_ln7_278 = add nsw i32 %a_load_278, %b_load_278" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3027 'add' 'add_ln7_278' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3028 [1/2] (3.25ns)   --->   "%a_load_279 = load i32* %a_addr_279, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3028 'load' 'a_load_279' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_141 : Operation 3029 [1/2] (3.25ns)   --->   "%b_load_279 = load i32* %b_addr_279, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3029 'load' 'b_load_279' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_141 : Operation 3030 [1/1] (2.55ns)   --->   "%add_ln7_279 = add nsw i32 %a_load_279, %b_load_279" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3030 'add' 'add_ln7_279' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3031 [1/1] (0.00ns)   --->   "%a_addr_280 = getelementptr [1024 x i32]* %a, i64 0, i64 280" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3031 'getelementptr' 'a_addr_280' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3032 [2/2] (3.25ns)   --->   "%a_load_280 = load i32* %a_addr_280, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3032 'load' 'a_load_280' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_141 : Operation 3033 [1/1] (0.00ns)   --->   "%b_addr_280 = getelementptr [1024 x i32]* %b, i64 0, i64 280" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3033 'getelementptr' 'b_addr_280' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3034 [2/2] (3.25ns)   --->   "%b_load_280 = load i32* %b_addr_280, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3034 'load' 'b_load_280' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_141 : Operation 3035 [1/1] (0.00ns)   --->   "%a_addr_281 = getelementptr [1024 x i32]* %a, i64 0, i64 281" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3035 'getelementptr' 'a_addr_281' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3036 [2/2] (3.25ns)   --->   "%a_load_281 = load i32* %a_addr_281, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3036 'load' 'a_load_281' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_141 : Operation 3037 [1/1] (0.00ns)   --->   "%b_addr_281 = getelementptr [1024 x i32]* %b, i64 0, i64 281" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3037 'getelementptr' 'b_addr_281' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 3038 [2/2] (3.25ns)   --->   "%b_load_281 = load i32* %b_addr_281, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3038 'load' 'b_load_281' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 142 <SV = 141> <Delay = 5.80>
ST_142 : Operation 3039 [1/1] (0.00ns)   --->   "%c_addr_278 = getelementptr [1024 x i32]* %c, i64 0, i64 278" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3039 'getelementptr' 'c_addr_278' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3040 [1/1] (3.25ns)   --->   "store i32 %add_ln7_278, i32* %c_addr_278, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3040 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_142 : Operation 3041 [1/1] (0.00ns)   --->   "%c_addr_279 = getelementptr [1024 x i32]* %c, i64 0, i64 279" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3041 'getelementptr' 'c_addr_279' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3042 [1/1] (3.25ns)   --->   "store i32 %add_ln7_279, i32* %c_addr_279, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3042 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_142 : Operation 3043 [1/2] (3.25ns)   --->   "%a_load_280 = load i32* %a_addr_280, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3043 'load' 'a_load_280' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_142 : Operation 3044 [1/2] (3.25ns)   --->   "%b_load_280 = load i32* %b_addr_280, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3044 'load' 'b_load_280' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_142 : Operation 3045 [1/1] (2.55ns)   --->   "%add_ln7_280 = add nsw i32 %a_load_280, %b_load_280" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3045 'add' 'add_ln7_280' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3046 [1/2] (3.25ns)   --->   "%a_load_281 = load i32* %a_addr_281, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3046 'load' 'a_load_281' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_142 : Operation 3047 [1/2] (3.25ns)   --->   "%b_load_281 = load i32* %b_addr_281, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3047 'load' 'b_load_281' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_142 : Operation 3048 [1/1] (2.55ns)   --->   "%add_ln7_281 = add nsw i32 %a_load_281, %b_load_281" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3048 'add' 'add_ln7_281' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3049 [1/1] (0.00ns)   --->   "%a_addr_282 = getelementptr [1024 x i32]* %a, i64 0, i64 282" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3049 'getelementptr' 'a_addr_282' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3050 [2/2] (3.25ns)   --->   "%a_load_282 = load i32* %a_addr_282, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3050 'load' 'a_load_282' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_142 : Operation 3051 [1/1] (0.00ns)   --->   "%b_addr_282 = getelementptr [1024 x i32]* %b, i64 0, i64 282" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3051 'getelementptr' 'b_addr_282' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3052 [2/2] (3.25ns)   --->   "%b_load_282 = load i32* %b_addr_282, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3052 'load' 'b_load_282' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_142 : Operation 3053 [1/1] (0.00ns)   --->   "%a_addr_283 = getelementptr [1024 x i32]* %a, i64 0, i64 283" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3053 'getelementptr' 'a_addr_283' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3054 [2/2] (3.25ns)   --->   "%a_load_283 = load i32* %a_addr_283, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3054 'load' 'a_load_283' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_142 : Operation 3055 [1/1] (0.00ns)   --->   "%b_addr_283 = getelementptr [1024 x i32]* %b, i64 0, i64 283" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3055 'getelementptr' 'b_addr_283' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 3056 [2/2] (3.25ns)   --->   "%b_load_283 = load i32* %b_addr_283, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3056 'load' 'b_load_283' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 143 <SV = 142> <Delay = 5.80>
ST_143 : Operation 3057 [1/1] (0.00ns)   --->   "%c_addr_280 = getelementptr [1024 x i32]* %c, i64 0, i64 280" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3057 'getelementptr' 'c_addr_280' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3058 [1/1] (3.25ns)   --->   "store i32 %add_ln7_280, i32* %c_addr_280, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3058 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_143 : Operation 3059 [1/1] (0.00ns)   --->   "%c_addr_281 = getelementptr [1024 x i32]* %c, i64 0, i64 281" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3059 'getelementptr' 'c_addr_281' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3060 [1/1] (3.25ns)   --->   "store i32 %add_ln7_281, i32* %c_addr_281, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3060 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_143 : Operation 3061 [1/2] (3.25ns)   --->   "%a_load_282 = load i32* %a_addr_282, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3061 'load' 'a_load_282' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_143 : Operation 3062 [1/2] (3.25ns)   --->   "%b_load_282 = load i32* %b_addr_282, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3062 'load' 'b_load_282' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_143 : Operation 3063 [1/1] (2.55ns)   --->   "%add_ln7_282 = add nsw i32 %a_load_282, %b_load_282" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3063 'add' 'add_ln7_282' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3064 [1/2] (3.25ns)   --->   "%a_load_283 = load i32* %a_addr_283, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3064 'load' 'a_load_283' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_143 : Operation 3065 [1/2] (3.25ns)   --->   "%b_load_283 = load i32* %b_addr_283, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3065 'load' 'b_load_283' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_143 : Operation 3066 [1/1] (2.55ns)   --->   "%add_ln7_283 = add nsw i32 %a_load_283, %b_load_283" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3066 'add' 'add_ln7_283' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3067 [1/1] (0.00ns)   --->   "%a_addr_284 = getelementptr [1024 x i32]* %a, i64 0, i64 284" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3067 'getelementptr' 'a_addr_284' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3068 [2/2] (3.25ns)   --->   "%a_load_284 = load i32* %a_addr_284, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3068 'load' 'a_load_284' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_143 : Operation 3069 [1/1] (0.00ns)   --->   "%b_addr_284 = getelementptr [1024 x i32]* %b, i64 0, i64 284" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3069 'getelementptr' 'b_addr_284' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3070 [2/2] (3.25ns)   --->   "%b_load_284 = load i32* %b_addr_284, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3070 'load' 'b_load_284' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_143 : Operation 3071 [1/1] (0.00ns)   --->   "%a_addr_285 = getelementptr [1024 x i32]* %a, i64 0, i64 285" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3071 'getelementptr' 'a_addr_285' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3072 [2/2] (3.25ns)   --->   "%a_load_285 = load i32* %a_addr_285, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3072 'load' 'a_load_285' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_143 : Operation 3073 [1/1] (0.00ns)   --->   "%b_addr_285 = getelementptr [1024 x i32]* %b, i64 0, i64 285" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3073 'getelementptr' 'b_addr_285' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 3074 [2/2] (3.25ns)   --->   "%b_load_285 = load i32* %b_addr_285, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3074 'load' 'b_load_285' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 144 <SV = 143> <Delay = 5.80>
ST_144 : Operation 3075 [1/1] (0.00ns)   --->   "%c_addr_282 = getelementptr [1024 x i32]* %c, i64 0, i64 282" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3075 'getelementptr' 'c_addr_282' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3076 [1/1] (3.25ns)   --->   "store i32 %add_ln7_282, i32* %c_addr_282, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3076 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 3077 [1/1] (0.00ns)   --->   "%c_addr_283 = getelementptr [1024 x i32]* %c, i64 0, i64 283" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3077 'getelementptr' 'c_addr_283' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3078 [1/1] (3.25ns)   --->   "store i32 %add_ln7_283, i32* %c_addr_283, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3078 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 3079 [1/2] (3.25ns)   --->   "%a_load_284 = load i32* %a_addr_284, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3079 'load' 'a_load_284' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 3080 [1/2] (3.25ns)   --->   "%b_load_284 = load i32* %b_addr_284, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3080 'load' 'b_load_284' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 3081 [1/1] (2.55ns)   --->   "%add_ln7_284 = add nsw i32 %a_load_284, %b_load_284" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3081 'add' 'add_ln7_284' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3082 [1/2] (3.25ns)   --->   "%a_load_285 = load i32* %a_addr_285, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3082 'load' 'a_load_285' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 3083 [1/2] (3.25ns)   --->   "%b_load_285 = load i32* %b_addr_285, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3083 'load' 'b_load_285' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 3084 [1/1] (2.55ns)   --->   "%add_ln7_285 = add nsw i32 %a_load_285, %b_load_285" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3084 'add' 'add_ln7_285' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3085 [1/1] (0.00ns)   --->   "%a_addr_286 = getelementptr [1024 x i32]* %a, i64 0, i64 286" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3085 'getelementptr' 'a_addr_286' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3086 [2/2] (3.25ns)   --->   "%a_load_286 = load i32* %a_addr_286, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3086 'load' 'a_load_286' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 3087 [1/1] (0.00ns)   --->   "%b_addr_286 = getelementptr [1024 x i32]* %b, i64 0, i64 286" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3087 'getelementptr' 'b_addr_286' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3088 [2/2] (3.25ns)   --->   "%b_load_286 = load i32* %b_addr_286, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3088 'load' 'b_load_286' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 3089 [1/1] (0.00ns)   --->   "%a_addr_287 = getelementptr [1024 x i32]* %a, i64 0, i64 287" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3089 'getelementptr' 'a_addr_287' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3090 [2/2] (3.25ns)   --->   "%a_load_287 = load i32* %a_addr_287, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3090 'load' 'a_load_287' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 3091 [1/1] (0.00ns)   --->   "%b_addr_287 = getelementptr [1024 x i32]* %b, i64 0, i64 287" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3091 'getelementptr' 'b_addr_287' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 3092 [2/2] (3.25ns)   --->   "%b_load_287 = load i32* %b_addr_287, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3092 'load' 'b_load_287' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 145 <SV = 144> <Delay = 5.80>
ST_145 : Operation 3093 [1/1] (0.00ns)   --->   "%c_addr_284 = getelementptr [1024 x i32]* %c, i64 0, i64 284" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3093 'getelementptr' 'c_addr_284' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3094 [1/1] (3.25ns)   --->   "store i32 %add_ln7_284, i32* %c_addr_284, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3094 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_145 : Operation 3095 [1/1] (0.00ns)   --->   "%c_addr_285 = getelementptr [1024 x i32]* %c, i64 0, i64 285" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3095 'getelementptr' 'c_addr_285' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3096 [1/1] (3.25ns)   --->   "store i32 %add_ln7_285, i32* %c_addr_285, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3096 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_145 : Operation 3097 [1/2] (3.25ns)   --->   "%a_load_286 = load i32* %a_addr_286, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3097 'load' 'a_load_286' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_145 : Operation 3098 [1/2] (3.25ns)   --->   "%b_load_286 = load i32* %b_addr_286, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3098 'load' 'b_load_286' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_145 : Operation 3099 [1/1] (2.55ns)   --->   "%add_ln7_286 = add nsw i32 %a_load_286, %b_load_286" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3099 'add' 'add_ln7_286' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3100 [1/2] (3.25ns)   --->   "%a_load_287 = load i32* %a_addr_287, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3100 'load' 'a_load_287' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_145 : Operation 3101 [1/2] (3.25ns)   --->   "%b_load_287 = load i32* %b_addr_287, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3101 'load' 'b_load_287' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_145 : Operation 3102 [1/1] (2.55ns)   --->   "%add_ln7_287 = add nsw i32 %a_load_287, %b_load_287" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3102 'add' 'add_ln7_287' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3103 [1/1] (0.00ns)   --->   "%a_addr_288 = getelementptr [1024 x i32]* %a, i64 0, i64 288" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3103 'getelementptr' 'a_addr_288' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3104 [2/2] (3.25ns)   --->   "%a_load_288 = load i32* %a_addr_288, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3104 'load' 'a_load_288' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_145 : Operation 3105 [1/1] (0.00ns)   --->   "%b_addr_288 = getelementptr [1024 x i32]* %b, i64 0, i64 288" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3105 'getelementptr' 'b_addr_288' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3106 [2/2] (3.25ns)   --->   "%b_load_288 = load i32* %b_addr_288, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3106 'load' 'b_load_288' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_145 : Operation 3107 [1/1] (0.00ns)   --->   "%a_addr_289 = getelementptr [1024 x i32]* %a, i64 0, i64 289" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3107 'getelementptr' 'a_addr_289' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3108 [2/2] (3.25ns)   --->   "%a_load_289 = load i32* %a_addr_289, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3108 'load' 'a_load_289' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_145 : Operation 3109 [1/1] (0.00ns)   --->   "%b_addr_289 = getelementptr [1024 x i32]* %b, i64 0, i64 289" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3109 'getelementptr' 'b_addr_289' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 3110 [2/2] (3.25ns)   --->   "%b_load_289 = load i32* %b_addr_289, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3110 'load' 'b_load_289' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 146 <SV = 145> <Delay = 5.80>
ST_146 : Operation 3111 [1/1] (0.00ns)   --->   "%c_addr_286 = getelementptr [1024 x i32]* %c, i64 0, i64 286" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3111 'getelementptr' 'c_addr_286' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3112 [1/1] (3.25ns)   --->   "store i32 %add_ln7_286, i32* %c_addr_286, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3112 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_146 : Operation 3113 [1/1] (0.00ns)   --->   "%c_addr_287 = getelementptr [1024 x i32]* %c, i64 0, i64 287" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3113 'getelementptr' 'c_addr_287' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3114 [1/1] (3.25ns)   --->   "store i32 %add_ln7_287, i32* %c_addr_287, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3114 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_146 : Operation 3115 [1/2] (3.25ns)   --->   "%a_load_288 = load i32* %a_addr_288, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3115 'load' 'a_load_288' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_146 : Operation 3116 [1/2] (3.25ns)   --->   "%b_load_288 = load i32* %b_addr_288, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3116 'load' 'b_load_288' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_146 : Operation 3117 [1/1] (2.55ns)   --->   "%add_ln7_288 = add nsw i32 %a_load_288, %b_load_288" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3117 'add' 'add_ln7_288' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3118 [1/2] (3.25ns)   --->   "%a_load_289 = load i32* %a_addr_289, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3118 'load' 'a_load_289' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_146 : Operation 3119 [1/2] (3.25ns)   --->   "%b_load_289 = load i32* %b_addr_289, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3119 'load' 'b_load_289' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_146 : Operation 3120 [1/1] (2.55ns)   --->   "%add_ln7_289 = add nsw i32 %a_load_289, %b_load_289" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3120 'add' 'add_ln7_289' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3121 [1/1] (0.00ns)   --->   "%a_addr_290 = getelementptr [1024 x i32]* %a, i64 0, i64 290" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3121 'getelementptr' 'a_addr_290' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3122 [2/2] (3.25ns)   --->   "%a_load_290 = load i32* %a_addr_290, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3122 'load' 'a_load_290' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_146 : Operation 3123 [1/1] (0.00ns)   --->   "%b_addr_290 = getelementptr [1024 x i32]* %b, i64 0, i64 290" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3123 'getelementptr' 'b_addr_290' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3124 [2/2] (3.25ns)   --->   "%b_load_290 = load i32* %b_addr_290, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3124 'load' 'b_load_290' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_146 : Operation 3125 [1/1] (0.00ns)   --->   "%a_addr_291 = getelementptr [1024 x i32]* %a, i64 0, i64 291" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3125 'getelementptr' 'a_addr_291' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3126 [2/2] (3.25ns)   --->   "%a_load_291 = load i32* %a_addr_291, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3126 'load' 'a_load_291' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_146 : Operation 3127 [1/1] (0.00ns)   --->   "%b_addr_291 = getelementptr [1024 x i32]* %b, i64 0, i64 291" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3127 'getelementptr' 'b_addr_291' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 3128 [2/2] (3.25ns)   --->   "%b_load_291 = load i32* %b_addr_291, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3128 'load' 'b_load_291' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 147 <SV = 146> <Delay = 5.80>
ST_147 : Operation 3129 [1/1] (0.00ns)   --->   "%c_addr_288 = getelementptr [1024 x i32]* %c, i64 0, i64 288" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3129 'getelementptr' 'c_addr_288' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3130 [1/1] (3.25ns)   --->   "store i32 %add_ln7_288, i32* %c_addr_288, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3130 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 3131 [1/1] (0.00ns)   --->   "%c_addr_289 = getelementptr [1024 x i32]* %c, i64 0, i64 289" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3131 'getelementptr' 'c_addr_289' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3132 [1/1] (3.25ns)   --->   "store i32 %add_ln7_289, i32* %c_addr_289, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 3133 [1/2] (3.25ns)   --->   "%a_load_290 = load i32* %a_addr_290, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3133 'load' 'a_load_290' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 3134 [1/2] (3.25ns)   --->   "%b_load_290 = load i32* %b_addr_290, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3134 'load' 'b_load_290' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 3135 [1/1] (2.55ns)   --->   "%add_ln7_290 = add nsw i32 %a_load_290, %b_load_290" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3135 'add' 'add_ln7_290' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3136 [1/2] (3.25ns)   --->   "%a_load_291 = load i32* %a_addr_291, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3136 'load' 'a_load_291' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 3137 [1/2] (3.25ns)   --->   "%b_load_291 = load i32* %b_addr_291, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3137 'load' 'b_load_291' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 3138 [1/1] (2.55ns)   --->   "%add_ln7_291 = add nsw i32 %a_load_291, %b_load_291" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3138 'add' 'add_ln7_291' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3139 [1/1] (0.00ns)   --->   "%a_addr_292 = getelementptr [1024 x i32]* %a, i64 0, i64 292" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3139 'getelementptr' 'a_addr_292' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3140 [2/2] (3.25ns)   --->   "%a_load_292 = load i32* %a_addr_292, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3140 'load' 'a_load_292' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 3141 [1/1] (0.00ns)   --->   "%b_addr_292 = getelementptr [1024 x i32]* %b, i64 0, i64 292" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3141 'getelementptr' 'b_addr_292' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3142 [2/2] (3.25ns)   --->   "%b_load_292 = load i32* %b_addr_292, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3142 'load' 'b_load_292' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 3143 [1/1] (0.00ns)   --->   "%a_addr_293 = getelementptr [1024 x i32]* %a, i64 0, i64 293" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3143 'getelementptr' 'a_addr_293' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3144 [2/2] (3.25ns)   --->   "%a_load_293 = load i32* %a_addr_293, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3144 'load' 'a_load_293' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 3145 [1/1] (0.00ns)   --->   "%b_addr_293 = getelementptr [1024 x i32]* %b, i64 0, i64 293" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3145 'getelementptr' 'b_addr_293' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 3146 [2/2] (3.25ns)   --->   "%b_load_293 = load i32* %b_addr_293, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3146 'load' 'b_load_293' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 148 <SV = 147> <Delay = 5.80>
ST_148 : Operation 3147 [1/1] (0.00ns)   --->   "%c_addr_290 = getelementptr [1024 x i32]* %c, i64 0, i64 290" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3147 'getelementptr' 'c_addr_290' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3148 [1/1] (3.25ns)   --->   "store i32 %add_ln7_290, i32* %c_addr_290, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3148 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 3149 [1/1] (0.00ns)   --->   "%c_addr_291 = getelementptr [1024 x i32]* %c, i64 0, i64 291" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3149 'getelementptr' 'c_addr_291' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3150 [1/1] (3.25ns)   --->   "store i32 %add_ln7_291, i32* %c_addr_291, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3150 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 3151 [1/2] (3.25ns)   --->   "%a_load_292 = load i32* %a_addr_292, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3151 'load' 'a_load_292' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 3152 [1/2] (3.25ns)   --->   "%b_load_292 = load i32* %b_addr_292, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3152 'load' 'b_load_292' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 3153 [1/1] (2.55ns)   --->   "%add_ln7_292 = add nsw i32 %a_load_292, %b_load_292" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3153 'add' 'add_ln7_292' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3154 [1/2] (3.25ns)   --->   "%a_load_293 = load i32* %a_addr_293, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3154 'load' 'a_load_293' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 3155 [1/2] (3.25ns)   --->   "%b_load_293 = load i32* %b_addr_293, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3155 'load' 'b_load_293' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 3156 [1/1] (2.55ns)   --->   "%add_ln7_293 = add nsw i32 %a_load_293, %b_load_293" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3156 'add' 'add_ln7_293' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3157 [1/1] (0.00ns)   --->   "%a_addr_294 = getelementptr [1024 x i32]* %a, i64 0, i64 294" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3157 'getelementptr' 'a_addr_294' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3158 [2/2] (3.25ns)   --->   "%a_load_294 = load i32* %a_addr_294, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3158 'load' 'a_load_294' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 3159 [1/1] (0.00ns)   --->   "%b_addr_294 = getelementptr [1024 x i32]* %b, i64 0, i64 294" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3159 'getelementptr' 'b_addr_294' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3160 [2/2] (3.25ns)   --->   "%b_load_294 = load i32* %b_addr_294, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3160 'load' 'b_load_294' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 3161 [1/1] (0.00ns)   --->   "%a_addr_295 = getelementptr [1024 x i32]* %a, i64 0, i64 295" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3161 'getelementptr' 'a_addr_295' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3162 [2/2] (3.25ns)   --->   "%a_load_295 = load i32* %a_addr_295, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3162 'load' 'a_load_295' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 3163 [1/1] (0.00ns)   --->   "%b_addr_295 = getelementptr [1024 x i32]* %b, i64 0, i64 295" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3163 'getelementptr' 'b_addr_295' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 3164 [2/2] (3.25ns)   --->   "%b_load_295 = load i32* %b_addr_295, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3164 'load' 'b_load_295' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 149 <SV = 148> <Delay = 5.80>
ST_149 : Operation 3165 [1/1] (0.00ns)   --->   "%c_addr_292 = getelementptr [1024 x i32]* %c, i64 0, i64 292" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3165 'getelementptr' 'c_addr_292' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3166 [1/1] (3.25ns)   --->   "store i32 %add_ln7_292, i32* %c_addr_292, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3166 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 3167 [1/1] (0.00ns)   --->   "%c_addr_293 = getelementptr [1024 x i32]* %c, i64 0, i64 293" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3167 'getelementptr' 'c_addr_293' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3168 [1/1] (3.25ns)   --->   "store i32 %add_ln7_293, i32* %c_addr_293, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3168 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 3169 [1/2] (3.25ns)   --->   "%a_load_294 = load i32* %a_addr_294, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3169 'load' 'a_load_294' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 3170 [1/2] (3.25ns)   --->   "%b_load_294 = load i32* %b_addr_294, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3170 'load' 'b_load_294' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 3171 [1/1] (2.55ns)   --->   "%add_ln7_294 = add nsw i32 %a_load_294, %b_load_294" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3171 'add' 'add_ln7_294' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3172 [1/2] (3.25ns)   --->   "%a_load_295 = load i32* %a_addr_295, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3172 'load' 'a_load_295' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 3173 [1/2] (3.25ns)   --->   "%b_load_295 = load i32* %b_addr_295, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3173 'load' 'b_load_295' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 3174 [1/1] (2.55ns)   --->   "%add_ln7_295 = add nsw i32 %a_load_295, %b_load_295" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3174 'add' 'add_ln7_295' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3175 [1/1] (0.00ns)   --->   "%a_addr_296 = getelementptr [1024 x i32]* %a, i64 0, i64 296" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3175 'getelementptr' 'a_addr_296' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3176 [2/2] (3.25ns)   --->   "%a_load_296 = load i32* %a_addr_296, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3176 'load' 'a_load_296' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 3177 [1/1] (0.00ns)   --->   "%b_addr_296 = getelementptr [1024 x i32]* %b, i64 0, i64 296" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3177 'getelementptr' 'b_addr_296' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3178 [2/2] (3.25ns)   --->   "%b_load_296 = load i32* %b_addr_296, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3178 'load' 'b_load_296' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 3179 [1/1] (0.00ns)   --->   "%a_addr_297 = getelementptr [1024 x i32]* %a, i64 0, i64 297" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3179 'getelementptr' 'a_addr_297' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3180 [2/2] (3.25ns)   --->   "%a_load_297 = load i32* %a_addr_297, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3180 'load' 'a_load_297' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 3181 [1/1] (0.00ns)   --->   "%b_addr_297 = getelementptr [1024 x i32]* %b, i64 0, i64 297" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3181 'getelementptr' 'b_addr_297' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 3182 [2/2] (3.25ns)   --->   "%b_load_297 = load i32* %b_addr_297, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3182 'load' 'b_load_297' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 150 <SV = 149> <Delay = 5.80>
ST_150 : Operation 3183 [1/1] (0.00ns)   --->   "%c_addr_294 = getelementptr [1024 x i32]* %c, i64 0, i64 294" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3183 'getelementptr' 'c_addr_294' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3184 [1/1] (3.25ns)   --->   "store i32 %add_ln7_294, i32* %c_addr_294, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3184 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_150 : Operation 3185 [1/1] (0.00ns)   --->   "%c_addr_295 = getelementptr [1024 x i32]* %c, i64 0, i64 295" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3185 'getelementptr' 'c_addr_295' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3186 [1/1] (3.25ns)   --->   "store i32 %add_ln7_295, i32* %c_addr_295, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3186 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_150 : Operation 3187 [1/2] (3.25ns)   --->   "%a_load_296 = load i32* %a_addr_296, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3187 'load' 'a_load_296' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_150 : Operation 3188 [1/2] (3.25ns)   --->   "%b_load_296 = load i32* %b_addr_296, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3188 'load' 'b_load_296' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_150 : Operation 3189 [1/1] (2.55ns)   --->   "%add_ln7_296 = add nsw i32 %a_load_296, %b_load_296" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3189 'add' 'add_ln7_296' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3190 [1/2] (3.25ns)   --->   "%a_load_297 = load i32* %a_addr_297, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3190 'load' 'a_load_297' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_150 : Operation 3191 [1/2] (3.25ns)   --->   "%b_load_297 = load i32* %b_addr_297, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3191 'load' 'b_load_297' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_150 : Operation 3192 [1/1] (2.55ns)   --->   "%add_ln7_297 = add nsw i32 %a_load_297, %b_load_297" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3192 'add' 'add_ln7_297' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3193 [1/1] (0.00ns)   --->   "%a_addr_298 = getelementptr [1024 x i32]* %a, i64 0, i64 298" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3193 'getelementptr' 'a_addr_298' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3194 [2/2] (3.25ns)   --->   "%a_load_298 = load i32* %a_addr_298, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3194 'load' 'a_load_298' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_150 : Operation 3195 [1/1] (0.00ns)   --->   "%b_addr_298 = getelementptr [1024 x i32]* %b, i64 0, i64 298" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3195 'getelementptr' 'b_addr_298' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3196 [2/2] (3.25ns)   --->   "%b_load_298 = load i32* %b_addr_298, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3196 'load' 'b_load_298' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_150 : Operation 3197 [1/1] (0.00ns)   --->   "%a_addr_299 = getelementptr [1024 x i32]* %a, i64 0, i64 299" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3197 'getelementptr' 'a_addr_299' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3198 [2/2] (3.25ns)   --->   "%a_load_299 = load i32* %a_addr_299, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3198 'load' 'a_load_299' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_150 : Operation 3199 [1/1] (0.00ns)   --->   "%b_addr_299 = getelementptr [1024 x i32]* %b, i64 0, i64 299" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3199 'getelementptr' 'b_addr_299' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 3200 [2/2] (3.25ns)   --->   "%b_load_299 = load i32* %b_addr_299, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3200 'load' 'b_load_299' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 151 <SV = 150> <Delay = 5.80>
ST_151 : Operation 3201 [1/1] (0.00ns)   --->   "%c_addr_296 = getelementptr [1024 x i32]* %c, i64 0, i64 296" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3201 'getelementptr' 'c_addr_296' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 3202 [1/1] (3.25ns)   --->   "store i32 %add_ln7_296, i32* %c_addr_296, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3202 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_151 : Operation 3203 [1/1] (0.00ns)   --->   "%c_addr_297 = getelementptr [1024 x i32]* %c, i64 0, i64 297" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3203 'getelementptr' 'c_addr_297' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 3204 [1/1] (3.25ns)   --->   "store i32 %add_ln7_297, i32* %c_addr_297, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3204 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_151 : Operation 3205 [1/2] (3.25ns)   --->   "%a_load_298 = load i32* %a_addr_298, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3205 'load' 'a_load_298' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_151 : Operation 3206 [1/2] (3.25ns)   --->   "%b_load_298 = load i32* %b_addr_298, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3206 'load' 'b_load_298' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_151 : Operation 3207 [1/1] (2.55ns)   --->   "%add_ln7_298 = add nsw i32 %a_load_298, %b_load_298" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3207 'add' 'add_ln7_298' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3208 [1/2] (3.25ns)   --->   "%a_load_299 = load i32* %a_addr_299, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3208 'load' 'a_load_299' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_151 : Operation 3209 [1/2] (3.25ns)   --->   "%b_load_299 = load i32* %b_addr_299, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3209 'load' 'b_load_299' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_151 : Operation 3210 [1/1] (2.55ns)   --->   "%add_ln7_299 = add nsw i32 %a_load_299, %b_load_299" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3210 'add' 'add_ln7_299' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3211 [1/1] (0.00ns)   --->   "%a_addr_300 = getelementptr [1024 x i32]* %a, i64 0, i64 300" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3211 'getelementptr' 'a_addr_300' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 3212 [2/2] (3.25ns)   --->   "%a_load_300 = load i32* %a_addr_300, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3212 'load' 'a_load_300' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_151 : Operation 3213 [1/1] (0.00ns)   --->   "%b_addr_300 = getelementptr [1024 x i32]* %b, i64 0, i64 300" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3213 'getelementptr' 'b_addr_300' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 3214 [2/2] (3.25ns)   --->   "%b_load_300 = load i32* %b_addr_300, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3214 'load' 'b_load_300' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_151 : Operation 3215 [1/1] (0.00ns)   --->   "%a_addr_301 = getelementptr [1024 x i32]* %a, i64 0, i64 301" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3215 'getelementptr' 'a_addr_301' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 3216 [2/2] (3.25ns)   --->   "%a_load_301 = load i32* %a_addr_301, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3216 'load' 'a_load_301' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_151 : Operation 3217 [1/1] (0.00ns)   --->   "%b_addr_301 = getelementptr [1024 x i32]* %b, i64 0, i64 301" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3217 'getelementptr' 'b_addr_301' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 3218 [2/2] (3.25ns)   --->   "%b_load_301 = load i32* %b_addr_301, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3218 'load' 'b_load_301' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 152 <SV = 151> <Delay = 5.80>
ST_152 : Operation 3219 [1/1] (0.00ns)   --->   "%c_addr_298 = getelementptr [1024 x i32]* %c, i64 0, i64 298" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3219 'getelementptr' 'c_addr_298' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 3220 [1/1] (3.25ns)   --->   "store i32 %add_ln7_298, i32* %c_addr_298, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3220 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_152 : Operation 3221 [1/1] (0.00ns)   --->   "%c_addr_299 = getelementptr [1024 x i32]* %c, i64 0, i64 299" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3221 'getelementptr' 'c_addr_299' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 3222 [1/1] (3.25ns)   --->   "store i32 %add_ln7_299, i32* %c_addr_299, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3222 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_152 : Operation 3223 [1/2] (3.25ns)   --->   "%a_load_300 = load i32* %a_addr_300, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3223 'load' 'a_load_300' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_152 : Operation 3224 [1/2] (3.25ns)   --->   "%b_load_300 = load i32* %b_addr_300, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3224 'load' 'b_load_300' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_152 : Operation 3225 [1/1] (2.55ns)   --->   "%add_ln7_300 = add nsw i32 %a_load_300, %b_load_300" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3225 'add' 'add_ln7_300' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3226 [1/2] (3.25ns)   --->   "%a_load_301 = load i32* %a_addr_301, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3226 'load' 'a_load_301' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_152 : Operation 3227 [1/2] (3.25ns)   --->   "%b_load_301 = load i32* %b_addr_301, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3227 'load' 'b_load_301' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_152 : Operation 3228 [1/1] (2.55ns)   --->   "%add_ln7_301 = add nsw i32 %a_load_301, %b_load_301" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3228 'add' 'add_ln7_301' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3229 [1/1] (0.00ns)   --->   "%a_addr_302 = getelementptr [1024 x i32]* %a, i64 0, i64 302" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3229 'getelementptr' 'a_addr_302' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 3230 [2/2] (3.25ns)   --->   "%a_load_302 = load i32* %a_addr_302, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3230 'load' 'a_load_302' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_152 : Operation 3231 [1/1] (0.00ns)   --->   "%b_addr_302 = getelementptr [1024 x i32]* %b, i64 0, i64 302" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3231 'getelementptr' 'b_addr_302' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 3232 [2/2] (3.25ns)   --->   "%b_load_302 = load i32* %b_addr_302, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3232 'load' 'b_load_302' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_152 : Operation 3233 [1/1] (0.00ns)   --->   "%a_addr_303 = getelementptr [1024 x i32]* %a, i64 0, i64 303" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3233 'getelementptr' 'a_addr_303' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 3234 [2/2] (3.25ns)   --->   "%a_load_303 = load i32* %a_addr_303, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3234 'load' 'a_load_303' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_152 : Operation 3235 [1/1] (0.00ns)   --->   "%b_addr_303 = getelementptr [1024 x i32]* %b, i64 0, i64 303" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3235 'getelementptr' 'b_addr_303' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 3236 [2/2] (3.25ns)   --->   "%b_load_303 = load i32* %b_addr_303, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3236 'load' 'b_load_303' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 153 <SV = 152> <Delay = 5.80>
ST_153 : Operation 3237 [1/1] (0.00ns)   --->   "%c_addr_300 = getelementptr [1024 x i32]* %c, i64 0, i64 300" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3237 'getelementptr' 'c_addr_300' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 3238 [1/1] (3.25ns)   --->   "store i32 %add_ln7_300, i32* %c_addr_300, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3238 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_153 : Operation 3239 [1/1] (0.00ns)   --->   "%c_addr_301 = getelementptr [1024 x i32]* %c, i64 0, i64 301" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3239 'getelementptr' 'c_addr_301' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 3240 [1/1] (3.25ns)   --->   "store i32 %add_ln7_301, i32* %c_addr_301, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3240 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_153 : Operation 3241 [1/2] (3.25ns)   --->   "%a_load_302 = load i32* %a_addr_302, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3241 'load' 'a_load_302' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_153 : Operation 3242 [1/2] (3.25ns)   --->   "%b_load_302 = load i32* %b_addr_302, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3242 'load' 'b_load_302' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_153 : Operation 3243 [1/1] (2.55ns)   --->   "%add_ln7_302 = add nsw i32 %a_load_302, %b_load_302" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3243 'add' 'add_ln7_302' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3244 [1/2] (3.25ns)   --->   "%a_load_303 = load i32* %a_addr_303, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3244 'load' 'a_load_303' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_153 : Operation 3245 [1/2] (3.25ns)   --->   "%b_load_303 = load i32* %b_addr_303, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3245 'load' 'b_load_303' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_153 : Operation 3246 [1/1] (2.55ns)   --->   "%add_ln7_303 = add nsw i32 %a_load_303, %b_load_303" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3246 'add' 'add_ln7_303' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3247 [1/1] (0.00ns)   --->   "%a_addr_304 = getelementptr [1024 x i32]* %a, i64 0, i64 304" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3247 'getelementptr' 'a_addr_304' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 3248 [2/2] (3.25ns)   --->   "%a_load_304 = load i32* %a_addr_304, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3248 'load' 'a_load_304' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_153 : Operation 3249 [1/1] (0.00ns)   --->   "%b_addr_304 = getelementptr [1024 x i32]* %b, i64 0, i64 304" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3249 'getelementptr' 'b_addr_304' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 3250 [2/2] (3.25ns)   --->   "%b_load_304 = load i32* %b_addr_304, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3250 'load' 'b_load_304' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_153 : Operation 3251 [1/1] (0.00ns)   --->   "%a_addr_305 = getelementptr [1024 x i32]* %a, i64 0, i64 305" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3251 'getelementptr' 'a_addr_305' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 3252 [2/2] (3.25ns)   --->   "%a_load_305 = load i32* %a_addr_305, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3252 'load' 'a_load_305' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_153 : Operation 3253 [1/1] (0.00ns)   --->   "%b_addr_305 = getelementptr [1024 x i32]* %b, i64 0, i64 305" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3253 'getelementptr' 'b_addr_305' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 3254 [2/2] (3.25ns)   --->   "%b_load_305 = load i32* %b_addr_305, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3254 'load' 'b_load_305' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 154 <SV = 153> <Delay = 5.80>
ST_154 : Operation 3255 [1/1] (0.00ns)   --->   "%c_addr_302 = getelementptr [1024 x i32]* %c, i64 0, i64 302" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3255 'getelementptr' 'c_addr_302' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 3256 [1/1] (3.25ns)   --->   "store i32 %add_ln7_302, i32* %c_addr_302, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3256 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_154 : Operation 3257 [1/1] (0.00ns)   --->   "%c_addr_303 = getelementptr [1024 x i32]* %c, i64 0, i64 303" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3257 'getelementptr' 'c_addr_303' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 3258 [1/1] (3.25ns)   --->   "store i32 %add_ln7_303, i32* %c_addr_303, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3258 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_154 : Operation 3259 [1/2] (3.25ns)   --->   "%a_load_304 = load i32* %a_addr_304, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3259 'load' 'a_load_304' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_154 : Operation 3260 [1/2] (3.25ns)   --->   "%b_load_304 = load i32* %b_addr_304, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3260 'load' 'b_load_304' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_154 : Operation 3261 [1/1] (2.55ns)   --->   "%add_ln7_304 = add nsw i32 %a_load_304, %b_load_304" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3261 'add' 'add_ln7_304' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3262 [1/2] (3.25ns)   --->   "%a_load_305 = load i32* %a_addr_305, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3262 'load' 'a_load_305' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_154 : Operation 3263 [1/2] (3.25ns)   --->   "%b_load_305 = load i32* %b_addr_305, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3263 'load' 'b_load_305' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_154 : Operation 3264 [1/1] (2.55ns)   --->   "%add_ln7_305 = add nsw i32 %a_load_305, %b_load_305" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3264 'add' 'add_ln7_305' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3265 [1/1] (0.00ns)   --->   "%a_addr_306 = getelementptr [1024 x i32]* %a, i64 0, i64 306" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3265 'getelementptr' 'a_addr_306' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 3266 [2/2] (3.25ns)   --->   "%a_load_306 = load i32* %a_addr_306, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3266 'load' 'a_load_306' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_154 : Operation 3267 [1/1] (0.00ns)   --->   "%b_addr_306 = getelementptr [1024 x i32]* %b, i64 0, i64 306" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3267 'getelementptr' 'b_addr_306' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 3268 [2/2] (3.25ns)   --->   "%b_load_306 = load i32* %b_addr_306, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3268 'load' 'b_load_306' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_154 : Operation 3269 [1/1] (0.00ns)   --->   "%a_addr_307 = getelementptr [1024 x i32]* %a, i64 0, i64 307" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3269 'getelementptr' 'a_addr_307' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 3270 [2/2] (3.25ns)   --->   "%a_load_307 = load i32* %a_addr_307, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3270 'load' 'a_load_307' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_154 : Operation 3271 [1/1] (0.00ns)   --->   "%b_addr_307 = getelementptr [1024 x i32]* %b, i64 0, i64 307" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3271 'getelementptr' 'b_addr_307' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 3272 [2/2] (3.25ns)   --->   "%b_load_307 = load i32* %b_addr_307, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3272 'load' 'b_load_307' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 155 <SV = 154> <Delay = 5.80>
ST_155 : Operation 3273 [1/1] (0.00ns)   --->   "%c_addr_304 = getelementptr [1024 x i32]* %c, i64 0, i64 304" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3273 'getelementptr' 'c_addr_304' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 3274 [1/1] (3.25ns)   --->   "store i32 %add_ln7_304, i32* %c_addr_304, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3274 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_155 : Operation 3275 [1/1] (0.00ns)   --->   "%c_addr_305 = getelementptr [1024 x i32]* %c, i64 0, i64 305" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3275 'getelementptr' 'c_addr_305' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 3276 [1/1] (3.25ns)   --->   "store i32 %add_ln7_305, i32* %c_addr_305, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3276 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_155 : Operation 3277 [1/2] (3.25ns)   --->   "%a_load_306 = load i32* %a_addr_306, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3277 'load' 'a_load_306' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_155 : Operation 3278 [1/2] (3.25ns)   --->   "%b_load_306 = load i32* %b_addr_306, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3278 'load' 'b_load_306' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_155 : Operation 3279 [1/1] (2.55ns)   --->   "%add_ln7_306 = add nsw i32 %a_load_306, %b_load_306" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3279 'add' 'add_ln7_306' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3280 [1/2] (3.25ns)   --->   "%a_load_307 = load i32* %a_addr_307, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3280 'load' 'a_load_307' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_155 : Operation 3281 [1/2] (3.25ns)   --->   "%b_load_307 = load i32* %b_addr_307, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3281 'load' 'b_load_307' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_155 : Operation 3282 [1/1] (2.55ns)   --->   "%add_ln7_307 = add nsw i32 %a_load_307, %b_load_307" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3282 'add' 'add_ln7_307' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3283 [1/1] (0.00ns)   --->   "%a_addr_308 = getelementptr [1024 x i32]* %a, i64 0, i64 308" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3283 'getelementptr' 'a_addr_308' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 3284 [2/2] (3.25ns)   --->   "%a_load_308 = load i32* %a_addr_308, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3284 'load' 'a_load_308' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_155 : Operation 3285 [1/1] (0.00ns)   --->   "%b_addr_308 = getelementptr [1024 x i32]* %b, i64 0, i64 308" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3285 'getelementptr' 'b_addr_308' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 3286 [2/2] (3.25ns)   --->   "%b_load_308 = load i32* %b_addr_308, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3286 'load' 'b_load_308' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_155 : Operation 3287 [1/1] (0.00ns)   --->   "%a_addr_309 = getelementptr [1024 x i32]* %a, i64 0, i64 309" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3287 'getelementptr' 'a_addr_309' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 3288 [2/2] (3.25ns)   --->   "%a_load_309 = load i32* %a_addr_309, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3288 'load' 'a_load_309' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_155 : Operation 3289 [1/1] (0.00ns)   --->   "%b_addr_309 = getelementptr [1024 x i32]* %b, i64 0, i64 309" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3289 'getelementptr' 'b_addr_309' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 3290 [2/2] (3.25ns)   --->   "%b_load_309 = load i32* %b_addr_309, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3290 'load' 'b_load_309' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 156 <SV = 155> <Delay = 5.80>
ST_156 : Operation 3291 [1/1] (0.00ns)   --->   "%c_addr_306 = getelementptr [1024 x i32]* %c, i64 0, i64 306" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3291 'getelementptr' 'c_addr_306' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 3292 [1/1] (3.25ns)   --->   "store i32 %add_ln7_306, i32* %c_addr_306, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3292 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_156 : Operation 3293 [1/1] (0.00ns)   --->   "%c_addr_307 = getelementptr [1024 x i32]* %c, i64 0, i64 307" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3293 'getelementptr' 'c_addr_307' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 3294 [1/1] (3.25ns)   --->   "store i32 %add_ln7_307, i32* %c_addr_307, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3294 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_156 : Operation 3295 [1/2] (3.25ns)   --->   "%a_load_308 = load i32* %a_addr_308, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3295 'load' 'a_load_308' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_156 : Operation 3296 [1/2] (3.25ns)   --->   "%b_load_308 = load i32* %b_addr_308, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3296 'load' 'b_load_308' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_156 : Operation 3297 [1/1] (2.55ns)   --->   "%add_ln7_308 = add nsw i32 %a_load_308, %b_load_308" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3297 'add' 'add_ln7_308' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3298 [1/2] (3.25ns)   --->   "%a_load_309 = load i32* %a_addr_309, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3298 'load' 'a_load_309' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_156 : Operation 3299 [1/2] (3.25ns)   --->   "%b_load_309 = load i32* %b_addr_309, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3299 'load' 'b_load_309' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_156 : Operation 3300 [1/1] (2.55ns)   --->   "%add_ln7_309 = add nsw i32 %a_load_309, %b_load_309" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3300 'add' 'add_ln7_309' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3301 [1/1] (0.00ns)   --->   "%a_addr_310 = getelementptr [1024 x i32]* %a, i64 0, i64 310" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3301 'getelementptr' 'a_addr_310' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 3302 [2/2] (3.25ns)   --->   "%a_load_310 = load i32* %a_addr_310, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3302 'load' 'a_load_310' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_156 : Operation 3303 [1/1] (0.00ns)   --->   "%b_addr_310 = getelementptr [1024 x i32]* %b, i64 0, i64 310" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3303 'getelementptr' 'b_addr_310' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 3304 [2/2] (3.25ns)   --->   "%b_load_310 = load i32* %b_addr_310, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3304 'load' 'b_load_310' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_156 : Operation 3305 [1/1] (0.00ns)   --->   "%a_addr_311 = getelementptr [1024 x i32]* %a, i64 0, i64 311" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3305 'getelementptr' 'a_addr_311' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 3306 [2/2] (3.25ns)   --->   "%a_load_311 = load i32* %a_addr_311, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3306 'load' 'a_load_311' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_156 : Operation 3307 [1/1] (0.00ns)   --->   "%b_addr_311 = getelementptr [1024 x i32]* %b, i64 0, i64 311" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3307 'getelementptr' 'b_addr_311' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 3308 [2/2] (3.25ns)   --->   "%b_load_311 = load i32* %b_addr_311, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3308 'load' 'b_load_311' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 157 <SV = 156> <Delay = 5.80>
ST_157 : Operation 3309 [1/1] (0.00ns)   --->   "%c_addr_308 = getelementptr [1024 x i32]* %c, i64 0, i64 308" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3309 'getelementptr' 'c_addr_308' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 3310 [1/1] (3.25ns)   --->   "store i32 %add_ln7_308, i32* %c_addr_308, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3310 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_157 : Operation 3311 [1/1] (0.00ns)   --->   "%c_addr_309 = getelementptr [1024 x i32]* %c, i64 0, i64 309" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3311 'getelementptr' 'c_addr_309' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 3312 [1/1] (3.25ns)   --->   "store i32 %add_ln7_309, i32* %c_addr_309, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3312 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_157 : Operation 3313 [1/2] (3.25ns)   --->   "%a_load_310 = load i32* %a_addr_310, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3313 'load' 'a_load_310' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_157 : Operation 3314 [1/2] (3.25ns)   --->   "%b_load_310 = load i32* %b_addr_310, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3314 'load' 'b_load_310' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_157 : Operation 3315 [1/1] (2.55ns)   --->   "%add_ln7_310 = add nsw i32 %a_load_310, %b_load_310" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3315 'add' 'add_ln7_310' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3316 [1/2] (3.25ns)   --->   "%a_load_311 = load i32* %a_addr_311, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3316 'load' 'a_load_311' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_157 : Operation 3317 [1/2] (3.25ns)   --->   "%b_load_311 = load i32* %b_addr_311, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3317 'load' 'b_load_311' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_157 : Operation 3318 [1/1] (2.55ns)   --->   "%add_ln7_311 = add nsw i32 %a_load_311, %b_load_311" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3318 'add' 'add_ln7_311' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3319 [1/1] (0.00ns)   --->   "%a_addr_312 = getelementptr [1024 x i32]* %a, i64 0, i64 312" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3319 'getelementptr' 'a_addr_312' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 3320 [2/2] (3.25ns)   --->   "%a_load_312 = load i32* %a_addr_312, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3320 'load' 'a_load_312' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_157 : Operation 3321 [1/1] (0.00ns)   --->   "%b_addr_312 = getelementptr [1024 x i32]* %b, i64 0, i64 312" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3321 'getelementptr' 'b_addr_312' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 3322 [2/2] (3.25ns)   --->   "%b_load_312 = load i32* %b_addr_312, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3322 'load' 'b_load_312' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_157 : Operation 3323 [1/1] (0.00ns)   --->   "%a_addr_313 = getelementptr [1024 x i32]* %a, i64 0, i64 313" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3323 'getelementptr' 'a_addr_313' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 3324 [2/2] (3.25ns)   --->   "%a_load_313 = load i32* %a_addr_313, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3324 'load' 'a_load_313' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_157 : Operation 3325 [1/1] (0.00ns)   --->   "%b_addr_313 = getelementptr [1024 x i32]* %b, i64 0, i64 313" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3325 'getelementptr' 'b_addr_313' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 3326 [2/2] (3.25ns)   --->   "%b_load_313 = load i32* %b_addr_313, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3326 'load' 'b_load_313' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 158 <SV = 157> <Delay = 5.80>
ST_158 : Operation 3327 [1/1] (0.00ns)   --->   "%c_addr_310 = getelementptr [1024 x i32]* %c, i64 0, i64 310" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3327 'getelementptr' 'c_addr_310' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 3328 [1/1] (3.25ns)   --->   "store i32 %add_ln7_310, i32* %c_addr_310, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3328 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_158 : Operation 3329 [1/1] (0.00ns)   --->   "%c_addr_311 = getelementptr [1024 x i32]* %c, i64 0, i64 311" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3329 'getelementptr' 'c_addr_311' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 3330 [1/1] (3.25ns)   --->   "store i32 %add_ln7_311, i32* %c_addr_311, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3330 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_158 : Operation 3331 [1/2] (3.25ns)   --->   "%a_load_312 = load i32* %a_addr_312, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3331 'load' 'a_load_312' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_158 : Operation 3332 [1/2] (3.25ns)   --->   "%b_load_312 = load i32* %b_addr_312, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3332 'load' 'b_load_312' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_158 : Operation 3333 [1/1] (2.55ns)   --->   "%add_ln7_312 = add nsw i32 %a_load_312, %b_load_312" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3333 'add' 'add_ln7_312' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3334 [1/2] (3.25ns)   --->   "%a_load_313 = load i32* %a_addr_313, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3334 'load' 'a_load_313' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_158 : Operation 3335 [1/2] (3.25ns)   --->   "%b_load_313 = load i32* %b_addr_313, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3335 'load' 'b_load_313' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_158 : Operation 3336 [1/1] (2.55ns)   --->   "%add_ln7_313 = add nsw i32 %a_load_313, %b_load_313" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3336 'add' 'add_ln7_313' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3337 [1/1] (0.00ns)   --->   "%a_addr_314 = getelementptr [1024 x i32]* %a, i64 0, i64 314" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3337 'getelementptr' 'a_addr_314' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 3338 [2/2] (3.25ns)   --->   "%a_load_314 = load i32* %a_addr_314, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3338 'load' 'a_load_314' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_158 : Operation 3339 [1/1] (0.00ns)   --->   "%b_addr_314 = getelementptr [1024 x i32]* %b, i64 0, i64 314" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3339 'getelementptr' 'b_addr_314' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 3340 [2/2] (3.25ns)   --->   "%b_load_314 = load i32* %b_addr_314, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3340 'load' 'b_load_314' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_158 : Operation 3341 [1/1] (0.00ns)   --->   "%a_addr_315 = getelementptr [1024 x i32]* %a, i64 0, i64 315" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3341 'getelementptr' 'a_addr_315' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 3342 [2/2] (3.25ns)   --->   "%a_load_315 = load i32* %a_addr_315, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3342 'load' 'a_load_315' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_158 : Operation 3343 [1/1] (0.00ns)   --->   "%b_addr_315 = getelementptr [1024 x i32]* %b, i64 0, i64 315" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3343 'getelementptr' 'b_addr_315' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 3344 [2/2] (3.25ns)   --->   "%b_load_315 = load i32* %b_addr_315, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3344 'load' 'b_load_315' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 159 <SV = 158> <Delay = 5.80>
ST_159 : Operation 3345 [1/1] (0.00ns)   --->   "%c_addr_312 = getelementptr [1024 x i32]* %c, i64 0, i64 312" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3345 'getelementptr' 'c_addr_312' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 3346 [1/1] (3.25ns)   --->   "store i32 %add_ln7_312, i32* %c_addr_312, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3346 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_159 : Operation 3347 [1/1] (0.00ns)   --->   "%c_addr_313 = getelementptr [1024 x i32]* %c, i64 0, i64 313" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3347 'getelementptr' 'c_addr_313' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 3348 [1/1] (3.25ns)   --->   "store i32 %add_ln7_313, i32* %c_addr_313, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3348 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_159 : Operation 3349 [1/2] (3.25ns)   --->   "%a_load_314 = load i32* %a_addr_314, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3349 'load' 'a_load_314' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_159 : Operation 3350 [1/2] (3.25ns)   --->   "%b_load_314 = load i32* %b_addr_314, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3350 'load' 'b_load_314' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_159 : Operation 3351 [1/1] (2.55ns)   --->   "%add_ln7_314 = add nsw i32 %a_load_314, %b_load_314" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3351 'add' 'add_ln7_314' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3352 [1/2] (3.25ns)   --->   "%a_load_315 = load i32* %a_addr_315, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3352 'load' 'a_load_315' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_159 : Operation 3353 [1/2] (3.25ns)   --->   "%b_load_315 = load i32* %b_addr_315, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3353 'load' 'b_load_315' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_159 : Operation 3354 [1/1] (2.55ns)   --->   "%add_ln7_315 = add nsw i32 %a_load_315, %b_load_315" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3354 'add' 'add_ln7_315' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3355 [1/1] (0.00ns)   --->   "%a_addr_316 = getelementptr [1024 x i32]* %a, i64 0, i64 316" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3355 'getelementptr' 'a_addr_316' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 3356 [2/2] (3.25ns)   --->   "%a_load_316 = load i32* %a_addr_316, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3356 'load' 'a_load_316' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_159 : Operation 3357 [1/1] (0.00ns)   --->   "%b_addr_316 = getelementptr [1024 x i32]* %b, i64 0, i64 316" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3357 'getelementptr' 'b_addr_316' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 3358 [2/2] (3.25ns)   --->   "%b_load_316 = load i32* %b_addr_316, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3358 'load' 'b_load_316' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_159 : Operation 3359 [1/1] (0.00ns)   --->   "%a_addr_317 = getelementptr [1024 x i32]* %a, i64 0, i64 317" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3359 'getelementptr' 'a_addr_317' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 3360 [2/2] (3.25ns)   --->   "%a_load_317 = load i32* %a_addr_317, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3360 'load' 'a_load_317' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_159 : Operation 3361 [1/1] (0.00ns)   --->   "%b_addr_317 = getelementptr [1024 x i32]* %b, i64 0, i64 317" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3361 'getelementptr' 'b_addr_317' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 3362 [2/2] (3.25ns)   --->   "%b_load_317 = load i32* %b_addr_317, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3362 'load' 'b_load_317' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 160 <SV = 159> <Delay = 5.80>
ST_160 : Operation 3363 [1/1] (0.00ns)   --->   "%c_addr_314 = getelementptr [1024 x i32]* %c, i64 0, i64 314" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3363 'getelementptr' 'c_addr_314' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 3364 [1/1] (3.25ns)   --->   "store i32 %add_ln7_314, i32* %c_addr_314, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3364 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_160 : Operation 3365 [1/1] (0.00ns)   --->   "%c_addr_315 = getelementptr [1024 x i32]* %c, i64 0, i64 315" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3365 'getelementptr' 'c_addr_315' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 3366 [1/1] (3.25ns)   --->   "store i32 %add_ln7_315, i32* %c_addr_315, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3366 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_160 : Operation 3367 [1/2] (3.25ns)   --->   "%a_load_316 = load i32* %a_addr_316, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3367 'load' 'a_load_316' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_160 : Operation 3368 [1/2] (3.25ns)   --->   "%b_load_316 = load i32* %b_addr_316, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3368 'load' 'b_load_316' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_160 : Operation 3369 [1/1] (2.55ns)   --->   "%add_ln7_316 = add nsw i32 %a_load_316, %b_load_316" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3369 'add' 'add_ln7_316' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3370 [1/2] (3.25ns)   --->   "%a_load_317 = load i32* %a_addr_317, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3370 'load' 'a_load_317' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_160 : Operation 3371 [1/2] (3.25ns)   --->   "%b_load_317 = load i32* %b_addr_317, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3371 'load' 'b_load_317' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_160 : Operation 3372 [1/1] (2.55ns)   --->   "%add_ln7_317 = add nsw i32 %a_load_317, %b_load_317" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3372 'add' 'add_ln7_317' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3373 [1/1] (0.00ns)   --->   "%a_addr_318 = getelementptr [1024 x i32]* %a, i64 0, i64 318" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3373 'getelementptr' 'a_addr_318' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 3374 [2/2] (3.25ns)   --->   "%a_load_318 = load i32* %a_addr_318, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3374 'load' 'a_load_318' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_160 : Operation 3375 [1/1] (0.00ns)   --->   "%b_addr_318 = getelementptr [1024 x i32]* %b, i64 0, i64 318" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3375 'getelementptr' 'b_addr_318' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 3376 [2/2] (3.25ns)   --->   "%b_load_318 = load i32* %b_addr_318, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3376 'load' 'b_load_318' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_160 : Operation 3377 [1/1] (0.00ns)   --->   "%a_addr_319 = getelementptr [1024 x i32]* %a, i64 0, i64 319" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3377 'getelementptr' 'a_addr_319' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 3378 [2/2] (3.25ns)   --->   "%a_load_319 = load i32* %a_addr_319, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3378 'load' 'a_load_319' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_160 : Operation 3379 [1/1] (0.00ns)   --->   "%b_addr_319 = getelementptr [1024 x i32]* %b, i64 0, i64 319" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3379 'getelementptr' 'b_addr_319' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 3380 [2/2] (3.25ns)   --->   "%b_load_319 = load i32* %b_addr_319, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3380 'load' 'b_load_319' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 161 <SV = 160> <Delay = 5.80>
ST_161 : Operation 3381 [1/1] (0.00ns)   --->   "%c_addr_316 = getelementptr [1024 x i32]* %c, i64 0, i64 316" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3381 'getelementptr' 'c_addr_316' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 3382 [1/1] (3.25ns)   --->   "store i32 %add_ln7_316, i32* %c_addr_316, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3382 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_161 : Operation 3383 [1/1] (0.00ns)   --->   "%c_addr_317 = getelementptr [1024 x i32]* %c, i64 0, i64 317" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3383 'getelementptr' 'c_addr_317' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 3384 [1/1] (3.25ns)   --->   "store i32 %add_ln7_317, i32* %c_addr_317, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3384 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_161 : Operation 3385 [1/2] (3.25ns)   --->   "%a_load_318 = load i32* %a_addr_318, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3385 'load' 'a_load_318' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_161 : Operation 3386 [1/2] (3.25ns)   --->   "%b_load_318 = load i32* %b_addr_318, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3386 'load' 'b_load_318' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_161 : Operation 3387 [1/1] (2.55ns)   --->   "%add_ln7_318 = add nsw i32 %a_load_318, %b_load_318" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3387 'add' 'add_ln7_318' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3388 [1/2] (3.25ns)   --->   "%a_load_319 = load i32* %a_addr_319, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3388 'load' 'a_load_319' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_161 : Operation 3389 [1/2] (3.25ns)   --->   "%b_load_319 = load i32* %b_addr_319, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3389 'load' 'b_load_319' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_161 : Operation 3390 [1/1] (2.55ns)   --->   "%add_ln7_319 = add nsw i32 %a_load_319, %b_load_319" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3390 'add' 'add_ln7_319' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3391 [1/1] (0.00ns)   --->   "%a_addr_320 = getelementptr [1024 x i32]* %a, i64 0, i64 320" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3391 'getelementptr' 'a_addr_320' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 3392 [2/2] (3.25ns)   --->   "%a_load_320 = load i32* %a_addr_320, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3392 'load' 'a_load_320' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_161 : Operation 3393 [1/1] (0.00ns)   --->   "%b_addr_320 = getelementptr [1024 x i32]* %b, i64 0, i64 320" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3393 'getelementptr' 'b_addr_320' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 3394 [2/2] (3.25ns)   --->   "%b_load_320 = load i32* %b_addr_320, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3394 'load' 'b_load_320' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_161 : Operation 3395 [1/1] (0.00ns)   --->   "%a_addr_321 = getelementptr [1024 x i32]* %a, i64 0, i64 321" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3395 'getelementptr' 'a_addr_321' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 3396 [2/2] (3.25ns)   --->   "%a_load_321 = load i32* %a_addr_321, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3396 'load' 'a_load_321' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_161 : Operation 3397 [1/1] (0.00ns)   --->   "%b_addr_321 = getelementptr [1024 x i32]* %b, i64 0, i64 321" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3397 'getelementptr' 'b_addr_321' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 3398 [2/2] (3.25ns)   --->   "%b_load_321 = load i32* %b_addr_321, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3398 'load' 'b_load_321' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 162 <SV = 161> <Delay = 5.80>
ST_162 : Operation 3399 [1/1] (0.00ns)   --->   "%c_addr_318 = getelementptr [1024 x i32]* %c, i64 0, i64 318" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3399 'getelementptr' 'c_addr_318' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 3400 [1/1] (3.25ns)   --->   "store i32 %add_ln7_318, i32* %c_addr_318, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3400 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 3401 [1/1] (0.00ns)   --->   "%c_addr_319 = getelementptr [1024 x i32]* %c, i64 0, i64 319" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3401 'getelementptr' 'c_addr_319' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 3402 [1/1] (3.25ns)   --->   "store i32 %add_ln7_319, i32* %c_addr_319, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3402 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 3403 [1/2] (3.25ns)   --->   "%a_load_320 = load i32* %a_addr_320, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3403 'load' 'a_load_320' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 3404 [1/2] (3.25ns)   --->   "%b_load_320 = load i32* %b_addr_320, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3404 'load' 'b_load_320' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 3405 [1/1] (2.55ns)   --->   "%add_ln7_320 = add nsw i32 %a_load_320, %b_load_320" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3405 'add' 'add_ln7_320' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 3406 [1/2] (3.25ns)   --->   "%a_load_321 = load i32* %a_addr_321, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3406 'load' 'a_load_321' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 3407 [1/2] (3.25ns)   --->   "%b_load_321 = load i32* %b_addr_321, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3407 'load' 'b_load_321' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 3408 [1/1] (2.55ns)   --->   "%add_ln7_321 = add nsw i32 %a_load_321, %b_load_321" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3408 'add' 'add_ln7_321' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 3409 [1/1] (0.00ns)   --->   "%a_addr_322 = getelementptr [1024 x i32]* %a, i64 0, i64 322" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3409 'getelementptr' 'a_addr_322' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 3410 [2/2] (3.25ns)   --->   "%a_load_322 = load i32* %a_addr_322, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3410 'load' 'a_load_322' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 3411 [1/1] (0.00ns)   --->   "%b_addr_322 = getelementptr [1024 x i32]* %b, i64 0, i64 322" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3411 'getelementptr' 'b_addr_322' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 3412 [2/2] (3.25ns)   --->   "%b_load_322 = load i32* %b_addr_322, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3412 'load' 'b_load_322' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 3413 [1/1] (0.00ns)   --->   "%a_addr_323 = getelementptr [1024 x i32]* %a, i64 0, i64 323" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3413 'getelementptr' 'a_addr_323' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 3414 [2/2] (3.25ns)   --->   "%a_load_323 = load i32* %a_addr_323, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3414 'load' 'a_load_323' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_162 : Operation 3415 [1/1] (0.00ns)   --->   "%b_addr_323 = getelementptr [1024 x i32]* %b, i64 0, i64 323" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3415 'getelementptr' 'b_addr_323' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 3416 [2/2] (3.25ns)   --->   "%b_load_323 = load i32* %b_addr_323, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3416 'load' 'b_load_323' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 163 <SV = 162> <Delay = 5.80>
ST_163 : Operation 3417 [1/1] (0.00ns)   --->   "%c_addr_320 = getelementptr [1024 x i32]* %c, i64 0, i64 320" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3417 'getelementptr' 'c_addr_320' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 3418 [1/1] (3.25ns)   --->   "store i32 %add_ln7_320, i32* %c_addr_320, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3418 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 3419 [1/1] (0.00ns)   --->   "%c_addr_321 = getelementptr [1024 x i32]* %c, i64 0, i64 321" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3419 'getelementptr' 'c_addr_321' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 3420 [1/1] (3.25ns)   --->   "store i32 %add_ln7_321, i32* %c_addr_321, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3420 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 3421 [1/2] (3.25ns)   --->   "%a_load_322 = load i32* %a_addr_322, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3421 'load' 'a_load_322' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 3422 [1/2] (3.25ns)   --->   "%b_load_322 = load i32* %b_addr_322, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3422 'load' 'b_load_322' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 3423 [1/1] (2.55ns)   --->   "%add_ln7_322 = add nsw i32 %a_load_322, %b_load_322" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3423 'add' 'add_ln7_322' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 3424 [1/2] (3.25ns)   --->   "%a_load_323 = load i32* %a_addr_323, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3424 'load' 'a_load_323' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 3425 [1/2] (3.25ns)   --->   "%b_load_323 = load i32* %b_addr_323, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3425 'load' 'b_load_323' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 3426 [1/1] (2.55ns)   --->   "%add_ln7_323 = add nsw i32 %a_load_323, %b_load_323" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3426 'add' 'add_ln7_323' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 3427 [1/1] (0.00ns)   --->   "%a_addr_324 = getelementptr [1024 x i32]* %a, i64 0, i64 324" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3427 'getelementptr' 'a_addr_324' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 3428 [2/2] (3.25ns)   --->   "%a_load_324 = load i32* %a_addr_324, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3428 'load' 'a_load_324' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 3429 [1/1] (0.00ns)   --->   "%b_addr_324 = getelementptr [1024 x i32]* %b, i64 0, i64 324" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3429 'getelementptr' 'b_addr_324' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 3430 [2/2] (3.25ns)   --->   "%b_load_324 = load i32* %b_addr_324, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3430 'load' 'b_load_324' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 3431 [1/1] (0.00ns)   --->   "%a_addr_325 = getelementptr [1024 x i32]* %a, i64 0, i64 325" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3431 'getelementptr' 'a_addr_325' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 3432 [2/2] (3.25ns)   --->   "%a_load_325 = load i32* %a_addr_325, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3432 'load' 'a_load_325' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 3433 [1/1] (0.00ns)   --->   "%b_addr_325 = getelementptr [1024 x i32]* %b, i64 0, i64 325" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3433 'getelementptr' 'b_addr_325' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 3434 [2/2] (3.25ns)   --->   "%b_load_325 = load i32* %b_addr_325, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3434 'load' 'b_load_325' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 164 <SV = 163> <Delay = 5.80>
ST_164 : Operation 3435 [1/1] (0.00ns)   --->   "%c_addr_322 = getelementptr [1024 x i32]* %c, i64 0, i64 322" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3435 'getelementptr' 'c_addr_322' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 3436 [1/1] (3.25ns)   --->   "store i32 %add_ln7_322, i32* %c_addr_322, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3436 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_164 : Operation 3437 [1/1] (0.00ns)   --->   "%c_addr_323 = getelementptr [1024 x i32]* %c, i64 0, i64 323" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3437 'getelementptr' 'c_addr_323' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 3438 [1/1] (3.25ns)   --->   "store i32 %add_ln7_323, i32* %c_addr_323, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3438 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_164 : Operation 3439 [1/2] (3.25ns)   --->   "%a_load_324 = load i32* %a_addr_324, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3439 'load' 'a_load_324' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_164 : Operation 3440 [1/2] (3.25ns)   --->   "%b_load_324 = load i32* %b_addr_324, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3440 'load' 'b_load_324' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_164 : Operation 3441 [1/1] (2.55ns)   --->   "%add_ln7_324 = add nsw i32 %a_load_324, %b_load_324" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3441 'add' 'add_ln7_324' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 3442 [1/2] (3.25ns)   --->   "%a_load_325 = load i32* %a_addr_325, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3442 'load' 'a_load_325' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_164 : Operation 3443 [1/2] (3.25ns)   --->   "%b_load_325 = load i32* %b_addr_325, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3443 'load' 'b_load_325' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_164 : Operation 3444 [1/1] (2.55ns)   --->   "%add_ln7_325 = add nsw i32 %a_load_325, %b_load_325" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3444 'add' 'add_ln7_325' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 3445 [1/1] (0.00ns)   --->   "%a_addr_326 = getelementptr [1024 x i32]* %a, i64 0, i64 326" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3445 'getelementptr' 'a_addr_326' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 3446 [2/2] (3.25ns)   --->   "%a_load_326 = load i32* %a_addr_326, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3446 'load' 'a_load_326' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_164 : Operation 3447 [1/1] (0.00ns)   --->   "%b_addr_326 = getelementptr [1024 x i32]* %b, i64 0, i64 326" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3447 'getelementptr' 'b_addr_326' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 3448 [2/2] (3.25ns)   --->   "%b_load_326 = load i32* %b_addr_326, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3448 'load' 'b_load_326' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_164 : Operation 3449 [1/1] (0.00ns)   --->   "%a_addr_327 = getelementptr [1024 x i32]* %a, i64 0, i64 327" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3449 'getelementptr' 'a_addr_327' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 3450 [2/2] (3.25ns)   --->   "%a_load_327 = load i32* %a_addr_327, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3450 'load' 'a_load_327' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_164 : Operation 3451 [1/1] (0.00ns)   --->   "%b_addr_327 = getelementptr [1024 x i32]* %b, i64 0, i64 327" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3451 'getelementptr' 'b_addr_327' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 3452 [2/2] (3.25ns)   --->   "%b_load_327 = load i32* %b_addr_327, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3452 'load' 'b_load_327' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 165 <SV = 164> <Delay = 5.80>
ST_165 : Operation 3453 [1/1] (0.00ns)   --->   "%c_addr_324 = getelementptr [1024 x i32]* %c, i64 0, i64 324" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3453 'getelementptr' 'c_addr_324' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 3454 [1/1] (3.25ns)   --->   "store i32 %add_ln7_324, i32* %c_addr_324, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3454 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_165 : Operation 3455 [1/1] (0.00ns)   --->   "%c_addr_325 = getelementptr [1024 x i32]* %c, i64 0, i64 325" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3455 'getelementptr' 'c_addr_325' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 3456 [1/1] (3.25ns)   --->   "store i32 %add_ln7_325, i32* %c_addr_325, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3456 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_165 : Operation 3457 [1/2] (3.25ns)   --->   "%a_load_326 = load i32* %a_addr_326, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3457 'load' 'a_load_326' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_165 : Operation 3458 [1/2] (3.25ns)   --->   "%b_load_326 = load i32* %b_addr_326, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3458 'load' 'b_load_326' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_165 : Operation 3459 [1/1] (2.55ns)   --->   "%add_ln7_326 = add nsw i32 %a_load_326, %b_load_326" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3459 'add' 'add_ln7_326' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 3460 [1/2] (3.25ns)   --->   "%a_load_327 = load i32* %a_addr_327, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3460 'load' 'a_load_327' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_165 : Operation 3461 [1/2] (3.25ns)   --->   "%b_load_327 = load i32* %b_addr_327, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3461 'load' 'b_load_327' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_165 : Operation 3462 [1/1] (2.55ns)   --->   "%add_ln7_327 = add nsw i32 %a_load_327, %b_load_327" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3462 'add' 'add_ln7_327' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 3463 [1/1] (0.00ns)   --->   "%a_addr_328 = getelementptr [1024 x i32]* %a, i64 0, i64 328" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3463 'getelementptr' 'a_addr_328' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 3464 [2/2] (3.25ns)   --->   "%a_load_328 = load i32* %a_addr_328, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3464 'load' 'a_load_328' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_165 : Operation 3465 [1/1] (0.00ns)   --->   "%b_addr_328 = getelementptr [1024 x i32]* %b, i64 0, i64 328" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3465 'getelementptr' 'b_addr_328' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 3466 [2/2] (3.25ns)   --->   "%b_load_328 = load i32* %b_addr_328, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3466 'load' 'b_load_328' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_165 : Operation 3467 [1/1] (0.00ns)   --->   "%a_addr_329 = getelementptr [1024 x i32]* %a, i64 0, i64 329" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3467 'getelementptr' 'a_addr_329' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 3468 [2/2] (3.25ns)   --->   "%a_load_329 = load i32* %a_addr_329, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3468 'load' 'a_load_329' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_165 : Operation 3469 [1/1] (0.00ns)   --->   "%b_addr_329 = getelementptr [1024 x i32]* %b, i64 0, i64 329" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3469 'getelementptr' 'b_addr_329' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 3470 [2/2] (3.25ns)   --->   "%b_load_329 = load i32* %b_addr_329, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3470 'load' 'b_load_329' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 166 <SV = 165> <Delay = 5.80>
ST_166 : Operation 3471 [1/1] (0.00ns)   --->   "%c_addr_326 = getelementptr [1024 x i32]* %c, i64 0, i64 326" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3471 'getelementptr' 'c_addr_326' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 3472 [1/1] (3.25ns)   --->   "store i32 %add_ln7_326, i32* %c_addr_326, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3472 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_166 : Operation 3473 [1/1] (0.00ns)   --->   "%c_addr_327 = getelementptr [1024 x i32]* %c, i64 0, i64 327" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3473 'getelementptr' 'c_addr_327' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 3474 [1/1] (3.25ns)   --->   "store i32 %add_ln7_327, i32* %c_addr_327, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3474 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_166 : Operation 3475 [1/2] (3.25ns)   --->   "%a_load_328 = load i32* %a_addr_328, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3475 'load' 'a_load_328' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_166 : Operation 3476 [1/2] (3.25ns)   --->   "%b_load_328 = load i32* %b_addr_328, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3476 'load' 'b_load_328' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_166 : Operation 3477 [1/1] (2.55ns)   --->   "%add_ln7_328 = add nsw i32 %a_load_328, %b_load_328" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3477 'add' 'add_ln7_328' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 3478 [1/2] (3.25ns)   --->   "%a_load_329 = load i32* %a_addr_329, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3478 'load' 'a_load_329' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_166 : Operation 3479 [1/2] (3.25ns)   --->   "%b_load_329 = load i32* %b_addr_329, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3479 'load' 'b_load_329' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_166 : Operation 3480 [1/1] (2.55ns)   --->   "%add_ln7_329 = add nsw i32 %a_load_329, %b_load_329" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3480 'add' 'add_ln7_329' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 3481 [1/1] (0.00ns)   --->   "%a_addr_330 = getelementptr [1024 x i32]* %a, i64 0, i64 330" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3481 'getelementptr' 'a_addr_330' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 3482 [2/2] (3.25ns)   --->   "%a_load_330 = load i32* %a_addr_330, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3482 'load' 'a_load_330' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_166 : Operation 3483 [1/1] (0.00ns)   --->   "%b_addr_330 = getelementptr [1024 x i32]* %b, i64 0, i64 330" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3483 'getelementptr' 'b_addr_330' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 3484 [2/2] (3.25ns)   --->   "%b_load_330 = load i32* %b_addr_330, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3484 'load' 'b_load_330' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_166 : Operation 3485 [1/1] (0.00ns)   --->   "%a_addr_331 = getelementptr [1024 x i32]* %a, i64 0, i64 331" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3485 'getelementptr' 'a_addr_331' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 3486 [2/2] (3.25ns)   --->   "%a_load_331 = load i32* %a_addr_331, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3486 'load' 'a_load_331' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_166 : Operation 3487 [1/1] (0.00ns)   --->   "%b_addr_331 = getelementptr [1024 x i32]* %b, i64 0, i64 331" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3487 'getelementptr' 'b_addr_331' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 3488 [2/2] (3.25ns)   --->   "%b_load_331 = load i32* %b_addr_331, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3488 'load' 'b_load_331' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 167 <SV = 166> <Delay = 5.80>
ST_167 : Operation 3489 [1/1] (0.00ns)   --->   "%c_addr_328 = getelementptr [1024 x i32]* %c, i64 0, i64 328" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3489 'getelementptr' 'c_addr_328' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 3490 [1/1] (3.25ns)   --->   "store i32 %add_ln7_328, i32* %c_addr_328, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3490 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_167 : Operation 3491 [1/1] (0.00ns)   --->   "%c_addr_329 = getelementptr [1024 x i32]* %c, i64 0, i64 329" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3491 'getelementptr' 'c_addr_329' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 3492 [1/1] (3.25ns)   --->   "store i32 %add_ln7_329, i32* %c_addr_329, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3492 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_167 : Operation 3493 [1/2] (3.25ns)   --->   "%a_load_330 = load i32* %a_addr_330, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3493 'load' 'a_load_330' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_167 : Operation 3494 [1/2] (3.25ns)   --->   "%b_load_330 = load i32* %b_addr_330, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3494 'load' 'b_load_330' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_167 : Operation 3495 [1/1] (2.55ns)   --->   "%add_ln7_330 = add nsw i32 %a_load_330, %b_load_330" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3495 'add' 'add_ln7_330' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 3496 [1/2] (3.25ns)   --->   "%a_load_331 = load i32* %a_addr_331, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3496 'load' 'a_load_331' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_167 : Operation 3497 [1/2] (3.25ns)   --->   "%b_load_331 = load i32* %b_addr_331, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3497 'load' 'b_load_331' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_167 : Operation 3498 [1/1] (2.55ns)   --->   "%add_ln7_331 = add nsw i32 %a_load_331, %b_load_331" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3498 'add' 'add_ln7_331' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 3499 [1/1] (0.00ns)   --->   "%a_addr_332 = getelementptr [1024 x i32]* %a, i64 0, i64 332" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3499 'getelementptr' 'a_addr_332' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 3500 [2/2] (3.25ns)   --->   "%a_load_332 = load i32* %a_addr_332, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3500 'load' 'a_load_332' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_167 : Operation 3501 [1/1] (0.00ns)   --->   "%b_addr_332 = getelementptr [1024 x i32]* %b, i64 0, i64 332" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3501 'getelementptr' 'b_addr_332' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 3502 [2/2] (3.25ns)   --->   "%b_load_332 = load i32* %b_addr_332, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3502 'load' 'b_load_332' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_167 : Operation 3503 [1/1] (0.00ns)   --->   "%a_addr_333 = getelementptr [1024 x i32]* %a, i64 0, i64 333" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3503 'getelementptr' 'a_addr_333' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 3504 [2/2] (3.25ns)   --->   "%a_load_333 = load i32* %a_addr_333, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3504 'load' 'a_load_333' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_167 : Operation 3505 [1/1] (0.00ns)   --->   "%b_addr_333 = getelementptr [1024 x i32]* %b, i64 0, i64 333" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3505 'getelementptr' 'b_addr_333' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 3506 [2/2] (3.25ns)   --->   "%b_load_333 = load i32* %b_addr_333, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3506 'load' 'b_load_333' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 168 <SV = 167> <Delay = 5.80>
ST_168 : Operation 3507 [1/1] (0.00ns)   --->   "%c_addr_330 = getelementptr [1024 x i32]* %c, i64 0, i64 330" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3507 'getelementptr' 'c_addr_330' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 3508 [1/1] (3.25ns)   --->   "store i32 %add_ln7_330, i32* %c_addr_330, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3508 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 3509 [1/1] (0.00ns)   --->   "%c_addr_331 = getelementptr [1024 x i32]* %c, i64 0, i64 331" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3509 'getelementptr' 'c_addr_331' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 3510 [1/1] (3.25ns)   --->   "store i32 %add_ln7_331, i32* %c_addr_331, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3510 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 3511 [1/2] (3.25ns)   --->   "%a_load_332 = load i32* %a_addr_332, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3511 'load' 'a_load_332' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 3512 [1/2] (3.25ns)   --->   "%b_load_332 = load i32* %b_addr_332, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3512 'load' 'b_load_332' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 3513 [1/1] (2.55ns)   --->   "%add_ln7_332 = add nsw i32 %a_load_332, %b_load_332" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3513 'add' 'add_ln7_332' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 3514 [1/2] (3.25ns)   --->   "%a_load_333 = load i32* %a_addr_333, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3514 'load' 'a_load_333' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 3515 [1/2] (3.25ns)   --->   "%b_load_333 = load i32* %b_addr_333, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3515 'load' 'b_load_333' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 3516 [1/1] (2.55ns)   --->   "%add_ln7_333 = add nsw i32 %a_load_333, %b_load_333" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3516 'add' 'add_ln7_333' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 3517 [1/1] (0.00ns)   --->   "%a_addr_334 = getelementptr [1024 x i32]* %a, i64 0, i64 334" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3517 'getelementptr' 'a_addr_334' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 3518 [2/2] (3.25ns)   --->   "%a_load_334 = load i32* %a_addr_334, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3518 'load' 'a_load_334' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 3519 [1/1] (0.00ns)   --->   "%b_addr_334 = getelementptr [1024 x i32]* %b, i64 0, i64 334" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3519 'getelementptr' 'b_addr_334' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 3520 [2/2] (3.25ns)   --->   "%b_load_334 = load i32* %b_addr_334, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3520 'load' 'b_load_334' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 3521 [1/1] (0.00ns)   --->   "%a_addr_335 = getelementptr [1024 x i32]* %a, i64 0, i64 335" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3521 'getelementptr' 'a_addr_335' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 3522 [2/2] (3.25ns)   --->   "%a_load_335 = load i32* %a_addr_335, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3522 'load' 'a_load_335' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 3523 [1/1] (0.00ns)   --->   "%b_addr_335 = getelementptr [1024 x i32]* %b, i64 0, i64 335" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3523 'getelementptr' 'b_addr_335' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 3524 [2/2] (3.25ns)   --->   "%b_load_335 = load i32* %b_addr_335, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3524 'load' 'b_load_335' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 169 <SV = 168> <Delay = 5.80>
ST_169 : Operation 3525 [1/1] (0.00ns)   --->   "%c_addr_332 = getelementptr [1024 x i32]* %c, i64 0, i64 332" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3525 'getelementptr' 'c_addr_332' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 3526 [1/1] (3.25ns)   --->   "store i32 %add_ln7_332, i32* %c_addr_332, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3526 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_169 : Operation 3527 [1/1] (0.00ns)   --->   "%c_addr_333 = getelementptr [1024 x i32]* %c, i64 0, i64 333" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3527 'getelementptr' 'c_addr_333' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 3528 [1/1] (3.25ns)   --->   "store i32 %add_ln7_333, i32* %c_addr_333, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3528 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_169 : Operation 3529 [1/2] (3.25ns)   --->   "%a_load_334 = load i32* %a_addr_334, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3529 'load' 'a_load_334' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_169 : Operation 3530 [1/2] (3.25ns)   --->   "%b_load_334 = load i32* %b_addr_334, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3530 'load' 'b_load_334' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_169 : Operation 3531 [1/1] (2.55ns)   --->   "%add_ln7_334 = add nsw i32 %a_load_334, %b_load_334" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3531 'add' 'add_ln7_334' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 3532 [1/2] (3.25ns)   --->   "%a_load_335 = load i32* %a_addr_335, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3532 'load' 'a_load_335' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_169 : Operation 3533 [1/2] (3.25ns)   --->   "%b_load_335 = load i32* %b_addr_335, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3533 'load' 'b_load_335' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_169 : Operation 3534 [1/1] (2.55ns)   --->   "%add_ln7_335 = add nsw i32 %a_load_335, %b_load_335" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3534 'add' 'add_ln7_335' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 3535 [1/1] (0.00ns)   --->   "%a_addr_336 = getelementptr [1024 x i32]* %a, i64 0, i64 336" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3535 'getelementptr' 'a_addr_336' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 3536 [2/2] (3.25ns)   --->   "%a_load_336 = load i32* %a_addr_336, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3536 'load' 'a_load_336' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_169 : Operation 3537 [1/1] (0.00ns)   --->   "%b_addr_336 = getelementptr [1024 x i32]* %b, i64 0, i64 336" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3537 'getelementptr' 'b_addr_336' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 3538 [2/2] (3.25ns)   --->   "%b_load_336 = load i32* %b_addr_336, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3538 'load' 'b_load_336' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_169 : Operation 3539 [1/1] (0.00ns)   --->   "%a_addr_337 = getelementptr [1024 x i32]* %a, i64 0, i64 337" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3539 'getelementptr' 'a_addr_337' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 3540 [2/2] (3.25ns)   --->   "%a_load_337 = load i32* %a_addr_337, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3540 'load' 'a_load_337' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_169 : Operation 3541 [1/1] (0.00ns)   --->   "%b_addr_337 = getelementptr [1024 x i32]* %b, i64 0, i64 337" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3541 'getelementptr' 'b_addr_337' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 3542 [2/2] (3.25ns)   --->   "%b_load_337 = load i32* %b_addr_337, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3542 'load' 'b_load_337' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 170 <SV = 169> <Delay = 5.80>
ST_170 : Operation 3543 [1/1] (0.00ns)   --->   "%c_addr_334 = getelementptr [1024 x i32]* %c, i64 0, i64 334" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3543 'getelementptr' 'c_addr_334' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 3544 [1/1] (3.25ns)   --->   "store i32 %add_ln7_334, i32* %c_addr_334, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3544 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_170 : Operation 3545 [1/1] (0.00ns)   --->   "%c_addr_335 = getelementptr [1024 x i32]* %c, i64 0, i64 335" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3545 'getelementptr' 'c_addr_335' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 3546 [1/1] (3.25ns)   --->   "store i32 %add_ln7_335, i32* %c_addr_335, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3546 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_170 : Operation 3547 [1/2] (3.25ns)   --->   "%a_load_336 = load i32* %a_addr_336, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3547 'load' 'a_load_336' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_170 : Operation 3548 [1/2] (3.25ns)   --->   "%b_load_336 = load i32* %b_addr_336, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3548 'load' 'b_load_336' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_170 : Operation 3549 [1/1] (2.55ns)   --->   "%add_ln7_336 = add nsw i32 %a_load_336, %b_load_336" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3549 'add' 'add_ln7_336' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 3550 [1/2] (3.25ns)   --->   "%a_load_337 = load i32* %a_addr_337, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3550 'load' 'a_load_337' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_170 : Operation 3551 [1/2] (3.25ns)   --->   "%b_load_337 = load i32* %b_addr_337, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3551 'load' 'b_load_337' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_170 : Operation 3552 [1/1] (2.55ns)   --->   "%add_ln7_337 = add nsw i32 %a_load_337, %b_load_337" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3552 'add' 'add_ln7_337' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 3553 [1/1] (0.00ns)   --->   "%a_addr_338 = getelementptr [1024 x i32]* %a, i64 0, i64 338" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3553 'getelementptr' 'a_addr_338' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 3554 [2/2] (3.25ns)   --->   "%a_load_338 = load i32* %a_addr_338, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3554 'load' 'a_load_338' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_170 : Operation 3555 [1/1] (0.00ns)   --->   "%b_addr_338 = getelementptr [1024 x i32]* %b, i64 0, i64 338" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3555 'getelementptr' 'b_addr_338' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 3556 [2/2] (3.25ns)   --->   "%b_load_338 = load i32* %b_addr_338, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3556 'load' 'b_load_338' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_170 : Operation 3557 [1/1] (0.00ns)   --->   "%a_addr_339 = getelementptr [1024 x i32]* %a, i64 0, i64 339" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3557 'getelementptr' 'a_addr_339' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 3558 [2/2] (3.25ns)   --->   "%a_load_339 = load i32* %a_addr_339, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3558 'load' 'a_load_339' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_170 : Operation 3559 [1/1] (0.00ns)   --->   "%b_addr_339 = getelementptr [1024 x i32]* %b, i64 0, i64 339" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3559 'getelementptr' 'b_addr_339' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 3560 [2/2] (3.25ns)   --->   "%b_load_339 = load i32* %b_addr_339, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3560 'load' 'b_load_339' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 171 <SV = 170> <Delay = 5.80>
ST_171 : Operation 3561 [1/1] (0.00ns)   --->   "%c_addr_336 = getelementptr [1024 x i32]* %c, i64 0, i64 336" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3561 'getelementptr' 'c_addr_336' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 3562 [1/1] (3.25ns)   --->   "store i32 %add_ln7_336, i32* %c_addr_336, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3562 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_171 : Operation 3563 [1/1] (0.00ns)   --->   "%c_addr_337 = getelementptr [1024 x i32]* %c, i64 0, i64 337" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3563 'getelementptr' 'c_addr_337' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 3564 [1/1] (3.25ns)   --->   "store i32 %add_ln7_337, i32* %c_addr_337, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3564 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_171 : Operation 3565 [1/2] (3.25ns)   --->   "%a_load_338 = load i32* %a_addr_338, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3565 'load' 'a_load_338' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_171 : Operation 3566 [1/2] (3.25ns)   --->   "%b_load_338 = load i32* %b_addr_338, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3566 'load' 'b_load_338' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_171 : Operation 3567 [1/1] (2.55ns)   --->   "%add_ln7_338 = add nsw i32 %a_load_338, %b_load_338" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3567 'add' 'add_ln7_338' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 3568 [1/2] (3.25ns)   --->   "%a_load_339 = load i32* %a_addr_339, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3568 'load' 'a_load_339' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_171 : Operation 3569 [1/2] (3.25ns)   --->   "%b_load_339 = load i32* %b_addr_339, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3569 'load' 'b_load_339' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_171 : Operation 3570 [1/1] (2.55ns)   --->   "%add_ln7_339 = add nsw i32 %a_load_339, %b_load_339" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3570 'add' 'add_ln7_339' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 3571 [1/1] (0.00ns)   --->   "%a_addr_340 = getelementptr [1024 x i32]* %a, i64 0, i64 340" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3571 'getelementptr' 'a_addr_340' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 3572 [2/2] (3.25ns)   --->   "%a_load_340 = load i32* %a_addr_340, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3572 'load' 'a_load_340' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_171 : Operation 3573 [1/1] (0.00ns)   --->   "%b_addr_340 = getelementptr [1024 x i32]* %b, i64 0, i64 340" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3573 'getelementptr' 'b_addr_340' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 3574 [2/2] (3.25ns)   --->   "%b_load_340 = load i32* %b_addr_340, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3574 'load' 'b_load_340' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_171 : Operation 3575 [1/1] (0.00ns)   --->   "%a_addr_341 = getelementptr [1024 x i32]* %a, i64 0, i64 341" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3575 'getelementptr' 'a_addr_341' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 3576 [2/2] (3.25ns)   --->   "%a_load_341 = load i32* %a_addr_341, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3576 'load' 'a_load_341' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_171 : Operation 3577 [1/1] (0.00ns)   --->   "%b_addr_341 = getelementptr [1024 x i32]* %b, i64 0, i64 341" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3577 'getelementptr' 'b_addr_341' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 3578 [2/2] (3.25ns)   --->   "%b_load_341 = load i32* %b_addr_341, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3578 'load' 'b_load_341' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 172 <SV = 171> <Delay = 5.80>
ST_172 : Operation 3579 [1/1] (0.00ns)   --->   "%c_addr_338 = getelementptr [1024 x i32]* %c, i64 0, i64 338" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3579 'getelementptr' 'c_addr_338' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3580 [1/1] (3.25ns)   --->   "store i32 %add_ln7_338, i32* %c_addr_338, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3580 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_172 : Operation 3581 [1/1] (0.00ns)   --->   "%c_addr_339 = getelementptr [1024 x i32]* %c, i64 0, i64 339" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3581 'getelementptr' 'c_addr_339' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3582 [1/1] (3.25ns)   --->   "store i32 %add_ln7_339, i32* %c_addr_339, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3582 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_172 : Operation 3583 [1/2] (3.25ns)   --->   "%a_load_340 = load i32* %a_addr_340, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3583 'load' 'a_load_340' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_172 : Operation 3584 [1/2] (3.25ns)   --->   "%b_load_340 = load i32* %b_addr_340, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3584 'load' 'b_load_340' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_172 : Operation 3585 [1/1] (2.55ns)   --->   "%add_ln7_340 = add nsw i32 %a_load_340, %b_load_340" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3585 'add' 'add_ln7_340' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 3586 [1/2] (3.25ns)   --->   "%a_load_341 = load i32* %a_addr_341, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3586 'load' 'a_load_341' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_172 : Operation 3587 [1/2] (3.25ns)   --->   "%b_load_341 = load i32* %b_addr_341, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3587 'load' 'b_load_341' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_172 : Operation 3588 [1/1] (2.55ns)   --->   "%add_ln7_341 = add nsw i32 %a_load_341, %b_load_341" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3588 'add' 'add_ln7_341' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 3589 [1/1] (0.00ns)   --->   "%a_addr_342 = getelementptr [1024 x i32]* %a, i64 0, i64 342" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3589 'getelementptr' 'a_addr_342' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3590 [2/2] (3.25ns)   --->   "%a_load_342 = load i32* %a_addr_342, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3590 'load' 'a_load_342' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_172 : Operation 3591 [1/1] (0.00ns)   --->   "%b_addr_342 = getelementptr [1024 x i32]* %b, i64 0, i64 342" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3591 'getelementptr' 'b_addr_342' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3592 [2/2] (3.25ns)   --->   "%b_load_342 = load i32* %b_addr_342, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3592 'load' 'b_load_342' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_172 : Operation 3593 [1/1] (0.00ns)   --->   "%a_addr_343 = getelementptr [1024 x i32]* %a, i64 0, i64 343" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3593 'getelementptr' 'a_addr_343' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3594 [2/2] (3.25ns)   --->   "%a_load_343 = load i32* %a_addr_343, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3594 'load' 'a_load_343' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_172 : Operation 3595 [1/1] (0.00ns)   --->   "%b_addr_343 = getelementptr [1024 x i32]* %b, i64 0, i64 343" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3595 'getelementptr' 'b_addr_343' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3596 [2/2] (3.25ns)   --->   "%b_load_343 = load i32* %b_addr_343, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3596 'load' 'b_load_343' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 173 <SV = 172> <Delay = 5.80>
ST_173 : Operation 3597 [1/1] (0.00ns)   --->   "%c_addr_340 = getelementptr [1024 x i32]* %c, i64 0, i64 340" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3597 'getelementptr' 'c_addr_340' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 3598 [1/1] (3.25ns)   --->   "store i32 %add_ln7_340, i32* %c_addr_340, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3598 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_173 : Operation 3599 [1/1] (0.00ns)   --->   "%c_addr_341 = getelementptr [1024 x i32]* %c, i64 0, i64 341" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3599 'getelementptr' 'c_addr_341' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 3600 [1/1] (3.25ns)   --->   "store i32 %add_ln7_341, i32* %c_addr_341, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3600 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_173 : Operation 3601 [1/2] (3.25ns)   --->   "%a_load_342 = load i32* %a_addr_342, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3601 'load' 'a_load_342' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_173 : Operation 3602 [1/2] (3.25ns)   --->   "%b_load_342 = load i32* %b_addr_342, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3602 'load' 'b_load_342' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_173 : Operation 3603 [1/1] (2.55ns)   --->   "%add_ln7_342 = add nsw i32 %a_load_342, %b_load_342" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3603 'add' 'add_ln7_342' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 3604 [1/2] (3.25ns)   --->   "%a_load_343 = load i32* %a_addr_343, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3604 'load' 'a_load_343' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_173 : Operation 3605 [1/2] (3.25ns)   --->   "%b_load_343 = load i32* %b_addr_343, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3605 'load' 'b_load_343' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_173 : Operation 3606 [1/1] (2.55ns)   --->   "%add_ln7_343 = add nsw i32 %a_load_343, %b_load_343" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3606 'add' 'add_ln7_343' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 3607 [1/1] (0.00ns)   --->   "%a_addr_344 = getelementptr [1024 x i32]* %a, i64 0, i64 344" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3607 'getelementptr' 'a_addr_344' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 3608 [2/2] (3.25ns)   --->   "%a_load_344 = load i32* %a_addr_344, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3608 'load' 'a_load_344' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_173 : Operation 3609 [1/1] (0.00ns)   --->   "%b_addr_344 = getelementptr [1024 x i32]* %b, i64 0, i64 344" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3609 'getelementptr' 'b_addr_344' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 3610 [2/2] (3.25ns)   --->   "%b_load_344 = load i32* %b_addr_344, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3610 'load' 'b_load_344' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_173 : Operation 3611 [1/1] (0.00ns)   --->   "%a_addr_345 = getelementptr [1024 x i32]* %a, i64 0, i64 345" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3611 'getelementptr' 'a_addr_345' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 3612 [2/2] (3.25ns)   --->   "%a_load_345 = load i32* %a_addr_345, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3612 'load' 'a_load_345' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_173 : Operation 3613 [1/1] (0.00ns)   --->   "%b_addr_345 = getelementptr [1024 x i32]* %b, i64 0, i64 345" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3613 'getelementptr' 'b_addr_345' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 3614 [2/2] (3.25ns)   --->   "%b_load_345 = load i32* %b_addr_345, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3614 'load' 'b_load_345' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 174 <SV = 173> <Delay = 5.80>
ST_174 : Operation 3615 [1/1] (0.00ns)   --->   "%c_addr_342 = getelementptr [1024 x i32]* %c, i64 0, i64 342" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3615 'getelementptr' 'c_addr_342' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 3616 [1/1] (3.25ns)   --->   "store i32 %add_ln7_342, i32* %c_addr_342, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3616 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_174 : Operation 3617 [1/1] (0.00ns)   --->   "%c_addr_343 = getelementptr [1024 x i32]* %c, i64 0, i64 343" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3617 'getelementptr' 'c_addr_343' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 3618 [1/1] (3.25ns)   --->   "store i32 %add_ln7_343, i32* %c_addr_343, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3618 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_174 : Operation 3619 [1/2] (3.25ns)   --->   "%a_load_344 = load i32* %a_addr_344, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3619 'load' 'a_load_344' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_174 : Operation 3620 [1/2] (3.25ns)   --->   "%b_load_344 = load i32* %b_addr_344, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3620 'load' 'b_load_344' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_174 : Operation 3621 [1/1] (2.55ns)   --->   "%add_ln7_344 = add nsw i32 %a_load_344, %b_load_344" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3621 'add' 'add_ln7_344' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 3622 [1/2] (3.25ns)   --->   "%a_load_345 = load i32* %a_addr_345, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3622 'load' 'a_load_345' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_174 : Operation 3623 [1/2] (3.25ns)   --->   "%b_load_345 = load i32* %b_addr_345, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3623 'load' 'b_load_345' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_174 : Operation 3624 [1/1] (2.55ns)   --->   "%add_ln7_345 = add nsw i32 %a_load_345, %b_load_345" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3624 'add' 'add_ln7_345' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 3625 [1/1] (0.00ns)   --->   "%a_addr_346 = getelementptr [1024 x i32]* %a, i64 0, i64 346" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3625 'getelementptr' 'a_addr_346' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 3626 [2/2] (3.25ns)   --->   "%a_load_346 = load i32* %a_addr_346, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3626 'load' 'a_load_346' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_174 : Operation 3627 [1/1] (0.00ns)   --->   "%b_addr_346 = getelementptr [1024 x i32]* %b, i64 0, i64 346" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3627 'getelementptr' 'b_addr_346' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 3628 [2/2] (3.25ns)   --->   "%b_load_346 = load i32* %b_addr_346, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3628 'load' 'b_load_346' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_174 : Operation 3629 [1/1] (0.00ns)   --->   "%a_addr_347 = getelementptr [1024 x i32]* %a, i64 0, i64 347" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3629 'getelementptr' 'a_addr_347' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 3630 [2/2] (3.25ns)   --->   "%a_load_347 = load i32* %a_addr_347, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3630 'load' 'a_load_347' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_174 : Operation 3631 [1/1] (0.00ns)   --->   "%b_addr_347 = getelementptr [1024 x i32]* %b, i64 0, i64 347" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3631 'getelementptr' 'b_addr_347' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 3632 [2/2] (3.25ns)   --->   "%b_load_347 = load i32* %b_addr_347, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3632 'load' 'b_load_347' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 175 <SV = 174> <Delay = 5.80>
ST_175 : Operation 3633 [1/1] (0.00ns)   --->   "%c_addr_344 = getelementptr [1024 x i32]* %c, i64 0, i64 344" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3633 'getelementptr' 'c_addr_344' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 3634 [1/1] (3.25ns)   --->   "store i32 %add_ln7_344, i32* %c_addr_344, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3634 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 3635 [1/1] (0.00ns)   --->   "%c_addr_345 = getelementptr [1024 x i32]* %c, i64 0, i64 345" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3635 'getelementptr' 'c_addr_345' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 3636 [1/1] (3.25ns)   --->   "store i32 %add_ln7_345, i32* %c_addr_345, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3636 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 3637 [1/2] (3.25ns)   --->   "%a_load_346 = load i32* %a_addr_346, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3637 'load' 'a_load_346' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 3638 [1/2] (3.25ns)   --->   "%b_load_346 = load i32* %b_addr_346, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3638 'load' 'b_load_346' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 3639 [1/1] (2.55ns)   --->   "%add_ln7_346 = add nsw i32 %a_load_346, %b_load_346" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3639 'add' 'add_ln7_346' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 3640 [1/2] (3.25ns)   --->   "%a_load_347 = load i32* %a_addr_347, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3640 'load' 'a_load_347' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 3641 [1/2] (3.25ns)   --->   "%b_load_347 = load i32* %b_addr_347, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3641 'load' 'b_load_347' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 3642 [1/1] (2.55ns)   --->   "%add_ln7_347 = add nsw i32 %a_load_347, %b_load_347" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3642 'add' 'add_ln7_347' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 3643 [1/1] (0.00ns)   --->   "%a_addr_348 = getelementptr [1024 x i32]* %a, i64 0, i64 348" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3643 'getelementptr' 'a_addr_348' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 3644 [2/2] (3.25ns)   --->   "%a_load_348 = load i32* %a_addr_348, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3644 'load' 'a_load_348' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 3645 [1/1] (0.00ns)   --->   "%b_addr_348 = getelementptr [1024 x i32]* %b, i64 0, i64 348" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3645 'getelementptr' 'b_addr_348' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 3646 [2/2] (3.25ns)   --->   "%b_load_348 = load i32* %b_addr_348, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3646 'load' 'b_load_348' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 3647 [1/1] (0.00ns)   --->   "%a_addr_349 = getelementptr [1024 x i32]* %a, i64 0, i64 349" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3647 'getelementptr' 'a_addr_349' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 3648 [2/2] (3.25ns)   --->   "%a_load_349 = load i32* %a_addr_349, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3648 'load' 'a_load_349' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 3649 [1/1] (0.00ns)   --->   "%b_addr_349 = getelementptr [1024 x i32]* %b, i64 0, i64 349" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3649 'getelementptr' 'b_addr_349' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 3650 [2/2] (3.25ns)   --->   "%b_load_349 = load i32* %b_addr_349, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3650 'load' 'b_load_349' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 176 <SV = 175> <Delay = 5.80>
ST_176 : Operation 3651 [1/1] (0.00ns)   --->   "%c_addr_346 = getelementptr [1024 x i32]* %c, i64 0, i64 346" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3651 'getelementptr' 'c_addr_346' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 3652 [1/1] (3.25ns)   --->   "store i32 %add_ln7_346, i32* %c_addr_346, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3652 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 3653 [1/1] (0.00ns)   --->   "%c_addr_347 = getelementptr [1024 x i32]* %c, i64 0, i64 347" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3653 'getelementptr' 'c_addr_347' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 3654 [1/1] (3.25ns)   --->   "store i32 %add_ln7_347, i32* %c_addr_347, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3654 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 3655 [1/2] (3.25ns)   --->   "%a_load_348 = load i32* %a_addr_348, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3655 'load' 'a_load_348' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 3656 [1/2] (3.25ns)   --->   "%b_load_348 = load i32* %b_addr_348, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3656 'load' 'b_load_348' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 3657 [1/1] (2.55ns)   --->   "%add_ln7_348 = add nsw i32 %a_load_348, %b_load_348" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3657 'add' 'add_ln7_348' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 3658 [1/2] (3.25ns)   --->   "%a_load_349 = load i32* %a_addr_349, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3658 'load' 'a_load_349' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 3659 [1/2] (3.25ns)   --->   "%b_load_349 = load i32* %b_addr_349, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3659 'load' 'b_load_349' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 3660 [1/1] (2.55ns)   --->   "%add_ln7_349 = add nsw i32 %a_load_349, %b_load_349" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3660 'add' 'add_ln7_349' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 3661 [1/1] (0.00ns)   --->   "%a_addr_350 = getelementptr [1024 x i32]* %a, i64 0, i64 350" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3661 'getelementptr' 'a_addr_350' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 3662 [2/2] (3.25ns)   --->   "%a_load_350 = load i32* %a_addr_350, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3662 'load' 'a_load_350' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 3663 [1/1] (0.00ns)   --->   "%b_addr_350 = getelementptr [1024 x i32]* %b, i64 0, i64 350" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3663 'getelementptr' 'b_addr_350' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 3664 [2/2] (3.25ns)   --->   "%b_load_350 = load i32* %b_addr_350, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3664 'load' 'b_load_350' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 3665 [1/1] (0.00ns)   --->   "%a_addr_351 = getelementptr [1024 x i32]* %a, i64 0, i64 351" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3665 'getelementptr' 'a_addr_351' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 3666 [2/2] (3.25ns)   --->   "%a_load_351 = load i32* %a_addr_351, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3666 'load' 'a_load_351' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 3667 [1/1] (0.00ns)   --->   "%b_addr_351 = getelementptr [1024 x i32]* %b, i64 0, i64 351" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3667 'getelementptr' 'b_addr_351' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 3668 [2/2] (3.25ns)   --->   "%b_load_351 = load i32* %b_addr_351, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3668 'load' 'b_load_351' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 177 <SV = 176> <Delay = 5.80>
ST_177 : Operation 3669 [1/1] (0.00ns)   --->   "%c_addr_348 = getelementptr [1024 x i32]* %c, i64 0, i64 348" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3669 'getelementptr' 'c_addr_348' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3670 [1/1] (3.25ns)   --->   "store i32 %add_ln7_348, i32* %c_addr_348, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3670 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 3671 [1/1] (0.00ns)   --->   "%c_addr_349 = getelementptr [1024 x i32]* %c, i64 0, i64 349" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3671 'getelementptr' 'c_addr_349' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3672 [1/1] (3.25ns)   --->   "store i32 %add_ln7_349, i32* %c_addr_349, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3672 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 3673 [1/2] (3.25ns)   --->   "%a_load_350 = load i32* %a_addr_350, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3673 'load' 'a_load_350' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 3674 [1/2] (3.25ns)   --->   "%b_load_350 = load i32* %b_addr_350, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3674 'load' 'b_load_350' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 3675 [1/1] (2.55ns)   --->   "%add_ln7_350 = add nsw i32 %a_load_350, %b_load_350" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3675 'add' 'add_ln7_350' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3676 [1/2] (3.25ns)   --->   "%a_load_351 = load i32* %a_addr_351, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3676 'load' 'a_load_351' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 3677 [1/2] (3.25ns)   --->   "%b_load_351 = load i32* %b_addr_351, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3677 'load' 'b_load_351' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 3678 [1/1] (2.55ns)   --->   "%add_ln7_351 = add nsw i32 %a_load_351, %b_load_351" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3678 'add' 'add_ln7_351' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3679 [1/1] (0.00ns)   --->   "%a_addr_352 = getelementptr [1024 x i32]* %a, i64 0, i64 352" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3679 'getelementptr' 'a_addr_352' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3680 [2/2] (3.25ns)   --->   "%a_load_352 = load i32* %a_addr_352, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3680 'load' 'a_load_352' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 3681 [1/1] (0.00ns)   --->   "%b_addr_352 = getelementptr [1024 x i32]* %b, i64 0, i64 352" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3681 'getelementptr' 'b_addr_352' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3682 [2/2] (3.25ns)   --->   "%b_load_352 = load i32* %b_addr_352, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3682 'load' 'b_load_352' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 3683 [1/1] (0.00ns)   --->   "%a_addr_353 = getelementptr [1024 x i32]* %a, i64 0, i64 353" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3683 'getelementptr' 'a_addr_353' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3684 [2/2] (3.25ns)   --->   "%a_load_353 = load i32* %a_addr_353, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3684 'load' 'a_load_353' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 3685 [1/1] (0.00ns)   --->   "%b_addr_353 = getelementptr [1024 x i32]* %b, i64 0, i64 353" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3685 'getelementptr' 'b_addr_353' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3686 [2/2] (3.25ns)   --->   "%b_load_353 = load i32* %b_addr_353, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3686 'load' 'b_load_353' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 178 <SV = 177> <Delay = 5.80>
ST_178 : Operation 3687 [1/1] (0.00ns)   --->   "%c_addr_350 = getelementptr [1024 x i32]* %c, i64 0, i64 350" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3687 'getelementptr' 'c_addr_350' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 3688 [1/1] (3.25ns)   --->   "store i32 %add_ln7_350, i32* %c_addr_350, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3688 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_178 : Operation 3689 [1/1] (0.00ns)   --->   "%c_addr_351 = getelementptr [1024 x i32]* %c, i64 0, i64 351" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3689 'getelementptr' 'c_addr_351' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 3690 [1/1] (3.25ns)   --->   "store i32 %add_ln7_351, i32* %c_addr_351, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3690 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_178 : Operation 3691 [1/2] (3.25ns)   --->   "%a_load_352 = load i32* %a_addr_352, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3691 'load' 'a_load_352' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_178 : Operation 3692 [1/2] (3.25ns)   --->   "%b_load_352 = load i32* %b_addr_352, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3692 'load' 'b_load_352' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_178 : Operation 3693 [1/1] (2.55ns)   --->   "%add_ln7_352 = add nsw i32 %a_load_352, %b_load_352" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3693 'add' 'add_ln7_352' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3694 [1/2] (3.25ns)   --->   "%a_load_353 = load i32* %a_addr_353, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3694 'load' 'a_load_353' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_178 : Operation 3695 [1/2] (3.25ns)   --->   "%b_load_353 = load i32* %b_addr_353, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3695 'load' 'b_load_353' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_178 : Operation 3696 [1/1] (2.55ns)   --->   "%add_ln7_353 = add nsw i32 %a_load_353, %b_load_353" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3696 'add' 'add_ln7_353' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3697 [1/1] (0.00ns)   --->   "%a_addr_354 = getelementptr [1024 x i32]* %a, i64 0, i64 354" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3697 'getelementptr' 'a_addr_354' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 3698 [2/2] (3.25ns)   --->   "%a_load_354 = load i32* %a_addr_354, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3698 'load' 'a_load_354' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_178 : Operation 3699 [1/1] (0.00ns)   --->   "%b_addr_354 = getelementptr [1024 x i32]* %b, i64 0, i64 354" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3699 'getelementptr' 'b_addr_354' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 3700 [2/2] (3.25ns)   --->   "%b_load_354 = load i32* %b_addr_354, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3700 'load' 'b_load_354' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_178 : Operation 3701 [1/1] (0.00ns)   --->   "%a_addr_355 = getelementptr [1024 x i32]* %a, i64 0, i64 355" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3701 'getelementptr' 'a_addr_355' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 3702 [2/2] (3.25ns)   --->   "%a_load_355 = load i32* %a_addr_355, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3702 'load' 'a_load_355' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_178 : Operation 3703 [1/1] (0.00ns)   --->   "%b_addr_355 = getelementptr [1024 x i32]* %b, i64 0, i64 355" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3703 'getelementptr' 'b_addr_355' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 3704 [2/2] (3.25ns)   --->   "%b_load_355 = load i32* %b_addr_355, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3704 'load' 'b_load_355' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 179 <SV = 178> <Delay = 5.80>
ST_179 : Operation 3705 [1/1] (0.00ns)   --->   "%c_addr_352 = getelementptr [1024 x i32]* %c, i64 0, i64 352" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3705 'getelementptr' 'c_addr_352' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 3706 [1/1] (3.25ns)   --->   "store i32 %add_ln7_352, i32* %c_addr_352, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3706 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_179 : Operation 3707 [1/1] (0.00ns)   --->   "%c_addr_353 = getelementptr [1024 x i32]* %c, i64 0, i64 353" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3707 'getelementptr' 'c_addr_353' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 3708 [1/1] (3.25ns)   --->   "store i32 %add_ln7_353, i32* %c_addr_353, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3708 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_179 : Operation 3709 [1/2] (3.25ns)   --->   "%a_load_354 = load i32* %a_addr_354, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3709 'load' 'a_load_354' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_179 : Operation 3710 [1/2] (3.25ns)   --->   "%b_load_354 = load i32* %b_addr_354, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3710 'load' 'b_load_354' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_179 : Operation 3711 [1/1] (2.55ns)   --->   "%add_ln7_354 = add nsw i32 %a_load_354, %b_load_354" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3711 'add' 'add_ln7_354' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 3712 [1/2] (3.25ns)   --->   "%a_load_355 = load i32* %a_addr_355, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3712 'load' 'a_load_355' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_179 : Operation 3713 [1/2] (3.25ns)   --->   "%b_load_355 = load i32* %b_addr_355, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3713 'load' 'b_load_355' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_179 : Operation 3714 [1/1] (2.55ns)   --->   "%add_ln7_355 = add nsw i32 %a_load_355, %b_load_355" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3714 'add' 'add_ln7_355' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 3715 [1/1] (0.00ns)   --->   "%a_addr_356 = getelementptr [1024 x i32]* %a, i64 0, i64 356" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3715 'getelementptr' 'a_addr_356' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 3716 [2/2] (3.25ns)   --->   "%a_load_356 = load i32* %a_addr_356, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3716 'load' 'a_load_356' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_179 : Operation 3717 [1/1] (0.00ns)   --->   "%b_addr_356 = getelementptr [1024 x i32]* %b, i64 0, i64 356" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3717 'getelementptr' 'b_addr_356' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 3718 [2/2] (3.25ns)   --->   "%b_load_356 = load i32* %b_addr_356, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3718 'load' 'b_load_356' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_179 : Operation 3719 [1/1] (0.00ns)   --->   "%a_addr_357 = getelementptr [1024 x i32]* %a, i64 0, i64 357" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3719 'getelementptr' 'a_addr_357' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 3720 [2/2] (3.25ns)   --->   "%a_load_357 = load i32* %a_addr_357, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3720 'load' 'a_load_357' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_179 : Operation 3721 [1/1] (0.00ns)   --->   "%b_addr_357 = getelementptr [1024 x i32]* %b, i64 0, i64 357" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3721 'getelementptr' 'b_addr_357' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 3722 [2/2] (3.25ns)   --->   "%b_load_357 = load i32* %b_addr_357, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3722 'load' 'b_load_357' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 180 <SV = 179> <Delay = 5.80>
ST_180 : Operation 3723 [1/1] (0.00ns)   --->   "%c_addr_354 = getelementptr [1024 x i32]* %c, i64 0, i64 354" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3723 'getelementptr' 'c_addr_354' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 3724 [1/1] (3.25ns)   --->   "store i32 %add_ln7_354, i32* %c_addr_354, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3724 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_180 : Operation 3725 [1/1] (0.00ns)   --->   "%c_addr_355 = getelementptr [1024 x i32]* %c, i64 0, i64 355" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3725 'getelementptr' 'c_addr_355' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 3726 [1/1] (3.25ns)   --->   "store i32 %add_ln7_355, i32* %c_addr_355, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3726 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_180 : Operation 3727 [1/2] (3.25ns)   --->   "%a_load_356 = load i32* %a_addr_356, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3727 'load' 'a_load_356' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_180 : Operation 3728 [1/2] (3.25ns)   --->   "%b_load_356 = load i32* %b_addr_356, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3728 'load' 'b_load_356' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_180 : Operation 3729 [1/1] (2.55ns)   --->   "%add_ln7_356 = add nsw i32 %a_load_356, %b_load_356" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3729 'add' 'add_ln7_356' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 3730 [1/2] (3.25ns)   --->   "%a_load_357 = load i32* %a_addr_357, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3730 'load' 'a_load_357' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_180 : Operation 3731 [1/2] (3.25ns)   --->   "%b_load_357 = load i32* %b_addr_357, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3731 'load' 'b_load_357' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_180 : Operation 3732 [1/1] (2.55ns)   --->   "%add_ln7_357 = add nsw i32 %a_load_357, %b_load_357" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3732 'add' 'add_ln7_357' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 3733 [1/1] (0.00ns)   --->   "%a_addr_358 = getelementptr [1024 x i32]* %a, i64 0, i64 358" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3733 'getelementptr' 'a_addr_358' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 3734 [2/2] (3.25ns)   --->   "%a_load_358 = load i32* %a_addr_358, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3734 'load' 'a_load_358' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_180 : Operation 3735 [1/1] (0.00ns)   --->   "%b_addr_358 = getelementptr [1024 x i32]* %b, i64 0, i64 358" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3735 'getelementptr' 'b_addr_358' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 3736 [2/2] (3.25ns)   --->   "%b_load_358 = load i32* %b_addr_358, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3736 'load' 'b_load_358' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_180 : Operation 3737 [1/1] (0.00ns)   --->   "%a_addr_359 = getelementptr [1024 x i32]* %a, i64 0, i64 359" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3737 'getelementptr' 'a_addr_359' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 3738 [2/2] (3.25ns)   --->   "%a_load_359 = load i32* %a_addr_359, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3738 'load' 'a_load_359' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_180 : Operation 3739 [1/1] (0.00ns)   --->   "%b_addr_359 = getelementptr [1024 x i32]* %b, i64 0, i64 359" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3739 'getelementptr' 'b_addr_359' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 3740 [2/2] (3.25ns)   --->   "%b_load_359 = load i32* %b_addr_359, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3740 'load' 'b_load_359' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 181 <SV = 180> <Delay = 5.80>
ST_181 : Operation 3741 [1/1] (0.00ns)   --->   "%c_addr_356 = getelementptr [1024 x i32]* %c, i64 0, i64 356" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3741 'getelementptr' 'c_addr_356' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3742 [1/1] (3.25ns)   --->   "store i32 %add_ln7_356, i32* %c_addr_356, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3742 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_181 : Operation 3743 [1/1] (0.00ns)   --->   "%c_addr_357 = getelementptr [1024 x i32]* %c, i64 0, i64 357" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3743 'getelementptr' 'c_addr_357' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3744 [1/1] (3.25ns)   --->   "store i32 %add_ln7_357, i32* %c_addr_357, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3744 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_181 : Operation 3745 [1/2] (3.25ns)   --->   "%a_load_358 = load i32* %a_addr_358, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3745 'load' 'a_load_358' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_181 : Operation 3746 [1/2] (3.25ns)   --->   "%b_load_358 = load i32* %b_addr_358, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3746 'load' 'b_load_358' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_181 : Operation 3747 [1/1] (2.55ns)   --->   "%add_ln7_358 = add nsw i32 %a_load_358, %b_load_358" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3747 'add' 'add_ln7_358' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3748 [1/2] (3.25ns)   --->   "%a_load_359 = load i32* %a_addr_359, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3748 'load' 'a_load_359' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_181 : Operation 3749 [1/2] (3.25ns)   --->   "%b_load_359 = load i32* %b_addr_359, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3749 'load' 'b_load_359' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_181 : Operation 3750 [1/1] (2.55ns)   --->   "%add_ln7_359 = add nsw i32 %a_load_359, %b_load_359" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3750 'add' 'add_ln7_359' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3751 [1/1] (0.00ns)   --->   "%a_addr_360 = getelementptr [1024 x i32]* %a, i64 0, i64 360" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3751 'getelementptr' 'a_addr_360' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3752 [2/2] (3.25ns)   --->   "%a_load_360 = load i32* %a_addr_360, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3752 'load' 'a_load_360' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_181 : Operation 3753 [1/1] (0.00ns)   --->   "%b_addr_360 = getelementptr [1024 x i32]* %b, i64 0, i64 360" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3753 'getelementptr' 'b_addr_360' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3754 [2/2] (3.25ns)   --->   "%b_load_360 = load i32* %b_addr_360, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3754 'load' 'b_load_360' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_181 : Operation 3755 [1/1] (0.00ns)   --->   "%a_addr_361 = getelementptr [1024 x i32]* %a, i64 0, i64 361" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3755 'getelementptr' 'a_addr_361' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3756 [2/2] (3.25ns)   --->   "%a_load_361 = load i32* %a_addr_361, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3756 'load' 'a_load_361' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_181 : Operation 3757 [1/1] (0.00ns)   --->   "%b_addr_361 = getelementptr [1024 x i32]* %b, i64 0, i64 361" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3757 'getelementptr' 'b_addr_361' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 3758 [2/2] (3.25ns)   --->   "%b_load_361 = load i32* %b_addr_361, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3758 'load' 'b_load_361' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 182 <SV = 181> <Delay = 5.80>
ST_182 : Operation 3759 [1/1] (0.00ns)   --->   "%c_addr_358 = getelementptr [1024 x i32]* %c, i64 0, i64 358" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3759 'getelementptr' 'c_addr_358' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 3760 [1/1] (3.25ns)   --->   "store i32 %add_ln7_358, i32* %c_addr_358, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3760 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_182 : Operation 3761 [1/1] (0.00ns)   --->   "%c_addr_359 = getelementptr [1024 x i32]* %c, i64 0, i64 359" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3761 'getelementptr' 'c_addr_359' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 3762 [1/1] (3.25ns)   --->   "store i32 %add_ln7_359, i32* %c_addr_359, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3762 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_182 : Operation 3763 [1/2] (3.25ns)   --->   "%a_load_360 = load i32* %a_addr_360, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3763 'load' 'a_load_360' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_182 : Operation 3764 [1/2] (3.25ns)   --->   "%b_load_360 = load i32* %b_addr_360, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3764 'load' 'b_load_360' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_182 : Operation 3765 [1/1] (2.55ns)   --->   "%add_ln7_360 = add nsw i32 %a_load_360, %b_load_360" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3765 'add' 'add_ln7_360' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 3766 [1/2] (3.25ns)   --->   "%a_load_361 = load i32* %a_addr_361, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3766 'load' 'a_load_361' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_182 : Operation 3767 [1/2] (3.25ns)   --->   "%b_load_361 = load i32* %b_addr_361, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3767 'load' 'b_load_361' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_182 : Operation 3768 [1/1] (2.55ns)   --->   "%add_ln7_361 = add nsw i32 %a_load_361, %b_load_361" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3768 'add' 'add_ln7_361' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 3769 [1/1] (0.00ns)   --->   "%a_addr_362 = getelementptr [1024 x i32]* %a, i64 0, i64 362" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3769 'getelementptr' 'a_addr_362' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 3770 [2/2] (3.25ns)   --->   "%a_load_362 = load i32* %a_addr_362, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3770 'load' 'a_load_362' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_182 : Operation 3771 [1/1] (0.00ns)   --->   "%b_addr_362 = getelementptr [1024 x i32]* %b, i64 0, i64 362" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3771 'getelementptr' 'b_addr_362' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 3772 [2/2] (3.25ns)   --->   "%b_load_362 = load i32* %b_addr_362, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3772 'load' 'b_load_362' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_182 : Operation 3773 [1/1] (0.00ns)   --->   "%a_addr_363 = getelementptr [1024 x i32]* %a, i64 0, i64 363" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3773 'getelementptr' 'a_addr_363' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 3774 [2/2] (3.25ns)   --->   "%a_load_363 = load i32* %a_addr_363, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3774 'load' 'a_load_363' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_182 : Operation 3775 [1/1] (0.00ns)   --->   "%b_addr_363 = getelementptr [1024 x i32]* %b, i64 0, i64 363" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3775 'getelementptr' 'b_addr_363' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 3776 [2/2] (3.25ns)   --->   "%b_load_363 = load i32* %b_addr_363, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3776 'load' 'b_load_363' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 183 <SV = 182> <Delay = 5.80>
ST_183 : Operation 3777 [1/1] (0.00ns)   --->   "%c_addr_360 = getelementptr [1024 x i32]* %c, i64 0, i64 360" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3777 'getelementptr' 'c_addr_360' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 3778 [1/1] (3.25ns)   --->   "store i32 %add_ln7_360, i32* %c_addr_360, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3778 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_183 : Operation 3779 [1/1] (0.00ns)   --->   "%c_addr_361 = getelementptr [1024 x i32]* %c, i64 0, i64 361" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3779 'getelementptr' 'c_addr_361' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 3780 [1/1] (3.25ns)   --->   "store i32 %add_ln7_361, i32* %c_addr_361, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3780 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_183 : Operation 3781 [1/2] (3.25ns)   --->   "%a_load_362 = load i32* %a_addr_362, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3781 'load' 'a_load_362' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_183 : Operation 3782 [1/2] (3.25ns)   --->   "%b_load_362 = load i32* %b_addr_362, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3782 'load' 'b_load_362' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_183 : Operation 3783 [1/1] (2.55ns)   --->   "%add_ln7_362 = add nsw i32 %a_load_362, %b_load_362" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3783 'add' 'add_ln7_362' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 3784 [1/2] (3.25ns)   --->   "%a_load_363 = load i32* %a_addr_363, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3784 'load' 'a_load_363' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_183 : Operation 3785 [1/2] (3.25ns)   --->   "%b_load_363 = load i32* %b_addr_363, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3785 'load' 'b_load_363' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_183 : Operation 3786 [1/1] (2.55ns)   --->   "%add_ln7_363 = add nsw i32 %a_load_363, %b_load_363" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3786 'add' 'add_ln7_363' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 3787 [1/1] (0.00ns)   --->   "%a_addr_364 = getelementptr [1024 x i32]* %a, i64 0, i64 364" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3787 'getelementptr' 'a_addr_364' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 3788 [2/2] (3.25ns)   --->   "%a_load_364 = load i32* %a_addr_364, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3788 'load' 'a_load_364' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_183 : Operation 3789 [1/1] (0.00ns)   --->   "%b_addr_364 = getelementptr [1024 x i32]* %b, i64 0, i64 364" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3789 'getelementptr' 'b_addr_364' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 3790 [2/2] (3.25ns)   --->   "%b_load_364 = load i32* %b_addr_364, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3790 'load' 'b_load_364' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_183 : Operation 3791 [1/1] (0.00ns)   --->   "%a_addr_365 = getelementptr [1024 x i32]* %a, i64 0, i64 365" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3791 'getelementptr' 'a_addr_365' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 3792 [2/2] (3.25ns)   --->   "%a_load_365 = load i32* %a_addr_365, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3792 'load' 'a_load_365' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_183 : Operation 3793 [1/1] (0.00ns)   --->   "%b_addr_365 = getelementptr [1024 x i32]* %b, i64 0, i64 365" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3793 'getelementptr' 'b_addr_365' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 3794 [2/2] (3.25ns)   --->   "%b_load_365 = load i32* %b_addr_365, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3794 'load' 'b_load_365' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 184 <SV = 183> <Delay = 5.80>
ST_184 : Operation 3795 [1/1] (0.00ns)   --->   "%c_addr_362 = getelementptr [1024 x i32]* %c, i64 0, i64 362" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3795 'getelementptr' 'c_addr_362' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3796 [1/1] (3.25ns)   --->   "store i32 %add_ln7_362, i32* %c_addr_362, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3796 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_184 : Operation 3797 [1/1] (0.00ns)   --->   "%c_addr_363 = getelementptr [1024 x i32]* %c, i64 0, i64 363" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3797 'getelementptr' 'c_addr_363' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3798 [1/1] (3.25ns)   --->   "store i32 %add_ln7_363, i32* %c_addr_363, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3798 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_184 : Operation 3799 [1/2] (3.25ns)   --->   "%a_load_364 = load i32* %a_addr_364, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3799 'load' 'a_load_364' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_184 : Operation 3800 [1/2] (3.25ns)   --->   "%b_load_364 = load i32* %b_addr_364, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3800 'load' 'b_load_364' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_184 : Operation 3801 [1/1] (2.55ns)   --->   "%add_ln7_364 = add nsw i32 %a_load_364, %b_load_364" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3801 'add' 'add_ln7_364' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 3802 [1/2] (3.25ns)   --->   "%a_load_365 = load i32* %a_addr_365, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3802 'load' 'a_load_365' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_184 : Operation 3803 [1/2] (3.25ns)   --->   "%b_load_365 = load i32* %b_addr_365, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3803 'load' 'b_load_365' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_184 : Operation 3804 [1/1] (2.55ns)   --->   "%add_ln7_365 = add nsw i32 %a_load_365, %b_load_365" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3804 'add' 'add_ln7_365' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 3805 [1/1] (0.00ns)   --->   "%a_addr_366 = getelementptr [1024 x i32]* %a, i64 0, i64 366" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3805 'getelementptr' 'a_addr_366' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3806 [2/2] (3.25ns)   --->   "%a_load_366 = load i32* %a_addr_366, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3806 'load' 'a_load_366' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_184 : Operation 3807 [1/1] (0.00ns)   --->   "%b_addr_366 = getelementptr [1024 x i32]* %b, i64 0, i64 366" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3807 'getelementptr' 'b_addr_366' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3808 [2/2] (3.25ns)   --->   "%b_load_366 = load i32* %b_addr_366, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3808 'load' 'b_load_366' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_184 : Operation 3809 [1/1] (0.00ns)   --->   "%a_addr_367 = getelementptr [1024 x i32]* %a, i64 0, i64 367" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3809 'getelementptr' 'a_addr_367' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3810 [2/2] (3.25ns)   --->   "%a_load_367 = load i32* %a_addr_367, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3810 'load' 'a_load_367' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_184 : Operation 3811 [1/1] (0.00ns)   --->   "%b_addr_367 = getelementptr [1024 x i32]* %b, i64 0, i64 367" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3811 'getelementptr' 'b_addr_367' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3812 [2/2] (3.25ns)   --->   "%b_load_367 = load i32* %b_addr_367, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3812 'load' 'b_load_367' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 185 <SV = 184> <Delay = 5.80>
ST_185 : Operation 3813 [1/1] (0.00ns)   --->   "%c_addr_364 = getelementptr [1024 x i32]* %c, i64 0, i64 364" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3813 'getelementptr' 'c_addr_364' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3814 [1/1] (3.25ns)   --->   "store i32 %add_ln7_364, i32* %c_addr_364, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3814 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_185 : Operation 3815 [1/1] (0.00ns)   --->   "%c_addr_365 = getelementptr [1024 x i32]* %c, i64 0, i64 365" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3815 'getelementptr' 'c_addr_365' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3816 [1/1] (3.25ns)   --->   "store i32 %add_ln7_365, i32* %c_addr_365, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3816 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_185 : Operation 3817 [1/2] (3.25ns)   --->   "%a_load_366 = load i32* %a_addr_366, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3817 'load' 'a_load_366' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_185 : Operation 3818 [1/2] (3.25ns)   --->   "%b_load_366 = load i32* %b_addr_366, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3818 'load' 'b_load_366' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_185 : Operation 3819 [1/1] (2.55ns)   --->   "%add_ln7_366 = add nsw i32 %a_load_366, %b_load_366" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3819 'add' 'add_ln7_366' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 3820 [1/2] (3.25ns)   --->   "%a_load_367 = load i32* %a_addr_367, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3820 'load' 'a_load_367' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_185 : Operation 3821 [1/2] (3.25ns)   --->   "%b_load_367 = load i32* %b_addr_367, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3821 'load' 'b_load_367' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_185 : Operation 3822 [1/1] (2.55ns)   --->   "%add_ln7_367 = add nsw i32 %a_load_367, %b_load_367" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3822 'add' 'add_ln7_367' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 3823 [1/1] (0.00ns)   --->   "%a_addr_368 = getelementptr [1024 x i32]* %a, i64 0, i64 368" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3823 'getelementptr' 'a_addr_368' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3824 [2/2] (3.25ns)   --->   "%a_load_368 = load i32* %a_addr_368, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3824 'load' 'a_load_368' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_185 : Operation 3825 [1/1] (0.00ns)   --->   "%b_addr_368 = getelementptr [1024 x i32]* %b, i64 0, i64 368" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3825 'getelementptr' 'b_addr_368' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3826 [2/2] (3.25ns)   --->   "%b_load_368 = load i32* %b_addr_368, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3826 'load' 'b_load_368' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_185 : Operation 3827 [1/1] (0.00ns)   --->   "%a_addr_369 = getelementptr [1024 x i32]* %a, i64 0, i64 369" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3827 'getelementptr' 'a_addr_369' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3828 [2/2] (3.25ns)   --->   "%a_load_369 = load i32* %a_addr_369, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3828 'load' 'a_load_369' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_185 : Operation 3829 [1/1] (0.00ns)   --->   "%b_addr_369 = getelementptr [1024 x i32]* %b, i64 0, i64 369" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3829 'getelementptr' 'b_addr_369' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3830 [2/2] (3.25ns)   --->   "%b_load_369 = load i32* %b_addr_369, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3830 'load' 'b_load_369' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 186 <SV = 185> <Delay = 5.80>
ST_186 : Operation 3831 [1/1] (0.00ns)   --->   "%c_addr_366 = getelementptr [1024 x i32]* %c, i64 0, i64 366" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3831 'getelementptr' 'c_addr_366' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 3832 [1/1] (3.25ns)   --->   "store i32 %add_ln7_366, i32* %c_addr_366, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3832 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_186 : Operation 3833 [1/1] (0.00ns)   --->   "%c_addr_367 = getelementptr [1024 x i32]* %c, i64 0, i64 367" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3833 'getelementptr' 'c_addr_367' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 3834 [1/1] (3.25ns)   --->   "store i32 %add_ln7_367, i32* %c_addr_367, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3834 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_186 : Operation 3835 [1/2] (3.25ns)   --->   "%a_load_368 = load i32* %a_addr_368, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3835 'load' 'a_load_368' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_186 : Operation 3836 [1/2] (3.25ns)   --->   "%b_load_368 = load i32* %b_addr_368, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3836 'load' 'b_load_368' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_186 : Operation 3837 [1/1] (2.55ns)   --->   "%add_ln7_368 = add nsw i32 %a_load_368, %b_load_368" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3837 'add' 'add_ln7_368' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 3838 [1/2] (3.25ns)   --->   "%a_load_369 = load i32* %a_addr_369, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3838 'load' 'a_load_369' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_186 : Operation 3839 [1/2] (3.25ns)   --->   "%b_load_369 = load i32* %b_addr_369, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3839 'load' 'b_load_369' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_186 : Operation 3840 [1/1] (2.55ns)   --->   "%add_ln7_369 = add nsw i32 %a_load_369, %b_load_369" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3840 'add' 'add_ln7_369' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 3841 [1/1] (0.00ns)   --->   "%a_addr_370 = getelementptr [1024 x i32]* %a, i64 0, i64 370" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3841 'getelementptr' 'a_addr_370' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 3842 [2/2] (3.25ns)   --->   "%a_load_370 = load i32* %a_addr_370, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3842 'load' 'a_load_370' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_186 : Operation 3843 [1/1] (0.00ns)   --->   "%b_addr_370 = getelementptr [1024 x i32]* %b, i64 0, i64 370" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3843 'getelementptr' 'b_addr_370' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 3844 [2/2] (3.25ns)   --->   "%b_load_370 = load i32* %b_addr_370, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3844 'load' 'b_load_370' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_186 : Operation 3845 [1/1] (0.00ns)   --->   "%a_addr_371 = getelementptr [1024 x i32]* %a, i64 0, i64 371" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3845 'getelementptr' 'a_addr_371' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 3846 [2/2] (3.25ns)   --->   "%a_load_371 = load i32* %a_addr_371, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3846 'load' 'a_load_371' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_186 : Operation 3847 [1/1] (0.00ns)   --->   "%b_addr_371 = getelementptr [1024 x i32]* %b, i64 0, i64 371" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3847 'getelementptr' 'b_addr_371' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 3848 [2/2] (3.25ns)   --->   "%b_load_371 = load i32* %b_addr_371, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3848 'load' 'b_load_371' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 187 <SV = 186> <Delay = 5.80>
ST_187 : Operation 3849 [1/1] (0.00ns)   --->   "%c_addr_368 = getelementptr [1024 x i32]* %c, i64 0, i64 368" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3849 'getelementptr' 'c_addr_368' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 3850 [1/1] (3.25ns)   --->   "store i32 %add_ln7_368, i32* %c_addr_368, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3850 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 3851 [1/1] (0.00ns)   --->   "%c_addr_369 = getelementptr [1024 x i32]* %c, i64 0, i64 369" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3851 'getelementptr' 'c_addr_369' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 3852 [1/1] (3.25ns)   --->   "store i32 %add_ln7_369, i32* %c_addr_369, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3852 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 3853 [1/2] (3.25ns)   --->   "%a_load_370 = load i32* %a_addr_370, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3853 'load' 'a_load_370' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 3854 [1/2] (3.25ns)   --->   "%b_load_370 = load i32* %b_addr_370, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3854 'load' 'b_load_370' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 3855 [1/1] (2.55ns)   --->   "%add_ln7_370 = add nsw i32 %a_load_370, %b_load_370" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3855 'add' 'add_ln7_370' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 3856 [1/2] (3.25ns)   --->   "%a_load_371 = load i32* %a_addr_371, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3856 'load' 'a_load_371' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 3857 [1/2] (3.25ns)   --->   "%b_load_371 = load i32* %b_addr_371, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3857 'load' 'b_load_371' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 3858 [1/1] (2.55ns)   --->   "%add_ln7_371 = add nsw i32 %a_load_371, %b_load_371" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3858 'add' 'add_ln7_371' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 3859 [1/1] (0.00ns)   --->   "%a_addr_372 = getelementptr [1024 x i32]* %a, i64 0, i64 372" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3859 'getelementptr' 'a_addr_372' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 3860 [2/2] (3.25ns)   --->   "%a_load_372 = load i32* %a_addr_372, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3860 'load' 'a_load_372' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 3861 [1/1] (0.00ns)   --->   "%b_addr_372 = getelementptr [1024 x i32]* %b, i64 0, i64 372" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3861 'getelementptr' 'b_addr_372' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 3862 [2/2] (3.25ns)   --->   "%b_load_372 = load i32* %b_addr_372, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3862 'load' 'b_load_372' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 3863 [1/1] (0.00ns)   --->   "%a_addr_373 = getelementptr [1024 x i32]* %a, i64 0, i64 373" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3863 'getelementptr' 'a_addr_373' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 3864 [2/2] (3.25ns)   --->   "%a_load_373 = load i32* %a_addr_373, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3864 'load' 'a_load_373' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 3865 [1/1] (0.00ns)   --->   "%b_addr_373 = getelementptr [1024 x i32]* %b, i64 0, i64 373" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3865 'getelementptr' 'b_addr_373' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 3866 [2/2] (3.25ns)   --->   "%b_load_373 = load i32* %b_addr_373, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3866 'load' 'b_load_373' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 188 <SV = 187> <Delay = 5.80>
ST_188 : Operation 3867 [1/1] (0.00ns)   --->   "%c_addr_370 = getelementptr [1024 x i32]* %c, i64 0, i64 370" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3867 'getelementptr' 'c_addr_370' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 3868 [1/1] (3.25ns)   --->   "store i32 %add_ln7_370, i32* %c_addr_370, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3868 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_188 : Operation 3869 [1/1] (0.00ns)   --->   "%c_addr_371 = getelementptr [1024 x i32]* %c, i64 0, i64 371" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3869 'getelementptr' 'c_addr_371' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 3870 [1/1] (3.25ns)   --->   "store i32 %add_ln7_371, i32* %c_addr_371, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3870 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_188 : Operation 3871 [1/2] (3.25ns)   --->   "%a_load_372 = load i32* %a_addr_372, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3871 'load' 'a_load_372' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_188 : Operation 3872 [1/2] (3.25ns)   --->   "%b_load_372 = load i32* %b_addr_372, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3872 'load' 'b_load_372' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_188 : Operation 3873 [1/1] (2.55ns)   --->   "%add_ln7_372 = add nsw i32 %a_load_372, %b_load_372" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3873 'add' 'add_ln7_372' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 3874 [1/2] (3.25ns)   --->   "%a_load_373 = load i32* %a_addr_373, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3874 'load' 'a_load_373' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_188 : Operation 3875 [1/2] (3.25ns)   --->   "%b_load_373 = load i32* %b_addr_373, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3875 'load' 'b_load_373' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_188 : Operation 3876 [1/1] (2.55ns)   --->   "%add_ln7_373 = add nsw i32 %a_load_373, %b_load_373" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3876 'add' 'add_ln7_373' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 3877 [1/1] (0.00ns)   --->   "%a_addr_374 = getelementptr [1024 x i32]* %a, i64 0, i64 374" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3877 'getelementptr' 'a_addr_374' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 3878 [2/2] (3.25ns)   --->   "%a_load_374 = load i32* %a_addr_374, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3878 'load' 'a_load_374' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_188 : Operation 3879 [1/1] (0.00ns)   --->   "%b_addr_374 = getelementptr [1024 x i32]* %b, i64 0, i64 374" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3879 'getelementptr' 'b_addr_374' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 3880 [2/2] (3.25ns)   --->   "%b_load_374 = load i32* %b_addr_374, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3880 'load' 'b_load_374' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_188 : Operation 3881 [1/1] (0.00ns)   --->   "%a_addr_375 = getelementptr [1024 x i32]* %a, i64 0, i64 375" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3881 'getelementptr' 'a_addr_375' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 3882 [2/2] (3.25ns)   --->   "%a_load_375 = load i32* %a_addr_375, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3882 'load' 'a_load_375' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_188 : Operation 3883 [1/1] (0.00ns)   --->   "%b_addr_375 = getelementptr [1024 x i32]* %b, i64 0, i64 375" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3883 'getelementptr' 'b_addr_375' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 3884 [2/2] (3.25ns)   --->   "%b_load_375 = load i32* %b_addr_375, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3884 'load' 'b_load_375' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 189 <SV = 188> <Delay = 5.80>
ST_189 : Operation 3885 [1/1] (0.00ns)   --->   "%c_addr_372 = getelementptr [1024 x i32]* %c, i64 0, i64 372" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3885 'getelementptr' 'c_addr_372' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 3886 [1/1] (3.25ns)   --->   "store i32 %add_ln7_372, i32* %c_addr_372, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3886 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 3887 [1/1] (0.00ns)   --->   "%c_addr_373 = getelementptr [1024 x i32]* %c, i64 0, i64 373" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3887 'getelementptr' 'c_addr_373' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 3888 [1/1] (3.25ns)   --->   "store i32 %add_ln7_373, i32* %c_addr_373, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3888 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 3889 [1/2] (3.25ns)   --->   "%a_load_374 = load i32* %a_addr_374, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3889 'load' 'a_load_374' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 3890 [1/2] (3.25ns)   --->   "%b_load_374 = load i32* %b_addr_374, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3890 'load' 'b_load_374' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 3891 [1/1] (2.55ns)   --->   "%add_ln7_374 = add nsw i32 %a_load_374, %b_load_374" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3891 'add' 'add_ln7_374' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 3892 [1/2] (3.25ns)   --->   "%a_load_375 = load i32* %a_addr_375, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3892 'load' 'a_load_375' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 3893 [1/2] (3.25ns)   --->   "%b_load_375 = load i32* %b_addr_375, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3893 'load' 'b_load_375' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 3894 [1/1] (2.55ns)   --->   "%add_ln7_375 = add nsw i32 %a_load_375, %b_load_375" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3894 'add' 'add_ln7_375' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 3895 [1/1] (0.00ns)   --->   "%a_addr_376 = getelementptr [1024 x i32]* %a, i64 0, i64 376" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3895 'getelementptr' 'a_addr_376' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 3896 [2/2] (3.25ns)   --->   "%a_load_376 = load i32* %a_addr_376, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3896 'load' 'a_load_376' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 3897 [1/1] (0.00ns)   --->   "%b_addr_376 = getelementptr [1024 x i32]* %b, i64 0, i64 376" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3897 'getelementptr' 'b_addr_376' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 3898 [2/2] (3.25ns)   --->   "%b_load_376 = load i32* %b_addr_376, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3898 'load' 'b_load_376' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 3899 [1/1] (0.00ns)   --->   "%a_addr_377 = getelementptr [1024 x i32]* %a, i64 0, i64 377" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3899 'getelementptr' 'a_addr_377' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 3900 [2/2] (3.25ns)   --->   "%a_load_377 = load i32* %a_addr_377, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3900 'load' 'a_load_377' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 3901 [1/1] (0.00ns)   --->   "%b_addr_377 = getelementptr [1024 x i32]* %b, i64 0, i64 377" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3901 'getelementptr' 'b_addr_377' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 3902 [2/2] (3.25ns)   --->   "%b_load_377 = load i32* %b_addr_377, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3902 'load' 'b_load_377' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 190 <SV = 189> <Delay = 5.80>
ST_190 : Operation 3903 [1/1] (0.00ns)   --->   "%c_addr_374 = getelementptr [1024 x i32]* %c, i64 0, i64 374" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3903 'getelementptr' 'c_addr_374' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 3904 [1/1] (3.25ns)   --->   "store i32 %add_ln7_374, i32* %c_addr_374, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3904 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 3905 [1/1] (0.00ns)   --->   "%c_addr_375 = getelementptr [1024 x i32]* %c, i64 0, i64 375" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3905 'getelementptr' 'c_addr_375' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 3906 [1/1] (3.25ns)   --->   "store i32 %add_ln7_375, i32* %c_addr_375, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3906 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 3907 [1/2] (3.25ns)   --->   "%a_load_376 = load i32* %a_addr_376, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3907 'load' 'a_load_376' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 3908 [1/2] (3.25ns)   --->   "%b_load_376 = load i32* %b_addr_376, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3908 'load' 'b_load_376' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 3909 [1/1] (2.55ns)   --->   "%add_ln7_376 = add nsw i32 %a_load_376, %b_load_376" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3909 'add' 'add_ln7_376' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 3910 [1/2] (3.25ns)   --->   "%a_load_377 = load i32* %a_addr_377, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3910 'load' 'a_load_377' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 3911 [1/2] (3.25ns)   --->   "%b_load_377 = load i32* %b_addr_377, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3911 'load' 'b_load_377' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 3912 [1/1] (2.55ns)   --->   "%add_ln7_377 = add nsw i32 %a_load_377, %b_load_377" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3912 'add' 'add_ln7_377' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 3913 [1/1] (0.00ns)   --->   "%a_addr_378 = getelementptr [1024 x i32]* %a, i64 0, i64 378" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3913 'getelementptr' 'a_addr_378' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 3914 [2/2] (3.25ns)   --->   "%a_load_378 = load i32* %a_addr_378, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3914 'load' 'a_load_378' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 3915 [1/1] (0.00ns)   --->   "%b_addr_378 = getelementptr [1024 x i32]* %b, i64 0, i64 378" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3915 'getelementptr' 'b_addr_378' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 3916 [2/2] (3.25ns)   --->   "%b_load_378 = load i32* %b_addr_378, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3916 'load' 'b_load_378' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 3917 [1/1] (0.00ns)   --->   "%a_addr_379 = getelementptr [1024 x i32]* %a, i64 0, i64 379" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3917 'getelementptr' 'a_addr_379' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 3918 [2/2] (3.25ns)   --->   "%a_load_379 = load i32* %a_addr_379, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3918 'load' 'a_load_379' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 3919 [1/1] (0.00ns)   --->   "%b_addr_379 = getelementptr [1024 x i32]* %b, i64 0, i64 379" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3919 'getelementptr' 'b_addr_379' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 3920 [2/2] (3.25ns)   --->   "%b_load_379 = load i32* %b_addr_379, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3920 'load' 'b_load_379' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 191 <SV = 190> <Delay = 5.80>
ST_191 : Operation 3921 [1/1] (0.00ns)   --->   "%c_addr_376 = getelementptr [1024 x i32]* %c, i64 0, i64 376" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3921 'getelementptr' 'c_addr_376' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 3922 [1/1] (3.25ns)   --->   "store i32 %add_ln7_376, i32* %c_addr_376, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3922 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 3923 [1/1] (0.00ns)   --->   "%c_addr_377 = getelementptr [1024 x i32]* %c, i64 0, i64 377" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3923 'getelementptr' 'c_addr_377' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 3924 [1/1] (3.25ns)   --->   "store i32 %add_ln7_377, i32* %c_addr_377, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3924 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 3925 [1/2] (3.25ns)   --->   "%a_load_378 = load i32* %a_addr_378, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3925 'load' 'a_load_378' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 3926 [1/2] (3.25ns)   --->   "%b_load_378 = load i32* %b_addr_378, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3926 'load' 'b_load_378' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 3927 [1/1] (2.55ns)   --->   "%add_ln7_378 = add nsw i32 %a_load_378, %b_load_378" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3927 'add' 'add_ln7_378' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3928 [1/2] (3.25ns)   --->   "%a_load_379 = load i32* %a_addr_379, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3928 'load' 'a_load_379' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 3929 [1/2] (3.25ns)   --->   "%b_load_379 = load i32* %b_addr_379, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3929 'load' 'b_load_379' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 3930 [1/1] (2.55ns)   --->   "%add_ln7_379 = add nsw i32 %a_load_379, %b_load_379" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3930 'add' 'add_ln7_379' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3931 [1/1] (0.00ns)   --->   "%a_addr_380 = getelementptr [1024 x i32]* %a, i64 0, i64 380" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3931 'getelementptr' 'a_addr_380' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 3932 [2/2] (3.25ns)   --->   "%a_load_380 = load i32* %a_addr_380, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3932 'load' 'a_load_380' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 3933 [1/1] (0.00ns)   --->   "%b_addr_380 = getelementptr [1024 x i32]* %b, i64 0, i64 380" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3933 'getelementptr' 'b_addr_380' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 3934 [2/2] (3.25ns)   --->   "%b_load_380 = load i32* %b_addr_380, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3934 'load' 'b_load_380' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 3935 [1/1] (0.00ns)   --->   "%a_addr_381 = getelementptr [1024 x i32]* %a, i64 0, i64 381" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3935 'getelementptr' 'a_addr_381' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 3936 [2/2] (3.25ns)   --->   "%a_load_381 = load i32* %a_addr_381, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3936 'load' 'a_load_381' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 3937 [1/1] (0.00ns)   --->   "%b_addr_381 = getelementptr [1024 x i32]* %b, i64 0, i64 381" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3937 'getelementptr' 'b_addr_381' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 3938 [2/2] (3.25ns)   --->   "%b_load_381 = load i32* %b_addr_381, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3938 'load' 'b_load_381' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 192 <SV = 191> <Delay = 5.80>
ST_192 : Operation 3939 [1/1] (0.00ns)   --->   "%c_addr_378 = getelementptr [1024 x i32]* %c, i64 0, i64 378" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3939 'getelementptr' 'c_addr_378' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 3940 [1/1] (3.25ns)   --->   "store i32 %add_ln7_378, i32* %c_addr_378, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3940 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_192 : Operation 3941 [1/1] (0.00ns)   --->   "%c_addr_379 = getelementptr [1024 x i32]* %c, i64 0, i64 379" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3941 'getelementptr' 'c_addr_379' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 3942 [1/1] (3.25ns)   --->   "store i32 %add_ln7_379, i32* %c_addr_379, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3942 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_192 : Operation 3943 [1/2] (3.25ns)   --->   "%a_load_380 = load i32* %a_addr_380, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3943 'load' 'a_load_380' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_192 : Operation 3944 [1/2] (3.25ns)   --->   "%b_load_380 = load i32* %b_addr_380, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3944 'load' 'b_load_380' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_192 : Operation 3945 [1/1] (2.55ns)   --->   "%add_ln7_380 = add nsw i32 %a_load_380, %b_load_380" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3945 'add' 'add_ln7_380' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3946 [1/2] (3.25ns)   --->   "%a_load_381 = load i32* %a_addr_381, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3946 'load' 'a_load_381' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_192 : Operation 3947 [1/2] (3.25ns)   --->   "%b_load_381 = load i32* %b_addr_381, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3947 'load' 'b_load_381' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_192 : Operation 3948 [1/1] (2.55ns)   --->   "%add_ln7_381 = add nsw i32 %a_load_381, %b_load_381" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3948 'add' 'add_ln7_381' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3949 [1/1] (0.00ns)   --->   "%a_addr_382 = getelementptr [1024 x i32]* %a, i64 0, i64 382" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3949 'getelementptr' 'a_addr_382' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 3950 [2/2] (3.25ns)   --->   "%a_load_382 = load i32* %a_addr_382, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3950 'load' 'a_load_382' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_192 : Operation 3951 [1/1] (0.00ns)   --->   "%b_addr_382 = getelementptr [1024 x i32]* %b, i64 0, i64 382" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3951 'getelementptr' 'b_addr_382' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 3952 [2/2] (3.25ns)   --->   "%b_load_382 = load i32* %b_addr_382, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3952 'load' 'b_load_382' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_192 : Operation 3953 [1/1] (0.00ns)   --->   "%a_addr_383 = getelementptr [1024 x i32]* %a, i64 0, i64 383" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3953 'getelementptr' 'a_addr_383' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 3954 [2/2] (3.25ns)   --->   "%a_load_383 = load i32* %a_addr_383, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3954 'load' 'a_load_383' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_192 : Operation 3955 [1/1] (0.00ns)   --->   "%b_addr_383 = getelementptr [1024 x i32]* %b, i64 0, i64 383" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3955 'getelementptr' 'b_addr_383' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 3956 [2/2] (3.25ns)   --->   "%b_load_383 = load i32* %b_addr_383, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3956 'load' 'b_load_383' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 193 <SV = 192> <Delay = 5.80>
ST_193 : Operation 3957 [1/1] (0.00ns)   --->   "%c_addr_380 = getelementptr [1024 x i32]* %c, i64 0, i64 380" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3957 'getelementptr' 'c_addr_380' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 3958 [1/1] (3.25ns)   --->   "store i32 %add_ln7_380, i32* %c_addr_380, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3958 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_193 : Operation 3959 [1/1] (0.00ns)   --->   "%c_addr_381 = getelementptr [1024 x i32]* %c, i64 0, i64 381" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3959 'getelementptr' 'c_addr_381' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 3960 [1/1] (3.25ns)   --->   "store i32 %add_ln7_381, i32* %c_addr_381, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3960 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_193 : Operation 3961 [1/2] (3.25ns)   --->   "%a_load_382 = load i32* %a_addr_382, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3961 'load' 'a_load_382' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_193 : Operation 3962 [1/2] (3.25ns)   --->   "%b_load_382 = load i32* %b_addr_382, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3962 'load' 'b_load_382' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_193 : Operation 3963 [1/1] (2.55ns)   --->   "%add_ln7_382 = add nsw i32 %a_load_382, %b_load_382" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3963 'add' 'add_ln7_382' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3964 [1/2] (3.25ns)   --->   "%a_load_383 = load i32* %a_addr_383, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3964 'load' 'a_load_383' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_193 : Operation 3965 [1/2] (3.25ns)   --->   "%b_load_383 = load i32* %b_addr_383, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3965 'load' 'b_load_383' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_193 : Operation 3966 [1/1] (2.55ns)   --->   "%add_ln7_383 = add nsw i32 %a_load_383, %b_load_383" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3966 'add' 'add_ln7_383' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3967 [1/1] (0.00ns)   --->   "%a_addr_384 = getelementptr [1024 x i32]* %a, i64 0, i64 384" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3967 'getelementptr' 'a_addr_384' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 3968 [2/2] (3.25ns)   --->   "%a_load_384 = load i32* %a_addr_384, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3968 'load' 'a_load_384' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_193 : Operation 3969 [1/1] (0.00ns)   --->   "%b_addr_384 = getelementptr [1024 x i32]* %b, i64 0, i64 384" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3969 'getelementptr' 'b_addr_384' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 3970 [2/2] (3.25ns)   --->   "%b_load_384 = load i32* %b_addr_384, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3970 'load' 'b_load_384' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_193 : Operation 3971 [1/1] (0.00ns)   --->   "%a_addr_385 = getelementptr [1024 x i32]* %a, i64 0, i64 385" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3971 'getelementptr' 'a_addr_385' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 3972 [2/2] (3.25ns)   --->   "%a_load_385 = load i32* %a_addr_385, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3972 'load' 'a_load_385' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_193 : Operation 3973 [1/1] (0.00ns)   --->   "%b_addr_385 = getelementptr [1024 x i32]* %b, i64 0, i64 385" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3973 'getelementptr' 'b_addr_385' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 3974 [2/2] (3.25ns)   --->   "%b_load_385 = load i32* %b_addr_385, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3974 'load' 'b_load_385' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 194 <SV = 193> <Delay = 5.80>
ST_194 : Operation 3975 [1/1] (0.00ns)   --->   "%c_addr_382 = getelementptr [1024 x i32]* %c, i64 0, i64 382" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3975 'getelementptr' 'c_addr_382' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 3976 [1/1] (3.25ns)   --->   "store i32 %add_ln7_382, i32* %c_addr_382, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3976 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_194 : Operation 3977 [1/1] (0.00ns)   --->   "%c_addr_383 = getelementptr [1024 x i32]* %c, i64 0, i64 383" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3977 'getelementptr' 'c_addr_383' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 3978 [1/1] (3.25ns)   --->   "store i32 %add_ln7_383, i32* %c_addr_383, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3978 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_194 : Operation 3979 [1/2] (3.25ns)   --->   "%a_load_384 = load i32* %a_addr_384, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3979 'load' 'a_load_384' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_194 : Operation 3980 [1/2] (3.25ns)   --->   "%b_load_384 = load i32* %b_addr_384, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3980 'load' 'b_load_384' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_194 : Operation 3981 [1/1] (2.55ns)   --->   "%add_ln7_384 = add nsw i32 %a_load_384, %b_load_384" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3981 'add' 'add_ln7_384' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3982 [1/2] (3.25ns)   --->   "%a_load_385 = load i32* %a_addr_385, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3982 'load' 'a_load_385' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_194 : Operation 3983 [1/2] (3.25ns)   --->   "%b_load_385 = load i32* %b_addr_385, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3983 'load' 'b_load_385' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_194 : Operation 3984 [1/1] (2.55ns)   --->   "%add_ln7_385 = add nsw i32 %a_load_385, %b_load_385" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3984 'add' 'add_ln7_385' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3985 [1/1] (0.00ns)   --->   "%a_addr_386 = getelementptr [1024 x i32]* %a, i64 0, i64 386" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3985 'getelementptr' 'a_addr_386' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 3986 [2/2] (3.25ns)   --->   "%a_load_386 = load i32* %a_addr_386, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3986 'load' 'a_load_386' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_194 : Operation 3987 [1/1] (0.00ns)   --->   "%b_addr_386 = getelementptr [1024 x i32]* %b, i64 0, i64 386" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3987 'getelementptr' 'b_addr_386' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 3988 [2/2] (3.25ns)   --->   "%b_load_386 = load i32* %b_addr_386, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3988 'load' 'b_load_386' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_194 : Operation 3989 [1/1] (0.00ns)   --->   "%a_addr_387 = getelementptr [1024 x i32]* %a, i64 0, i64 387" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3989 'getelementptr' 'a_addr_387' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 3990 [2/2] (3.25ns)   --->   "%a_load_387 = load i32* %a_addr_387, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3990 'load' 'a_load_387' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_194 : Operation 3991 [1/1] (0.00ns)   --->   "%b_addr_387 = getelementptr [1024 x i32]* %b, i64 0, i64 387" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3991 'getelementptr' 'b_addr_387' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 3992 [2/2] (3.25ns)   --->   "%b_load_387 = load i32* %b_addr_387, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3992 'load' 'b_load_387' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 195 <SV = 194> <Delay = 5.80>
ST_195 : Operation 3993 [1/1] (0.00ns)   --->   "%c_addr_384 = getelementptr [1024 x i32]* %c, i64 0, i64 384" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3993 'getelementptr' 'c_addr_384' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 3994 [1/1] (3.25ns)   --->   "store i32 %add_ln7_384, i32* %c_addr_384, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3994 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_195 : Operation 3995 [1/1] (0.00ns)   --->   "%c_addr_385 = getelementptr [1024 x i32]* %c, i64 0, i64 385" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3995 'getelementptr' 'c_addr_385' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 3996 [1/1] (3.25ns)   --->   "store i32 %add_ln7_385, i32* %c_addr_385, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3996 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_195 : Operation 3997 [1/2] (3.25ns)   --->   "%a_load_386 = load i32* %a_addr_386, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3997 'load' 'a_load_386' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_195 : Operation 3998 [1/2] (3.25ns)   --->   "%b_load_386 = load i32* %b_addr_386, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3998 'load' 'b_load_386' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_195 : Operation 3999 [1/1] (2.55ns)   --->   "%add_ln7_386 = add nsw i32 %a_load_386, %b_load_386" [vivado_hls_examples/array_addition.c:7]   --->   Operation 3999 'add' 'add_ln7_386' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 4000 [1/2] (3.25ns)   --->   "%a_load_387 = load i32* %a_addr_387, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4000 'load' 'a_load_387' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_195 : Operation 4001 [1/2] (3.25ns)   --->   "%b_load_387 = load i32* %b_addr_387, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4001 'load' 'b_load_387' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_195 : Operation 4002 [1/1] (2.55ns)   --->   "%add_ln7_387 = add nsw i32 %a_load_387, %b_load_387" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4002 'add' 'add_ln7_387' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 4003 [1/1] (0.00ns)   --->   "%a_addr_388 = getelementptr [1024 x i32]* %a, i64 0, i64 388" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4003 'getelementptr' 'a_addr_388' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 4004 [2/2] (3.25ns)   --->   "%a_load_388 = load i32* %a_addr_388, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4004 'load' 'a_load_388' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_195 : Operation 4005 [1/1] (0.00ns)   --->   "%b_addr_388 = getelementptr [1024 x i32]* %b, i64 0, i64 388" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4005 'getelementptr' 'b_addr_388' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 4006 [2/2] (3.25ns)   --->   "%b_load_388 = load i32* %b_addr_388, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4006 'load' 'b_load_388' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_195 : Operation 4007 [1/1] (0.00ns)   --->   "%a_addr_389 = getelementptr [1024 x i32]* %a, i64 0, i64 389" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4007 'getelementptr' 'a_addr_389' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 4008 [2/2] (3.25ns)   --->   "%a_load_389 = load i32* %a_addr_389, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4008 'load' 'a_load_389' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_195 : Operation 4009 [1/1] (0.00ns)   --->   "%b_addr_389 = getelementptr [1024 x i32]* %b, i64 0, i64 389" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4009 'getelementptr' 'b_addr_389' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 4010 [2/2] (3.25ns)   --->   "%b_load_389 = load i32* %b_addr_389, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4010 'load' 'b_load_389' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 196 <SV = 195> <Delay = 5.80>
ST_196 : Operation 4011 [1/1] (0.00ns)   --->   "%c_addr_386 = getelementptr [1024 x i32]* %c, i64 0, i64 386" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4011 'getelementptr' 'c_addr_386' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 4012 [1/1] (3.25ns)   --->   "store i32 %add_ln7_386, i32* %c_addr_386, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4012 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_196 : Operation 4013 [1/1] (0.00ns)   --->   "%c_addr_387 = getelementptr [1024 x i32]* %c, i64 0, i64 387" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4013 'getelementptr' 'c_addr_387' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 4014 [1/1] (3.25ns)   --->   "store i32 %add_ln7_387, i32* %c_addr_387, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4014 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_196 : Operation 4015 [1/2] (3.25ns)   --->   "%a_load_388 = load i32* %a_addr_388, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4015 'load' 'a_load_388' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_196 : Operation 4016 [1/2] (3.25ns)   --->   "%b_load_388 = load i32* %b_addr_388, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4016 'load' 'b_load_388' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_196 : Operation 4017 [1/1] (2.55ns)   --->   "%add_ln7_388 = add nsw i32 %a_load_388, %b_load_388" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4017 'add' 'add_ln7_388' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 4018 [1/2] (3.25ns)   --->   "%a_load_389 = load i32* %a_addr_389, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4018 'load' 'a_load_389' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_196 : Operation 4019 [1/2] (3.25ns)   --->   "%b_load_389 = load i32* %b_addr_389, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4019 'load' 'b_load_389' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_196 : Operation 4020 [1/1] (2.55ns)   --->   "%add_ln7_389 = add nsw i32 %a_load_389, %b_load_389" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4020 'add' 'add_ln7_389' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 4021 [1/1] (0.00ns)   --->   "%a_addr_390 = getelementptr [1024 x i32]* %a, i64 0, i64 390" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4021 'getelementptr' 'a_addr_390' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 4022 [2/2] (3.25ns)   --->   "%a_load_390 = load i32* %a_addr_390, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4022 'load' 'a_load_390' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_196 : Operation 4023 [1/1] (0.00ns)   --->   "%b_addr_390 = getelementptr [1024 x i32]* %b, i64 0, i64 390" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4023 'getelementptr' 'b_addr_390' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 4024 [2/2] (3.25ns)   --->   "%b_load_390 = load i32* %b_addr_390, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4024 'load' 'b_load_390' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_196 : Operation 4025 [1/1] (0.00ns)   --->   "%a_addr_391 = getelementptr [1024 x i32]* %a, i64 0, i64 391" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4025 'getelementptr' 'a_addr_391' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 4026 [2/2] (3.25ns)   --->   "%a_load_391 = load i32* %a_addr_391, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4026 'load' 'a_load_391' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_196 : Operation 4027 [1/1] (0.00ns)   --->   "%b_addr_391 = getelementptr [1024 x i32]* %b, i64 0, i64 391" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4027 'getelementptr' 'b_addr_391' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 4028 [2/2] (3.25ns)   --->   "%b_load_391 = load i32* %b_addr_391, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4028 'load' 'b_load_391' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 197 <SV = 196> <Delay = 5.80>
ST_197 : Operation 4029 [1/1] (0.00ns)   --->   "%c_addr_388 = getelementptr [1024 x i32]* %c, i64 0, i64 388" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4029 'getelementptr' 'c_addr_388' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 4030 [1/1] (3.25ns)   --->   "store i32 %add_ln7_388, i32* %c_addr_388, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4030 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_197 : Operation 4031 [1/1] (0.00ns)   --->   "%c_addr_389 = getelementptr [1024 x i32]* %c, i64 0, i64 389" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4031 'getelementptr' 'c_addr_389' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 4032 [1/1] (3.25ns)   --->   "store i32 %add_ln7_389, i32* %c_addr_389, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4032 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_197 : Operation 4033 [1/2] (3.25ns)   --->   "%a_load_390 = load i32* %a_addr_390, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4033 'load' 'a_load_390' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_197 : Operation 4034 [1/2] (3.25ns)   --->   "%b_load_390 = load i32* %b_addr_390, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4034 'load' 'b_load_390' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_197 : Operation 4035 [1/1] (2.55ns)   --->   "%add_ln7_390 = add nsw i32 %a_load_390, %b_load_390" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4035 'add' 'add_ln7_390' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 4036 [1/2] (3.25ns)   --->   "%a_load_391 = load i32* %a_addr_391, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4036 'load' 'a_load_391' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_197 : Operation 4037 [1/2] (3.25ns)   --->   "%b_load_391 = load i32* %b_addr_391, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4037 'load' 'b_load_391' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_197 : Operation 4038 [1/1] (2.55ns)   --->   "%add_ln7_391 = add nsw i32 %a_load_391, %b_load_391" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4038 'add' 'add_ln7_391' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 4039 [1/1] (0.00ns)   --->   "%a_addr_392 = getelementptr [1024 x i32]* %a, i64 0, i64 392" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4039 'getelementptr' 'a_addr_392' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 4040 [2/2] (3.25ns)   --->   "%a_load_392 = load i32* %a_addr_392, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4040 'load' 'a_load_392' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_197 : Operation 4041 [1/1] (0.00ns)   --->   "%b_addr_392 = getelementptr [1024 x i32]* %b, i64 0, i64 392" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4041 'getelementptr' 'b_addr_392' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 4042 [2/2] (3.25ns)   --->   "%b_load_392 = load i32* %b_addr_392, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4042 'load' 'b_load_392' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_197 : Operation 4043 [1/1] (0.00ns)   --->   "%a_addr_393 = getelementptr [1024 x i32]* %a, i64 0, i64 393" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4043 'getelementptr' 'a_addr_393' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 4044 [2/2] (3.25ns)   --->   "%a_load_393 = load i32* %a_addr_393, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4044 'load' 'a_load_393' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_197 : Operation 4045 [1/1] (0.00ns)   --->   "%b_addr_393 = getelementptr [1024 x i32]* %b, i64 0, i64 393" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4045 'getelementptr' 'b_addr_393' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 4046 [2/2] (3.25ns)   --->   "%b_load_393 = load i32* %b_addr_393, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4046 'load' 'b_load_393' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 198 <SV = 197> <Delay = 5.80>
ST_198 : Operation 4047 [1/1] (0.00ns)   --->   "%c_addr_390 = getelementptr [1024 x i32]* %c, i64 0, i64 390" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4047 'getelementptr' 'c_addr_390' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 4048 [1/1] (3.25ns)   --->   "store i32 %add_ln7_390, i32* %c_addr_390, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4048 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_198 : Operation 4049 [1/1] (0.00ns)   --->   "%c_addr_391 = getelementptr [1024 x i32]* %c, i64 0, i64 391" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4049 'getelementptr' 'c_addr_391' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 4050 [1/1] (3.25ns)   --->   "store i32 %add_ln7_391, i32* %c_addr_391, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4050 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_198 : Operation 4051 [1/2] (3.25ns)   --->   "%a_load_392 = load i32* %a_addr_392, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4051 'load' 'a_load_392' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_198 : Operation 4052 [1/2] (3.25ns)   --->   "%b_load_392 = load i32* %b_addr_392, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4052 'load' 'b_load_392' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_198 : Operation 4053 [1/1] (2.55ns)   --->   "%add_ln7_392 = add nsw i32 %a_load_392, %b_load_392" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4053 'add' 'add_ln7_392' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 4054 [1/2] (3.25ns)   --->   "%a_load_393 = load i32* %a_addr_393, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4054 'load' 'a_load_393' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_198 : Operation 4055 [1/2] (3.25ns)   --->   "%b_load_393 = load i32* %b_addr_393, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4055 'load' 'b_load_393' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_198 : Operation 4056 [1/1] (2.55ns)   --->   "%add_ln7_393 = add nsw i32 %a_load_393, %b_load_393" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4056 'add' 'add_ln7_393' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 4057 [1/1] (0.00ns)   --->   "%a_addr_394 = getelementptr [1024 x i32]* %a, i64 0, i64 394" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4057 'getelementptr' 'a_addr_394' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 4058 [2/2] (3.25ns)   --->   "%a_load_394 = load i32* %a_addr_394, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4058 'load' 'a_load_394' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_198 : Operation 4059 [1/1] (0.00ns)   --->   "%b_addr_394 = getelementptr [1024 x i32]* %b, i64 0, i64 394" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4059 'getelementptr' 'b_addr_394' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 4060 [2/2] (3.25ns)   --->   "%b_load_394 = load i32* %b_addr_394, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4060 'load' 'b_load_394' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_198 : Operation 4061 [1/1] (0.00ns)   --->   "%a_addr_395 = getelementptr [1024 x i32]* %a, i64 0, i64 395" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4061 'getelementptr' 'a_addr_395' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 4062 [2/2] (3.25ns)   --->   "%a_load_395 = load i32* %a_addr_395, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4062 'load' 'a_load_395' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_198 : Operation 4063 [1/1] (0.00ns)   --->   "%b_addr_395 = getelementptr [1024 x i32]* %b, i64 0, i64 395" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4063 'getelementptr' 'b_addr_395' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 4064 [2/2] (3.25ns)   --->   "%b_load_395 = load i32* %b_addr_395, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4064 'load' 'b_load_395' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 199 <SV = 198> <Delay = 5.80>
ST_199 : Operation 4065 [1/1] (0.00ns)   --->   "%c_addr_392 = getelementptr [1024 x i32]* %c, i64 0, i64 392" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4065 'getelementptr' 'c_addr_392' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 4066 [1/1] (3.25ns)   --->   "store i32 %add_ln7_392, i32* %c_addr_392, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4066 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_199 : Operation 4067 [1/1] (0.00ns)   --->   "%c_addr_393 = getelementptr [1024 x i32]* %c, i64 0, i64 393" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4067 'getelementptr' 'c_addr_393' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 4068 [1/1] (3.25ns)   --->   "store i32 %add_ln7_393, i32* %c_addr_393, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4068 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_199 : Operation 4069 [1/2] (3.25ns)   --->   "%a_load_394 = load i32* %a_addr_394, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4069 'load' 'a_load_394' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_199 : Operation 4070 [1/2] (3.25ns)   --->   "%b_load_394 = load i32* %b_addr_394, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4070 'load' 'b_load_394' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_199 : Operation 4071 [1/1] (2.55ns)   --->   "%add_ln7_394 = add nsw i32 %a_load_394, %b_load_394" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4071 'add' 'add_ln7_394' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 4072 [1/2] (3.25ns)   --->   "%a_load_395 = load i32* %a_addr_395, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4072 'load' 'a_load_395' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_199 : Operation 4073 [1/2] (3.25ns)   --->   "%b_load_395 = load i32* %b_addr_395, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4073 'load' 'b_load_395' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_199 : Operation 4074 [1/1] (2.55ns)   --->   "%add_ln7_395 = add nsw i32 %a_load_395, %b_load_395" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4074 'add' 'add_ln7_395' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 4075 [1/1] (0.00ns)   --->   "%a_addr_396 = getelementptr [1024 x i32]* %a, i64 0, i64 396" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4075 'getelementptr' 'a_addr_396' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 4076 [2/2] (3.25ns)   --->   "%a_load_396 = load i32* %a_addr_396, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4076 'load' 'a_load_396' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_199 : Operation 4077 [1/1] (0.00ns)   --->   "%b_addr_396 = getelementptr [1024 x i32]* %b, i64 0, i64 396" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4077 'getelementptr' 'b_addr_396' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 4078 [2/2] (3.25ns)   --->   "%b_load_396 = load i32* %b_addr_396, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4078 'load' 'b_load_396' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_199 : Operation 4079 [1/1] (0.00ns)   --->   "%a_addr_397 = getelementptr [1024 x i32]* %a, i64 0, i64 397" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4079 'getelementptr' 'a_addr_397' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 4080 [2/2] (3.25ns)   --->   "%a_load_397 = load i32* %a_addr_397, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4080 'load' 'a_load_397' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_199 : Operation 4081 [1/1] (0.00ns)   --->   "%b_addr_397 = getelementptr [1024 x i32]* %b, i64 0, i64 397" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4081 'getelementptr' 'b_addr_397' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 4082 [2/2] (3.25ns)   --->   "%b_load_397 = load i32* %b_addr_397, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4082 'load' 'b_load_397' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 200 <SV = 199> <Delay = 5.80>
ST_200 : Operation 4083 [1/1] (0.00ns)   --->   "%c_addr_394 = getelementptr [1024 x i32]* %c, i64 0, i64 394" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4083 'getelementptr' 'c_addr_394' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 4084 [1/1] (3.25ns)   --->   "store i32 %add_ln7_394, i32* %c_addr_394, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4084 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_200 : Operation 4085 [1/1] (0.00ns)   --->   "%c_addr_395 = getelementptr [1024 x i32]* %c, i64 0, i64 395" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4085 'getelementptr' 'c_addr_395' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 4086 [1/1] (3.25ns)   --->   "store i32 %add_ln7_395, i32* %c_addr_395, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4086 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_200 : Operation 4087 [1/2] (3.25ns)   --->   "%a_load_396 = load i32* %a_addr_396, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4087 'load' 'a_load_396' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_200 : Operation 4088 [1/2] (3.25ns)   --->   "%b_load_396 = load i32* %b_addr_396, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4088 'load' 'b_load_396' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_200 : Operation 4089 [1/1] (2.55ns)   --->   "%add_ln7_396 = add nsw i32 %a_load_396, %b_load_396" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4089 'add' 'add_ln7_396' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 4090 [1/2] (3.25ns)   --->   "%a_load_397 = load i32* %a_addr_397, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4090 'load' 'a_load_397' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_200 : Operation 4091 [1/2] (3.25ns)   --->   "%b_load_397 = load i32* %b_addr_397, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4091 'load' 'b_load_397' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_200 : Operation 4092 [1/1] (2.55ns)   --->   "%add_ln7_397 = add nsw i32 %a_load_397, %b_load_397" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4092 'add' 'add_ln7_397' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 4093 [1/1] (0.00ns)   --->   "%a_addr_398 = getelementptr [1024 x i32]* %a, i64 0, i64 398" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4093 'getelementptr' 'a_addr_398' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 4094 [2/2] (3.25ns)   --->   "%a_load_398 = load i32* %a_addr_398, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4094 'load' 'a_load_398' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_200 : Operation 4095 [1/1] (0.00ns)   --->   "%b_addr_398 = getelementptr [1024 x i32]* %b, i64 0, i64 398" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4095 'getelementptr' 'b_addr_398' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 4096 [2/2] (3.25ns)   --->   "%b_load_398 = load i32* %b_addr_398, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4096 'load' 'b_load_398' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_200 : Operation 4097 [1/1] (0.00ns)   --->   "%a_addr_399 = getelementptr [1024 x i32]* %a, i64 0, i64 399" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4097 'getelementptr' 'a_addr_399' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 4098 [2/2] (3.25ns)   --->   "%a_load_399 = load i32* %a_addr_399, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4098 'load' 'a_load_399' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_200 : Operation 4099 [1/1] (0.00ns)   --->   "%b_addr_399 = getelementptr [1024 x i32]* %b, i64 0, i64 399" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4099 'getelementptr' 'b_addr_399' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 4100 [2/2] (3.25ns)   --->   "%b_load_399 = load i32* %b_addr_399, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4100 'load' 'b_load_399' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 201 <SV = 200> <Delay = 5.80>
ST_201 : Operation 4101 [1/1] (0.00ns)   --->   "%c_addr_396 = getelementptr [1024 x i32]* %c, i64 0, i64 396" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4101 'getelementptr' 'c_addr_396' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 4102 [1/1] (3.25ns)   --->   "store i32 %add_ln7_396, i32* %c_addr_396, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4102 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_201 : Operation 4103 [1/1] (0.00ns)   --->   "%c_addr_397 = getelementptr [1024 x i32]* %c, i64 0, i64 397" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4103 'getelementptr' 'c_addr_397' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 4104 [1/1] (3.25ns)   --->   "store i32 %add_ln7_397, i32* %c_addr_397, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4104 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_201 : Operation 4105 [1/2] (3.25ns)   --->   "%a_load_398 = load i32* %a_addr_398, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4105 'load' 'a_load_398' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_201 : Operation 4106 [1/2] (3.25ns)   --->   "%b_load_398 = load i32* %b_addr_398, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4106 'load' 'b_load_398' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_201 : Operation 4107 [1/1] (2.55ns)   --->   "%add_ln7_398 = add nsw i32 %a_load_398, %b_load_398" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4107 'add' 'add_ln7_398' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 4108 [1/2] (3.25ns)   --->   "%a_load_399 = load i32* %a_addr_399, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4108 'load' 'a_load_399' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_201 : Operation 4109 [1/2] (3.25ns)   --->   "%b_load_399 = load i32* %b_addr_399, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4109 'load' 'b_load_399' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_201 : Operation 4110 [1/1] (2.55ns)   --->   "%add_ln7_399 = add nsw i32 %a_load_399, %b_load_399" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4110 'add' 'add_ln7_399' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 4111 [1/1] (0.00ns)   --->   "%a_addr_400 = getelementptr [1024 x i32]* %a, i64 0, i64 400" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4111 'getelementptr' 'a_addr_400' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 4112 [2/2] (3.25ns)   --->   "%a_load_400 = load i32* %a_addr_400, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4112 'load' 'a_load_400' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_201 : Operation 4113 [1/1] (0.00ns)   --->   "%b_addr_400 = getelementptr [1024 x i32]* %b, i64 0, i64 400" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4113 'getelementptr' 'b_addr_400' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 4114 [2/2] (3.25ns)   --->   "%b_load_400 = load i32* %b_addr_400, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4114 'load' 'b_load_400' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_201 : Operation 4115 [1/1] (0.00ns)   --->   "%a_addr_401 = getelementptr [1024 x i32]* %a, i64 0, i64 401" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4115 'getelementptr' 'a_addr_401' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 4116 [2/2] (3.25ns)   --->   "%a_load_401 = load i32* %a_addr_401, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4116 'load' 'a_load_401' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_201 : Operation 4117 [1/1] (0.00ns)   --->   "%b_addr_401 = getelementptr [1024 x i32]* %b, i64 0, i64 401" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4117 'getelementptr' 'b_addr_401' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 4118 [2/2] (3.25ns)   --->   "%b_load_401 = load i32* %b_addr_401, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4118 'load' 'b_load_401' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 202 <SV = 201> <Delay = 5.80>
ST_202 : Operation 4119 [1/1] (0.00ns)   --->   "%c_addr_398 = getelementptr [1024 x i32]* %c, i64 0, i64 398" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4119 'getelementptr' 'c_addr_398' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 4120 [1/1] (3.25ns)   --->   "store i32 %add_ln7_398, i32* %c_addr_398, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4120 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_202 : Operation 4121 [1/1] (0.00ns)   --->   "%c_addr_399 = getelementptr [1024 x i32]* %c, i64 0, i64 399" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4121 'getelementptr' 'c_addr_399' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 4122 [1/1] (3.25ns)   --->   "store i32 %add_ln7_399, i32* %c_addr_399, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_202 : Operation 4123 [1/2] (3.25ns)   --->   "%a_load_400 = load i32* %a_addr_400, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4123 'load' 'a_load_400' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_202 : Operation 4124 [1/2] (3.25ns)   --->   "%b_load_400 = load i32* %b_addr_400, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4124 'load' 'b_load_400' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_202 : Operation 4125 [1/1] (2.55ns)   --->   "%add_ln7_400 = add nsw i32 %a_load_400, %b_load_400" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4125 'add' 'add_ln7_400' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 4126 [1/2] (3.25ns)   --->   "%a_load_401 = load i32* %a_addr_401, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4126 'load' 'a_load_401' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_202 : Operation 4127 [1/2] (3.25ns)   --->   "%b_load_401 = load i32* %b_addr_401, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4127 'load' 'b_load_401' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_202 : Operation 4128 [1/1] (2.55ns)   --->   "%add_ln7_401 = add nsw i32 %a_load_401, %b_load_401" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4128 'add' 'add_ln7_401' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 4129 [1/1] (0.00ns)   --->   "%a_addr_402 = getelementptr [1024 x i32]* %a, i64 0, i64 402" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4129 'getelementptr' 'a_addr_402' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 4130 [2/2] (3.25ns)   --->   "%a_load_402 = load i32* %a_addr_402, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4130 'load' 'a_load_402' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_202 : Operation 4131 [1/1] (0.00ns)   --->   "%b_addr_402 = getelementptr [1024 x i32]* %b, i64 0, i64 402" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4131 'getelementptr' 'b_addr_402' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 4132 [2/2] (3.25ns)   --->   "%b_load_402 = load i32* %b_addr_402, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4132 'load' 'b_load_402' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_202 : Operation 4133 [1/1] (0.00ns)   --->   "%a_addr_403 = getelementptr [1024 x i32]* %a, i64 0, i64 403" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4133 'getelementptr' 'a_addr_403' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 4134 [2/2] (3.25ns)   --->   "%a_load_403 = load i32* %a_addr_403, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4134 'load' 'a_load_403' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_202 : Operation 4135 [1/1] (0.00ns)   --->   "%b_addr_403 = getelementptr [1024 x i32]* %b, i64 0, i64 403" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4135 'getelementptr' 'b_addr_403' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 4136 [2/2] (3.25ns)   --->   "%b_load_403 = load i32* %b_addr_403, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4136 'load' 'b_load_403' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 203 <SV = 202> <Delay = 5.80>
ST_203 : Operation 4137 [1/1] (0.00ns)   --->   "%c_addr_400 = getelementptr [1024 x i32]* %c, i64 0, i64 400" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4137 'getelementptr' 'c_addr_400' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 4138 [1/1] (3.25ns)   --->   "store i32 %add_ln7_400, i32* %c_addr_400, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4138 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 4139 [1/1] (0.00ns)   --->   "%c_addr_401 = getelementptr [1024 x i32]* %c, i64 0, i64 401" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4139 'getelementptr' 'c_addr_401' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 4140 [1/1] (3.25ns)   --->   "store i32 %add_ln7_401, i32* %c_addr_401, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 4141 [1/2] (3.25ns)   --->   "%a_load_402 = load i32* %a_addr_402, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4141 'load' 'a_load_402' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 4142 [1/2] (3.25ns)   --->   "%b_load_402 = load i32* %b_addr_402, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4142 'load' 'b_load_402' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 4143 [1/1] (2.55ns)   --->   "%add_ln7_402 = add nsw i32 %a_load_402, %b_load_402" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4143 'add' 'add_ln7_402' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 4144 [1/2] (3.25ns)   --->   "%a_load_403 = load i32* %a_addr_403, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4144 'load' 'a_load_403' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 4145 [1/2] (3.25ns)   --->   "%b_load_403 = load i32* %b_addr_403, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4145 'load' 'b_load_403' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 4146 [1/1] (2.55ns)   --->   "%add_ln7_403 = add nsw i32 %a_load_403, %b_load_403" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4146 'add' 'add_ln7_403' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 4147 [1/1] (0.00ns)   --->   "%a_addr_404 = getelementptr [1024 x i32]* %a, i64 0, i64 404" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4147 'getelementptr' 'a_addr_404' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 4148 [2/2] (3.25ns)   --->   "%a_load_404 = load i32* %a_addr_404, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4148 'load' 'a_load_404' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 4149 [1/1] (0.00ns)   --->   "%b_addr_404 = getelementptr [1024 x i32]* %b, i64 0, i64 404" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4149 'getelementptr' 'b_addr_404' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 4150 [2/2] (3.25ns)   --->   "%b_load_404 = load i32* %b_addr_404, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4150 'load' 'b_load_404' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 4151 [1/1] (0.00ns)   --->   "%a_addr_405 = getelementptr [1024 x i32]* %a, i64 0, i64 405" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4151 'getelementptr' 'a_addr_405' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 4152 [2/2] (3.25ns)   --->   "%a_load_405 = load i32* %a_addr_405, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4152 'load' 'a_load_405' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_203 : Operation 4153 [1/1] (0.00ns)   --->   "%b_addr_405 = getelementptr [1024 x i32]* %b, i64 0, i64 405" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4153 'getelementptr' 'b_addr_405' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 4154 [2/2] (3.25ns)   --->   "%b_load_405 = load i32* %b_addr_405, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4154 'load' 'b_load_405' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 204 <SV = 203> <Delay = 5.80>
ST_204 : Operation 4155 [1/1] (0.00ns)   --->   "%c_addr_402 = getelementptr [1024 x i32]* %c, i64 0, i64 402" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4155 'getelementptr' 'c_addr_402' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 4156 [1/1] (3.25ns)   --->   "store i32 %add_ln7_402, i32* %c_addr_402, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4156 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 4157 [1/1] (0.00ns)   --->   "%c_addr_403 = getelementptr [1024 x i32]* %c, i64 0, i64 403" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4157 'getelementptr' 'c_addr_403' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 4158 [1/1] (3.25ns)   --->   "store i32 %add_ln7_403, i32* %c_addr_403, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4158 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 4159 [1/2] (3.25ns)   --->   "%a_load_404 = load i32* %a_addr_404, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4159 'load' 'a_load_404' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 4160 [1/2] (3.25ns)   --->   "%b_load_404 = load i32* %b_addr_404, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4160 'load' 'b_load_404' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 4161 [1/1] (2.55ns)   --->   "%add_ln7_404 = add nsw i32 %a_load_404, %b_load_404" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4161 'add' 'add_ln7_404' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 4162 [1/2] (3.25ns)   --->   "%a_load_405 = load i32* %a_addr_405, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4162 'load' 'a_load_405' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 4163 [1/2] (3.25ns)   --->   "%b_load_405 = load i32* %b_addr_405, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4163 'load' 'b_load_405' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 4164 [1/1] (2.55ns)   --->   "%add_ln7_405 = add nsw i32 %a_load_405, %b_load_405" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4164 'add' 'add_ln7_405' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 4165 [1/1] (0.00ns)   --->   "%a_addr_406 = getelementptr [1024 x i32]* %a, i64 0, i64 406" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4165 'getelementptr' 'a_addr_406' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 4166 [2/2] (3.25ns)   --->   "%a_load_406 = load i32* %a_addr_406, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4166 'load' 'a_load_406' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 4167 [1/1] (0.00ns)   --->   "%b_addr_406 = getelementptr [1024 x i32]* %b, i64 0, i64 406" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4167 'getelementptr' 'b_addr_406' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 4168 [2/2] (3.25ns)   --->   "%b_load_406 = load i32* %b_addr_406, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4168 'load' 'b_load_406' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 4169 [1/1] (0.00ns)   --->   "%a_addr_407 = getelementptr [1024 x i32]* %a, i64 0, i64 407" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4169 'getelementptr' 'a_addr_407' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 4170 [2/2] (3.25ns)   --->   "%a_load_407 = load i32* %a_addr_407, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4170 'load' 'a_load_407' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_204 : Operation 4171 [1/1] (0.00ns)   --->   "%b_addr_407 = getelementptr [1024 x i32]* %b, i64 0, i64 407" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4171 'getelementptr' 'b_addr_407' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 4172 [2/2] (3.25ns)   --->   "%b_load_407 = load i32* %b_addr_407, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4172 'load' 'b_load_407' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 205 <SV = 204> <Delay = 5.80>
ST_205 : Operation 4173 [1/1] (0.00ns)   --->   "%c_addr_404 = getelementptr [1024 x i32]* %c, i64 0, i64 404" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4173 'getelementptr' 'c_addr_404' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 4174 [1/1] (3.25ns)   --->   "store i32 %add_ln7_404, i32* %c_addr_404, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4174 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 4175 [1/1] (0.00ns)   --->   "%c_addr_405 = getelementptr [1024 x i32]* %c, i64 0, i64 405" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4175 'getelementptr' 'c_addr_405' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 4176 [1/1] (3.25ns)   --->   "store i32 %add_ln7_405, i32* %c_addr_405, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4176 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 4177 [1/2] (3.25ns)   --->   "%a_load_406 = load i32* %a_addr_406, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4177 'load' 'a_load_406' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 4178 [1/2] (3.25ns)   --->   "%b_load_406 = load i32* %b_addr_406, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4178 'load' 'b_load_406' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 4179 [1/1] (2.55ns)   --->   "%add_ln7_406 = add nsw i32 %a_load_406, %b_load_406" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4179 'add' 'add_ln7_406' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 4180 [1/2] (3.25ns)   --->   "%a_load_407 = load i32* %a_addr_407, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4180 'load' 'a_load_407' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 4181 [1/2] (3.25ns)   --->   "%b_load_407 = load i32* %b_addr_407, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4181 'load' 'b_load_407' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 4182 [1/1] (2.55ns)   --->   "%add_ln7_407 = add nsw i32 %a_load_407, %b_load_407" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4182 'add' 'add_ln7_407' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 4183 [1/1] (0.00ns)   --->   "%a_addr_408 = getelementptr [1024 x i32]* %a, i64 0, i64 408" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4183 'getelementptr' 'a_addr_408' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 4184 [2/2] (3.25ns)   --->   "%a_load_408 = load i32* %a_addr_408, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4184 'load' 'a_load_408' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 4185 [1/1] (0.00ns)   --->   "%b_addr_408 = getelementptr [1024 x i32]* %b, i64 0, i64 408" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4185 'getelementptr' 'b_addr_408' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 4186 [2/2] (3.25ns)   --->   "%b_load_408 = load i32* %b_addr_408, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4186 'load' 'b_load_408' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 4187 [1/1] (0.00ns)   --->   "%a_addr_409 = getelementptr [1024 x i32]* %a, i64 0, i64 409" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4187 'getelementptr' 'a_addr_409' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 4188 [2/2] (3.25ns)   --->   "%a_load_409 = load i32* %a_addr_409, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4188 'load' 'a_load_409' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_205 : Operation 4189 [1/1] (0.00ns)   --->   "%b_addr_409 = getelementptr [1024 x i32]* %b, i64 0, i64 409" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4189 'getelementptr' 'b_addr_409' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 4190 [2/2] (3.25ns)   --->   "%b_load_409 = load i32* %b_addr_409, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4190 'load' 'b_load_409' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 206 <SV = 205> <Delay = 5.80>
ST_206 : Operation 4191 [1/1] (0.00ns)   --->   "%c_addr_406 = getelementptr [1024 x i32]* %c, i64 0, i64 406" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4191 'getelementptr' 'c_addr_406' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 4192 [1/1] (3.25ns)   --->   "store i32 %add_ln7_406, i32* %c_addr_406, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4192 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_206 : Operation 4193 [1/1] (0.00ns)   --->   "%c_addr_407 = getelementptr [1024 x i32]* %c, i64 0, i64 407" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4193 'getelementptr' 'c_addr_407' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 4194 [1/1] (3.25ns)   --->   "store i32 %add_ln7_407, i32* %c_addr_407, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4194 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_206 : Operation 4195 [1/2] (3.25ns)   --->   "%a_load_408 = load i32* %a_addr_408, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4195 'load' 'a_load_408' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_206 : Operation 4196 [1/2] (3.25ns)   --->   "%b_load_408 = load i32* %b_addr_408, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4196 'load' 'b_load_408' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_206 : Operation 4197 [1/1] (2.55ns)   --->   "%add_ln7_408 = add nsw i32 %a_load_408, %b_load_408" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4197 'add' 'add_ln7_408' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 4198 [1/2] (3.25ns)   --->   "%a_load_409 = load i32* %a_addr_409, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4198 'load' 'a_load_409' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_206 : Operation 4199 [1/2] (3.25ns)   --->   "%b_load_409 = load i32* %b_addr_409, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4199 'load' 'b_load_409' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_206 : Operation 4200 [1/1] (2.55ns)   --->   "%add_ln7_409 = add nsw i32 %a_load_409, %b_load_409" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4200 'add' 'add_ln7_409' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 4201 [1/1] (0.00ns)   --->   "%a_addr_410 = getelementptr [1024 x i32]* %a, i64 0, i64 410" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4201 'getelementptr' 'a_addr_410' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 4202 [2/2] (3.25ns)   --->   "%a_load_410 = load i32* %a_addr_410, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4202 'load' 'a_load_410' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_206 : Operation 4203 [1/1] (0.00ns)   --->   "%b_addr_410 = getelementptr [1024 x i32]* %b, i64 0, i64 410" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4203 'getelementptr' 'b_addr_410' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 4204 [2/2] (3.25ns)   --->   "%b_load_410 = load i32* %b_addr_410, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4204 'load' 'b_load_410' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_206 : Operation 4205 [1/1] (0.00ns)   --->   "%a_addr_411 = getelementptr [1024 x i32]* %a, i64 0, i64 411" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4205 'getelementptr' 'a_addr_411' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 4206 [2/2] (3.25ns)   --->   "%a_load_411 = load i32* %a_addr_411, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4206 'load' 'a_load_411' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_206 : Operation 4207 [1/1] (0.00ns)   --->   "%b_addr_411 = getelementptr [1024 x i32]* %b, i64 0, i64 411" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4207 'getelementptr' 'b_addr_411' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 4208 [2/2] (3.25ns)   --->   "%b_load_411 = load i32* %b_addr_411, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4208 'load' 'b_load_411' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 207 <SV = 206> <Delay = 5.80>
ST_207 : Operation 4209 [1/1] (0.00ns)   --->   "%c_addr_408 = getelementptr [1024 x i32]* %c, i64 0, i64 408" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4209 'getelementptr' 'c_addr_408' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 4210 [1/1] (3.25ns)   --->   "store i32 %add_ln7_408, i32* %c_addr_408, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4210 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_207 : Operation 4211 [1/1] (0.00ns)   --->   "%c_addr_409 = getelementptr [1024 x i32]* %c, i64 0, i64 409" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4211 'getelementptr' 'c_addr_409' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 4212 [1/1] (3.25ns)   --->   "store i32 %add_ln7_409, i32* %c_addr_409, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4212 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_207 : Operation 4213 [1/2] (3.25ns)   --->   "%a_load_410 = load i32* %a_addr_410, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4213 'load' 'a_load_410' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_207 : Operation 4214 [1/2] (3.25ns)   --->   "%b_load_410 = load i32* %b_addr_410, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4214 'load' 'b_load_410' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_207 : Operation 4215 [1/1] (2.55ns)   --->   "%add_ln7_410 = add nsw i32 %a_load_410, %b_load_410" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4215 'add' 'add_ln7_410' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 4216 [1/2] (3.25ns)   --->   "%a_load_411 = load i32* %a_addr_411, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4216 'load' 'a_load_411' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_207 : Operation 4217 [1/2] (3.25ns)   --->   "%b_load_411 = load i32* %b_addr_411, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4217 'load' 'b_load_411' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_207 : Operation 4218 [1/1] (2.55ns)   --->   "%add_ln7_411 = add nsw i32 %a_load_411, %b_load_411" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4218 'add' 'add_ln7_411' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 4219 [1/1] (0.00ns)   --->   "%a_addr_412 = getelementptr [1024 x i32]* %a, i64 0, i64 412" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4219 'getelementptr' 'a_addr_412' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 4220 [2/2] (3.25ns)   --->   "%a_load_412 = load i32* %a_addr_412, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4220 'load' 'a_load_412' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_207 : Operation 4221 [1/1] (0.00ns)   --->   "%b_addr_412 = getelementptr [1024 x i32]* %b, i64 0, i64 412" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4221 'getelementptr' 'b_addr_412' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 4222 [2/2] (3.25ns)   --->   "%b_load_412 = load i32* %b_addr_412, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4222 'load' 'b_load_412' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_207 : Operation 4223 [1/1] (0.00ns)   --->   "%a_addr_413 = getelementptr [1024 x i32]* %a, i64 0, i64 413" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4223 'getelementptr' 'a_addr_413' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 4224 [2/2] (3.25ns)   --->   "%a_load_413 = load i32* %a_addr_413, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4224 'load' 'a_load_413' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_207 : Operation 4225 [1/1] (0.00ns)   --->   "%b_addr_413 = getelementptr [1024 x i32]* %b, i64 0, i64 413" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4225 'getelementptr' 'b_addr_413' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 4226 [2/2] (3.25ns)   --->   "%b_load_413 = load i32* %b_addr_413, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4226 'load' 'b_load_413' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 208 <SV = 207> <Delay = 5.80>
ST_208 : Operation 4227 [1/1] (0.00ns)   --->   "%c_addr_410 = getelementptr [1024 x i32]* %c, i64 0, i64 410" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4227 'getelementptr' 'c_addr_410' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 4228 [1/1] (3.25ns)   --->   "store i32 %add_ln7_410, i32* %c_addr_410, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4228 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_208 : Operation 4229 [1/1] (0.00ns)   --->   "%c_addr_411 = getelementptr [1024 x i32]* %c, i64 0, i64 411" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4229 'getelementptr' 'c_addr_411' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 4230 [1/1] (3.25ns)   --->   "store i32 %add_ln7_411, i32* %c_addr_411, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4230 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_208 : Operation 4231 [1/2] (3.25ns)   --->   "%a_load_412 = load i32* %a_addr_412, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4231 'load' 'a_load_412' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_208 : Operation 4232 [1/2] (3.25ns)   --->   "%b_load_412 = load i32* %b_addr_412, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4232 'load' 'b_load_412' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_208 : Operation 4233 [1/1] (2.55ns)   --->   "%add_ln7_412 = add nsw i32 %a_load_412, %b_load_412" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4233 'add' 'add_ln7_412' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 4234 [1/2] (3.25ns)   --->   "%a_load_413 = load i32* %a_addr_413, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4234 'load' 'a_load_413' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_208 : Operation 4235 [1/2] (3.25ns)   --->   "%b_load_413 = load i32* %b_addr_413, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4235 'load' 'b_load_413' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_208 : Operation 4236 [1/1] (2.55ns)   --->   "%add_ln7_413 = add nsw i32 %a_load_413, %b_load_413" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4236 'add' 'add_ln7_413' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 4237 [1/1] (0.00ns)   --->   "%a_addr_414 = getelementptr [1024 x i32]* %a, i64 0, i64 414" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4237 'getelementptr' 'a_addr_414' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 4238 [2/2] (3.25ns)   --->   "%a_load_414 = load i32* %a_addr_414, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4238 'load' 'a_load_414' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_208 : Operation 4239 [1/1] (0.00ns)   --->   "%b_addr_414 = getelementptr [1024 x i32]* %b, i64 0, i64 414" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4239 'getelementptr' 'b_addr_414' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 4240 [2/2] (3.25ns)   --->   "%b_load_414 = load i32* %b_addr_414, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4240 'load' 'b_load_414' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_208 : Operation 4241 [1/1] (0.00ns)   --->   "%a_addr_415 = getelementptr [1024 x i32]* %a, i64 0, i64 415" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4241 'getelementptr' 'a_addr_415' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 4242 [2/2] (3.25ns)   --->   "%a_load_415 = load i32* %a_addr_415, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4242 'load' 'a_load_415' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_208 : Operation 4243 [1/1] (0.00ns)   --->   "%b_addr_415 = getelementptr [1024 x i32]* %b, i64 0, i64 415" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4243 'getelementptr' 'b_addr_415' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 4244 [2/2] (3.25ns)   --->   "%b_load_415 = load i32* %b_addr_415, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4244 'load' 'b_load_415' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 209 <SV = 208> <Delay = 5.80>
ST_209 : Operation 4245 [1/1] (0.00ns)   --->   "%c_addr_412 = getelementptr [1024 x i32]* %c, i64 0, i64 412" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4245 'getelementptr' 'c_addr_412' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 4246 [1/1] (3.25ns)   --->   "store i32 %add_ln7_412, i32* %c_addr_412, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4246 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_209 : Operation 4247 [1/1] (0.00ns)   --->   "%c_addr_413 = getelementptr [1024 x i32]* %c, i64 0, i64 413" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4247 'getelementptr' 'c_addr_413' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 4248 [1/1] (3.25ns)   --->   "store i32 %add_ln7_413, i32* %c_addr_413, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4248 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_209 : Operation 4249 [1/2] (3.25ns)   --->   "%a_load_414 = load i32* %a_addr_414, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4249 'load' 'a_load_414' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_209 : Operation 4250 [1/2] (3.25ns)   --->   "%b_load_414 = load i32* %b_addr_414, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4250 'load' 'b_load_414' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_209 : Operation 4251 [1/1] (2.55ns)   --->   "%add_ln7_414 = add nsw i32 %a_load_414, %b_load_414" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4251 'add' 'add_ln7_414' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 4252 [1/2] (3.25ns)   --->   "%a_load_415 = load i32* %a_addr_415, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4252 'load' 'a_load_415' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_209 : Operation 4253 [1/2] (3.25ns)   --->   "%b_load_415 = load i32* %b_addr_415, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4253 'load' 'b_load_415' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_209 : Operation 4254 [1/1] (2.55ns)   --->   "%add_ln7_415 = add nsw i32 %a_load_415, %b_load_415" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4254 'add' 'add_ln7_415' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 4255 [1/1] (0.00ns)   --->   "%a_addr_416 = getelementptr [1024 x i32]* %a, i64 0, i64 416" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4255 'getelementptr' 'a_addr_416' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 4256 [2/2] (3.25ns)   --->   "%a_load_416 = load i32* %a_addr_416, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4256 'load' 'a_load_416' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_209 : Operation 4257 [1/1] (0.00ns)   --->   "%b_addr_416 = getelementptr [1024 x i32]* %b, i64 0, i64 416" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4257 'getelementptr' 'b_addr_416' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 4258 [2/2] (3.25ns)   --->   "%b_load_416 = load i32* %b_addr_416, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4258 'load' 'b_load_416' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_209 : Operation 4259 [1/1] (0.00ns)   --->   "%a_addr_417 = getelementptr [1024 x i32]* %a, i64 0, i64 417" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4259 'getelementptr' 'a_addr_417' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 4260 [2/2] (3.25ns)   --->   "%a_load_417 = load i32* %a_addr_417, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4260 'load' 'a_load_417' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_209 : Operation 4261 [1/1] (0.00ns)   --->   "%b_addr_417 = getelementptr [1024 x i32]* %b, i64 0, i64 417" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4261 'getelementptr' 'b_addr_417' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 4262 [2/2] (3.25ns)   --->   "%b_load_417 = load i32* %b_addr_417, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4262 'load' 'b_load_417' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 210 <SV = 209> <Delay = 5.80>
ST_210 : Operation 4263 [1/1] (0.00ns)   --->   "%c_addr_414 = getelementptr [1024 x i32]* %c, i64 0, i64 414" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4263 'getelementptr' 'c_addr_414' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 4264 [1/1] (3.25ns)   --->   "store i32 %add_ln7_414, i32* %c_addr_414, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4264 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_210 : Operation 4265 [1/1] (0.00ns)   --->   "%c_addr_415 = getelementptr [1024 x i32]* %c, i64 0, i64 415" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4265 'getelementptr' 'c_addr_415' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 4266 [1/1] (3.25ns)   --->   "store i32 %add_ln7_415, i32* %c_addr_415, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4266 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_210 : Operation 4267 [1/2] (3.25ns)   --->   "%a_load_416 = load i32* %a_addr_416, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4267 'load' 'a_load_416' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_210 : Operation 4268 [1/2] (3.25ns)   --->   "%b_load_416 = load i32* %b_addr_416, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4268 'load' 'b_load_416' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_210 : Operation 4269 [1/1] (2.55ns)   --->   "%add_ln7_416 = add nsw i32 %a_load_416, %b_load_416" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4269 'add' 'add_ln7_416' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 4270 [1/2] (3.25ns)   --->   "%a_load_417 = load i32* %a_addr_417, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4270 'load' 'a_load_417' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_210 : Operation 4271 [1/2] (3.25ns)   --->   "%b_load_417 = load i32* %b_addr_417, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4271 'load' 'b_load_417' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_210 : Operation 4272 [1/1] (2.55ns)   --->   "%add_ln7_417 = add nsw i32 %a_load_417, %b_load_417" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4272 'add' 'add_ln7_417' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 4273 [1/1] (0.00ns)   --->   "%a_addr_418 = getelementptr [1024 x i32]* %a, i64 0, i64 418" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4273 'getelementptr' 'a_addr_418' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 4274 [2/2] (3.25ns)   --->   "%a_load_418 = load i32* %a_addr_418, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4274 'load' 'a_load_418' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_210 : Operation 4275 [1/1] (0.00ns)   --->   "%b_addr_418 = getelementptr [1024 x i32]* %b, i64 0, i64 418" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4275 'getelementptr' 'b_addr_418' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 4276 [2/2] (3.25ns)   --->   "%b_load_418 = load i32* %b_addr_418, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4276 'load' 'b_load_418' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_210 : Operation 4277 [1/1] (0.00ns)   --->   "%a_addr_419 = getelementptr [1024 x i32]* %a, i64 0, i64 419" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4277 'getelementptr' 'a_addr_419' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 4278 [2/2] (3.25ns)   --->   "%a_load_419 = load i32* %a_addr_419, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4278 'load' 'a_load_419' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_210 : Operation 4279 [1/1] (0.00ns)   --->   "%b_addr_419 = getelementptr [1024 x i32]* %b, i64 0, i64 419" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4279 'getelementptr' 'b_addr_419' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 4280 [2/2] (3.25ns)   --->   "%b_load_419 = load i32* %b_addr_419, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4280 'load' 'b_load_419' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 211 <SV = 210> <Delay = 5.80>
ST_211 : Operation 4281 [1/1] (0.00ns)   --->   "%c_addr_416 = getelementptr [1024 x i32]* %c, i64 0, i64 416" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4281 'getelementptr' 'c_addr_416' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 4282 [1/1] (3.25ns)   --->   "store i32 %add_ln7_416, i32* %c_addr_416, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4282 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_211 : Operation 4283 [1/1] (0.00ns)   --->   "%c_addr_417 = getelementptr [1024 x i32]* %c, i64 0, i64 417" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4283 'getelementptr' 'c_addr_417' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 4284 [1/1] (3.25ns)   --->   "store i32 %add_ln7_417, i32* %c_addr_417, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4284 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_211 : Operation 4285 [1/2] (3.25ns)   --->   "%a_load_418 = load i32* %a_addr_418, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4285 'load' 'a_load_418' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_211 : Operation 4286 [1/2] (3.25ns)   --->   "%b_load_418 = load i32* %b_addr_418, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4286 'load' 'b_load_418' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_211 : Operation 4287 [1/1] (2.55ns)   --->   "%add_ln7_418 = add nsw i32 %a_load_418, %b_load_418" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4287 'add' 'add_ln7_418' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 4288 [1/2] (3.25ns)   --->   "%a_load_419 = load i32* %a_addr_419, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4288 'load' 'a_load_419' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_211 : Operation 4289 [1/2] (3.25ns)   --->   "%b_load_419 = load i32* %b_addr_419, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4289 'load' 'b_load_419' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_211 : Operation 4290 [1/1] (2.55ns)   --->   "%add_ln7_419 = add nsw i32 %a_load_419, %b_load_419" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4290 'add' 'add_ln7_419' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 4291 [1/1] (0.00ns)   --->   "%a_addr_420 = getelementptr [1024 x i32]* %a, i64 0, i64 420" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4291 'getelementptr' 'a_addr_420' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 4292 [2/2] (3.25ns)   --->   "%a_load_420 = load i32* %a_addr_420, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4292 'load' 'a_load_420' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_211 : Operation 4293 [1/1] (0.00ns)   --->   "%b_addr_420 = getelementptr [1024 x i32]* %b, i64 0, i64 420" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4293 'getelementptr' 'b_addr_420' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 4294 [2/2] (3.25ns)   --->   "%b_load_420 = load i32* %b_addr_420, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4294 'load' 'b_load_420' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_211 : Operation 4295 [1/1] (0.00ns)   --->   "%a_addr_421 = getelementptr [1024 x i32]* %a, i64 0, i64 421" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4295 'getelementptr' 'a_addr_421' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 4296 [2/2] (3.25ns)   --->   "%a_load_421 = load i32* %a_addr_421, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4296 'load' 'a_load_421' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_211 : Operation 4297 [1/1] (0.00ns)   --->   "%b_addr_421 = getelementptr [1024 x i32]* %b, i64 0, i64 421" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4297 'getelementptr' 'b_addr_421' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 4298 [2/2] (3.25ns)   --->   "%b_load_421 = load i32* %b_addr_421, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4298 'load' 'b_load_421' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 212 <SV = 211> <Delay = 5.80>
ST_212 : Operation 4299 [1/1] (0.00ns)   --->   "%c_addr_418 = getelementptr [1024 x i32]* %c, i64 0, i64 418" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4299 'getelementptr' 'c_addr_418' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 4300 [1/1] (3.25ns)   --->   "store i32 %add_ln7_418, i32* %c_addr_418, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4300 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_212 : Operation 4301 [1/1] (0.00ns)   --->   "%c_addr_419 = getelementptr [1024 x i32]* %c, i64 0, i64 419" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4301 'getelementptr' 'c_addr_419' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 4302 [1/1] (3.25ns)   --->   "store i32 %add_ln7_419, i32* %c_addr_419, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4302 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_212 : Operation 4303 [1/2] (3.25ns)   --->   "%a_load_420 = load i32* %a_addr_420, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4303 'load' 'a_load_420' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_212 : Operation 4304 [1/2] (3.25ns)   --->   "%b_load_420 = load i32* %b_addr_420, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4304 'load' 'b_load_420' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_212 : Operation 4305 [1/1] (2.55ns)   --->   "%add_ln7_420 = add nsw i32 %a_load_420, %b_load_420" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4305 'add' 'add_ln7_420' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 4306 [1/2] (3.25ns)   --->   "%a_load_421 = load i32* %a_addr_421, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4306 'load' 'a_load_421' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_212 : Operation 4307 [1/2] (3.25ns)   --->   "%b_load_421 = load i32* %b_addr_421, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4307 'load' 'b_load_421' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_212 : Operation 4308 [1/1] (2.55ns)   --->   "%add_ln7_421 = add nsw i32 %a_load_421, %b_load_421" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4308 'add' 'add_ln7_421' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 4309 [1/1] (0.00ns)   --->   "%a_addr_422 = getelementptr [1024 x i32]* %a, i64 0, i64 422" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4309 'getelementptr' 'a_addr_422' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 4310 [2/2] (3.25ns)   --->   "%a_load_422 = load i32* %a_addr_422, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4310 'load' 'a_load_422' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_212 : Operation 4311 [1/1] (0.00ns)   --->   "%b_addr_422 = getelementptr [1024 x i32]* %b, i64 0, i64 422" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4311 'getelementptr' 'b_addr_422' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 4312 [2/2] (3.25ns)   --->   "%b_load_422 = load i32* %b_addr_422, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4312 'load' 'b_load_422' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_212 : Operation 4313 [1/1] (0.00ns)   --->   "%a_addr_423 = getelementptr [1024 x i32]* %a, i64 0, i64 423" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4313 'getelementptr' 'a_addr_423' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 4314 [2/2] (3.25ns)   --->   "%a_load_423 = load i32* %a_addr_423, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4314 'load' 'a_load_423' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_212 : Operation 4315 [1/1] (0.00ns)   --->   "%b_addr_423 = getelementptr [1024 x i32]* %b, i64 0, i64 423" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4315 'getelementptr' 'b_addr_423' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 4316 [2/2] (3.25ns)   --->   "%b_load_423 = load i32* %b_addr_423, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4316 'load' 'b_load_423' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 213 <SV = 212> <Delay = 5.80>
ST_213 : Operation 4317 [1/1] (0.00ns)   --->   "%c_addr_420 = getelementptr [1024 x i32]* %c, i64 0, i64 420" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4317 'getelementptr' 'c_addr_420' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 4318 [1/1] (3.25ns)   --->   "store i32 %add_ln7_420, i32* %c_addr_420, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4318 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_213 : Operation 4319 [1/1] (0.00ns)   --->   "%c_addr_421 = getelementptr [1024 x i32]* %c, i64 0, i64 421" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4319 'getelementptr' 'c_addr_421' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 4320 [1/1] (3.25ns)   --->   "store i32 %add_ln7_421, i32* %c_addr_421, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4320 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_213 : Operation 4321 [1/2] (3.25ns)   --->   "%a_load_422 = load i32* %a_addr_422, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4321 'load' 'a_load_422' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_213 : Operation 4322 [1/2] (3.25ns)   --->   "%b_load_422 = load i32* %b_addr_422, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4322 'load' 'b_load_422' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_213 : Operation 4323 [1/1] (2.55ns)   --->   "%add_ln7_422 = add nsw i32 %a_load_422, %b_load_422" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4323 'add' 'add_ln7_422' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 4324 [1/2] (3.25ns)   --->   "%a_load_423 = load i32* %a_addr_423, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4324 'load' 'a_load_423' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_213 : Operation 4325 [1/2] (3.25ns)   --->   "%b_load_423 = load i32* %b_addr_423, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4325 'load' 'b_load_423' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_213 : Operation 4326 [1/1] (2.55ns)   --->   "%add_ln7_423 = add nsw i32 %a_load_423, %b_load_423" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4326 'add' 'add_ln7_423' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 4327 [1/1] (0.00ns)   --->   "%a_addr_424 = getelementptr [1024 x i32]* %a, i64 0, i64 424" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4327 'getelementptr' 'a_addr_424' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 4328 [2/2] (3.25ns)   --->   "%a_load_424 = load i32* %a_addr_424, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4328 'load' 'a_load_424' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_213 : Operation 4329 [1/1] (0.00ns)   --->   "%b_addr_424 = getelementptr [1024 x i32]* %b, i64 0, i64 424" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4329 'getelementptr' 'b_addr_424' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 4330 [2/2] (3.25ns)   --->   "%b_load_424 = load i32* %b_addr_424, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4330 'load' 'b_load_424' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_213 : Operation 4331 [1/1] (0.00ns)   --->   "%a_addr_425 = getelementptr [1024 x i32]* %a, i64 0, i64 425" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4331 'getelementptr' 'a_addr_425' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 4332 [2/2] (3.25ns)   --->   "%a_load_425 = load i32* %a_addr_425, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4332 'load' 'a_load_425' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_213 : Operation 4333 [1/1] (0.00ns)   --->   "%b_addr_425 = getelementptr [1024 x i32]* %b, i64 0, i64 425" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4333 'getelementptr' 'b_addr_425' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 4334 [2/2] (3.25ns)   --->   "%b_load_425 = load i32* %b_addr_425, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4334 'load' 'b_load_425' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 214 <SV = 213> <Delay = 5.80>
ST_214 : Operation 4335 [1/1] (0.00ns)   --->   "%c_addr_422 = getelementptr [1024 x i32]* %c, i64 0, i64 422" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4335 'getelementptr' 'c_addr_422' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 4336 [1/1] (3.25ns)   --->   "store i32 %add_ln7_422, i32* %c_addr_422, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4336 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_214 : Operation 4337 [1/1] (0.00ns)   --->   "%c_addr_423 = getelementptr [1024 x i32]* %c, i64 0, i64 423" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4337 'getelementptr' 'c_addr_423' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 4338 [1/1] (3.25ns)   --->   "store i32 %add_ln7_423, i32* %c_addr_423, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4338 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_214 : Operation 4339 [1/2] (3.25ns)   --->   "%a_load_424 = load i32* %a_addr_424, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4339 'load' 'a_load_424' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_214 : Operation 4340 [1/2] (3.25ns)   --->   "%b_load_424 = load i32* %b_addr_424, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4340 'load' 'b_load_424' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_214 : Operation 4341 [1/1] (2.55ns)   --->   "%add_ln7_424 = add nsw i32 %a_load_424, %b_load_424" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4341 'add' 'add_ln7_424' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 4342 [1/2] (3.25ns)   --->   "%a_load_425 = load i32* %a_addr_425, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4342 'load' 'a_load_425' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_214 : Operation 4343 [1/2] (3.25ns)   --->   "%b_load_425 = load i32* %b_addr_425, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4343 'load' 'b_load_425' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_214 : Operation 4344 [1/1] (2.55ns)   --->   "%add_ln7_425 = add nsw i32 %a_load_425, %b_load_425" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4344 'add' 'add_ln7_425' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 4345 [1/1] (0.00ns)   --->   "%a_addr_426 = getelementptr [1024 x i32]* %a, i64 0, i64 426" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4345 'getelementptr' 'a_addr_426' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 4346 [2/2] (3.25ns)   --->   "%a_load_426 = load i32* %a_addr_426, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4346 'load' 'a_load_426' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_214 : Operation 4347 [1/1] (0.00ns)   --->   "%b_addr_426 = getelementptr [1024 x i32]* %b, i64 0, i64 426" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4347 'getelementptr' 'b_addr_426' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 4348 [2/2] (3.25ns)   --->   "%b_load_426 = load i32* %b_addr_426, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4348 'load' 'b_load_426' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_214 : Operation 4349 [1/1] (0.00ns)   --->   "%a_addr_427 = getelementptr [1024 x i32]* %a, i64 0, i64 427" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4349 'getelementptr' 'a_addr_427' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 4350 [2/2] (3.25ns)   --->   "%a_load_427 = load i32* %a_addr_427, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4350 'load' 'a_load_427' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_214 : Operation 4351 [1/1] (0.00ns)   --->   "%b_addr_427 = getelementptr [1024 x i32]* %b, i64 0, i64 427" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4351 'getelementptr' 'b_addr_427' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 4352 [2/2] (3.25ns)   --->   "%b_load_427 = load i32* %b_addr_427, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4352 'load' 'b_load_427' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 215 <SV = 214> <Delay = 5.80>
ST_215 : Operation 4353 [1/1] (0.00ns)   --->   "%c_addr_424 = getelementptr [1024 x i32]* %c, i64 0, i64 424" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4353 'getelementptr' 'c_addr_424' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 4354 [1/1] (3.25ns)   --->   "store i32 %add_ln7_424, i32* %c_addr_424, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4354 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_215 : Operation 4355 [1/1] (0.00ns)   --->   "%c_addr_425 = getelementptr [1024 x i32]* %c, i64 0, i64 425" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4355 'getelementptr' 'c_addr_425' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 4356 [1/1] (3.25ns)   --->   "store i32 %add_ln7_425, i32* %c_addr_425, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4356 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_215 : Operation 4357 [1/2] (3.25ns)   --->   "%a_load_426 = load i32* %a_addr_426, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4357 'load' 'a_load_426' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_215 : Operation 4358 [1/2] (3.25ns)   --->   "%b_load_426 = load i32* %b_addr_426, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4358 'load' 'b_load_426' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_215 : Operation 4359 [1/1] (2.55ns)   --->   "%add_ln7_426 = add nsw i32 %a_load_426, %b_load_426" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4359 'add' 'add_ln7_426' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 4360 [1/2] (3.25ns)   --->   "%a_load_427 = load i32* %a_addr_427, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4360 'load' 'a_load_427' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_215 : Operation 4361 [1/2] (3.25ns)   --->   "%b_load_427 = load i32* %b_addr_427, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4361 'load' 'b_load_427' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_215 : Operation 4362 [1/1] (2.55ns)   --->   "%add_ln7_427 = add nsw i32 %a_load_427, %b_load_427" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4362 'add' 'add_ln7_427' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 4363 [1/1] (0.00ns)   --->   "%a_addr_428 = getelementptr [1024 x i32]* %a, i64 0, i64 428" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4363 'getelementptr' 'a_addr_428' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 4364 [2/2] (3.25ns)   --->   "%a_load_428 = load i32* %a_addr_428, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4364 'load' 'a_load_428' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_215 : Operation 4365 [1/1] (0.00ns)   --->   "%b_addr_428 = getelementptr [1024 x i32]* %b, i64 0, i64 428" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4365 'getelementptr' 'b_addr_428' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 4366 [2/2] (3.25ns)   --->   "%b_load_428 = load i32* %b_addr_428, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4366 'load' 'b_load_428' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_215 : Operation 4367 [1/1] (0.00ns)   --->   "%a_addr_429 = getelementptr [1024 x i32]* %a, i64 0, i64 429" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4367 'getelementptr' 'a_addr_429' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 4368 [2/2] (3.25ns)   --->   "%a_load_429 = load i32* %a_addr_429, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4368 'load' 'a_load_429' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_215 : Operation 4369 [1/1] (0.00ns)   --->   "%b_addr_429 = getelementptr [1024 x i32]* %b, i64 0, i64 429" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4369 'getelementptr' 'b_addr_429' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 4370 [2/2] (3.25ns)   --->   "%b_load_429 = load i32* %b_addr_429, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4370 'load' 'b_load_429' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 216 <SV = 215> <Delay = 5.80>
ST_216 : Operation 4371 [1/1] (0.00ns)   --->   "%c_addr_426 = getelementptr [1024 x i32]* %c, i64 0, i64 426" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4371 'getelementptr' 'c_addr_426' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 4372 [1/1] (3.25ns)   --->   "store i32 %add_ln7_426, i32* %c_addr_426, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4372 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_216 : Operation 4373 [1/1] (0.00ns)   --->   "%c_addr_427 = getelementptr [1024 x i32]* %c, i64 0, i64 427" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4373 'getelementptr' 'c_addr_427' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 4374 [1/1] (3.25ns)   --->   "store i32 %add_ln7_427, i32* %c_addr_427, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4374 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_216 : Operation 4375 [1/2] (3.25ns)   --->   "%a_load_428 = load i32* %a_addr_428, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4375 'load' 'a_load_428' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_216 : Operation 4376 [1/2] (3.25ns)   --->   "%b_load_428 = load i32* %b_addr_428, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4376 'load' 'b_load_428' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_216 : Operation 4377 [1/1] (2.55ns)   --->   "%add_ln7_428 = add nsw i32 %a_load_428, %b_load_428" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4377 'add' 'add_ln7_428' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 4378 [1/2] (3.25ns)   --->   "%a_load_429 = load i32* %a_addr_429, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4378 'load' 'a_load_429' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_216 : Operation 4379 [1/2] (3.25ns)   --->   "%b_load_429 = load i32* %b_addr_429, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4379 'load' 'b_load_429' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_216 : Operation 4380 [1/1] (2.55ns)   --->   "%add_ln7_429 = add nsw i32 %a_load_429, %b_load_429" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4380 'add' 'add_ln7_429' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 4381 [1/1] (0.00ns)   --->   "%a_addr_430 = getelementptr [1024 x i32]* %a, i64 0, i64 430" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4381 'getelementptr' 'a_addr_430' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 4382 [2/2] (3.25ns)   --->   "%a_load_430 = load i32* %a_addr_430, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4382 'load' 'a_load_430' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_216 : Operation 4383 [1/1] (0.00ns)   --->   "%b_addr_430 = getelementptr [1024 x i32]* %b, i64 0, i64 430" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4383 'getelementptr' 'b_addr_430' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 4384 [2/2] (3.25ns)   --->   "%b_load_430 = load i32* %b_addr_430, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4384 'load' 'b_load_430' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_216 : Operation 4385 [1/1] (0.00ns)   --->   "%a_addr_431 = getelementptr [1024 x i32]* %a, i64 0, i64 431" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4385 'getelementptr' 'a_addr_431' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 4386 [2/2] (3.25ns)   --->   "%a_load_431 = load i32* %a_addr_431, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4386 'load' 'a_load_431' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_216 : Operation 4387 [1/1] (0.00ns)   --->   "%b_addr_431 = getelementptr [1024 x i32]* %b, i64 0, i64 431" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4387 'getelementptr' 'b_addr_431' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 4388 [2/2] (3.25ns)   --->   "%b_load_431 = load i32* %b_addr_431, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4388 'load' 'b_load_431' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 217 <SV = 216> <Delay = 5.80>
ST_217 : Operation 4389 [1/1] (0.00ns)   --->   "%c_addr_428 = getelementptr [1024 x i32]* %c, i64 0, i64 428" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4389 'getelementptr' 'c_addr_428' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 4390 [1/1] (3.25ns)   --->   "store i32 %add_ln7_428, i32* %c_addr_428, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4390 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_217 : Operation 4391 [1/1] (0.00ns)   --->   "%c_addr_429 = getelementptr [1024 x i32]* %c, i64 0, i64 429" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4391 'getelementptr' 'c_addr_429' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 4392 [1/1] (3.25ns)   --->   "store i32 %add_ln7_429, i32* %c_addr_429, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4392 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_217 : Operation 4393 [1/2] (3.25ns)   --->   "%a_load_430 = load i32* %a_addr_430, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4393 'load' 'a_load_430' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_217 : Operation 4394 [1/2] (3.25ns)   --->   "%b_load_430 = load i32* %b_addr_430, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4394 'load' 'b_load_430' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_217 : Operation 4395 [1/1] (2.55ns)   --->   "%add_ln7_430 = add nsw i32 %a_load_430, %b_load_430" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4395 'add' 'add_ln7_430' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 4396 [1/2] (3.25ns)   --->   "%a_load_431 = load i32* %a_addr_431, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4396 'load' 'a_load_431' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_217 : Operation 4397 [1/2] (3.25ns)   --->   "%b_load_431 = load i32* %b_addr_431, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4397 'load' 'b_load_431' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_217 : Operation 4398 [1/1] (2.55ns)   --->   "%add_ln7_431 = add nsw i32 %a_load_431, %b_load_431" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4398 'add' 'add_ln7_431' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 4399 [1/1] (0.00ns)   --->   "%a_addr_432 = getelementptr [1024 x i32]* %a, i64 0, i64 432" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4399 'getelementptr' 'a_addr_432' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 4400 [2/2] (3.25ns)   --->   "%a_load_432 = load i32* %a_addr_432, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4400 'load' 'a_load_432' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_217 : Operation 4401 [1/1] (0.00ns)   --->   "%b_addr_432 = getelementptr [1024 x i32]* %b, i64 0, i64 432" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4401 'getelementptr' 'b_addr_432' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 4402 [2/2] (3.25ns)   --->   "%b_load_432 = load i32* %b_addr_432, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4402 'load' 'b_load_432' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_217 : Operation 4403 [1/1] (0.00ns)   --->   "%a_addr_433 = getelementptr [1024 x i32]* %a, i64 0, i64 433" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4403 'getelementptr' 'a_addr_433' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 4404 [2/2] (3.25ns)   --->   "%a_load_433 = load i32* %a_addr_433, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4404 'load' 'a_load_433' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_217 : Operation 4405 [1/1] (0.00ns)   --->   "%b_addr_433 = getelementptr [1024 x i32]* %b, i64 0, i64 433" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4405 'getelementptr' 'b_addr_433' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 4406 [2/2] (3.25ns)   --->   "%b_load_433 = load i32* %b_addr_433, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4406 'load' 'b_load_433' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 218 <SV = 217> <Delay = 5.80>
ST_218 : Operation 4407 [1/1] (0.00ns)   --->   "%c_addr_430 = getelementptr [1024 x i32]* %c, i64 0, i64 430" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4407 'getelementptr' 'c_addr_430' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 4408 [1/1] (3.25ns)   --->   "store i32 %add_ln7_430, i32* %c_addr_430, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4408 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_218 : Operation 4409 [1/1] (0.00ns)   --->   "%c_addr_431 = getelementptr [1024 x i32]* %c, i64 0, i64 431" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4409 'getelementptr' 'c_addr_431' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 4410 [1/1] (3.25ns)   --->   "store i32 %add_ln7_431, i32* %c_addr_431, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4410 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_218 : Operation 4411 [1/2] (3.25ns)   --->   "%a_load_432 = load i32* %a_addr_432, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4411 'load' 'a_load_432' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_218 : Operation 4412 [1/2] (3.25ns)   --->   "%b_load_432 = load i32* %b_addr_432, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4412 'load' 'b_load_432' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_218 : Operation 4413 [1/1] (2.55ns)   --->   "%add_ln7_432 = add nsw i32 %a_load_432, %b_load_432" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4413 'add' 'add_ln7_432' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 4414 [1/2] (3.25ns)   --->   "%a_load_433 = load i32* %a_addr_433, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4414 'load' 'a_load_433' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_218 : Operation 4415 [1/2] (3.25ns)   --->   "%b_load_433 = load i32* %b_addr_433, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4415 'load' 'b_load_433' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_218 : Operation 4416 [1/1] (2.55ns)   --->   "%add_ln7_433 = add nsw i32 %a_load_433, %b_load_433" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4416 'add' 'add_ln7_433' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 4417 [1/1] (0.00ns)   --->   "%a_addr_434 = getelementptr [1024 x i32]* %a, i64 0, i64 434" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4417 'getelementptr' 'a_addr_434' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 4418 [2/2] (3.25ns)   --->   "%a_load_434 = load i32* %a_addr_434, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4418 'load' 'a_load_434' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_218 : Operation 4419 [1/1] (0.00ns)   --->   "%b_addr_434 = getelementptr [1024 x i32]* %b, i64 0, i64 434" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4419 'getelementptr' 'b_addr_434' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 4420 [2/2] (3.25ns)   --->   "%b_load_434 = load i32* %b_addr_434, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4420 'load' 'b_load_434' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_218 : Operation 4421 [1/1] (0.00ns)   --->   "%a_addr_435 = getelementptr [1024 x i32]* %a, i64 0, i64 435" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4421 'getelementptr' 'a_addr_435' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 4422 [2/2] (3.25ns)   --->   "%a_load_435 = load i32* %a_addr_435, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4422 'load' 'a_load_435' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_218 : Operation 4423 [1/1] (0.00ns)   --->   "%b_addr_435 = getelementptr [1024 x i32]* %b, i64 0, i64 435" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4423 'getelementptr' 'b_addr_435' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 4424 [2/2] (3.25ns)   --->   "%b_load_435 = load i32* %b_addr_435, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4424 'load' 'b_load_435' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 219 <SV = 218> <Delay = 5.80>
ST_219 : Operation 4425 [1/1] (0.00ns)   --->   "%c_addr_432 = getelementptr [1024 x i32]* %c, i64 0, i64 432" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4425 'getelementptr' 'c_addr_432' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 4426 [1/1] (3.25ns)   --->   "store i32 %add_ln7_432, i32* %c_addr_432, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4426 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_219 : Operation 4427 [1/1] (0.00ns)   --->   "%c_addr_433 = getelementptr [1024 x i32]* %c, i64 0, i64 433" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4427 'getelementptr' 'c_addr_433' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 4428 [1/1] (3.25ns)   --->   "store i32 %add_ln7_433, i32* %c_addr_433, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_219 : Operation 4429 [1/2] (3.25ns)   --->   "%a_load_434 = load i32* %a_addr_434, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4429 'load' 'a_load_434' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_219 : Operation 4430 [1/2] (3.25ns)   --->   "%b_load_434 = load i32* %b_addr_434, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4430 'load' 'b_load_434' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_219 : Operation 4431 [1/1] (2.55ns)   --->   "%add_ln7_434 = add nsw i32 %a_load_434, %b_load_434" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4431 'add' 'add_ln7_434' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 4432 [1/2] (3.25ns)   --->   "%a_load_435 = load i32* %a_addr_435, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4432 'load' 'a_load_435' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_219 : Operation 4433 [1/2] (3.25ns)   --->   "%b_load_435 = load i32* %b_addr_435, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4433 'load' 'b_load_435' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_219 : Operation 4434 [1/1] (2.55ns)   --->   "%add_ln7_435 = add nsw i32 %a_load_435, %b_load_435" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4434 'add' 'add_ln7_435' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 4435 [1/1] (0.00ns)   --->   "%a_addr_436 = getelementptr [1024 x i32]* %a, i64 0, i64 436" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4435 'getelementptr' 'a_addr_436' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 4436 [2/2] (3.25ns)   --->   "%a_load_436 = load i32* %a_addr_436, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4436 'load' 'a_load_436' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_219 : Operation 4437 [1/1] (0.00ns)   --->   "%b_addr_436 = getelementptr [1024 x i32]* %b, i64 0, i64 436" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4437 'getelementptr' 'b_addr_436' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 4438 [2/2] (3.25ns)   --->   "%b_load_436 = load i32* %b_addr_436, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4438 'load' 'b_load_436' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_219 : Operation 4439 [1/1] (0.00ns)   --->   "%a_addr_437 = getelementptr [1024 x i32]* %a, i64 0, i64 437" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4439 'getelementptr' 'a_addr_437' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 4440 [2/2] (3.25ns)   --->   "%a_load_437 = load i32* %a_addr_437, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4440 'load' 'a_load_437' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_219 : Operation 4441 [1/1] (0.00ns)   --->   "%b_addr_437 = getelementptr [1024 x i32]* %b, i64 0, i64 437" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4441 'getelementptr' 'b_addr_437' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 4442 [2/2] (3.25ns)   --->   "%b_load_437 = load i32* %b_addr_437, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4442 'load' 'b_load_437' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 220 <SV = 219> <Delay = 5.80>
ST_220 : Operation 4443 [1/1] (0.00ns)   --->   "%c_addr_434 = getelementptr [1024 x i32]* %c, i64 0, i64 434" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4443 'getelementptr' 'c_addr_434' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 4444 [1/1] (3.25ns)   --->   "store i32 %add_ln7_434, i32* %c_addr_434, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4444 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_220 : Operation 4445 [1/1] (0.00ns)   --->   "%c_addr_435 = getelementptr [1024 x i32]* %c, i64 0, i64 435" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4445 'getelementptr' 'c_addr_435' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 4446 [1/1] (3.25ns)   --->   "store i32 %add_ln7_435, i32* %c_addr_435, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4446 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_220 : Operation 4447 [1/2] (3.25ns)   --->   "%a_load_436 = load i32* %a_addr_436, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4447 'load' 'a_load_436' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_220 : Operation 4448 [1/2] (3.25ns)   --->   "%b_load_436 = load i32* %b_addr_436, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4448 'load' 'b_load_436' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_220 : Operation 4449 [1/1] (2.55ns)   --->   "%add_ln7_436 = add nsw i32 %a_load_436, %b_load_436" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4449 'add' 'add_ln7_436' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 4450 [1/2] (3.25ns)   --->   "%a_load_437 = load i32* %a_addr_437, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4450 'load' 'a_load_437' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_220 : Operation 4451 [1/2] (3.25ns)   --->   "%b_load_437 = load i32* %b_addr_437, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4451 'load' 'b_load_437' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_220 : Operation 4452 [1/1] (2.55ns)   --->   "%add_ln7_437 = add nsw i32 %a_load_437, %b_load_437" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4452 'add' 'add_ln7_437' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 4453 [1/1] (0.00ns)   --->   "%a_addr_438 = getelementptr [1024 x i32]* %a, i64 0, i64 438" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4453 'getelementptr' 'a_addr_438' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 4454 [2/2] (3.25ns)   --->   "%a_load_438 = load i32* %a_addr_438, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4454 'load' 'a_load_438' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_220 : Operation 4455 [1/1] (0.00ns)   --->   "%b_addr_438 = getelementptr [1024 x i32]* %b, i64 0, i64 438" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4455 'getelementptr' 'b_addr_438' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 4456 [2/2] (3.25ns)   --->   "%b_load_438 = load i32* %b_addr_438, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4456 'load' 'b_load_438' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_220 : Operation 4457 [1/1] (0.00ns)   --->   "%a_addr_439 = getelementptr [1024 x i32]* %a, i64 0, i64 439" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4457 'getelementptr' 'a_addr_439' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 4458 [2/2] (3.25ns)   --->   "%a_load_439 = load i32* %a_addr_439, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4458 'load' 'a_load_439' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_220 : Operation 4459 [1/1] (0.00ns)   --->   "%b_addr_439 = getelementptr [1024 x i32]* %b, i64 0, i64 439" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4459 'getelementptr' 'b_addr_439' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 4460 [2/2] (3.25ns)   --->   "%b_load_439 = load i32* %b_addr_439, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4460 'load' 'b_load_439' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 221 <SV = 220> <Delay = 5.80>
ST_221 : Operation 4461 [1/1] (0.00ns)   --->   "%c_addr_436 = getelementptr [1024 x i32]* %c, i64 0, i64 436" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4461 'getelementptr' 'c_addr_436' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 4462 [1/1] (3.25ns)   --->   "store i32 %add_ln7_436, i32* %c_addr_436, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4462 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_221 : Operation 4463 [1/1] (0.00ns)   --->   "%c_addr_437 = getelementptr [1024 x i32]* %c, i64 0, i64 437" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4463 'getelementptr' 'c_addr_437' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 4464 [1/1] (3.25ns)   --->   "store i32 %add_ln7_437, i32* %c_addr_437, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4464 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_221 : Operation 4465 [1/2] (3.25ns)   --->   "%a_load_438 = load i32* %a_addr_438, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4465 'load' 'a_load_438' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_221 : Operation 4466 [1/2] (3.25ns)   --->   "%b_load_438 = load i32* %b_addr_438, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4466 'load' 'b_load_438' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_221 : Operation 4467 [1/1] (2.55ns)   --->   "%add_ln7_438 = add nsw i32 %a_load_438, %b_load_438" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4467 'add' 'add_ln7_438' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 4468 [1/2] (3.25ns)   --->   "%a_load_439 = load i32* %a_addr_439, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4468 'load' 'a_load_439' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_221 : Operation 4469 [1/2] (3.25ns)   --->   "%b_load_439 = load i32* %b_addr_439, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4469 'load' 'b_load_439' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_221 : Operation 4470 [1/1] (2.55ns)   --->   "%add_ln7_439 = add nsw i32 %a_load_439, %b_load_439" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4470 'add' 'add_ln7_439' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 4471 [1/1] (0.00ns)   --->   "%a_addr_440 = getelementptr [1024 x i32]* %a, i64 0, i64 440" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4471 'getelementptr' 'a_addr_440' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 4472 [2/2] (3.25ns)   --->   "%a_load_440 = load i32* %a_addr_440, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4472 'load' 'a_load_440' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_221 : Operation 4473 [1/1] (0.00ns)   --->   "%b_addr_440 = getelementptr [1024 x i32]* %b, i64 0, i64 440" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4473 'getelementptr' 'b_addr_440' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 4474 [2/2] (3.25ns)   --->   "%b_load_440 = load i32* %b_addr_440, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4474 'load' 'b_load_440' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_221 : Operation 4475 [1/1] (0.00ns)   --->   "%a_addr_441 = getelementptr [1024 x i32]* %a, i64 0, i64 441" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4475 'getelementptr' 'a_addr_441' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 4476 [2/2] (3.25ns)   --->   "%a_load_441 = load i32* %a_addr_441, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4476 'load' 'a_load_441' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_221 : Operation 4477 [1/1] (0.00ns)   --->   "%b_addr_441 = getelementptr [1024 x i32]* %b, i64 0, i64 441" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4477 'getelementptr' 'b_addr_441' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 4478 [2/2] (3.25ns)   --->   "%b_load_441 = load i32* %b_addr_441, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4478 'load' 'b_load_441' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 222 <SV = 221> <Delay = 5.80>
ST_222 : Operation 4479 [1/1] (0.00ns)   --->   "%c_addr_438 = getelementptr [1024 x i32]* %c, i64 0, i64 438" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4479 'getelementptr' 'c_addr_438' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 4480 [1/1] (3.25ns)   --->   "store i32 %add_ln7_438, i32* %c_addr_438, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4480 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_222 : Operation 4481 [1/1] (0.00ns)   --->   "%c_addr_439 = getelementptr [1024 x i32]* %c, i64 0, i64 439" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4481 'getelementptr' 'c_addr_439' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 4482 [1/1] (3.25ns)   --->   "store i32 %add_ln7_439, i32* %c_addr_439, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4482 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_222 : Operation 4483 [1/2] (3.25ns)   --->   "%a_load_440 = load i32* %a_addr_440, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4483 'load' 'a_load_440' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_222 : Operation 4484 [1/2] (3.25ns)   --->   "%b_load_440 = load i32* %b_addr_440, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4484 'load' 'b_load_440' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_222 : Operation 4485 [1/1] (2.55ns)   --->   "%add_ln7_440 = add nsw i32 %a_load_440, %b_load_440" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4485 'add' 'add_ln7_440' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 4486 [1/2] (3.25ns)   --->   "%a_load_441 = load i32* %a_addr_441, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4486 'load' 'a_load_441' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_222 : Operation 4487 [1/2] (3.25ns)   --->   "%b_load_441 = load i32* %b_addr_441, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4487 'load' 'b_load_441' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_222 : Operation 4488 [1/1] (2.55ns)   --->   "%add_ln7_441 = add nsw i32 %a_load_441, %b_load_441" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4488 'add' 'add_ln7_441' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 4489 [1/1] (0.00ns)   --->   "%a_addr_442 = getelementptr [1024 x i32]* %a, i64 0, i64 442" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4489 'getelementptr' 'a_addr_442' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 4490 [2/2] (3.25ns)   --->   "%a_load_442 = load i32* %a_addr_442, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4490 'load' 'a_load_442' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_222 : Operation 4491 [1/1] (0.00ns)   --->   "%b_addr_442 = getelementptr [1024 x i32]* %b, i64 0, i64 442" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4491 'getelementptr' 'b_addr_442' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 4492 [2/2] (3.25ns)   --->   "%b_load_442 = load i32* %b_addr_442, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4492 'load' 'b_load_442' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_222 : Operation 4493 [1/1] (0.00ns)   --->   "%a_addr_443 = getelementptr [1024 x i32]* %a, i64 0, i64 443" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4493 'getelementptr' 'a_addr_443' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 4494 [2/2] (3.25ns)   --->   "%a_load_443 = load i32* %a_addr_443, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4494 'load' 'a_load_443' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_222 : Operation 4495 [1/1] (0.00ns)   --->   "%b_addr_443 = getelementptr [1024 x i32]* %b, i64 0, i64 443" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4495 'getelementptr' 'b_addr_443' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 4496 [2/2] (3.25ns)   --->   "%b_load_443 = load i32* %b_addr_443, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4496 'load' 'b_load_443' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 223 <SV = 222> <Delay = 5.80>
ST_223 : Operation 4497 [1/1] (0.00ns)   --->   "%c_addr_440 = getelementptr [1024 x i32]* %c, i64 0, i64 440" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4497 'getelementptr' 'c_addr_440' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 4498 [1/1] (3.25ns)   --->   "store i32 %add_ln7_440, i32* %c_addr_440, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4498 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_223 : Operation 4499 [1/1] (0.00ns)   --->   "%c_addr_441 = getelementptr [1024 x i32]* %c, i64 0, i64 441" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4499 'getelementptr' 'c_addr_441' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 4500 [1/1] (3.25ns)   --->   "store i32 %add_ln7_441, i32* %c_addr_441, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4500 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_223 : Operation 4501 [1/2] (3.25ns)   --->   "%a_load_442 = load i32* %a_addr_442, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4501 'load' 'a_load_442' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_223 : Operation 4502 [1/2] (3.25ns)   --->   "%b_load_442 = load i32* %b_addr_442, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4502 'load' 'b_load_442' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_223 : Operation 4503 [1/1] (2.55ns)   --->   "%add_ln7_442 = add nsw i32 %a_load_442, %b_load_442" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4503 'add' 'add_ln7_442' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 4504 [1/2] (3.25ns)   --->   "%a_load_443 = load i32* %a_addr_443, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4504 'load' 'a_load_443' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_223 : Operation 4505 [1/2] (3.25ns)   --->   "%b_load_443 = load i32* %b_addr_443, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4505 'load' 'b_load_443' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_223 : Operation 4506 [1/1] (2.55ns)   --->   "%add_ln7_443 = add nsw i32 %a_load_443, %b_load_443" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4506 'add' 'add_ln7_443' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 4507 [1/1] (0.00ns)   --->   "%a_addr_444 = getelementptr [1024 x i32]* %a, i64 0, i64 444" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4507 'getelementptr' 'a_addr_444' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 4508 [2/2] (3.25ns)   --->   "%a_load_444 = load i32* %a_addr_444, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4508 'load' 'a_load_444' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_223 : Operation 4509 [1/1] (0.00ns)   --->   "%b_addr_444 = getelementptr [1024 x i32]* %b, i64 0, i64 444" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4509 'getelementptr' 'b_addr_444' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 4510 [2/2] (3.25ns)   --->   "%b_load_444 = load i32* %b_addr_444, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4510 'load' 'b_load_444' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_223 : Operation 4511 [1/1] (0.00ns)   --->   "%a_addr_445 = getelementptr [1024 x i32]* %a, i64 0, i64 445" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4511 'getelementptr' 'a_addr_445' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 4512 [2/2] (3.25ns)   --->   "%a_load_445 = load i32* %a_addr_445, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4512 'load' 'a_load_445' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_223 : Operation 4513 [1/1] (0.00ns)   --->   "%b_addr_445 = getelementptr [1024 x i32]* %b, i64 0, i64 445" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4513 'getelementptr' 'b_addr_445' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 4514 [2/2] (3.25ns)   --->   "%b_load_445 = load i32* %b_addr_445, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4514 'load' 'b_load_445' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 224 <SV = 223> <Delay = 5.80>
ST_224 : Operation 4515 [1/1] (0.00ns)   --->   "%c_addr_442 = getelementptr [1024 x i32]* %c, i64 0, i64 442" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4515 'getelementptr' 'c_addr_442' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 4516 [1/1] (3.25ns)   --->   "store i32 %add_ln7_442, i32* %c_addr_442, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4516 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_224 : Operation 4517 [1/1] (0.00ns)   --->   "%c_addr_443 = getelementptr [1024 x i32]* %c, i64 0, i64 443" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4517 'getelementptr' 'c_addr_443' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 4518 [1/1] (3.25ns)   --->   "store i32 %add_ln7_443, i32* %c_addr_443, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4518 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_224 : Operation 4519 [1/2] (3.25ns)   --->   "%a_load_444 = load i32* %a_addr_444, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4519 'load' 'a_load_444' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_224 : Operation 4520 [1/2] (3.25ns)   --->   "%b_load_444 = load i32* %b_addr_444, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4520 'load' 'b_load_444' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_224 : Operation 4521 [1/1] (2.55ns)   --->   "%add_ln7_444 = add nsw i32 %a_load_444, %b_load_444" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4521 'add' 'add_ln7_444' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 4522 [1/2] (3.25ns)   --->   "%a_load_445 = load i32* %a_addr_445, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4522 'load' 'a_load_445' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_224 : Operation 4523 [1/2] (3.25ns)   --->   "%b_load_445 = load i32* %b_addr_445, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4523 'load' 'b_load_445' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_224 : Operation 4524 [1/1] (2.55ns)   --->   "%add_ln7_445 = add nsw i32 %a_load_445, %b_load_445" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4524 'add' 'add_ln7_445' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 4525 [1/1] (0.00ns)   --->   "%a_addr_446 = getelementptr [1024 x i32]* %a, i64 0, i64 446" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4525 'getelementptr' 'a_addr_446' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 4526 [2/2] (3.25ns)   --->   "%a_load_446 = load i32* %a_addr_446, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4526 'load' 'a_load_446' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_224 : Operation 4527 [1/1] (0.00ns)   --->   "%b_addr_446 = getelementptr [1024 x i32]* %b, i64 0, i64 446" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4527 'getelementptr' 'b_addr_446' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 4528 [2/2] (3.25ns)   --->   "%b_load_446 = load i32* %b_addr_446, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4528 'load' 'b_load_446' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_224 : Operation 4529 [1/1] (0.00ns)   --->   "%a_addr_447 = getelementptr [1024 x i32]* %a, i64 0, i64 447" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4529 'getelementptr' 'a_addr_447' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 4530 [2/2] (3.25ns)   --->   "%a_load_447 = load i32* %a_addr_447, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4530 'load' 'a_load_447' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_224 : Operation 4531 [1/1] (0.00ns)   --->   "%b_addr_447 = getelementptr [1024 x i32]* %b, i64 0, i64 447" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4531 'getelementptr' 'b_addr_447' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 4532 [2/2] (3.25ns)   --->   "%b_load_447 = load i32* %b_addr_447, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4532 'load' 'b_load_447' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 225 <SV = 224> <Delay = 5.80>
ST_225 : Operation 4533 [1/1] (0.00ns)   --->   "%c_addr_444 = getelementptr [1024 x i32]* %c, i64 0, i64 444" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4533 'getelementptr' 'c_addr_444' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 4534 [1/1] (3.25ns)   --->   "store i32 %add_ln7_444, i32* %c_addr_444, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4534 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_225 : Operation 4535 [1/1] (0.00ns)   --->   "%c_addr_445 = getelementptr [1024 x i32]* %c, i64 0, i64 445" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4535 'getelementptr' 'c_addr_445' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 4536 [1/1] (3.25ns)   --->   "store i32 %add_ln7_445, i32* %c_addr_445, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4536 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_225 : Operation 4537 [1/2] (3.25ns)   --->   "%a_load_446 = load i32* %a_addr_446, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4537 'load' 'a_load_446' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_225 : Operation 4538 [1/2] (3.25ns)   --->   "%b_load_446 = load i32* %b_addr_446, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4538 'load' 'b_load_446' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_225 : Operation 4539 [1/1] (2.55ns)   --->   "%add_ln7_446 = add nsw i32 %a_load_446, %b_load_446" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4539 'add' 'add_ln7_446' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 4540 [1/2] (3.25ns)   --->   "%a_load_447 = load i32* %a_addr_447, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4540 'load' 'a_load_447' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_225 : Operation 4541 [1/2] (3.25ns)   --->   "%b_load_447 = load i32* %b_addr_447, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4541 'load' 'b_load_447' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_225 : Operation 4542 [1/1] (2.55ns)   --->   "%add_ln7_447 = add nsw i32 %a_load_447, %b_load_447" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4542 'add' 'add_ln7_447' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 4543 [1/1] (0.00ns)   --->   "%a_addr_448 = getelementptr [1024 x i32]* %a, i64 0, i64 448" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4543 'getelementptr' 'a_addr_448' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 4544 [2/2] (3.25ns)   --->   "%a_load_448 = load i32* %a_addr_448, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4544 'load' 'a_load_448' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_225 : Operation 4545 [1/1] (0.00ns)   --->   "%b_addr_448 = getelementptr [1024 x i32]* %b, i64 0, i64 448" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4545 'getelementptr' 'b_addr_448' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 4546 [2/2] (3.25ns)   --->   "%b_load_448 = load i32* %b_addr_448, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4546 'load' 'b_load_448' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_225 : Operation 4547 [1/1] (0.00ns)   --->   "%a_addr_449 = getelementptr [1024 x i32]* %a, i64 0, i64 449" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4547 'getelementptr' 'a_addr_449' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 4548 [2/2] (3.25ns)   --->   "%a_load_449 = load i32* %a_addr_449, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4548 'load' 'a_load_449' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_225 : Operation 4549 [1/1] (0.00ns)   --->   "%b_addr_449 = getelementptr [1024 x i32]* %b, i64 0, i64 449" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4549 'getelementptr' 'b_addr_449' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 4550 [2/2] (3.25ns)   --->   "%b_load_449 = load i32* %b_addr_449, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4550 'load' 'b_load_449' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 226 <SV = 225> <Delay = 5.80>
ST_226 : Operation 4551 [1/1] (0.00ns)   --->   "%c_addr_446 = getelementptr [1024 x i32]* %c, i64 0, i64 446" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4551 'getelementptr' 'c_addr_446' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 4552 [1/1] (3.25ns)   --->   "store i32 %add_ln7_446, i32* %c_addr_446, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4552 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_226 : Operation 4553 [1/1] (0.00ns)   --->   "%c_addr_447 = getelementptr [1024 x i32]* %c, i64 0, i64 447" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4553 'getelementptr' 'c_addr_447' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 4554 [1/1] (3.25ns)   --->   "store i32 %add_ln7_447, i32* %c_addr_447, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4554 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_226 : Operation 4555 [1/2] (3.25ns)   --->   "%a_load_448 = load i32* %a_addr_448, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4555 'load' 'a_load_448' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_226 : Operation 4556 [1/2] (3.25ns)   --->   "%b_load_448 = load i32* %b_addr_448, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4556 'load' 'b_load_448' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_226 : Operation 4557 [1/1] (2.55ns)   --->   "%add_ln7_448 = add nsw i32 %a_load_448, %b_load_448" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4557 'add' 'add_ln7_448' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 4558 [1/2] (3.25ns)   --->   "%a_load_449 = load i32* %a_addr_449, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4558 'load' 'a_load_449' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_226 : Operation 4559 [1/2] (3.25ns)   --->   "%b_load_449 = load i32* %b_addr_449, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4559 'load' 'b_load_449' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_226 : Operation 4560 [1/1] (2.55ns)   --->   "%add_ln7_449 = add nsw i32 %a_load_449, %b_load_449" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4560 'add' 'add_ln7_449' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 4561 [1/1] (0.00ns)   --->   "%a_addr_450 = getelementptr [1024 x i32]* %a, i64 0, i64 450" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4561 'getelementptr' 'a_addr_450' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 4562 [2/2] (3.25ns)   --->   "%a_load_450 = load i32* %a_addr_450, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4562 'load' 'a_load_450' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_226 : Operation 4563 [1/1] (0.00ns)   --->   "%b_addr_450 = getelementptr [1024 x i32]* %b, i64 0, i64 450" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4563 'getelementptr' 'b_addr_450' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 4564 [2/2] (3.25ns)   --->   "%b_load_450 = load i32* %b_addr_450, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4564 'load' 'b_load_450' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_226 : Operation 4565 [1/1] (0.00ns)   --->   "%a_addr_451 = getelementptr [1024 x i32]* %a, i64 0, i64 451" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4565 'getelementptr' 'a_addr_451' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 4566 [2/2] (3.25ns)   --->   "%a_load_451 = load i32* %a_addr_451, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4566 'load' 'a_load_451' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_226 : Operation 4567 [1/1] (0.00ns)   --->   "%b_addr_451 = getelementptr [1024 x i32]* %b, i64 0, i64 451" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4567 'getelementptr' 'b_addr_451' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 4568 [2/2] (3.25ns)   --->   "%b_load_451 = load i32* %b_addr_451, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4568 'load' 'b_load_451' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 227 <SV = 226> <Delay = 5.80>
ST_227 : Operation 4569 [1/1] (0.00ns)   --->   "%c_addr_448 = getelementptr [1024 x i32]* %c, i64 0, i64 448" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4569 'getelementptr' 'c_addr_448' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 4570 [1/1] (3.25ns)   --->   "store i32 %add_ln7_448, i32* %c_addr_448, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4570 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_227 : Operation 4571 [1/1] (0.00ns)   --->   "%c_addr_449 = getelementptr [1024 x i32]* %c, i64 0, i64 449" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4571 'getelementptr' 'c_addr_449' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 4572 [1/1] (3.25ns)   --->   "store i32 %add_ln7_449, i32* %c_addr_449, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4572 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_227 : Operation 4573 [1/2] (3.25ns)   --->   "%a_load_450 = load i32* %a_addr_450, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4573 'load' 'a_load_450' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_227 : Operation 4574 [1/2] (3.25ns)   --->   "%b_load_450 = load i32* %b_addr_450, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4574 'load' 'b_load_450' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_227 : Operation 4575 [1/1] (2.55ns)   --->   "%add_ln7_450 = add nsw i32 %a_load_450, %b_load_450" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4575 'add' 'add_ln7_450' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 4576 [1/2] (3.25ns)   --->   "%a_load_451 = load i32* %a_addr_451, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4576 'load' 'a_load_451' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_227 : Operation 4577 [1/2] (3.25ns)   --->   "%b_load_451 = load i32* %b_addr_451, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4577 'load' 'b_load_451' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_227 : Operation 4578 [1/1] (2.55ns)   --->   "%add_ln7_451 = add nsw i32 %a_load_451, %b_load_451" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4578 'add' 'add_ln7_451' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 4579 [1/1] (0.00ns)   --->   "%a_addr_452 = getelementptr [1024 x i32]* %a, i64 0, i64 452" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4579 'getelementptr' 'a_addr_452' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 4580 [2/2] (3.25ns)   --->   "%a_load_452 = load i32* %a_addr_452, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4580 'load' 'a_load_452' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_227 : Operation 4581 [1/1] (0.00ns)   --->   "%b_addr_452 = getelementptr [1024 x i32]* %b, i64 0, i64 452" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4581 'getelementptr' 'b_addr_452' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 4582 [2/2] (3.25ns)   --->   "%b_load_452 = load i32* %b_addr_452, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4582 'load' 'b_load_452' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_227 : Operation 4583 [1/1] (0.00ns)   --->   "%a_addr_453 = getelementptr [1024 x i32]* %a, i64 0, i64 453" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4583 'getelementptr' 'a_addr_453' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 4584 [2/2] (3.25ns)   --->   "%a_load_453 = load i32* %a_addr_453, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4584 'load' 'a_load_453' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_227 : Operation 4585 [1/1] (0.00ns)   --->   "%b_addr_453 = getelementptr [1024 x i32]* %b, i64 0, i64 453" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4585 'getelementptr' 'b_addr_453' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 4586 [2/2] (3.25ns)   --->   "%b_load_453 = load i32* %b_addr_453, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4586 'load' 'b_load_453' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 228 <SV = 227> <Delay = 5.80>
ST_228 : Operation 4587 [1/1] (0.00ns)   --->   "%c_addr_450 = getelementptr [1024 x i32]* %c, i64 0, i64 450" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4587 'getelementptr' 'c_addr_450' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 4588 [1/1] (3.25ns)   --->   "store i32 %add_ln7_450, i32* %c_addr_450, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4588 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_228 : Operation 4589 [1/1] (0.00ns)   --->   "%c_addr_451 = getelementptr [1024 x i32]* %c, i64 0, i64 451" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4589 'getelementptr' 'c_addr_451' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 4590 [1/1] (3.25ns)   --->   "store i32 %add_ln7_451, i32* %c_addr_451, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4590 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_228 : Operation 4591 [1/2] (3.25ns)   --->   "%a_load_452 = load i32* %a_addr_452, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4591 'load' 'a_load_452' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_228 : Operation 4592 [1/2] (3.25ns)   --->   "%b_load_452 = load i32* %b_addr_452, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4592 'load' 'b_load_452' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_228 : Operation 4593 [1/1] (2.55ns)   --->   "%add_ln7_452 = add nsw i32 %a_load_452, %b_load_452" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4593 'add' 'add_ln7_452' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 4594 [1/2] (3.25ns)   --->   "%a_load_453 = load i32* %a_addr_453, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4594 'load' 'a_load_453' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_228 : Operation 4595 [1/2] (3.25ns)   --->   "%b_load_453 = load i32* %b_addr_453, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4595 'load' 'b_load_453' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_228 : Operation 4596 [1/1] (2.55ns)   --->   "%add_ln7_453 = add nsw i32 %a_load_453, %b_load_453" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4596 'add' 'add_ln7_453' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 4597 [1/1] (0.00ns)   --->   "%a_addr_454 = getelementptr [1024 x i32]* %a, i64 0, i64 454" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4597 'getelementptr' 'a_addr_454' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 4598 [2/2] (3.25ns)   --->   "%a_load_454 = load i32* %a_addr_454, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4598 'load' 'a_load_454' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_228 : Operation 4599 [1/1] (0.00ns)   --->   "%b_addr_454 = getelementptr [1024 x i32]* %b, i64 0, i64 454" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4599 'getelementptr' 'b_addr_454' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 4600 [2/2] (3.25ns)   --->   "%b_load_454 = load i32* %b_addr_454, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4600 'load' 'b_load_454' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_228 : Operation 4601 [1/1] (0.00ns)   --->   "%a_addr_455 = getelementptr [1024 x i32]* %a, i64 0, i64 455" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4601 'getelementptr' 'a_addr_455' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 4602 [2/2] (3.25ns)   --->   "%a_load_455 = load i32* %a_addr_455, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4602 'load' 'a_load_455' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_228 : Operation 4603 [1/1] (0.00ns)   --->   "%b_addr_455 = getelementptr [1024 x i32]* %b, i64 0, i64 455" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4603 'getelementptr' 'b_addr_455' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 4604 [2/2] (3.25ns)   --->   "%b_load_455 = load i32* %b_addr_455, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4604 'load' 'b_load_455' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 229 <SV = 228> <Delay = 5.80>
ST_229 : Operation 4605 [1/1] (0.00ns)   --->   "%c_addr_452 = getelementptr [1024 x i32]* %c, i64 0, i64 452" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4605 'getelementptr' 'c_addr_452' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 4606 [1/1] (3.25ns)   --->   "store i32 %add_ln7_452, i32* %c_addr_452, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4606 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_229 : Operation 4607 [1/1] (0.00ns)   --->   "%c_addr_453 = getelementptr [1024 x i32]* %c, i64 0, i64 453" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4607 'getelementptr' 'c_addr_453' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 4608 [1/1] (3.25ns)   --->   "store i32 %add_ln7_453, i32* %c_addr_453, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4608 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_229 : Operation 4609 [1/2] (3.25ns)   --->   "%a_load_454 = load i32* %a_addr_454, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4609 'load' 'a_load_454' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_229 : Operation 4610 [1/2] (3.25ns)   --->   "%b_load_454 = load i32* %b_addr_454, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4610 'load' 'b_load_454' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_229 : Operation 4611 [1/1] (2.55ns)   --->   "%add_ln7_454 = add nsw i32 %a_load_454, %b_load_454" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4611 'add' 'add_ln7_454' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 4612 [1/2] (3.25ns)   --->   "%a_load_455 = load i32* %a_addr_455, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4612 'load' 'a_load_455' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_229 : Operation 4613 [1/2] (3.25ns)   --->   "%b_load_455 = load i32* %b_addr_455, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4613 'load' 'b_load_455' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_229 : Operation 4614 [1/1] (2.55ns)   --->   "%add_ln7_455 = add nsw i32 %a_load_455, %b_load_455" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4614 'add' 'add_ln7_455' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 4615 [1/1] (0.00ns)   --->   "%a_addr_456 = getelementptr [1024 x i32]* %a, i64 0, i64 456" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4615 'getelementptr' 'a_addr_456' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 4616 [2/2] (3.25ns)   --->   "%a_load_456 = load i32* %a_addr_456, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4616 'load' 'a_load_456' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_229 : Operation 4617 [1/1] (0.00ns)   --->   "%b_addr_456 = getelementptr [1024 x i32]* %b, i64 0, i64 456" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4617 'getelementptr' 'b_addr_456' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 4618 [2/2] (3.25ns)   --->   "%b_load_456 = load i32* %b_addr_456, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4618 'load' 'b_load_456' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_229 : Operation 4619 [1/1] (0.00ns)   --->   "%a_addr_457 = getelementptr [1024 x i32]* %a, i64 0, i64 457" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4619 'getelementptr' 'a_addr_457' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 4620 [2/2] (3.25ns)   --->   "%a_load_457 = load i32* %a_addr_457, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4620 'load' 'a_load_457' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_229 : Operation 4621 [1/1] (0.00ns)   --->   "%b_addr_457 = getelementptr [1024 x i32]* %b, i64 0, i64 457" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4621 'getelementptr' 'b_addr_457' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 4622 [2/2] (3.25ns)   --->   "%b_load_457 = load i32* %b_addr_457, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4622 'load' 'b_load_457' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 230 <SV = 229> <Delay = 5.80>
ST_230 : Operation 4623 [1/1] (0.00ns)   --->   "%c_addr_454 = getelementptr [1024 x i32]* %c, i64 0, i64 454" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4623 'getelementptr' 'c_addr_454' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 4624 [1/1] (3.25ns)   --->   "store i32 %add_ln7_454, i32* %c_addr_454, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4624 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_230 : Operation 4625 [1/1] (0.00ns)   --->   "%c_addr_455 = getelementptr [1024 x i32]* %c, i64 0, i64 455" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4625 'getelementptr' 'c_addr_455' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 4626 [1/1] (3.25ns)   --->   "store i32 %add_ln7_455, i32* %c_addr_455, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4626 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_230 : Operation 4627 [1/2] (3.25ns)   --->   "%a_load_456 = load i32* %a_addr_456, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4627 'load' 'a_load_456' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_230 : Operation 4628 [1/2] (3.25ns)   --->   "%b_load_456 = load i32* %b_addr_456, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4628 'load' 'b_load_456' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_230 : Operation 4629 [1/1] (2.55ns)   --->   "%add_ln7_456 = add nsw i32 %a_load_456, %b_load_456" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4629 'add' 'add_ln7_456' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 4630 [1/2] (3.25ns)   --->   "%a_load_457 = load i32* %a_addr_457, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4630 'load' 'a_load_457' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_230 : Operation 4631 [1/2] (3.25ns)   --->   "%b_load_457 = load i32* %b_addr_457, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4631 'load' 'b_load_457' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_230 : Operation 4632 [1/1] (2.55ns)   --->   "%add_ln7_457 = add nsw i32 %a_load_457, %b_load_457" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4632 'add' 'add_ln7_457' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 4633 [1/1] (0.00ns)   --->   "%a_addr_458 = getelementptr [1024 x i32]* %a, i64 0, i64 458" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4633 'getelementptr' 'a_addr_458' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 4634 [2/2] (3.25ns)   --->   "%a_load_458 = load i32* %a_addr_458, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4634 'load' 'a_load_458' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_230 : Operation 4635 [1/1] (0.00ns)   --->   "%b_addr_458 = getelementptr [1024 x i32]* %b, i64 0, i64 458" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4635 'getelementptr' 'b_addr_458' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 4636 [2/2] (3.25ns)   --->   "%b_load_458 = load i32* %b_addr_458, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4636 'load' 'b_load_458' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_230 : Operation 4637 [1/1] (0.00ns)   --->   "%a_addr_459 = getelementptr [1024 x i32]* %a, i64 0, i64 459" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4637 'getelementptr' 'a_addr_459' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 4638 [2/2] (3.25ns)   --->   "%a_load_459 = load i32* %a_addr_459, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4638 'load' 'a_load_459' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_230 : Operation 4639 [1/1] (0.00ns)   --->   "%b_addr_459 = getelementptr [1024 x i32]* %b, i64 0, i64 459" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4639 'getelementptr' 'b_addr_459' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 4640 [2/2] (3.25ns)   --->   "%b_load_459 = load i32* %b_addr_459, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4640 'load' 'b_load_459' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 231 <SV = 230> <Delay = 5.80>
ST_231 : Operation 4641 [1/1] (0.00ns)   --->   "%c_addr_456 = getelementptr [1024 x i32]* %c, i64 0, i64 456" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4641 'getelementptr' 'c_addr_456' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 4642 [1/1] (3.25ns)   --->   "store i32 %add_ln7_456, i32* %c_addr_456, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4642 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_231 : Operation 4643 [1/1] (0.00ns)   --->   "%c_addr_457 = getelementptr [1024 x i32]* %c, i64 0, i64 457" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4643 'getelementptr' 'c_addr_457' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 4644 [1/1] (3.25ns)   --->   "store i32 %add_ln7_457, i32* %c_addr_457, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4644 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_231 : Operation 4645 [1/2] (3.25ns)   --->   "%a_load_458 = load i32* %a_addr_458, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4645 'load' 'a_load_458' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_231 : Operation 4646 [1/2] (3.25ns)   --->   "%b_load_458 = load i32* %b_addr_458, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4646 'load' 'b_load_458' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_231 : Operation 4647 [1/1] (2.55ns)   --->   "%add_ln7_458 = add nsw i32 %a_load_458, %b_load_458" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4647 'add' 'add_ln7_458' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 4648 [1/2] (3.25ns)   --->   "%a_load_459 = load i32* %a_addr_459, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4648 'load' 'a_load_459' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_231 : Operation 4649 [1/2] (3.25ns)   --->   "%b_load_459 = load i32* %b_addr_459, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4649 'load' 'b_load_459' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_231 : Operation 4650 [1/1] (2.55ns)   --->   "%add_ln7_459 = add nsw i32 %a_load_459, %b_load_459" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4650 'add' 'add_ln7_459' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 4651 [1/1] (0.00ns)   --->   "%a_addr_460 = getelementptr [1024 x i32]* %a, i64 0, i64 460" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4651 'getelementptr' 'a_addr_460' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 4652 [2/2] (3.25ns)   --->   "%a_load_460 = load i32* %a_addr_460, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4652 'load' 'a_load_460' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_231 : Operation 4653 [1/1] (0.00ns)   --->   "%b_addr_460 = getelementptr [1024 x i32]* %b, i64 0, i64 460" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4653 'getelementptr' 'b_addr_460' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 4654 [2/2] (3.25ns)   --->   "%b_load_460 = load i32* %b_addr_460, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4654 'load' 'b_load_460' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_231 : Operation 4655 [1/1] (0.00ns)   --->   "%a_addr_461 = getelementptr [1024 x i32]* %a, i64 0, i64 461" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4655 'getelementptr' 'a_addr_461' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 4656 [2/2] (3.25ns)   --->   "%a_load_461 = load i32* %a_addr_461, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4656 'load' 'a_load_461' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_231 : Operation 4657 [1/1] (0.00ns)   --->   "%b_addr_461 = getelementptr [1024 x i32]* %b, i64 0, i64 461" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4657 'getelementptr' 'b_addr_461' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 4658 [2/2] (3.25ns)   --->   "%b_load_461 = load i32* %b_addr_461, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4658 'load' 'b_load_461' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 232 <SV = 231> <Delay = 5.80>
ST_232 : Operation 4659 [1/1] (0.00ns)   --->   "%c_addr_458 = getelementptr [1024 x i32]* %c, i64 0, i64 458" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4659 'getelementptr' 'c_addr_458' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 4660 [1/1] (3.25ns)   --->   "store i32 %add_ln7_458, i32* %c_addr_458, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4660 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_232 : Operation 4661 [1/1] (0.00ns)   --->   "%c_addr_459 = getelementptr [1024 x i32]* %c, i64 0, i64 459" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4661 'getelementptr' 'c_addr_459' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 4662 [1/1] (3.25ns)   --->   "store i32 %add_ln7_459, i32* %c_addr_459, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4662 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_232 : Operation 4663 [1/2] (3.25ns)   --->   "%a_load_460 = load i32* %a_addr_460, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4663 'load' 'a_load_460' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_232 : Operation 4664 [1/2] (3.25ns)   --->   "%b_load_460 = load i32* %b_addr_460, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4664 'load' 'b_load_460' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_232 : Operation 4665 [1/1] (2.55ns)   --->   "%add_ln7_460 = add nsw i32 %a_load_460, %b_load_460" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4665 'add' 'add_ln7_460' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 4666 [1/2] (3.25ns)   --->   "%a_load_461 = load i32* %a_addr_461, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4666 'load' 'a_load_461' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_232 : Operation 4667 [1/2] (3.25ns)   --->   "%b_load_461 = load i32* %b_addr_461, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4667 'load' 'b_load_461' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_232 : Operation 4668 [1/1] (2.55ns)   --->   "%add_ln7_461 = add nsw i32 %a_load_461, %b_load_461" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4668 'add' 'add_ln7_461' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 4669 [1/1] (0.00ns)   --->   "%a_addr_462 = getelementptr [1024 x i32]* %a, i64 0, i64 462" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4669 'getelementptr' 'a_addr_462' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 4670 [2/2] (3.25ns)   --->   "%a_load_462 = load i32* %a_addr_462, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4670 'load' 'a_load_462' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_232 : Operation 4671 [1/1] (0.00ns)   --->   "%b_addr_462 = getelementptr [1024 x i32]* %b, i64 0, i64 462" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4671 'getelementptr' 'b_addr_462' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 4672 [2/2] (3.25ns)   --->   "%b_load_462 = load i32* %b_addr_462, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4672 'load' 'b_load_462' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_232 : Operation 4673 [1/1] (0.00ns)   --->   "%a_addr_463 = getelementptr [1024 x i32]* %a, i64 0, i64 463" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4673 'getelementptr' 'a_addr_463' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 4674 [2/2] (3.25ns)   --->   "%a_load_463 = load i32* %a_addr_463, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4674 'load' 'a_load_463' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_232 : Operation 4675 [1/1] (0.00ns)   --->   "%b_addr_463 = getelementptr [1024 x i32]* %b, i64 0, i64 463" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4675 'getelementptr' 'b_addr_463' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 4676 [2/2] (3.25ns)   --->   "%b_load_463 = load i32* %b_addr_463, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4676 'load' 'b_load_463' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 233 <SV = 232> <Delay = 5.80>
ST_233 : Operation 4677 [1/1] (0.00ns)   --->   "%c_addr_460 = getelementptr [1024 x i32]* %c, i64 0, i64 460" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4677 'getelementptr' 'c_addr_460' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 4678 [1/1] (3.25ns)   --->   "store i32 %add_ln7_460, i32* %c_addr_460, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4678 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_233 : Operation 4679 [1/1] (0.00ns)   --->   "%c_addr_461 = getelementptr [1024 x i32]* %c, i64 0, i64 461" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4679 'getelementptr' 'c_addr_461' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 4680 [1/1] (3.25ns)   --->   "store i32 %add_ln7_461, i32* %c_addr_461, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4680 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_233 : Operation 4681 [1/2] (3.25ns)   --->   "%a_load_462 = load i32* %a_addr_462, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4681 'load' 'a_load_462' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_233 : Operation 4682 [1/2] (3.25ns)   --->   "%b_load_462 = load i32* %b_addr_462, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4682 'load' 'b_load_462' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_233 : Operation 4683 [1/1] (2.55ns)   --->   "%add_ln7_462 = add nsw i32 %a_load_462, %b_load_462" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4683 'add' 'add_ln7_462' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 4684 [1/2] (3.25ns)   --->   "%a_load_463 = load i32* %a_addr_463, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4684 'load' 'a_load_463' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_233 : Operation 4685 [1/2] (3.25ns)   --->   "%b_load_463 = load i32* %b_addr_463, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4685 'load' 'b_load_463' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_233 : Operation 4686 [1/1] (2.55ns)   --->   "%add_ln7_463 = add nsw i32 %a_load_463, %b_load_463" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4686 'add' 'add_ln7_463' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 4687 [1/1] (0.00ns)   --->   "%a_addr_464 = getelementptr [1024 x i32]* %a, i64 0, i64 464" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4687 'getelementptr' 'a_addr_464' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 4688 [2/2] (3.25ns)   --->   "%a_load_464 = load i32* %a_addr_464, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4688 'load' 'a_load_464' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_233 : Operation 4689 [1/1] (0.00ns)   --->   "%b_addr_464 = getelementptr [1024 x i32]* %b, i64 0, i64 464" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4689 'getelementptr' 'b_addr_464' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 4690 [2/2] (3.25ns)   --->   "%b_load_464 = load i32* %b_addr_464, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4690 'load' 'b_load_464' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_233 : Operation 4691 [1/1] (0.00ns)   --->   "%a_addr_465 = getelementptr [1024 x i32]* %a, i64 0, i64 465" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4691 'getelementptr' 'a_addr_465' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 4692 [2/2] (3.25ns)   --->   "%a_load_465 = load i32* %a_addr_465, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4692 'load' 'a_load_465' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_233 : Operation 4693 [1/1] (0.00ns)   --->   "%b_addr_465 = getelementptr [1024 x i32]* %b, i64 0, i64 465" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4693 'getelementptr' 'b_addr_465' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 4694 [2/2] (3.25ns)   --->   "%b_load_465 = load i32* %b_addr_465, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4694 'load' 'b_load_465' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 234 <SV = 233> <Delay = 5.80>
ST_234 : Operation 4695 [1/1] (0.00ns)   --->   "%c_addr_462 = getelementptr [1024 x i32]* %c, i64 0, i64 462" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4695 'getelementptr' 'c_addr_462' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 4696 [1/1] (3.25ns)   --->   "store i32 %add_ln7_462, i32* %c_addr_462, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4696 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_234 : Operation 4697 [1/1] (0.00ns)   --->   "%c_addr_463 = getelementptr [1024 x i32]* %c, i64 0, i64 463" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4697 'getelementptr' 'c_addr_463' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 4698 [1/1] (3.25ns)   --->   "store i32 %add_ln7_463, i32* %c_addr_463, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4698 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_234 : Operation 4699 [1/2] (3.25ns)   --->   "%a_load_464 = load i32* %a_addr_464, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4699 'load' 'a_load_464' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_234 : Operation 4700 [1/2] (3.25ns)   --->   "%b_load_464 = load i32* %b_addr_464, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4700 'load' 'b_load_464' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_234 : Operation 4701 [1/1] (2.55ns)   --->   "%add_ln7_464 = add nsw i32 %a_load_464, %b_load_464" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4701 'add' 'add_ln7_464' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 4702 [1/2] (3.25ns)   --->   "%a_load_465 = load i32* %a_addr_465, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4702 'load' 'a_load_465' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_234 : Operation 4703 [1/2] (3.25ns)   --->   "%b_load_465 = load i32* %b_addr_465, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4703 'load' 'b_load_465' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_234 : Operation 4704 [1/1] (2.55ns)   --->   "%add_ln7_465 = add nsw i32 %a_load_465, %b_load_465" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4704 'add' 'add_ln7_465' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 4705 [1/1] (0.00ns)   --->   "%a_addr_466 = getelementptr [1024 x i32]* %a, i64 0, i64 466" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4705 'getelementptr' 'a_addr_466' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 4706 [2/2] (3.25ns)   --->   "%a_load_466 = load i32* %a_addr_466, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4706 'load' 'a_load_466' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_234 : Operation 4707 [1/1] (0.00ns)   --->   "%b_addr_466 = getelementptr [1024 x i32]* %b, i64 0, i64 466" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4707 'getelementptr' 'b_addr_466' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 4708 [2/2] (3.25ns)   --->   "%b_load_466 = load i32* %b_addr_466, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4708 'load' 'b_load_466' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_234 : Operation 4709 [1/1] (0.00ns)   --->   "%a_addr_467 = getelementptr [1024 x i32]* %a, i64 0, i64 467" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4709 'getelementptr' 'a_addr_467' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 4710 [2/2] (3.25ns)   --->   "%a_load_467 = load i32* %a_addr_467, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4710 'load' 'a_load_467' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_234 : Operation 4711 [1/1] (0.00ns)   --->   "%b_addr_467 = getelementptr [1024 x i32]* %b, i64 0, i64 467" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4711 'getelementptr' 'b_addr_467' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 4712 [2/2] (3.25ns)   --->   "%b_load_467 = load i32* %b_addr_467, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4712 'load' 'b_load_467' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 235 <SV = 234> <Delay = 5.80>
ST_235 : Operation 4713 [1/1] (0.00ns)   --->   "%c_addr_464 = getelementptr [1024 x i32]* %c, i64 0, i64 464" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4713 'getelementptr' 'c_addr_464' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 4714 [1/1] (3.25ns)   --->   "store i32 %add_ln7_464, i32* %c_addr_464, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4714 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_235 : Operation 4715 [1/1] (0.00ns)   --->   "%c_addr_465 = getelementptr [1024 x i32]* %c, i64 0, i64 465" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4715 'getelementptr' 'c_addr_465' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 4716 [1/1] (3.25ns)   --->   "store i32 %add_ln7_465, i32* %c_addr_465, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4716 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_235 : Operation 4717 [1/2] (3.25ns)   --->   "%a_load_466 = load i32* %a_addr_466, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4717 'load' 'a_load_466' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_235 : Operation 4718 [1/2] (3.25ns)   --->   "%b_load_466 = load i32* %b_addr_466, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4718 'load' 'b_load_466' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_235 : Operation 4719 [1/1] (2.55ns)   --->   "%add_ln7_466 = add nsw i32 %a_load_466, %b_load_466" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4719 'add' 'add_ln7_466' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 4720 [1/2] (3.25ns)   --->   "%a_load_467 = load i32* %a_addr_467, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4720 'load' 'a_load_467' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_235 : Operation 4721 [1/2] (3.25ns)   --->   "%b_load_467 = load i32* %b_addr_467, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4721 'load' 'b_load_467' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_235 : Operation 4722 [1/1] (2.55ns)   --->   "%add_ln7_467 = add nsw i32 %a_load_467, %b_load_467" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4722 'add' 'add_ln7_467' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 4723 [1/1] (0.00ns)   --->   "%a_addr_468 = getelementptr [1024 x i32]* %a, i64 0, i64 468" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4723 'getelementptr' 'a_addr_468' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 4724 [2/2] (3.25ns)   --->   "%a_load_468 = load i32* %a_addr_468, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4724 'load' 'a_load_468' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_235 : Operation 4725 [1/1] (0.00ns)   --->   "%b_addr_468 = getelementptr [1024 x i32]* %b, i64 0, i64 468" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4725 'getelementptr' 'b_addr_468' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 4726 [2/2] (3.25ns)   --->   "%b_load_468 = load i32* %b_addr_468, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4726 'load' 'b_load_468' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_235 : Operation 4727 [1/1] (0.00ns)   --->   "%a_addr_469 = getelementptr [1024 x i32]* %a, i64 0, i64 469" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4727 'getelementptr' 'a_addr_469' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 4728 [2/2] (3.25ns)   --->   "%a_load_469 = load i32* %a_addr_469, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4728 'load' 'a_load_469' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_235 : Operation 4729 [1/1] (0.00ns)   --->   "%b_addr_469 = getelementptr [1024 x i32]* %b, i64 0, i64 469" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4729 'getelementptr' 'b_addr_469' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 4730 [2/2] (3.25ns)   --->   "%b_load_469 = load i32* %b_addr_469, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4730 'load' 'b_load_469' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 236 <SV = 235> <Delay = 5.80>
ST_236 : Operation 4731 [1/1] (0.00ns)   --->   "%c_addr_466 = getelementptr [1024 x i32]* %c, i64 0, i64 466" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4731 'getelementptr' 'c_addr_466' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 4732 [1/1] (3.25ns)   --->   "store i32 %add_ln7_466, i32* %c_addr_466, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4732 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_236 : Operation 4733 [1/1] (0.00ns)   --->   "%c_addr_467 = getelementptr [1024 x i32]* %c, i64 0, i64 467" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4733 'getelementptr' 'c_addr_467' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 4734 [1/1] (3.25ns)   --->   "store i32 %add_ln7_467, i32* %c_addr_467, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4734 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_236 : Operation 4735 [1/2] (3.25ns)   --->   "%a_load_468 = load i32* %a_addr_468, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4735 'load' 'a_load_468' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_236 : Operation 4736 [1/2] (3.25ns)   --->   "%b_load_468 = load i32* %b_addr_468, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4736 'load' 'b_load_468' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_236 : Operation 4737 [1/1] (2.55ns)   --->   "%add_ln7_468 = add nsw i32 %a_load_468, %b_load_468" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4737 'add' 'add_ln7_468' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 4738 [1/2] (3.25ns)   --->   "%a_load_469 = load i32* %a_addr_469, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4738 'load' 'a_load_469' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_236 : Operation 4739 [1/2] (3.25ns)   --->   "%b_load_469 = load i32* %b_addr_469, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4739 'load' 'b_load_469' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_236 : Operation 4740 [1/1] (2.55ns)   --->   "%add_ln7_469 = add nsw i32 %a_load_469, %b_load_469" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4740 'add' 'add_ln7_469' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 4741 [1/1] (0.00ns)   --->   "%a_addr_470 = getelementptr [1024 x i32]* %a, i64 0, i64 470" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4741 'getelementptr' 'a_addr_470' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 4742 [2/2] (3.25ns)   --->   "%a_load_470 = load i32* %a_addr_470, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4742 'load' 'a_load_470' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_236 : Operation 4743 [1/1] (0.00ns)   --->   "%b_addr_470 = getelementptr [1024 x i32]* %b, i64 0, i64 470" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4743 'getelementptr' 'b_addr_470' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 4744 [2/2] (3.25ns)   --->   "%b_load_470 = load i32* %b_addr_470, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4744 'load' 'b_load_470' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_236 : Operation 4745 [1/1] (0.00ns)   --->   "%a_addr_471 = getelementptr [1024 x i32]* %a, i64 0, i64 471" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4745 'getelementptr' 'a_addr_471' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 4746 [2/2] (3.25ns)   --->   "%a_load_471 = load i32* %a_addr_471, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4746 'load' 'a_load_471' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_236 : Operation 4747 [1/1] (0.00ns)   --->   "%b_addr_471 = getelementptr [1024 x i32]* %b, i64 0, i64 471" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4747 'getelementptr' 'b_addr_471' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 4748 [2/2] (3.25ns)   --->   "%b_load_471 = load i32* %b_addr_471, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4748 'load' 'b_load_471' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 237 <SV = 236> <Delay = 5.80>
ST_237 : Operation 4749 [1/1] (0.00ns)   --->   "%c_addr_468 = getelementptr [1024 x i32]* %c, i64 0, i64 468" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4749 'getelementptr' 'c_addr_468' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 4750 [1/1] (3.25ns)   --->   "store i32 %add_ln7_468, i32* %c_addr_468, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4750 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_237 : Operation 4751 [1/1] (0.00ns)   --->   "%c_addr_469 = getelementptr [1024 x i32]* %c, i64 0, i64 469" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4751 'getelementptr' 'c_addr_469' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 4752 [1/1] (3.25ns)   --->   "store i32 %add_ln7_469, i32* %c_addr_469, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4752 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_237 : Operation 4753 [1/2] (3.25ns)   --->   "%a_load_470 = load i32* %a_addr_470, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4753 'load' 'a_load_470' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_237 : Operation 4754 [1/2] (3.25ns)   --->   "%b_load_470 = load i32* %b_addr_470, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4754 'load' 'b_load_470' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_237 : Operation 4755 [1/1] (2.55ns)   --->   "%add_ln7_470 = add nsw i32 %a_load_470, %b_load_470" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4755 'add' 'add_ln7_470' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 4756 [1/2] (3.25ns)   --->   "%a_load_471 = load i32* %a_addr_471, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4756 'load' 'a_load_471' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_237 : Operation 4757 [1/2] (3.25ns)   --->   "%b_load_471 = load i32* %b_addr_471, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4757 'load' 'b_load_471' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_237 : Operation 4758 [1/1] (2.55ns)   --->   "%add_ln7_471 = add nsw i32 %a_load_471, %b_load_471" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4758 'add' 'add_ln7_471' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 4759 [1/1] (0.00ns)   --->   "%a_addr_472 = getelementptr [1024 x i32]* %a, i64 0, i64 472" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4759 'getelementptr' 'a_addr_472' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 4760 [2/2] (3.25ns)   --->   "%a_load_472 = load i32* %a_addr_472, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4760 'load' 'a_load_472' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_237 : Operation 4761 [1/1] (0.00ns)   --->   "%b_addr_472 = getelementptr [1024 x i32]* %b, i64 0, i64 472" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4761 'getelementptr' 'b_addr_472' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 4762 [2/2] (3.25ns)   --->   "%b_load_472 = load i32* %b_addr_472, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4762 'load' 'b_load_472' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_237 : Operation 4763 [1/1] (0.00ns)   --->   "%a_addr_473 = getelementptr [1024 x i32]* %a, i64 0, i64 473" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4763 'getelementptr' 'a_addr_473' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 4764 [2/2] (3.25ns)   --->   "%a_load_473 = load i32* %a_addr_473, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4764 'load' 'a_load_473' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_237 : Operation 4765 [1/1] (0.00ns)   --->   "%b_addr_473 = getelementptr [1024 x i32]* %b, i64 0, i64 473" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4765 'getelementptr' 'b_addr_473' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 4766 [2/2] (3.25ns)   --->   "%b_load_473 = load i32* %b_addr_473, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4766 'load' 'b_load_473' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 238 <SV = 237> <Delay = 5.80>
ST_238 : Operation 4767 [1/1] (0.00ns)   --->   "%c_addr_470 = getelementptr [1024 x i32]* %c, i64 0, i64 470" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4767 'getelementptr' 'c_addr_470' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 4768 [1/1] (3.25ns)   --->   "store i32 %add_ln7_470, i32* %c_addr_470, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4768 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_238 : Operation 4769 [1/1] (0.00ns)   --->   "%c_addr_471 = getelementptr [1024 x i32]* %c, i64 0, i64 471" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4769 'getelementptr' 'c_addr_471' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 4770 [1/1] (3.25ns)   --->   "store i32 %add_ln7_471, i32* %c_addr_471, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4770 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_238 : Operation 4771 [1/2] (3.25ns)   --->   "%a_load_472 = load i32* %a_addr_472, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4771 'load' 'a_load_472' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_238 : Operation 4772 [1/2] (3.25ns)   --->   "%b_load_472 = load i32* %b_addr_472, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4772 'load' 'b_load_472' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_238 : Operation 4773 [1/1] (2.55ns)   --->   "%add_ln7_472 = add nsw i32 %a_load_472, %b_load_472" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4773 'add' 'add_ln7_472' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 4774 [1/2] (3.25ns)   --->   "%a_load_473 = load i32* %a_addr_473, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4774 'load' 'a_load_473' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_238 : Operation 4775 [1/2] (3.25ns)   --->   "%b_load_473 = load i32* %b_addr_473, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4775 'load' 'b_load_473' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_238 : Operation 4776 [1/1] (2.55ns)   --->   "%add_ln7_473 = add nsw i32 %a_load_473, %b_load_473" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4776 'add' 'add_ln7_473' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 4777 [1/1] (0.00ns)   --->   "%a_addr_474 = getelementptr [1024 x i32]* %a, i64 0, i64 474" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4777 'getelementptr' 'a_addr_474' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 4778 [2/2] (3.25ns)   --->   "%a_load_474 = load i32* %a_addr_474, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4778 'load' 'a_load_474' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_238 : Operation 4779 [1/1] (0.00ns)   --->   "%b_addr_474 = getelementptr [1024 x i32]* %b, i64 0, i64 474" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4779 'getelementptr' 'b_addr_474' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 4780 [2/2] (3.25ns)   --->   "%b_load_474 = load i32* %b_addr_474, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4780 'load' 'b_load_474' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_238 : Operation 4781 [1/1] (0.00ns)   --->   "%a_addr_475 = getelementptr [1024 x i32]* %a, i64 0, i64 475" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4781 'getelementptr' 'a_addr_475' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 4782 [2/2] (3.25ns)   --->   "%a_load_475 = load i32* %a_addr_475, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4782 'load' 'a_load_475' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_238 : Operation 4783 [1/1] (0.00ns)   --->   "%b_addr_475 = getelementptr [1024 x i32]* %b, i64 0, i64 475" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4783 'getelementptr' 'b_addr_475' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 4784 [2/2] (3.25ns)   --->   "%b_load_475 = load i32* %b_addr_475, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4784 'load' 'b_load_475' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 239 <SV = 238> <Delay = 5.80>
ST_239 : Operation 4785 [1/1] (0.00ns)   --->   "%c_addr_472 = getelementptr [1024 x i32]* %c, i64 0, i64 472" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4785 'getelementptr' 'c_addr_472' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 4786 [1/1] (3.25ns)   --->   "store i32 %add_ln7_472, i32* %c_addr_472, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4786 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_239 : Operation 4787 [1/1] (0.00ns)   --->   "%c_addr_473 = getelementptr [1024 x i32]* %c, i64 0, i64 473" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4787 'getelementptr' 'c_addr_473' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 4788 [1/1] (3.25ns)   --->   "store i32 %add_ln7_473, i32* %c_addr_473, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4788 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_239 : Operation 4789 [1/2] (3.25ns)   --->   "%a_load_474 = load i32* %a_addr_474, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4789 'load' 'a_load_474' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_239 : Operation 4790 [1/2] (3.25ns)   --->   "%b_load_474 = load i32* %b_addr_474, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4790 'load' 'b_load_474' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_239 : Operation 4791 [1/1] (2.55ns)   --->   "%add_ln7_474 = add nsw i32 %a_load_474, %b_load_474" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4791 'add' 'add_ln7_474' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 4792 [1/2] (3.25ns)   --->   "%a_load_475 = load i32* %a_addr_475, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4792 'load' 'a_load_475' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_239 : Operation 4793 [1/2] (3.25ns)   --->   "%b_load_475 = load i32* %b_addr_475, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4793 'load' 'b_load_475' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_239 : Operation 4794 [1/1] (2.55ns)   --->   "%add_ln7_475 = add nsw i32 %a_load_475, %b_load_475" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4794 'add' 'add_ln7_475' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 4795 [1/1] (0.00ns)   --->   "%a_addr_476 = getelementptr [1024 x i32]* %a, i64 0, i64 476" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4795 'getelementptr' 'a_addr_476' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 4796 [2/2] (3.25ns)   --->   "%a_load_476 = load i32* %a_addr_476, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4796 'load' 'a_load_476' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_239 : Operation 4797 [1/1] (0.00ns)   --->   "%b_addr_476 = getelementptr [1024 x i32]* %b, i64 0, i64 476" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4797 'getelementptr' 'b_addr_476' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 4798 [2/2] (3.25ns)   --->   "%b_load_476 = load i32* %b_addr_476, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4798 'load' 'b_load_476' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_239 : Operation 4799 [1/1] (0.00ns)   --->   "%a_addr_477 = getelementptr [1024 x i32]* %a, i64 0, i64 477" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4799 'getelementptr' 'a_addr_477' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 4800 [2/2] (3.25ns)   --->   "%a_load_477 = load i32* %a_addr_477, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4800 'load' 'a_load_477' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_239 : Operation 4801 [1/1] (0.00ns)   --->   "%b_addr_477 = getelementptr [1024 x i32]* %b, i64 0, i64 477" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4801 'getelementptr' 'b_addr_477' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 4802 [2/2] (3.25ns)   --->   "%b_load_477 = load i32* %b_addr_477, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4802 'load' 'b_load_477' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 240 <SV = 239> <Delay = 5.80>
ST_240 : Operation 4803 [1/1] (0.00ns)   --->   "%c_addr_474 = getelementptr [1024 x i32]* %c, i64 0, i64 474" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4803 'getelementptr' 'c_addr_474' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 4804 [1/1] (3.25ns)   --->   "store i32 %add_ln7_474, i32* %c_addr_474, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4804 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_240 : Operation 4805 [1/1] (0.00ns)   --->   "%c_addr_475 = getelementptr [1024 x i32]* %c, i64 0, i64 475" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4805 'getelementptr' 'c_addr_475' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 4806 [1/1] (3.25ns)   --->   "store i32 %add_ln7_475, i32* %c_addr_475, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4806 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_240 : Operation 4807 [1/2] (3.25ns)   --->   "%a_load_476 = load i32* %a_addr_476, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4807 'load' 'a_load_476' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_240 : Operation 4808 [1/2] (3.25ns)   --->   "%b_load_476 = load i32* %b_addr_476, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4808 'load' 'b_load_476' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_240 : Operation 4809 [1/1] (2.55ns)   --->   "%add_ln7_476 = add nsw i32 %a_load_476, %b_load_476" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4809 'add' 'add_ln7_476' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 4810 [1/2] (3.25ns)   --->   "%a_load_477 = load i32* %a_addr_477, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4810 'load' 'a_load_477' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_240 : Operation 4811 [1/2] (3.25ns)   --->   "%b_load_477 = load i32* %b_addr_477, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4811 'load' 'b_load_477' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_240 : Operation 4812 [1/1] (2.55ns)   --->   "%add_ln7_477 = add nsw i32 %a_load_477, %b_load_477" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4812 'add' 'add_ln7_477' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 4813 [1/1] (0.00ns)   --->   "%a_addr_478 = getelementptr [1024 x i32]* %a, i64 0, i64 478" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4813 'getelementptr' 'a_addr_478' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 4814 [2/2] (3.25ns)   --->   "%a_load_478 = load i32* %a_addr_478, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4814 'load' 'a_load_478' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_240 : Operation 4815 [1/1] (0.00ns)   --->   "%b_addr_478 = getelementptr [1024 x i32]* %b, i64 0, i64 478" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4815 'getelementptr' 'b_addr_478' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 4816 [2/2] (3.25ns)   --->   "%b_load_478 = load i32* %b_addr_478, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4816 'load' 'b_load_478' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_240 : Operation 4817 [1/1] (0.00ns)   --->   "%a_addr_479 = getelementptr [1024 x i32]* %a, i64 0, i64 479" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4817 'getelementptr' 'a_addr_479' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 4818 [2/2] (3.25ns)   --->   "%a_load_479 = load i32* %a_addr_479, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4818 'load' 'a_load_479' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_240 : Operation 4819 [1/1] (0.00ns)   --->   "%b_addr_479 = getelementptr [1024 x i32]* %b, i64 0, i64 479" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4819 'getelementptr' 'b_addr_479' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 4820 [2/2] (3.25ns)   --->   "%b_load_479 = load i32* %b_addr_479, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4820 'load' 'b_load_479' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 241 <SV = 240> <Delay = 5.80>
ST_241 : Operation 4821 [1/1] (0.00ns)   --->   "%c_addr_476 = getelementptr [1024 x i32]* %c, i64 0, i64 476" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4821 'getelementptr' 'c_addr_476' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 4822 [1/1] (3.25ns)   --->   "store i32 %add_ln7_476, i32* %c_addr_476, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4822 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_241 : Operation 4823 [1/1] (0.00ns)   --->   "%c_addr_477 = getelementptr [1024 x i32]* %c, i64 0, i64 477" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4823 'getelementptr' 'c_addr_477' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 4824 [1/1] (3.25ns)   --->   "store i32 %add_ln7_477, i32* %c_addr_477, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4824 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_241 : Operation 4825 [1/2] (3.25ns)   --->   "%a_load_478 = load i32* %a_addr_478, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4825 'load' 'a_load_478' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_241 : Operation 4826 [1/2] (3.25ns)   --->   "%b_load_478 = load i32* %b_addr_478, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4826 'load' 'b_load_478' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_241 : Operation 4827 [1/1] (2.55ns)   --->   "%add_ln7_478 = add nsw i32 %a_load_478, %b_load_478" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4827 'add' 'add_ln7_478' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 4828 [1/2] (3.25ns)   --->   "%a_load_479 = load i32* %a_addr_479, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4828 'load' 'a_load_479' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_241 : Operation 4829 [1/2] (3.25ns)   --->   "%b_load_479 = load i32* %b_addr_479, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4829 'load' 'b_load_479' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_241 : Operation 4830 [1/1] (2.55ns)   --->   "%add_ln7_479 = add nsw i32 %a_load_479, %b_load_479" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4830 'add' 'add_ln7_479' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 4831 [1/1] (0.00ns)   --->   "%a_addr_480 = getelementptr [1024 x i32]* %a, i64 0, i64 480" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4831 'getelementptr' 'a_addr_480' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 4832 [2/2] (3.25ns)   --->   "%a_load_480 = load i32* %a_addr_480, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4832 'load' 'a_load_480' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_241 : Operation 4833 [1/1] (0.00ns)   --->   "%b_addr_480 = getelementptr [1024 x i32]* %b, i64 0, i64 480" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4833 'getelementptr' 'b_addr_480' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 4834 [2/2] (3.25ns)   --->   "%b_load_480 = load i32* %b_addr_480, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4834 'load' 'b_load_480' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_241 : Operation 4835 [1/1] (0.00ns)   --->   "%a_addr_481 = getelementptr [1024 x i32]* %a, i64 0, i64 481" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4835 'getelementptr' 'a_addr_481' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 4836 [2/2] (3.25ns)   --->   "%a_load_481 = load i32* %a_addr_481, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4836 'load' 'a_load_481' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_241 : Operation 4837 [1/1] (0.00ns)   --->   "%b_addr_481 = getelementptr [1024 x i32]* %b, i64 0, i64 481" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4837 'getelementptr' 'b_addr_481' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 4838 [2/2] (3.25ns)   --->   "%b_load_481 = load i32* %b_addr_481, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4838 'load' 'b_load_481' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 242 <SV = 241> <Delay = 5.80>
ST_242 : Operation 4839 [1/1] (0.00ns)   --->   "%c_addr_478 = getelementptr [1024 x i32]* %c, i64 0, i64 478" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4839 'getelementptr' 'c_addr_478' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 4840 [1/1] (3.25ns)   --->   "store i32 %add_ln7_478, i32* %c_addr_478, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4840 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_242 : Operation 4841 [1/1] (0.00ns)   --->   "%c_addr_479 = getelementptr [1024 x i32]* %c, i64 0, i64 479" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4841 'getelementptr' 'c_addr_479' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 4842 [1/1] (3.25ns)   --->   "store i32 %add_ln7_479, i32* %c_addr_479, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4842 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_242 : Operation 4843 [1/2] (3.25ns)   --->   "%a_load_480 = load i32* %a_addr_480, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4843 'load' 'a_load_480' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_242 : Operation 4844 [1/2] (3.25ns)   --->   "%b_load_480 = load i32* %b_addr_480, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4844 'load' 'b_load_480' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_242 : Operation 4845 [1/1] (2.55ns)   --->   "%add_ln7_480 = add nsw i32 %a_load_480, %b_load_480" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4845 'add' 'add_ln7_480' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 4846 [1/2] (3.25ns)   --->   "%a_load_481 = load i32* %a_addr_481, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4846 'load' 'a_load_481' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_242 : Operation 4847 [1/2] (3.25ns)   --->   "%b_load_481 = load i32* %b_addr_481, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4847 'load' 'b_load_481' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_242 : Operation 4848 [1/1] (2.55ns)   --->   "%add_ln7_481 = add nsw i32 %a_load_481, %b_load_481" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4848 'add' 'add_ln7_481' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 4849 [1/1] (0.00ns)   --->   "%a_addr_482 = getelementptr [1024 x i32]* %a, i64 0, i64 482" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4849 'getelementptr' 'a_addr_482' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 4850 [2/2] (3.25ns)   --->   "%a_load_482 = load i32* %a_addr_482, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4850 'load' 'a_load_482' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_242 : Operation 4851 [1/1] (0.00ns)   --->   "%b_addr_482 = getelementptr [1024 x i32]* %b, i64 0, i64 482" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4851 'getelementptr' 'b_addr_482' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 4852 [2/2] (3.25ns)   --->   "%b_load_482 = load i32* %b_addr_482, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4852 'load' 'b_load_482' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_242 : Operation 4853 [1/1] (0.00ns)   --->   "%a_addr_483 = getelementptr [1024 x i32]* %a, i64 0, i64 483" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4853 'getelementptr' 'a_addr_483' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 4854 [2/2] (3.25ns)   --->   "%a_load_483 = load i32* %a_addr_483, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4854 'load' 'a_load_483' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_242 : Operation 4855 [1/1] (0.00ns)   --->   "%b_addr_483 = getelementptr [1024 x i32]* %b, i64 0, i64 483" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4855 'getelementptr' 'b_addr_483' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 4856 [2/2] (3.25ns)   --->   "%b_load_483 = load i32* %b_addr_483, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4856 'load' 'b_load_483' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 243 <SV = 242> <Delay = 5.80>
ST_243 : Operation 4857 [1/1] (0.00ns)   --->   "%c_addr_480 = getelementptr [1024 x i32]* %c, i64 0, i64 480" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4857 'getelementptr' 'c_addr_480' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 4858 [1/1] (3.25ns)   --->   "store i32 %add_ln7_480, i32* %c_addr_480, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4858 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_243 : Operation 4859 [1/1] (0.00ns)   --->   "%c_addr_481 = getelementptr [1024 x i32]* %c, i64 0, i64 481" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4859 'getelementptr' 'c_addr_481' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 4860 [1/1] (3.25ns)   --->   "store i32 %add_ln7_481, i32* %c_addr_481, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4860 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_243 : Operation 4861 [1/2] (3.25ns)   --->   "%a_load_482 = load i32* %a_addr_482, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4861 'load' 'a_load_482' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_243 : Operation 4862 [1/2] (3.25ns)   --->   "%b_load_482 = load i32* %b_addr_482, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4862 'load' 'b_load_482' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_243 : Operation 4863 [1/1] (2.55ns)   --->   "%add_ln7_482 = add nsw i32 %a_load_482, %b_load_482" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4863 'add' 'add_ln7_482' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 4864 [1/2] (3.25ns)   --->   "%a_load_483 = load i32* %a_addr_483, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4864 'load' 'a_load_483' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_243 : Operation 4865 [1/2] (3.25ns)   --->   "%b_load_483 = load i32* %b_addr_483, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4865 'load' 'b_load_483' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_243 : Operation 4866 [1/1] (2.55ns)   --->   "%add_ln7_483 = add nsw i32 %a_load_483, %b_load_483" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4866 'add' 'add_ln7_483' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 4867 [1/1] (0.00ns)   --->   "%a_addr_484 = getelementptr [1024 x i32]* %a, i64 0, i64 484" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4867 'getelementptr' 'a_addr_484' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 4868 [2/2] (3.25ns)   --->   "%a_load_484 = load i32* %a_addr_484, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4868 'load' 'a_load_484' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_243 : Operation 4869 [1/1] (0.00ns)   --->   "%b_addr_484 = getelementptr [1024 x i32]* %b, i64 0, i64 484" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4869 'getelementptr' 'b_addr_484' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 4870 [2/2] (3.25ns)   --->   "%b_load_484 = load i32* %b_addr_484, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4870 'load' 'b_load_484' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_243 : Operation 4871 [1/1] (0.00ns)   --->   "%a_addr_485 = getelementptr [1024 x i32]* %a, i64 0, i64 485" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4871 'getelementptr' 'a_addr_485' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 4872 [2/2] (3.25ns)   --->   "%a_load_485 = load i32* %a_addr_485, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4872 'load' 'a_load_485' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_243 : Operation 4873 [1/1] (0.00ns)   --->   "%b_addr_485 = getelementptr [1024 x i32]* %b, i64 0, i64 485" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4873 'getelementptr' 'b_addr_485' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 4874 [2/2] (3.25ns)   --->   "%b_load_485 = load i32* %b_addr_485, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4874 'load' 'b_load_485' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 244 <SV = 243> <Delay = 5.80>
ST_244 : Operation 4875 [1/1] (0.00ns)   --->   "%c_addr_482 = getelementptr [1024 x i32]* %c, i64 0, i64 482" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4875 'getelementptr' 'c_addr_482' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 4876 [1/1] (3.25ns)   --->   "store i32 %add_ln7_482, i32* %c_addr_482, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4876 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_244 : Operation 4877 [1/1] (0.00ns)   --->   "%c_addr_483 = getelementptr [1024 x i32]* %c, i64 0, i64 483" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4877 'getelementptr' 'c_addr_483' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 4878 [1/1] (3.25ns)   --->   "store i32 %add_ln7_483, i32* %c_addr_483, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4878 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_244 : Operation 4879 [1/2] (3.25ns)   --->   "%a_load_484 = load i32* %a_addr_484, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4879 'load' 'a_load_484' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_244 : Operation 4880 [1/2] (3.25ns)   --->   "%b_load_484 = load i32* %b_addr_484, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4880 'load' 'b_load_484' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_244 : Operation 4881 [1/1] (2.55ns)   --->   "%add_ln7_484 = add nsw i32 %a_load_484, %b_load_484" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4881 'add' 'add_ln7_484' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 4882 [1/2] (3.25ns)   --->   "%a_load_485 = load i32* %a_addr_485, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4882 'load' 'a_load_485' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_244 : Operation 4883 [1/2] (3.25ns)   --->   "%b_load_485 = load i32* %b_addr_485, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4883 'load' 'b_load_485' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_244 : Operation 4884 [1/1] (2.55ns)   --->   "%add_ln7_485 = add nsw i32 %a_load_485, %b_load_485" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4884 'add' 'add_ln7_485' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 4885 [1/1] (0.00ns)   --->   "%a_addr_486 = getelementptr [1024 x i32]* %a, i64 0, i64 486" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4885 'getelementptr' 'a_addr_486' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 4886 [2/2] (3.25ns)   --->   "%a_load_486 = load i32* %a_addr_486, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4886 'load' 'a_load_486' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_244 : Operation 4887 [1/1] (0.00ns)   --->   "%b_addr_486 = getelementptr [1024 x i32]* %b, i64 0, i64 486" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4887 'getelementptr' 'b_addr_486' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 4888 [2/2] (3.25ns)   --->   "%b_load_486 = load i32* %b_addr_486, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4888 'load' 'b_load_486' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_244 : Operation 4889 [1/1] (0.00ns)   --->   "%a_addr_487 = getelementptr [1024 x i32]* %a, i64 0, i64 487" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4889 'getelementptr' 'a_addr_487' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 4890 [2/2] (3.25ns)   --->   "%a_load_487 = load i32* %a_addr_487, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4890 'load' 'a_load_487' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_244 : Operation 4891 [1/1] (0.00ns)   --->   "%b_addr_487 = getelementptr [1024 x i32]* %b, i64 0, i64 487" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4891 'getelementptr' 'b_addr_487' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 4892 [2/2] (3.25ns)   --->   "%b_load_487 = load i32* %b_addr_487, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4892 'load' 'b_load_487' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 245 <SV = 244> <Delay = 5.80>
ST_245 : Operation 4893 [1/1] (0.00ns)   --->   "%c_addr_484 = getelementptr [1024 x i32]* %c, i64 0, i64 484" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4893 'getelementptr' 'c_addr_484' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 4894 [1/1] (3.25ns)   --->   "store i32 %add_ln7_484, i32* %c_addr_484, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4894 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_245 : Operation 4895 [1/1] (0.00ns)   --->   "%c_addr_485 = getelementptr [1024 x i32]* %c, i64 0, i64 485" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4895 'getelementptr' 'c_addr_485' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 4896 [1/1] (3.25ns)   --->   "store i32 %add_ln7_485, i32* %c_addr_485, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4896 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_245 : Operation 4897 [1/2] (3.25ns)   --->   "%a_load_486 = load i32* %a_addr_486, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4897 'load' 'a_load_486' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_245 : Operation 4898 [1/2] (3.25ns)   --->   "%b_load_486 = load i32* %b_addr_486, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4898 'load' 'b_load_486' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_245 : Operation 4899 [1/1] (2.55ns)   --->   "%add_ln7_486 = add nsw i32 %a_load_486, %b_load_486" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4899 'add' 'add_ln7_486' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 4900 [1/2] (3.25ns)   --->   "%a_load_487 = load i32* %a_addr_487, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4900 'load' 'a_load_487' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_245 : Operation 4901 [1/2] (3.25ns)   --->   "%b_load_487 = load i32* %b_addr_487, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4901 'load' 'b_load_487' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_245 : Operation 4902 [1/1] (2.55ns)   --->   "%add_ln7_487 = add nsw i32 %a_load_487, %b_load_487" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4902 'add' 'add_ln7_487' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 4903 [1/1] (0.00ns)   --->   "%a_addr_488 = getelementptr [1024 x i32]* %a, i64 0, i64 488" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4903 'getelementptr' 'a_addr_488' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 4904 [2/2] (3.25ns)   --->   "%a_load_488 = load i32* %a_addr_488, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4904 'load' 'a_load_488' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_245 : Operation 4905 [1/1] (0.00ns)   --->   "%b_addr_488 = getelementptr [1024 x i32]* %b, i64 0, i64 488" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4905 'getelementptr' 'b_addr_488' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 4906 [2/2] (3.25ns)   --->   "%b_load_488 = load i32* %b_addr_488, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4906 'load' 'b_load_488' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_245 : Operation 4907 [1/1] (0.00ns)   --->   "%a_addr_489 = getelementptr [1024 x i32]* %a, i64 0, i64 489" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4907 'getelementptr' 'a_addr_489' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 4908 [2/2] (3.25ns)   --->   "%a_load_489 = load i32* %a_addr_489, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4908 'load' 'a_load_489' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_245 : Operation 4909 [1/1] (0.00ns)   --->   "%b_addr_489 = getelementptr [1024 x i32]* %b, i64 0, i64 489" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4909 'getelementptr' 'b_addr_489' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 4910 [2/2] (3.25ns)   --->   "%b_load_489 = load i32* %b_addr_489, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4910 'load' 'b_load_489' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 246 <SV = 245> <Delay = 5.80>
ST_246 : Operation 4911 [1/1] (0.00ns)   --->   "%c_addr_486 = getelementptr [1024 x i32]* %c, i64 0, i64 486" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4911 'getelementptr' 'c_addr_486' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 4912 [1/1] (3.25ns)   --->   "store i32 %add_ln7_486, i32* %c_addr_486, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4912 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_246 : Operation 4913 [1/1] (0.00ns)   --->   "%c_addr_487 = getelementptr [1024 x i32]* %c, i64 0, i64 487" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4913 'getelementptr' 'c_addr_487' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 4914 [1/1] (3.25ns)   --->   "store i32 %add_ln7_487, i32* %c_addr_487, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4914 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_246 : Operation 4915 [1/2] (3.25ns)   --->   "%a_load_488 = load i32* %a_addr_488, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4915 'load' 'a_load_488' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_246 : Operation 4916 [1/2] (3.25ns)   --->   "%b_load_488 = load i32* %b_addr_488, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4916 'load' 'b_load_488' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_246 : Operation 4917 [1/1] (2.55ns)   --->   "%add_ln7_488 = add nsw i32 %a_load_488, %b_load_488" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4917 'add' 'add_ln7_488' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 4918 [1/2] (3.25ns)   --->   "%a_load_489 = load i32* %a_addr_489, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4918 'load' 'a_load_489' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_246 : Operation 4919 [1/2] (3.25ns)   --->   "%b_load_489 = load i32* %b_addr_489, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4919 'load' 'b_load_489' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_246 : Operation 4920 [1/1] (2.55ns)   --->   "%add_ln7_489 = add nsw i32 %a_load_489, %b_load_489" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4920 'add' 'add_ln7_489' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 4921 [1/1] (0.00ns)   --->   "%a_addr_490 = getelementptr [1024 x i32]* %a, i64 0, i64 490" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4921 'getelementptr' 'a_addr_490' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 4922 [2/2] (3.25ns)   --->   "%a_load_490 = load i32* %a_addr_490, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4922 'load' 'a_load_490' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_246 : Operation 4923 [1/1] (0.00ns)   --->   "%b_addr_490 = getelementptr [1024 x i32]* %b, i64 0, i64 490" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4923 'getelementptr' 'b_addr_490' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 4924 [2/2] (3.25ns)   --->   "%b_load_490 = load i32* %b_addr_490, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4924 'load' 'b_load_490' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_246 : Operation 4925 [1/1] (0.00ns)   --->   "%a_addr_491 = getelementptr [1024 x i32]* %a, i64 0, i64 491" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4925 'getelementptr' 'a_addr_491' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 4926 [2/2] (3.25ns)   --->   "%a_load_491 = load i32* %a_addr_491, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4926 'load' 'a_load_491' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_246 : Operation 4927 [1/1] (0.00ns)   --->   "%b_addr_491 = getelementptr [1024 x i32]* %b, i64 0, i64 491" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4927 'getelementptr' 'b_addr_491' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 4928 [2/2] (3.25ns)   --->   "%b_load_491 = load i32* %b_addr_491, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4928 'load' 'b_load_491' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 247 <SV = 246> <Delay = 5.80>
ST_247 : Operation 4929 [1/1] (0.00ns)   --->   "%c_addr_488 = getelementptr [1024 x i32]* %c, i64 0, i64 488" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4929 'getelementptr' 'c_addr_488' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 4930 [1/1] (3.25ns)   --->   "store i32 %add_ln7_488, i32* %c_addr_488, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4930 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 4931 [1/1] (0.00ns)   --->   "%c_addr_489 = getelementptr [1024 x i32]* %c, i64 0, i64 489" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4931 'getelementptr' 'c_addr_489' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 4932 [1/1] (3.25ns)   --->   "store i32 %add_ln7_489, i32* %c_addr_489, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4932 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 4933 [1/2] (3.25ns)   --->   "%a_load_490 = load i32* %a_addr_490, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4933 'load' 'a_load_490' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 4934 [1/2] (3.25ns)   --->   "%b_load_490 = load i32* %b_addr_490, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4934 'load' 'b_load_490' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 4935 [1/1] (2.55ns)   --->   "%add_ln7_490 = add nsw i32 %a_load_490, %b_load_490" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4935 'add' 'add_ln7_490' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 4936 [1/2] (3.25ns)   --->   "%a_load_491 = load i32* %a_addr_491, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4936 'load' 'a_load_491' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 4937 [1/2] (3.25ns)   --->   "%b_load_491 = load i32* %b_addr_491, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4937 'load' 'b_load_491' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 4938 [1/1] (2.55ns)   --->   "%add_ln7_491 = add nsw i32 %a_load_491, %b_load_491" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4938 'add' 'add_ln7_491' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 4939 [1/1] (0.00ns)   --->   "%a_addr_492 = getelementptr [1024 x i32]* %a, i64 0, i64 492" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4939 'getelementptr' 'a_addr_492' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 4940 [2/2] (3.25ns)   --->   "%a_load_492 = load i32* %a_addr_492, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4940 'load' 'a_load_492' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 4941 [1/1] (0.00ns)   --->   "%b_addr_492 = getelementptr [1024 x i32]* %b, i64 0, i64 492" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4941 'getelementptr' 'b_addr_492' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 4942 [2/2] (3.25ns)   --->   "%b_load_492 = load i32* %b_addr_492, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4942 'load' 'b_load_492' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 4943 [1/1] (0.00ns)   --->   "%a_addr_493 = getelementptr [1024 x i32]* %a, i64 0, i64 493" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4943 'getelementptr' 'a_addr_493' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 4944 [2/2] (3.25ns)   --->   "%a_load_493 = load i32* %a_addr_493, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4944 'load' 'a_load_493' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_247 : Operation 4945 [1/1] (0.00ns)   --->   "%b_addr_493 = getelementptr [1024 x i32]* %b, i64 0, i64 493" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4945 'getelementptr' 'b_addr_493' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 4946 [2/2] (3.25ns)   --->   "%b_load_493 = load i32* %b_addr_493, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4946 'load' 'b_load_493' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 248 <SV = 247> <Delay = 5.80>
ST_248 : Operation 4947 [1/1] (0.00ns)   --->   "%c_addr_490 = getelementptr [1024 x i32]* %c, i64 0, i64 490" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4947 'getelementptr' 'c_addr_490' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 4948 [1/1] (3.25ns)   --->   "store i32 %add_ln7_490, i32* %c_addr_490, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4948 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_248 : Operation 4949 [1/1] (0.00ns)   --->   "%c_addr_491 = getelementptr [1024 x i32]* %c, i64 0, i64 491" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4949 'getelementptr' 'c_addr_491' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 4950 [1/1] (3.25ns)   --->   "store i32 %add_ln7_491, i32* %c_addr_491, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4950 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_248 : Operation 4951 [1/2] (3.25ns)   --->   "%a_load_492 = load i32* %a_addr_492, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4951 'load' 'a_load_492' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_248 : Operation 4952 [1/2] (3.25ns)   --->   "%b_load_492 = load i32* %b_addr_492, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4952 'load' 'b_load_492' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_248 : Operation 4953 [1/1] (2.55ns)   --->   "%add_ln7_492 = add nsw i32 %a_load_492, %b_load_492" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4953 'add' 'add_ln7_492' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 4954 [1/2] (3.25ns)   --->   "%a_load_493 = load i32* %a_addr_493, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4954 'load' 'a_load_493' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_248 : Operation 4955 [1/2] (3.25ns)   --->   "%b_load_493 = load i32* %b_addr_493, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4955 'load' 'b_load_493' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_248 : Operation 4956 [1/1] (2.55ns)   --->   "%add_ln7_493 = add nsw i32 %a_load_493, %b_load_493" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4956 'add' 'add_ln7_493' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 4957 [1/1] (0.00ns)   --->   "%a_addr_494 = getelementptr [1024 x i32]* %a, i64 0, i64 494" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4957 'getelementptr' 'a_addr_494' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 4958 [2/2] (3.25ns)   --->   "%a_load_494 = load i32* %a_addr_494, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4958 'load' 'a_load_494' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_248 : Operation 4959 [1/1] (0.00ns)   --->   "%b_addr_494 = getelementptr [1024 x i32]* %b, i64 0, i64 494" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4959 'getelementptr' 'b_addr_494' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 4960 [2/2] (3.25ns)   --->   "%b_load_494 = load i32* %b_addr_494, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4960 'load' 'b_load_494' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_248 : Operation 4961 [1/1] (0.00ns)   --->   "%a_addr_495 = getelementptr [1024 x i32]* %a, i64 0, i64 495" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4961 'getelementptr' 'a_addr_495' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 4962 [2/2] (3.25ns)   --->   "%a_load_495 = load i32* %a_addr_495, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4962 'load' 'a_load_495' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_248 : Operation 4963 [1/1] (0.00ns)   --->   "%b_addr_495 = getelementptr [1024 x i32]* %b, i64 0, i64 495" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4963 'getelementptr' 'b_addr_495' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 4964 [2/2] (3.25ns)   --->   "%b_load_495 = load i32* %b_addr_495, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4964 'load' 'b_load_495' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 249 <SV = 248> <Delay = 5.80>
ST_249 : Operation 4965 [1/1] (0.00ns)   --->   "%c_addr_492 = getelementptr [1024 x i32]* %c, i64 0, i64 492" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4965 'getelementptr' 'c_addr_492' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 4966 [1/1] (3.25ns)   --->   "store i32 %add_ln7_492, i32* %c_addr_492, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4966 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_249 : Operation 4967 [1/1] (0.00ns)   --->   "%c_addr_493 = getelementptr [1024 x i32]* %c, i64 0, i64 493" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4967 'getelementptr' 'c_addr_493' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 4968 [1/1] (3.25ns)   --->   "store i32 %add_ln7_493, i32* %c_addr_493, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4968 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_249 : Operation 4969 [1/2] (3.25ns)   --->   "%a_load_494 = load i32* %a_addr_494, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4969 'load' 'a_load_494' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_249 : Operation 4970 [1/2] (3.25ns)   --->   "%b_load_494 = load i32* %b_addr_494, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4970 'load' 'b_load_494' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_249 : Operation 4971 [1/1] (2.55ns)   --->   "%add_ln7_494 = add nsw i32 %a_load_494, %b_load_494" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4971 'add' 'add_ln7_494' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 4972 [1/2] (3.25ns)   --->   "%a_load_495 = load i32* %a_addr_495, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4972 'load' 'a_load_495' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_249 : Operation 4973 [1/2] (3.25ns)   --->   "%b_load_495 = load i32* %b_addr_495, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4973 'load' 'b_load_495' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_249 : Operation 4974 [1/1] (2.55ns)   --->   "%add_ln7_495 = add nsw i32 %a_load_495, %b_load_495" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4974 'add' 'add_ln7_495' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 4975 [1/1] (0.00ns)   --->   "%a_addr_496 = getelementptr [1024 x i32]* %a, i64 0, i64 496" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4975 'getelementptr' 'a_addr_496' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 4976 [2/2] (3.25ns)   --->   "%a_load_496 = load i32* %a_addr_496, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4976 'load' 'a_load_496' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_249 : Operation 4977 [1/1] (0.00ns)   --->   "%b_addr_496 = getelementptr [1024 x i32]* %b, i64 0, i64 496" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4977 'getelementptr' 'b_addr_496' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 4978 [2/2] (3.25ns)   --->   "%b_load_496 = load i32* %b_addr_496, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4978 'load' 'b_load_496' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_249 : Operation 4979 [1/1] (0.00ns)   --->   "%a_addr_497 = getelementptr [1024 x i32]* %a, i64 0, i64 497" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4979 'getelementptr' 'a_addr_497' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 4980 [2/2] (3.25ns)   --->   "%a_load_497 = load i32* %a_addr_497, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4980 'load' 'a_load_497' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_249 : Operation 4981 [1/1] (0.00ns)   --->   "%b_addr_497 = getelementptr [1024 x i32]* %b, i64 0, i64 497" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4981 'getelementptr' 'b_addr_497' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 4982 [2/2] (3.25ns)   --->   "%b_load_497 = load i32* %b_addr_497, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4982 'load' 'b_load_497' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 250 <SV = 249> <Delay = 5.80>
ST_250 : Operation 4983 [1/1] (0.00ns)   --->   "%c_addr_494 = getelementptr [1024 x i32]* %c, i64 0, i64 494" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4983 'getelementptr' 'c_addr_494' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 4984 [1/1] (3.25ns)   --->   "store i32 %add_ln7_494, i32* %c_addr_494, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4984 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_250 : Operation 4985 [1/1] (0.00ns)   --->   "%c_addr_495 = getelementptr [1024 x i32]* %c, i64 0, i64 495" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4985 'getelementptr' 'c_addr_495' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 4986 [1/1] (3.25ns)   --->   "store i32 %add_ln7_495, i32* %c_addr_495, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4986 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_250 : Operation 4987 [1/2] (3.25ns)   --->   "%a_load_496 = load i32* %a_addr_496, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4987 'load' 'a_load_496' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_250 : Operation 4988 [1/2] (3.25ns)   --->   "%b_load_496 = load i32* %b_addr_496, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4988 'load' 'b_load_496' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_250 : Operation 4989 [1/1] (2.55ns)   --->   "%add_ln7_496 = add nsw i32 %a_load_496, %b_load_496" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4989 'add' 'add_ln7_496' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 4990 [1/2] (3.25ns)   --->   "%a_load_497 = load i32* %a_addr_497, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4990 'load' 'a_load_497' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_250 : Operation 4991 [1/2] (3.25ns)   --->   "%b_load_497 = load i32* %b_addr_497, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4991 'load' 'b_load_497' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_250 : Operation 4992 [1/1] (2.55ns)   --->   "%add_ln7_497 = add nsw i32 %a_load_497, %b_load_497" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4992 'add' 'add_ln7_497' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 4993 [1/1] (0.00ns)   --->   "%a_addr_498 = getelementptr [1024 x i32]* %a, i64 0, i64 498" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4993 'getelementptr' 'a_addr_498' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 4994 [2/2] (3.25ns)   --->   "%a_load_498 = load i32* %a_addr_498, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4994 'load' 'a_load_498' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_250 : Operation 4995 [1/1] (0.00ns)   --->   "%b_addr_498 = getelementptr [1024 x i32]* %b, i64 0, i64 498" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4995 'getelementptr' 'b_addr_498' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 4996 [2/2] (3.25ns)   --->   "%b_load_498 = load i32* %b_addr_498, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4996 'load' 'b_load_498' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_250 : Operation 4997 [1/1] (0.00ns)   --->   "%a_addr_499 = getelementptr [1024 x i32]* %a, i64 0, i64 499" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4997 'getelementptr' 'a_addr_499' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 4998 [2/2] (3.25ns)   --->   "%a_load_499 = load i32* %a_addr_499, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4998 'load' 'a_load_499' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_250 : Operation 4999 [1/1] (0.00ns)   --->   "%b_addr_499 = getelementptr [1024 x i32]* %b, i64 0, i64 499" [vivado_hls_examples/array_addition.c:7]   --->   Operation 4999 'getelementptr' 'b_addr_499' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 5000 [2/2] (3.25ns)   --->   "%b_load_499 = load i32* %b_addr_499, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5000 'load' 'b_load_499' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 251 <SV = 250> <Delay = 5.80>
ST_251 : Operation 5001 [1/1] (0.00ns)   --->   "%c_addr_496 = getelementptr [1024 x i32]* %c, i64 0, i64 496" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5001 'getelementptr' 'c_addr_496' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 5002 [1/1] (3.25ns)   --->   "store i32 %add_ln7_496, i32* %c_addr_496, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5002 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_251 : Operation 5003 [1/1] (0.00ns)   --->   "%c_addr_497 = getelementptr [1024 x i32]* %c, i64 0, i64 497" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5003 'getelementptr' 'c_addr_497' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 5004 [1/1] (3.25ns)   --->   "store i32 %add_ln7_497, i32* %c_addr_497, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5004 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_251 : Operation 5005 [1/2] (3.25ns)   --->   "%a_load_498 = load i32* %a_addr_498, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5005 'load' 'a_load_498' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_251 : Operation 5006 [1/2] (3.25ns)   --->   "%b_load_498 = load i32* %b_addr_498, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5006 'load' 'b_load_498' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_251 : Operation 5007 [1/1] (2.55ns)   --->   "%add_ln7_498 = add nsw i32 %a_load_498, %b_load_498" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5007 'add' 'add_ln7_498' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 5008 [1/2] (3.25ns)   --->   "%a_load_499 = load i32* %a_addr_499, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5008 'load' 'a_load_499' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_251 : Operation 5009 [1/2] (3.25ns)   --->   "%b_load_499 = load i32* %b_addr_499, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5009 'load' 'b_load_499' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_251 : Operation 5010 [1/1] (2.55ns)   --->   "%add_ln7_499 = add nsw i32 %a_load_499, %b_load_499" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5010 'add' 'add_ln7_499' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 5011 [1/1] (0.00ns)   --->   "%a_addr_500 = getelementptr [1024 x i32]* %a, i64 0, i64 500" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5011 'getelementptr' 'a_addr_500' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 5012 [2/2] (3.25ns)   --->   "%a_load_500 = load i32* %a_addr_500, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5012 'load' 'a_load_500' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_251 : Operation 5013 [1/1] (0.00ns)   --->   "%b_addr_500 = getelementptr [1024 x i32]* %b, i64 0, i64 500" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5013 'getelementptr' 'b_addr_500' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 5014 [2/2] (3.25ns)   --->   "%b_load_500 = load i32* %b_addr_500, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5014 'load' 'b_load_500' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_251 : Operation 5015 [1/1] (0.00ns)   --->   "%a_addr_501 = getelementptr [1024 x i32]* %a, i64 0, i64 501" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5015 'getelementptr' 'a_addr_501' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 5016 [2/2] (3.25ns)   --->   "%a_load_501 = load i32* %a_addr_501, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5016 'load' 'a_load_501' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_251 : Operation 5017 [1/1] (0.00ns)   --->   "%b_addr_501 = getelementptr [1024 x i32]* %b, i64 0, i64 501" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5017 'getelementptr' 'b_addr_501' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 5018 [2/2] (3.25ns)   --->   "%b_load_501 = load i32* %b_addr_501, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5018 'load' 'b_load_501' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 252 <SV = 251> <Delay = 5.80>
ST_252 : Operation 5019 [1/1] (0.00ns)   --->   "%c_addr_498 = getelementptr [1024 x i32]* %c, i64 0, i64 498" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5019 'getelementptr' 'c_addr_498' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 5020 [1/1] (3.25ns)   --->   "store i32 %add_ln7_498, i32* %c_addr_498, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5020 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_252 : Operation 5021 [1/1] (0.00ns)   --->   "%c_addr_499 = getelementptr [1024 x i32]* %c, i64 0, i64 499" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5021 'getelementptr' 'c_addr_499' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 5022 [1/1] (3.25ns)   --->   "store i32 %add_ln7_499, i32* %c_addr_499, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5022 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_252 : Operation 5023 [1/2] (3.25ns)   --->   "%a_load_500 = load i32* %a_addr_500, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5023 'load' 'a_load_500' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_252 : Operation 5024 [1/2] (3.25ns)   --->   "%b_load_500 = load i32* %b_addr_500, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5024 'load' 'b_load_500' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_252 : Operation 5025 [1/1] (2.55ns)   --->   "%add_ln7_500 = add nsw i32 %a_load_500, %b_load_500" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5025 'add' 'add_ln7_500' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 5026 [1/2] (3.25ns)   --->   "%a_load_501 = load i32* %a_addr_501, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5026 'load' 'a_load_501' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_252 : Operation 5027 [1/2] (3.25ns)   --->   "%b_load_501 = load i32* %b_addr_501, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5027 'load' 'b_load_501' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_252 : Operation 5028 [1/1] (2.55ns)   --->   "%add_ln7_501 = add nsw i32 %a_load_501, %b_load_501" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5028 'add' 'add_ln7_501' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 5029 [1/1] (0.00ns)   --->   "%a_addr_502 = getelementptr [1024 x i32]* %a, i64 0, i64 502" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5029 'getelementptr' 'a_addr_502' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 5030 [2/2] (3.25ns)   --->   "%a_load_502 = load i32* %a_addr_502, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5030 'load' 'a_load_502' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_252 : Operation 5031 [1/1] (0.00ns)   --->   "%b_addr_502 = getelementptr [1024 x i32]* %b, i64 0, i64 502" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5031 'getelementptr' 'b_addr_502' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 5032 [2/2] (3.25ns)   --->   "%b_load_502 = load i32* %b_addr_502, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5032 'load' 'b_load_502' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_252 : Operation 5033 [1/1] (0.00ns)   --->   "%a_addr_503 = getelementptr [1024 x i32]* %a, i64 0, i64 503" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5033 'getelementptr' 'a_addr_503' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 5034 [2/2] (3.25ns)   --->   "%a_load_503 = load i32* %a_addr_503, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5034 'load' 'a_load_503' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_252 : Operation 5035 [1/1] (0.00ns)   --->   "%b_addr_503 = getelementptr [1024 x i32]* %b, i64 0, i64 503" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5035 'getelementptr' 'b_addr_503' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 5036 [2/2] (3.25ns)   --->   "%b_load_503 = load i32* %b_addr_503, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5036 'load' 'b_load_503' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 253 <SV = 252> <Delay = 5.80>
ST_253 : Operation 5037 [1/1] (0.00ns)   --->   "%c_addr_500 = getelementptr [1024 x i32]* %c, i64 0, i64 500" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5037 'getelementptr' 'c_addr_500' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 5038 [1/1] (3.25ns)   --->   "store i32 %add_ln7_500, i32* %c_addr_500, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5038 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_253 : Operation 5039 [1/1] (0.00ns)   --->   "%c_addr_501 = getelementptr [1024 x i32]* %c, i64 0, i64 501" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5039 'getelementptr' 'c_addr_501' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 5040 [1/1] (3.25ns)   --->   "store i32 %add_ln7_501, i32* %c_addr_501, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5040 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_253 : Operation 5041 [1/2] (3.25ns)   --->   "%a_load_502 = load i32* %a_addr_502, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5041 'load' 'a_load_502' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_253 : Operation 5042 [1/2] (3.25ns)   --->   "%b_load_502 = load i32* %b_addr_502, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5042 'load' 'b_load_502' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_253 : Operation 5043 [1/1] (2.55ns)   --->   "%add_ln7_502 = add nsw i32 %a_load_502, %b_load_502" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5043 'add' 'add_ln7_502' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 5044 [1/2] (3.25ns)   --->   "%a_load_503 = load i32* %a_addr_503, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5044 'load' 'a_load_503' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_253 : Operation 5045 [1/2] (3.25ns)   --->   "%b_load_503 = load i32* %b_addr_503, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5045 'load' 'b_load_503' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_253 : Operation 5046 [1/1] (2.55ns)   --->   "%add_ln7_503 = add nsw i32 %a_load_503, %b_load_503" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5046 'add' 'add_ln7_503' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 5047 [1/1] (0.00ns)   --->   "%a_addr_504 = getelementptr [1024 x i32]* %a, i64 0, i64 504" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5047 'getelementptr' 'a_addr_504' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 5048 [2/2] (3.25ns)   --->   "%a_load_504 = load i32* %a_addr_504, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5048 'load' 'a_load_504' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_253 : Operation 5049 [1/1] (0.00ns)   --->   "%b_addr_504 = getelementptr [1024 x i32]* %b, i64 0, i64 504" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5049 'getelementptr' 'b_addr_504' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 5050 [2/2] (3.25ns)   --->   "%b_load_504 = load i32* %b_addr_504, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5050 'load' 'b_load_504' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_253 : Operation 5051 [1/1] (0.00ns)   --->   "%a_addr_505 = getelementptr [1024 x i32]* %a, i64 0, i64 505" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5051 'getelementptr' 'a_addr_505' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 5052 [2/2] (3.25ns)   --->   "%a_load_505 = load i32* %a_addr_505, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5052 'load' 'a_load_505' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_253 : Operation 5053 [1/1] (0.00ns)   --->   "%b_addr_505 = getelementptr [1024 x i32]* %b, i64 0, i64 505" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5053 'getelementptr' 'b_addr_505' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 5054 [2/2] (3.25ns)   --->   "%b_load_505 = load i32* %b_addr_505, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5054 'load' 'b_load_505' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 254 <SV = 253> <Delay = 5.80>
ST_254 : Operation 5055 [1/1] (0.00ns)   --->   "%c_addr_502 = getelementptr [1024 x i32]* %c, i64 0, i64 502" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5055 'getelementptr' 'c_addr_502' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 5056 [1/1] (3.25ns)   --->   "store i32 %add_ln7_502, i32* %c_addr_502, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5056 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_254 : Operation 5057 [1/1] (0.00ns)   --->   "%c_addr_503 = getelementptr [1024 x i32]* %c, i64 0, i64 503" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5057 'getelementptr' 'c_addr_503' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 5058 [1/1] (3.25ns)   --->   "store i32 %add_ln7_503, i32* %c_addr_503, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5058 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_254 : Operation 5059 [1/2] (3.25ns)   --->   "%a_load_504 = load i32* %a_addr_504, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5059 'load' 'a_load_504' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_254 : Operation 5060 [1/2] (3.25ns)   --->   "%b_load_504 = load i32* %b_addr_504, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5060 'load' 'b_load_504' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_254 : Operation 5061 [1/1] (2.55ns)   --->   "%add_ln7_504 = add nsw i32 %a_load_504, %b_load_504" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5061 'add' 'add_ln7_504' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 5062 [1/2] (3.25ns)   --->   "%a_load_505 = load i32* %a_addr_505, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5062 'load' 'a_load_505' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_254 : Operation 5063 [1/2] (3.25ns)   --->   "%b_load_505 = load i32* %b_addr_505, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5063 'load' 'b_load_505' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_254 : Operation 5064 [1/1] (2.55ns)   --->   "%add_ln7_505 = add nsw i32 %a_load_505, %b_load_505" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5064 'add' 'add_ln7_505' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 5065 [1/1] (0.00ns)   --->   "%a_addr_506 = getelementptr [1024 x i32]* %a, i64 0, i64 506" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5065 'getelementptr' 'a_addr_506' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 5066 [2/2] (3.25ns)   --->   "%a_load_506 = load i32* %a_addr_506, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5066 'load' 'a_load_506' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_254 : Operation 5067 [1/1] (0.00ns)   --->   "%b_addr_506 = getelementptr [1024 x i32]* %b, i64 0, i64 506" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5067 'getelementptr' 'b_addr_506' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 5068 [2/2] (3.25ns)   --->   "%b_load_506 = load i32* %b_addr_506, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5068 'load' 'b_load_506' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_254 : Operation 5069 [1/1] (0.00ns)   --->   "%a_addr_507 = getelementptr [1024 x i32]* %a, i64 0, i64 507" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5069 'getelementptr' 'a_addr_507' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 5070 [2/2] (3.25ns)   --->   "%a_load_507 = load i32* %a_addr_507, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5070 'load' 'a_load_507' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_254 : Operation 5071 [1/1] (0.00ns)   --->   "%b_addr_507 = getelementptr [1024 x i32]* %b, i64 0, i64 507" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5071 'getelementptr' 'b_addr_507' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 5072 [2/2] (3.25ns)   --->   "%b_load_507 = load i32* %b_addr_507, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5072 'load' 'b_load_507' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 255 <SV = 254> <Delay = 5.80>
ST_255 : Operation 5073 [1/1] (0.00ns)   --->   "%c_addr_504 = getelementptr [1024 x i32]* %c, i64 0, i64 504" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5073 'getelementptr' 'c_addr_504' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 5074 [1/1] (3.25ns)   --->   "store i32 %add_ln7_504, i32* %c_addr_504, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5074 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_255 : Operation 5075 [1/1] (0.00ns)   --->   "%c_addr_505 = getelementptr [1024 x i32]* %c, i64 0, i64 505" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5075 'getelementptr' 'c_addr_505' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 5076 [1/1] (3.25ns)   --->   "store i32 %add_ln7_505, i32* %c_addr_505, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5076 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_255 : Operation 5077 [1/2] (3.25ns)   --->   "%a_load_506 = load i32* %a_addr_506, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5077 'load' 'a_load_506' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_255 : Operation 5078 [1/2] (3.25ns)   --->   "%b_load_506 = load i32* %b_addr_506, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5078 'load' 'b_load_506' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_255 : Operation 5079 [1/1] (2.55ns)   --->   "%add_ln7_506 = add nsw i32 %a_load_506, %b_load_506" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5079 'add' 'add_ln7_506' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 5080 [1/2] (3.25ns)   --->   "%a_load_507 = load i32* %a_addr_507, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5080 'load' 'a_load_507' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_255 : Operation 5081 [1/2] (3.25ns)   --->   "%b_load_507 = load i32* %b_addr_507, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5081 'load' 'b_load_507' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_255 : Operation 5082 [1/1] (2.55ns)   --->   "%add_ln7_507 = add nsw i32 %a_load_507, %b_load_507" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5082 'add' 'add_ln7_507' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 5083 [1/1] (0.00ns)   --->   "%a_addr_508 = getelementptr [1024 x i32]* %a, i64 0, i64 508" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5083 'getelementptr' 'a_addr_508' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 5084 [2/2] (3.25ns)   --->   "%a_load_508 = load i32* %a_addr_508, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5084 'load' 'a_load_508' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_255 : Operation 5085 [1/1] (0.00ns)   --->   "%b_addr_508 = getelementptr [1024 x i32]* %b, i64 0, i64 508" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5085 'getelementptr' 'b_addr_508' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 5086 [2/2] (3.25ns)   --->   "%b_load_508 = load i32* %b_addr_508, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5086 'load' 'b_load_508' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_255 : Operation 5087 [1/1] (0.00ns)   --->   "%a_addr_509 = getelementptr [1024 x i32]* %a, i64 0, i64 509" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5087 'getelementptr' 'a_addr_509' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 5088 [2/2] (3.25ns)   --->   "%a_load_509 = load i32* %a_addr_509, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5088 'load' 'a_load_509' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_255 : Operation 5089 [1/1] (0.00ns)   --->   "%b_addr_509 = getelementptr [1024 x i32]* %b, i64 0, i64 509" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5089 'getelementptr' 'b_addr_509' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 5090 [2/2] (3.25ns)   --->   "%b_load_509 = load i32* %b_addr_509, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5090 'load' 'b_load_509' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 256 <SV = 255> <Delay = 5.80>
ST_256 : Operation 5091 [1/1] (0.00ns)   --->   "%c_addr_506 = getelementptr [1024 x i32]* %c, i64 0, i64 506" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5091 'getelementptr' 'c_addr_506' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 5092 [1/1] (3.25ns)   --->   "store i32 %add_ln7_506, i32* %c_addr_506, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5092 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_256 : Operation 5093 [1/1] (0.00ns)   --->   "%c_addr_507 = getelementptr [1024 x i32]* %c, i64 0, i64 507" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5093 'getelementptr' 'c_addr_507' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 5094 [1/1] (3.25ns)   --->   "store i32 %add_ln7_507, i32* %c_addr_507, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5094 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_256 : Operation 5095 [1/2] (3.25ns)   --->   "%a_load_508 = load i32* %a_addr_508, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5095 'load' 'a_load_508' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_256 : Operation 5096 [1/2] (3.25ns)   --->   "%b_load_508 = load i32* %b_addr_508, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5096 'load' 'b_load_508' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_256 : Operation 5097 [1/1] (2.55ns)   --->   "%add_ln7_508 = add nsw i32 %a_load_508, %b_load_508" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5097 'add' 'add_ln7_508' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 5098 [1/2] (3.25ns)   --->   "%a_load_509 = load i32* %a_addr_509, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5098 'load' 'a_load_509' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_256 : Operation 5099 [1/2] (3.25ns)   --->   "%b_load_509 = load i32* %b_addr_509, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5099 'load' 'b_load_509' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_256 : Operation 5100 [1/1] (2.55ns)   --->   "%add_ln7_509 = add nsw i32 %a_load_509, %b_load_509" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5100 'add' 'add_ln7_509' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 5101 [1/1] (0.00ns)   --->   "%a_addr_510 = getelementptr [1024 x i32]* %a, i64 0, i64 510" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5101 'getelementptr' 'a_addr_510' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 5102 [2/2] (3.25ns)   --->   "%a_load_510 = load i32* %a_addr_510, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5102 'load' 'a_load_510' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_256 : Operation 5103 [1/1] (0.00ns)   --->   "%b_addr_510 = getelementptr [1024 x i32]* %b, i64 0, i64 510" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5103 'getelementptr' 'b_addr_510' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 5104 [2/2] (3.25ns)   --->   "%b_load_510 = load i32* %b_addr_510, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5104 'load' 'b_load_510' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_256 : Operation 5105 [1/1] (0.00ns)   --->   "%a_addr_511 = getelementptr [1024 x i32]* %a, i64 0, i64 511" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5105 'getelementptr' 'a_addr_511' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 5106 [2/2] (3.25ns)   --->   "%a_load_511 = load i32* %a_addr_511, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5106 'load' 'a_load_511' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_256 : Operation 5107 [1/1] (0.00ns)   --->   "%b_addr_511 = getelementptr [1024 x i32]* %b, i64 0, i64 511" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5107 'getelementptr' 'b_addr_511' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 5108 [2/2] (3.25ns)   --->   "%b_load_511 = load i32* %b_addr_511, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5108 'load' 'b_load_511' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 257 <SV = 256> <Delay = 5.80>
ST_257 : Operation 5109 [1/1] (0.00ns)   --->   "%c_addr_508 = getelementptr [1024 x i32]* %c, i64 0, i64 508" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5109 'getelementptr' 'c_addr_508' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 5110 [1/1] (3.25ns)   --->   "store i32 %add_ln7_508, i32* %c_addr_508, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5110 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_257 : Operation 5111 [1/1] (0.00ns)   --->   "%c_addr_509 = getelementptr [1024 x i32]* %c, i64 0, i64 509" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5111 'getelementptr' 'c_addr_509' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 5112 [1/1] (3.25ns)   --->   "store i32 %add_ln7_509, i32* %c_addr_509, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5112 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_257 : Operation 5113 [1/2] (3.25ns)   --->   "%a_load_510 = load i32* %a_addr_510, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5113 'load' 'a_load_510' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_257 : Operation 5114 [1/2] (3.25ns)   --->   "%b_load_510 = load i32* %b_addr_510, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5114 'load' 'b_load_510' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_257 : Operation 5115 [1/1] (2.55ns)   --->   "%add_ln7_510 = add nsw i32 %a_load_510, %b_load_510" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5115 'add' 'add_ln7_510' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 5116 [1/2] (3.25ns)   --->   "%a_load_511 = load i32* %a_addr_511, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5116 'load' 'a_load_511' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_257 : Operation 5117 [1/2] (3.25ns)   --->   "%b_load_511 = load i32* %b_addr_511, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5117 'load' 'b_load_511' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_257 : Operation 5118 [1/1] (2.55ns)   --->   "%add_ln7_511 = add nsw i32 %a_load_511, %b_load_511" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5118 'add' 'add_ln7_511' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 5119 [1/1] (0.00ns)   --->   "%a_addr_512 = getelementptr [1024 x i32]* %a, i64 0, i64 512" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5119 'getelementptr' 'a_addr_512' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 5120 [2/2] (3.25ns)   --->   "%a_load_512 = load i32* %a_addr_512, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5120 'load' 'a_load_512' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_257 : Operation 5121 [1/1] (0.00ns)   --->   "%b_addr_512 = getelementptr [1024 x i32]* %b, i64 0, i64 512" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5121 'getelementptr' 'b_addr_512' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 5122 [2/2] (3.25ns)   --->   "%b_load_512 = load i32* %b_addr_512, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5122 'load' 'b_load_512' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_257 : Operation 5123 [1/1] (0.00ns)   --->   "%a_addr_513 = getelementptr [1024 x i32]* %a, i64 0, i64 513" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5123 'getelementptr' 'a_addr_513' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 5124 [2/2] (3.25ns)   --->   "%a_load_513 = load i32* %a_addr_513, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5124 'load' 'a_load_513' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_257 : Operation 5125 [1/1] (0.00ns)   --->   "%b_addr_513 = getelementptr [1024 x i32]* %b, i64 0, i64 513" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5125 'getelementptr' 'b_addr_513' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 5126 [2/2] (3.25ns)   --->   "%b_load_513 = load i32* %b_addr_513, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5126 'load' 'b_load_513' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 258 <SV = 257> <Delay = 5.80>
ST_258 : Operation 5127 [1/1] (0.00ns)   --->   "%c_addr_510 = getelementptr [1024 x i32]* %c, i64 0, i64 510" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5127 'getelementptr' 'c_addr_510' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 5128 [1/1] (3.25ns)   --->   "store i32 %add_ln7_510, i32* %c_addr_510, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_258 : Operation 5129 [1/1] (0.00ns)   --->   "%c_addr_511 = getelementptr [1024 x i32]* %c, i64 0, i64 511" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5129 'getelementptr' 'c_addr_511' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 5130 [1/1] (3.25ns)   --->   "store i32 %add_ln7_511, i32* %c_addr_511, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5130 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_258 : Operation 5131 [1/2] (3.25ns)   --->   "%a_load_512 = load i32* %a_addr_512, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5131 'load' 'a_load_512' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_258 : Operation 5132 [1/2] (3.25ns)   --->   "%b_load_512 = load i32* %b_addr_512, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5132 'load' 'b_load_512' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_258 : Operation 5133 [1/1] (2.55ns)   --->   "%add_ln7_512 = add nsw i32 %a_load_512, %b_load_512" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5133 'add' 'add_ln7_512' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 5134 [1/2] (3.25ns)   --->   "%a_load_513 = load i32* %a_addr_513, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5134 'load' 'a_load_513' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_258 : Operation 5135 [1/2] (3.25ns)   --->   "%b_load_513 = load i32* %b_addr_513, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5135 'load' 'b_load_513' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_258 : Operation 5136 [1/1] (2.55ns)   --->   "%add_ln7_513 = add nsw i32 %a_load_513, %b_load_513" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5136 'add' 'add_ln7_513' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 5137 [1/1] (0.00ns)   --->   "%a_addr_514 = getelementptr [1024 x i32]* %a, i64 0, i64 514" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5137 'getelementptr' 'a_addr_514' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 5138 [2/2] (3.25ns)   --->   "%a_load_514 = load i32* %a_addr_514, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5138 'load' 'a_load_514' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_258 : Operation 5139 [1/1] (0.00ns)   --->   "%b_addr_514 = getelementptr [1024 x i32]* %b, i64 0, i64 514" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5139 'getelementptr' 'b_addr_514' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 5140 [2/2] (3.25ns)   --->   "%b_load_514 = load i32* %b_addr_514, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5140 'load' 'b_load_514' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_258 : Operation 5141 [1/1] (0.00ns)   --->   "%a_addr_515 = getelementptr [1024 x i32]* %a, i64 0, i64 515" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5141 'getelementptr' 'a_addr_515' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 5142 [2/2] (3.25ns)   --->   "%a_load_515 = load i32* %a_addr_515, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5142 'load' 'a_load_515' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_258 : Operation 5143 [1/1] (0.00ns)   --->   "%b_addr_515 = getelementptr [1024 x i32]* %b, i64 0, i64 515" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5143 'getelementptr' 'b_addr_515' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 5144 [2/2] (3.25ns)   --->   "%b_load_515 = load i32* %b_addr_515, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5144 'load' 'b_load_515' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 259 <SV = 258> <Delay = 5.80>
ST_259 : Operation 5145 [1/1] (0.00ns)   --->   "%c_addr_512 = getelementptr [1024 x i32]* %c, i64 0, i64 512" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5145 'getelementptr' 'c_addr_512' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 5146 [1/1] (3.25ns)   --->   "store i32 %add_ln7_512, i32* %c_addr_512, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_259 : Operation 5147 [1/1] (0.00ns)   --->   "%c_addr_513 = getelementptr [1024 x i32]* %c, i64 0, i64 513" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5147 'getelementptr' 'c_addr_513' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 5148 [1/1] (3.25ns)   --->   "store i32 %add_ln7_513, i32* %c_addr_513, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5148 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_259 : Operation 5149 [1/2] (3.25ns)   --->   "%a_load_514 = load i32* %a_addr_514, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5149 'load' 'a_load_514' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_259 : Operation 5150 [1/2] (3.25ns)   --->   "%b_load_514 = load i32* %b_addr_514, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5150 'load' 'b_load_514' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_259 : Operation 5151 [1/1] (2.55ns)   --->   "%add_ln7_514 = add nsw i32 %a_load_514, %b_load_514" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5151 'add' 'add_ln7_514' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 5152 [1/2] (3.25ns)   --->   "%a_load_515 = load i32* %a_addr_515, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5152 'load' 'a_load_515' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_259 : Operation 5153 [1/2] (3.25ns)   --->   "%b_load_515 = load i32* %b_addr_515, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5153 'load' 'b_load_515' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_259 : Operation 5154 [1/1] (2.55ns)   --->   "%add_ln7_515 = add nsw i32 %a_load_515, %b_load_515" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5154 'add' 'add_ln7_515' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 5155 [1/1] (0.00ns)   --->   "%a_addr_516 = getelementptr [1024 x i32]* %a, i64 0, i64 516" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5155 'getelementptr' 'a_addr_516' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 5156 [2/2] (3.25ns)   --->   "%a_load_516 = load i32* %a_addr_516, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5156 'load' 'a_load_516' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_259 : Operation 5157 [1/1] (0.00ns)   --->   "%b_addr_516 = getelementptr [1024 x i32]* %b, i64 0, i64 516" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5157 'getelementptr' 'b_addr_516' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 5158 [2/2] (3.25ns)   --->   "%b_load_516 = load i32* %b_addr_516, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5158 'load' 'b_load_516' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_259 : Operation 5159 [1/1] (0.00ns)   --->   "%a_addr_517 = getelementptr [1024 x i32]* %a, i64 0, i64 517" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5159 'getelementptr' 'a_addr_517' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 5160 [2/2] (3.25ns)   --->   "%a_load_517 = load i32* %a_addr_517, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5160 'load' 'a_load_517' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_259 : Operation 5161 [1/1] (0.00ns)   --->   "%b_addr_517 = getelementptr [1024 x i32]* %b, i64 0, i64 517" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5161 'getelementptr' 'b_addr_517' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 5162 [2/2] (3.25ns)   --->   "%b_load_517 = load i32* %b_addr_517, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5162 'load' 'b_load_517' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 260 <SV = 259> <Delay = 5.80>
ST_260 : Operation 5163 [1/1] (0.00ns)   --->   "%c_addr_514 = getelementptr [1024 x i32]* %c, i64 0, i64 514" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5163 'getelementptr' 'c_addr_514' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 5164 [1/1] (3.25ns)   --->   "store i32 %add_ln7_514, i32* %c_addr_514, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5164 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_260 : Operation 5165 [1/1] (0.00ns)   --->   "%c_addr_515 = getelementptr [1024 x i32]* %c, i64 0, i64 515" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5165 'getelementptr' 'c_addr_515' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 5166 [1/1] (3.25ns)   --->   "store i32 %add_ln7_515, i32* %c_addr_515, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5166 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_260 : Operation 5167 [1/2] (3.25ns)   --->   "%a_load_516 = load i32* %a_addr_516, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5167 'load' 'a_load_516' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_260 : Operation 5168 [1/2] (3.25ns)   --->   "%b_load_516 = load i32* %b_addr_516, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5168 'load' 'b_load_516' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_260 : Operation 5169 [1/1] (2.55ns)   --->   "%add_ln7_516 = add nsw i32 %a_load_516, %b_load_516" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5169 'add' 'add_ln7_516' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 5170 [1/2] (3.25ns)   --->   "%a_load_517 = load i32* %a_addr_517, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5170 'load' 'a_load_517' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_260 : Operation 5171 [1/2] (3.25ns)   --->   "%b_load_517 = load i32* %b_addr_517, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5171 'load' 'b_load_517' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_260 : Operation 5172 [1/1] (2.55ns)   --->   "%add_ln7_517 = add nsw i32 %a_load_517, %b_load_517" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5172 'add' 'add_ln7_517' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 5173 [1/1] (0.00ns)   --->   "%a_addr_518 = getelementptr [1024 x i32]* %a, i64 0, i64 518" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5173 'getelementptr' 'a_addr_518' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 5174 [2/2] (3.25ns)   --->   "%a_load_518 = load i32* %a_addr_518, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5174 'load' 'a_load_518' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_260 : Operation 5175 [1/1] (0.00ns)   --->   "%b_addr_518 = getelementptr [1024 x i32]* %b, i64 0, i64 518" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5175 'getelementptr' 'b_addr_518' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 5176 [2/2] (3.25ns)   --->   "%b_load_518 = load i32* %b_addr_518, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5176 'load' 'b_load_518' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_260 : Operation 5177 [1/1] (0.00ns)   --->   "%a_addr_519 = getelementptr [1024 x i32]* %a, i64 0, i64 519" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5177 'getelementptr' 'a_addr_519' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 5178 [2/2] (3.25ns)   --->   "%a_load_519 = load i32* %a_addr_519, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5178 'load' 'a_load_519' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_260 : Operation 5179 [1/1] (0.00ns)   --->   "%b_addr_519 = getelementptr [1024 x i32]* %b, i64 0, i64 519" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5179 'getelementptr' 'b_addr_519' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 5180 [2/2] (3.25ns)   --->   "%b_load_519 = load i32* %b_addr_519, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5180 'load' 'b_load_519' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 261 <SV = 260> <Delay = 5.80>
ST_261 : Operation 5181 [1/1] (0.00ns)   --->   "%c_addr_516 = getelementptr [1024 x i32]* %c, i64 0, i64 516" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5181 'getelementptr' 'c_addr_516' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 5182 [1/1] (3.25ns)   --->   "store i32 %add_ln7_516, i32* %c_addr_516, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5182 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 5183 [1/1] (0.00ns)   --->   "%c_addr_517 = getelementptr [1024 x i32]* %c, i64 0, i64 517" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5183 'getelementptr' 'c_addr_517' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 5184 [1/1] (3.25ns)   --->   "store i32 %add_ln7_517, i32* %c_addr_517, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5184 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 5185 [1/2] (3.25ns)   --->   "%a_load_518 = load i32* %a_addr_518, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5185 'load' 'a_load_518' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 5186 [1/2] (3.25ns)   --->   "%b_load_518 = load i32* %b_addr_518, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5186 'load' 'b_load_518' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 5187 [1/1] (2.55ns)   --->   "%add_ln7_518 = add nsw i32 %a_load_518, %b_load_518" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5187 'add' 'add_ln7_518' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 5188 [1/2] (3.25ns)   --->   "%a_load_519 = load i32* %a_addr_519, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5188 'load' 'a_load_519' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 5189 [1/2] (3.25ns)   --->   "%b_load_519 = load i32* %b_addr_519, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5189 'load' 'b_load_519' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 5190 [1/1] (2.55ns)   --->   "%add_ln7_519 = add nsw i32 %a_load_519, %b_load_519" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5190 'add' 'add_ln7_519' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 5191 [1/1] (0.00ns)   --->   "%a_addr_520 = getelementptr [1024 x i32]* %a, i64 0, i64 520" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5191 'getelementptr' 'a_addr_520' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 5192 [2/2] (3.25ns)   --->   "%a_load_520 = load i32* %a_addr_520, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5192 'load' 'a_load_520' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 5193 [1/1] (0.00ns)   --->   "%b_addr_520 = getelementptr [1024 x i32]* %b, i64 0, i64 520" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5193 'getelementptr' 'b_addr_520' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 5194 [2/2] (3.25ns)   --->   "%b_load_520 = load i32* %b_addr_520, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5194 'load' 'b_load_520' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 5195 [1/1] (0.00ns)   --->   "%a_addr_521 = getelementptr [1024 x i32]* %a, i64 0, i64 521" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5195 'getelementptr' 'a_addr_521' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 5196 [2/2] (3.25ns)   --->   "%a_load_521 = load i32* %a_addr_521, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5196 'load' 'a_load_521' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_261 : Operation 5197 [1/1] (0.00ns)   --->   "%b_addr_521 = getelementptr [1024 x i32]* %b, i64 0, i64 521" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5197 'getelementptr' 'b_addr_521' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 5198 [2/2] (3.25ns)   --->   "%b_load_521 = load i32* %b_addr_521, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5198 'load' 'b_load_521' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 262 <SV = 261> <Delay = 5.80>
ST_262 : Operation 5199 [1/1] (0.00ns)   --->   "%c_addr_518 = getelementptr [1024 x i32]* %c, i64 0, i64 518" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5199 'getelementptr' 'c_addr_518' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 5200 [1/1] (3.25ns)   --->   "store i32 %add_ln7_518, i32* %c_addr_518, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5200 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_262 : Operation 5201 [1/1] (0.00ns)   --->   "%c_addr_519 = getelementptr [1024 x i32]* %c, i64 0, i64 519" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5201 'getelementptr' 'c_addr_519' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 5202 [1/1] (3.25ns)   --->   "store i32 %add_ln7_519, i32* %c_addr_519, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5202 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_262 : Operation 5203 [1/2] (3.25ns)   --->   "%a_load_520 = load i32* %a_addr_520, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5203 'load' 'a_load_520' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_262 : Operation 5204 [1/2] (3.25ns)   --->   "%b_load_520 = load i32* %b_addr_520, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5204 'load' 'b_load_520' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_262 : Operation 5205 [1/1] (2.55ns)   --->   "%add_ln7_520 = add nsw i32 %a_load_520, %b_load_520" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5205 'add' 'add_ln7_520' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 5206 [1/2] (3.25ns)   --->   "%a_load_521 = load i32* %a_addr_521, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5206 'load' 'a_load_521' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_262 : Operation 5207 [1/2] (3.25ns)   --->   "%b_load_521 = load i32* %b_addr_521, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5207 'load' 'b_load_521' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_262 : Operation 5208 [1/1] (2.55ns)   --->   "%add_ln7_521 = add nsw i32 %a_load_521, %b_load_521" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5208 'add' 'add_ln7_521' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 5209 [1/1] (0.00ns)   --->   "%a_addr_522 = getelementptr [1024 x i32]* %a, i64 0, i64 522" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5209 'getelementptr' 'a_addr_522' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 5210 [2/2] (3.25ns)   --->   "%a_load_522 = load i32* %a_addr_522, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5210 'load' 'a_load_522' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_262 : Operation 5211 [1/1] (0.00ns)   --->   "%b_addr_522 = getelementptr [1024 x i32]* %b, i64 0, i64 522" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5211 'getelementptr' 'b_addr_522' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 5212 [2/2] (3.25ns)   --->   "%b_load_522 = load i32* %b_addr_522, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5212 'load' 'b_load_522' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_262 : Operation 5213 [1/1] (0.00ns)   --->   "%a_addr_523 = getelementptr [1024 x i32]* %a, i64 0, i64 523" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5213 'getelementptr' 'a_addr_523' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 5214 [2/2] (3.25ns)   --->   "%a_load_523 = load i32* %a_addr_523, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5214 'load' 'a_load_523' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_262 : Operation 5215 [1/1] (0.00ns)   --->   "%b_addr_523 = getelementptr [1024 x i32]* %b, i64 0, i64 523" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5215 'getelementptr' 'b_addr_523' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 5216 [2/2] (3.25ns)   --->   "%b_load_523 = load i32* %b_addr_523, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5216 'load' 'b_load_523' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 263 <SV = 262> <Delay = 5.80>
ST_263 : Operation 5217 [1/1] (0.00ns)   --->   "%c_addr_520 = getelementptr [1024 x i32]* %c, i64 0, i64 520" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5217 'getelementptr' 'c_addr_520' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 5218 [1/1] (3.25ns)   --->   "store i32 %add_ln7_520, i32* %c_addr_520, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_263 : Operation 5219 [1/1] (0.00ns)   --->   "%c_addr_521 = getelementptr [1024 x i32]* %c, i64 0, i64 521" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5219 'getelementptr' 'c_addr_521' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 5220 [1/1] (3.25ns)   --->   "store i32 %add_ln7_521, i32* %c_addr_521, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5220 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_263 : Operation 5221 [1/2] (3.25ns)   --->   "%a_load_522 = load i32* %a_addr_522, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5221 'load' 'a_load_522' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_263 : Operation 5222 [1/2] (3.25ns)   --->   "%b_load_522 = load i32* %b_addr_522, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5222 'load' 'b_load_522' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_263 : Operation 5223 [1/1] (2.55ns)   --->   "%add_ln7_522 = add nsw i32 %a_load_522, %b_load_522" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5223 'add' 'add_ln7_522' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 5224 [1/2] (3.25ns)   --->   "%a_load_523 = load i32* %a_addr_523, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5224 'load' 'a_load_523' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_263 : Operation 5225 [1/2] (3.25ns)   --->   "%b_load_523 = load i32* %b_addr_523, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5225 'load' 'b_load_523' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_263 : Operation 5226 [1/1] (2.55ns)   --->   "%add_ln7_523 = add nsw i32 %a_load_523, %b_load_523" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5226 'add' 'add_ln7_523' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 5227 [1/1] (0.00ns)   --->   "%a_addr_524 = getelementptr [1024 x i32]* %a, i64 0, i64 524" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5227 'getelementptr' 'a_addr_524' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 5228 [2/2] (3.25ns)   --->   "%a_load_524 = load i32* %a_addr_524, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5228 'load' 'a_load_524' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_263 : Operation 5229 [1/1] (0.00ns)   --->   "%b_addr_524 = getelementptr [1024 x i32]* %b, i64 0, i64 524" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5229 'getelementptr' 'b_addr_524' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 5230 [2/2] (3.25ns)   --->   "%b_load_524 = load i32* %b_addr_524, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5230 'load' 'b_load_524' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_263 : Operation 5231 [1/1] (0.00ns)   --->   "%a_addr_525 = getelementptr [1024 x i32]* %a, i64 0, i64 525" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5231 'getelementptr' 'a_addr_525' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 5232 [2/2] (3.25ns)   --->   "%a_load_525 = load i32* %a_addr_525, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5232 'load' 'a_load_525' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_263 : Operation 5233 [1/1] (0.00ns)   --->   "%b_addr_525 = getelementptr [1024 x i32]* %b, i64 0, i64 525" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5233 'getelementptr' 'b_addr_525' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 5234 [2/2] (3.25ns)   --->   "%b_load_525 = load i32* %b_addr_525, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5234 'load' 'b_load_525' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 264 <SV = 263> <Delay = 5.80>
ST_264 : Operation 5235 [1/1] (0.00ns)   --->   "%c_addr_522 = getelementptr [1024 x i32]* %c, i64 0, i64 522" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5235 'getelementptr' 'c_addr_522' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 5236 [1/1] (3.25ns)   --->   "store i32 %add_ln7_522, i32* %c_addr_522, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5236 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_264 : Operation 5237 [1/1] (0.00ns)   --->   "%c_addr_523 = getelementptr [1024 x i32]* %c, i64 0, i64 523" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5237 'getelementptr' 'c_addr_523' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 5238 [1/1] (3.25ns)   --->   "store i32 %add_ln7_523, i32* %c_addr_523, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5238 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_264 : Operation 5239 [1/2] (3.25ns)   --->   "%a_load_524 = load i32* %a_addr_524, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5239 'load' 'a_load_524' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_264 : Operation 5240 [1/2] (3.25ns)   --->   "%b_load_524 = load i32* %b_addr_524, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5240 'load' 'b_load_524' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_264 : Operation 5241 [1/1] (2.55ns)   --->   "%add_ln7_524 = add nsw i32 %a_load_524, %b_load_524" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5241 'add' 'add_ln7_524' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 5242 [1/2] (3.25ns)   --->   "%a_load_525 = load i32* %a_addr_525, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5242 'load' 'a_load_525' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_264 : Operation 5243 [1/2] (3.25ns)   --->   "%b_load_525 = load i32* %b_addr_525, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5243 'load' 'b_load_525' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_264 : Operation 5244 [1/1] (2.55ns)   --->   "%add_ln7_525 = add nsw i32 %a_load_525, %b_load_525" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5244 'add' 'add_ln7_525' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 5245 [1/1] (0.00ns)   --->   "%a_addr_526 = getelementptr [1024 x i32]* %a, i64 0, i64 526" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5245 'getelementptr' 'a_addr_526' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 5246 [2/2] (3.25ns)   --->   "%a_load_526 = load i32* %a_addr_526, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5246 'load' 'a_load_526' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_264 : Operation 5247 [1/1] (0.00ns)   --->   "%b_addr_526 = getelementptr [1024 x i32]* %b, i64 0, i64 526" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5247 'getelementptr' 'b_addr_526' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 5248 [2/2] (3.25ns)   --->   "%b_load_526 = load i32* %b_addr_526, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5248 'load' 'b_load_526' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_264 : Operation 5249 [1/1] (0.00ns)   --->   "%a_addr_527 = getelementptr [1024 x i32]* %a, i64 0, i64 527" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5249 'getelementptr' 'a_addr_527' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 5250 [2/2] (3.25ns)   --->   "%a_load_527 = load i32* %a_addr_527, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5250 'load' 'a_load_527' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_264 : Operation 5251 [1/1] (0.00ns)   --->   "%b_addr_527 = getelementptr [1024 x i32]* %b, i64 0, i64 527" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5251 'getelementptr' 'b_addr_527' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 5252 [2/2] (3.25ns)   --->   "%b_load_527 = load i32* %b_addr_527, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5252 'load' 'b_load_527' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 265 <SV = 264> <Delay = 5.80>
ST_265 : Operation 5253 [1/1] (0.00ns)   --->   "%c_addr_524 = getelementptr [1024 x i32]* %c, i64 0, i64 524" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5253 'getelementptr' 'c_addr_524' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 5254 [1/1] (3.25ns)   --->   "store i32 %add_ln7_524, i32* %c_addr_524, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5254 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_265 : Operation 5255 [1/1] (0.00ns)   --->   "%c_addr_525 = getelementptr [1024 x i32]* %c, i64 0, i64 525" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5255 'getelementptr' 'c_addr_525' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 5256 [1/1] (3.25ns)   --->   "store i32 %add_ln7_525, i32* %c_addr_525, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5256 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_265 : Operation 5257 [1/2] (3.25ns)   --->   "%a_load_526 = load i32* %a_addr_526, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5257 'load' 'a_load_526' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_265 : Operation 5258 [1/2] (3.25ns)   --->   "%b_load_526 = load i32* %b_addr_526, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5258 'load' 'b_load_526' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_265 : Operation 5259 [1/1] (2.55ns)   --->   "%add_ln7_526 = add nsw i32 %a_load_526, %b_load_526" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5259 'add' 'add_ln7_526' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 5260 [1/2] (3.25ns)   --->   "%a_load_527 = load i32* %a_addr_527, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5260 'load' 'a_load_527' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_265 : Operation 5261 [1/2] (3.25ns)   --->   "%b_load_527 = load i32* %b_addr_527, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5261 'load' 'b_load_527' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_265 : Operation 5262 [1/1] (2.55ns)   --->   "%add_ln7_527 = add nsw i32 %a_load_527, %b_load_527" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5262 'add' 'add_ln7_527' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 5263 [1/1] (0.00ns)   --->   "%a_addr_528 = getelementptr [1024 x i32]* %a, i64 0, i64 528" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5263 'getelementptr' 'a_addr_528' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 5264 [2/2] (3.25ns)   --->   "%a_load_528 = load i32* %a_addr_528, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5264 'load' 'a_load_528' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_265 : Operation 5265 [1/1] (0.00ns)   --->   "%b_addr_528 = getelementptr [1024 x i32]* %b, i64 0, i64 528" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5265 'getelementptr' 'b_addr_528' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 5266 [2/2] (3.25ns)   --->   "%b_load_528 = load i32* %b_addr_528, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5266 'load' 'b_load_528' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_265 : Operation 5267 [1/1] (0.00ns)   --->   "%a_addr_529 = getelementptr [1024 x i32]* %a, i64 0, i64 529" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5267 'getelementptr' 'a_addr_529' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 5268 [2/2] (3.25ns)   --->   "%a_load_529 = load i32* %a_addr_529, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5268 'load' 'a_load_529' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_265 : Operation 5269 [1/1] (0.00ns)   --->   "%b_addr_529 = getelementptr [1024 x i32]* %b, i64 0, i64 529" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5269 'getelementptr' 'b_addr_529' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 5270 [2/2] (3.25ns)   --->   "%b_load_529 = load i32* %b_addr_529, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5270 'load' 'b_load_529' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 266 <SV = 265> <Delay = 5.80>
ST_266 : Operation 5271 [1/1] (0.00ns)   --->   "%c_addr_526 = getelementptr [1024 x i32]* %c, i64 0, i64 526" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5271 'getelementptr' 'c_addr_526' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 5272 [1/1] (3.25ns)   --->   "store i32 %add_ln7_526, i32* %c_addr_526, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5272 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_266 : Operation 5273 [1/1] (0.00ns)   --->   "%c_addr_527 = getelementptr [1024 x i32]* %c, i64 0, i64 527" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5273 'getelementptr' 'c_addr_527' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 5274 [1/1] (3.25ns)   --->   "store i32 %add_ln7_527, i32* %c_addr_527, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5274 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_266 : Operation 5275 [1/2] (3.25ns)   --->   "%a_load_528 = load i32* %a_addr_528, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5275 'load' 'a_load_528' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_266 : Operation 5276 [1/2] (3.25ns)   --->   "%b_load_528 = load i32* %b_addr_528, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5276 'load' 'b_load_528' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_266 : Operation 5277 [1/1] (2.55ns)   --->   "%add_ln7_528 = add nsw i32 %a_load_528, %b_load_528" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5277 'add' 'add_ln7_528' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 5278 [1/2] (3.25ns)   --->   "%a_load_529 = load i32* %a_addr_529, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5278 'load' 'a_load_529' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_266 : Operation 5279 [1/2] (3.25ns)   --->   "%b_load_529 = load i32* %b_addr_529, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5279 'load' 'b_load_529' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_266 : Operation 5280 [1/1] (2.55ns)   --->   "%add_ln7_529 = add nsw i32 %a_load_529, %b_load_529" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5280 'add' 'add_ln7_529' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 5281 [1/1] (0.00ns)   --->   "%a_addr_530 = getelementptr [1024 x i32]* %a, i64 0, i64 530" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5281 'getelementptr' 'a_addr_530' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 5282 [2/2] (3.25ns)   --->   "%a_load_530 = load i32* %a_addr_530, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5282 'load' 'a_load_530' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_266 : Operation 5283 [1/1] (0.00ns)   --->   "%b_addr_530 = getelementptr [1024 x i32]* %b, i64 0, i64 530" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5283 'getelementptr' 'b_addr_530' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 5284 [2/2] (3.25ns)   --->   "%b_load_530 = load i32* %b_addr_530, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5284 'load' 'b_load_530' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_266 : Operation 5285 [1/1] (0.00ns)   --->   "%a_addr_531 = getelementptr [1024 x i32]* %a, i64 0, i64 531" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5285 'getelementptr' 'a_addr_531' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 5286 [2/2] (3.25ns)   --->   "%a_load_531 = load i32* %a_addr_531, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5286 'load' 'a_load_531' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_266 : Operation 5287 [1/1] (0.00ns)   --->   "%b_addr_531 = getelementptr [1024 x i32]* %b, i64 0, i64 531" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5287 'getelementptr' 'b_addr_531' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 5288 [2/2] (3.25ns)   --->   "%b_load_531 = load i32* %b_addr_531, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5288 'load' 'b_load_531' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 267 <SV = 266> <Delay = 5.80>
ST_267 : Operation 5289 [1/1] (0.00ns)   --->   "%c_addr_528 = getelementptr [1024 x i32]* %c, i64 0, i64 528" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5289 'getelementptr' 'c_addr_528' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 5290 [1/1] (3.25ns)   --->   "store i32 %add_ln7_528, i32* %c_addr_528, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5290 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_267 : Operation 5291 [1/1] (0.00ns)   --->   "%c_addr_529 = getelementptr [1024 x i32]* %c, i64 0, i64 529" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5291 'getelementptr' 'c_addr_529' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 5292 [1/1] (3.25ns)   --->   "store i32 %add_ln7_529, i32* %c_addr_529, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5292 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_267 : Operation 5293 [1/2] (3.25ns)   --->   "%a_load_530 = load i32* %a_addr_530, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5293 'load' 'a_load_530' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_267 : Operation 5294 [1/2] (3.25ns)   --->   "%b_load_530 = load i32* %b_addr_530, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5294 'load' 'b_load_530' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_267 : Operation 5295 [1/1] (2.55ns)   --->   "%add_ln7_530 = add nsw i32 %a_load_530, %b_load_530" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5295 'add' 'add_ln7_530' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 5296 [1/2] (3.25ns)   --->   "%a_load_531 = load i32* %a_addr_531, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5296 'load' 'a_load_531' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_267 : Operation 5297 [1/2] (3.25ns)   --->   "%b_load_531 = load i32* %b_addr_531, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5297 'load' 'b_load_531' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_267 : Operation 5298 [1/1] (2.55ns)   --->   "%add_ln7_531 = add nsw i32 %a_load_531, %b_load_531" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5298 'add' 'add_ln7_531' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 5299 [1/1] (0.00ns)   --->   "%a_addr_532 = getelementptr [1024 x i32]* %a, i64 0, i64 532" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5299 'getelementptr' 'a_addr_532' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 5300 [2/2] (3.25ns)   --->   "%a_load_532 = load i32* %a_addr_532, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5300 'load' 'a_load_532' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_267 : Operation 5301 [1/1] (0.00ns)   --->   "%b_addr_532 = getelementptr [1024 x i32]* %b, i64 0, i64 532" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5301 'getelementptr' 'b_addr_532' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 5302 [2/2] (3.25ns)   --->   "%b_load_532 = load i32* %b_addr_532, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5302 'load' 'b_load_532' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_267 : Operation 5303 [1/1] (0.00ns)   --->   "%a_addr_533 = getelementptr [1024 x i32]* %a, i64 0, i64 533" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5303 'getelementptr' 'a_addr_533' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 5304 [2/2] (3.25ns)   --->   "%a_load_533 = load i32* %a_addr_533, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5304 'load' 'a_load_533' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_267 : Operation 5305 [1/1] (0.00ns)   --->   "%b_addr_533 = getelementptr [1024 x i32]* %b, i64 0, i64 533" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5305 'getelementptr' 'b_addr_533' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 5306 [2/2] (3.25ns)   --->   "%b_load_533 = load i32* %b_addr_533, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5306 'load' 'b_load_533' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 268 <SV = 267> <Delay = 5.80>
ST_268 : Operation 5307 [1/1] (0.00ns)   --->   "%c_addr_530 = getelementptr [1024 x i32]* %c, i64 0, i64 530" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5307 'getelementptr' 'c_addr_530' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 5308 [1/1] (3.25ns)   --->   "store i32 %add_ln7_530, i32* %c_addr_530, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5308 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_268 : Operation 5309 [1/1] (0.00ns)   --->   "%c_addr_531 = getelementptr [1024 x i32]* %c, i64 0, i64 531" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5309 'getelementptr' 'c_addr_531' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 5310 [1/1] (3.25ns)   --->   "store i32 %add_ln7_531, i32* %c_addr_531, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5310 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_268 : Operation 5311 [1/2] (3.25ns)   --->   "%a_load_532 = load i32* %a_addr_532, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5311 'load' 'a_load_532' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_268 : Operation 5312 [1/2] (3.25ns)   --->   "%b_load_532 = load i32* %b_addr_532, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5312 'load' 'b_load_532' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_268 : Operation 5313 [1/1] (2.55ns)   --->   "%add_ln7_532 = add nsw i32 %a_load_532, %b_load_532" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5313 'add' 'add_ln7_532' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 5314 [1/2] (3.25ns)   --->   "%a_load_533 = load i32* %a_addr_533, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5314 'load' 'a_load_533' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_268 : Operation 5315 [1/2] (3.25ns)   --->   "%b_load_533 = load i32* %b_addr_533, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5315 'load' 'b_load_533' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_268 : Operation 5316 [1/1] (2.55ns)   --->   "%add_ln7_533 = add nsw i32 %a_load_533, %b_load_533" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5316 'add' 'add_ln7_533' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 5317 [1/1] (0.00ns)   --->   "%a_addr_534 = getelementptr [1024 x i32]* %a, i64 0, i64 534" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5317 'getelementptr' 'a_addr_534' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 5318 [2/2] (3.25ns)   --->   "%a_load_534 = load i32* %a_addr_534, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5318 'load' 'a_load_534' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_268 : Operation 5319 [1/1] (0.00ns)   --->   "%b_addr_534 = getelementptr [1024 x i32]* %b, i64 0, i64 534" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5319 'getelementptr' 'b_addr_534' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 5320 [2/2] (3.25ns)   --->   "%b_load_534 = load i32* %b_addr_534, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5320 'load' 'b_load_534' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_268 : Operation 5321 [1/1] (0.00ns)   --->   "%a_addr_535 = getelementptr [1024 x i32]* %a, i64 0, i64 535" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5321 'getelementptr' 'a_addr_535' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 5322 [2/2] (3.25ns)   --->   "%a_load_535 = load i32* %a_addr_535, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5322 'load' 'a_load_535' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_268 : Operation 5323 [1/1] (0.00ns)   --->   "%b_addr_535 = getelementptr [1024 x i32]* %b, i64 0, i64 535" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5323 'getelementptr' 'b_addr_535' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 5324 [2/2] (3.25ns)   --->   "%b_load_535 = load i32* %b_addr_535, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5324 'load' 'b_load_535' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 269 <SV = 268> <Delay = 5.80>
ST_269 : Operation 5325 [1/1] (0.00ns)   --->   "%c_addr_532 = getelementptr [1024 x i32]* %c, i64 0, i64 532" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5325 'getelementptr' 'c_addr_532' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 5326 [1/1] (3.25ns)   --->   "store i32 %add_ln7_532, i32* %c_addr_532, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5326 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_269 : Operation 5327 [1/1] (0.00ns)   --->   "%c_addr_533 = getelementptr [1024 x i32]* %c, i64 0, i64 533" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5327 'getelementptr' 'c_addr_533' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 5328 [1/1] (3.25ns)   --->   "store i32 %add_ln7_533, i32* %c_addr_533, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5328 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_269 : Operation 5329 [1/2] (3.25ns)   --->   "%a_load_534 = load i32* %a_addr_534, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5329 'load' 'a_load_534' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_269 : Operation 5330 [1/2] (3.25ns)   --->   "%b_load_534 = load i32* %b_addr_534, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5330 'load' 'b_load_534' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_269 : Operation 5331 [1/1] (2.55ns)   --->   "%add_ln7_534 = add nsw i32 %a_load_534, %b_load_534" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5331 'add' 'add_ln7_534' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 5332 [1/2] (3.25ns)   --->   "%a_load_535 = load i32* %a_addr_535, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5332 'load' 'a_load_535' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_269 : Operation 5333 [1/2] (3.25ns)   --->   "%b_load_535 = load i32* %b_addr_535, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5333 'load' 'b_load_535' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_269 : Operation 5334 [1/1] (2.55ns)   --->   "%add_ln7_535 = add nsw i32 %a_load_535, %b_load_535" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5334 'add' 'add_ln7_535' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 5335 [1/1] (0.00ns)   --->   "%a_addr_536 = getelementptr [1024 x i32]* %a, i64 0, i64 536" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5335 'getelementptr' 'a_addr_536' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 5336 [2/2] (3.25ns)   --->   "%a_load_536 = load i32* %a_addr_536, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5336 'load' 'a_load_536' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_269 : Operation 5337 [1/1] (0.00ns)   --->   "%b_addr_536 = getelementptr [1024 x i32]* %b, i64 0, i64 536" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5337 'getelementptr' 'b_addr_536' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 5338 [2/2] (3.25ns)   --->   "%b_load_536 = load i32* %b_addr_536, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5338 'load' 'b_load_536' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_269 : Operation 5339 [1/1] (0.00ns)   --->   "%a_addr_537 = getelementptr [1024 x i32]* %a, i64 0, i64 537" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5339 'getelementptr' 'a_addr_537' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 5340 [2/2] (3.25ns)   --->   "%a_load_537 = load i32* %a_addr_537, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5340 'load' 'a_load_537' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_269 : Operation 5341 [1/1] (0.00ns)   --->   "%b_addr_537 = getelementptr [1024 x i32]* %b, i64 0, i64 537" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5341 'getelementptr' 'b_addr_537' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 5342 [2/2] (3.25ns)   --->   "%b_load_537 = load i32* %b_addr_537, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5342 'load' 'b_load_537' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 270 <SV = 269> <Delay = 5.80>
ST_270 : Operation 5343 [1/1] (0.00ns)   --->   "%c_addr_534 = getelementptr [1024 x i32]* %c, i64 0, i64 534" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5343 'getelementptr' 'c_addr_534' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5344 [1/1] (3.25ns)   --->   "store i32 %add_ln7_534, i32* %c_addr_534, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5344 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_270 : Operation 5345 [1/1] (0.00ns)   --->   "%c_addr_535 = getelementptr [1024 x i32]* %c, i64 0, i64 535" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5345 'getelementptr' 'c_addr_535' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5346 [1/1] (3.25ns)   --->   "store i32 %add_ln7_535, i32* %c_addr_535, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5346 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_270 : Operation 5347 [1/2] (3.25ns)   --->   "%a_load_536 = load i32* %a_addr_536, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5347 'load' 'a_load_536' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_270 : Operation 5348 [1/2] (3.25ns)   --->   "%b_load_536 = load i32* %b_addr_536, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5348 'load' 'b_load_536' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_270 : Operation 5349 [1/1] (2.55ns)   --->   "%add_ln7_536 = add nsw i32 %a_load_536, %b_load_536" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5349 'add' 'add_ln7_536' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5350 [1/2] (3.25ns)   --->   "%a_load_537 = load i32* %a_addr_537, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5350 'load' 'a_load_537' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_270 : Operation 5351 [1/2] (3.25ns)   --->   "%b_load_537 = load i32* %b_addr_537, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5351 'load' 'b_load_537' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_270 : Operation 5352 [1/1] (2.55ns)   --->   "%add_ln7_537 = add nsw i32 %a_load_537, %b_load_537" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5352 'add' 'add_ln7_537' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5353 [1/1] (0.00ns)   --->   "%a_addr_538 = getelementptr [1024 x i32]* %a, i64 0, i64 538" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5353 'getelementptr' 'a_addr_538' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5354 [2/2] (3.25ns)   --->   "%a_load_538 = load i32* %a_addr_538, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5354 'load' 'a_load_538' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_270 : Operation 5355 [1/1] (0.00ns)   --->   "%b_addr_538 = getelementptr [1024 x i32]* %b, i64 0, i64 538" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5355 'getelementptr' 'b_addr_538' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5356 [2/2] (3.25ns)   --->   "%b_load_538 = load i32* %b_addr_538, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5356 'load' 'b_load_538' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_270 : Operation 5357 [1/1] (0.00ns)   --->   "%a_addr_539 = getelementptr [1024 x i32]* %a, i64 0, i64 539" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5357 'getelementptr' 'a_addr_539' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5358 [2/2] (3.25ns)   --->   "%a_load_539 = load i32* %a_addr_539, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5358 'load' 'a_load_539' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_270 : Operation 5359 [1/1] (0.00ns)   --->   "%b_addr_539 = getelementptr [1024 x i32]* %b, i64 0, i64 539" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5359 'getelementptr' 'b_addr_539' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5360 [2/2] (3.25ns)   --->   "%b_load_539 = load i32* %b_addr_539, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5360 'load' 'b_load_539' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 271 <SV = 270> <Delay = 5.80>
ST_271 : Operation 5361 [1/1] (0.00ns)   --->   "%c_addr_536 = getelementptr [1024 x i32]* %c, i64 0, i64 536" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5361 'getelementptr' 'c_addr_536' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 5362 [1/1] (3.25ns)   --->   "store i32 %add_ln7_536, i32* %c_addr_536, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5362 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_271 : Operation 5363 [1/1] (0.00ns)   --->   "%c_addr_537 = getelementptr [1024 x i32]* %c, i64 0, i64 537" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5363 'getelementptr' 'c_addr_537' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 5364 [1/1] (3.25ns)   --->   "store i32 %add_ln7_537, i32* %c_addr_537, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5364 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_271 : Operation 5365 [1/2] (3.25ns)   --->   "%a_load_538 = load i32* %a_addr_538, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5365 'load' 'a_load_538' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_271 : Operation 5366 [1/2] (3.25ns)   --->   "%b_load_538 = load i32* %b_addr_538, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5366 'load' 'b_load_538' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_271 : Operation 5367 [1/1] (2.55ns)   --->   "%add_ln7_538 = add nsw i32 %a_load_538, %b_load_538" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5367 'add' 'add_ln7_538' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 5368 [1/2] (3.25ns)   --->   "%a_load_539 = load i32* %a_addr_539, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5368 'load' 'a_load_539' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_271 : Operation 5369 [1/2] (3.25ns)   --->   "%b_load_539 = load i32* %b_addr_539, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5369 'load' 'b_load_539' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_271 : Operation 5370 [1/1] (2.55ns)   --->   "%add_ln7_539 = add nsw i32 %a_load_539, %b_load_539" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5370 'add' 'add_ln7_539' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 5371 [1/1] (0.00ns)   --->   "%a_addr_540 = getelementptr [1024 x i32]* %a, i64 0, i64 540" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5371 'getelementptr' 'a_addr_540' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 5372 [2/2] (3.25ns)   --->   "%a_load_540 = load i32* %a_addr_540, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5372 'load' 'a_load_540' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_271 : Operation 5373 [1/1] (0.00ns)   --->   "%b_addr_540 = getelementptr [1024 x i32]* %b, i64 0, i64 540" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5373 'getelementptr' 'b_addr_540' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 5374 [2/2] (3.25ns)   --->   "%b_load_540 = load i32* %b_addr_540, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5374 'load' 'b_load_540' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_271 : Operation 5375 [1/1] (0.00ns)   --->   "%a_addr_541 = getelementptr [1024 x i32]* %a, i64 0, i64 541" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5375 'getelementptr' 'a_addr_541' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 5376 [2/2] (3.25ns)   --->   "%a_load_541 = load i32* %a_addr_541, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5376 'load' 'a_load_541' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_271 : Operation 5377 [1/1] (0.00ns)   --->   "%b_addr_541 = getelementptr [1024 x i32]* %b, i64 0, i64 541" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5377 'getelementptr' 'b_addr_541' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 5378 [2/2] (3.25ns)   --->   "%b_load_541 = load i32* %b_addr_541, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5378 'load' 'b_load_541' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 272 <SV = 271> <Delay = 5.80>
ST_272 : Operation 5379 [1/1] (0.00ns)   --->   "%c_addr_538 = getelementptr [1024 x i32]* %c, i64 0, i64 538" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5379 'getelementptr' 'c_addr_538' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 5380 [1/1] (3.25ns)   --->   "store i32 %add_ln7_538, i32* %c_addr_538, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5380 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_272 : Operation 5381 [1/1] (0.00ns)   --->   "%c_addr_539 = getelementptr [1024 x i32]* %c, i64 0, i64 539" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5381 'getelementptr' 'c_addr_539' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 5382 [1/1] (3.25ns)   --->   "store i32 %add_ln7_539, i32* %c_addr_539, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5382 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_272 : Operation 5383 [1/2] (3.25ns)   --->   "%a_load_540 = load i32* %a_addr_540, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5383 'load' 'a_load_540' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_272 : Operation 5384 [1/2] (3.25ns)   --->   "%b_load_540 = load i32* %b_addr_540, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5384 'load' 'b_load_540' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_272 : Operation 5385 [1/1] (2.55ns)   --->   "%add_ln7_540 = add nsw i32 %a_load_540, %b_load_540" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5385 'add' 'add_ln7_540' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 5386 [1/2] (3.25ns)   --->   "%a_load_541 = load i32* %a_addr_541, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5386 'load' 'a_load_541' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_272 : Operation 5387 [1/2] (3.25ns)   --->   "%b_load_541 = load i32* %b_addr_541, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5387 'load' 'b_load_541' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_272 : Operation 5388 [1/1] (2.55ns)   --->   "%add_ln7_541 = add nsw i32 %a_load_541, %b_load_541" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5388 'add' 'add_ln7_541' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 5389 [1/1] (0.00ns)   --->   "%a_addr_542 = getelementptr [1024 x i32]* %a, i64 0, i64 542" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5389 'getelementptr' 'a_addr_542' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 5390 [2/2] (3.25ns)   --->   "%a_load_542 = load i32* %a_addr_542, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5390 'load' 'a_load_542' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_272 : Operation 5391 [1/1] (0.00ns)   --->   "%b_addr_542 = getelementptr [1024 x i32]* %b, i64 0, i64 542" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5391 'getelementptr' 'b_addr_542' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 5392 [2/2] (3.25ns)   --->   "%b_load_542 = load i32* %b_addr_542, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5392 'load' 'b_load_542' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_272 : Operation 5393 [1/1] (0.00ns)   --->   "%a_addr_543 = getelementptr [1024 x i32]* %a, i64 0, i64 543" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5393 'getelementptr' 'a_addr_543' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 5394 [2/2] (3.25ns)   --->   "%a_load_543 = load i32* %a_addr_543, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5394 'load' 'a_load_543' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_272 : Operation 5395 [1/1] (0.00ns)   --->   "%b_addr_543 = getelementptr [1024 x i32]* %b, i64 0, i64 543" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5395 'getelementptr' 'b_addr_543' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 5396 [2/2] (3.25ns)   --->   "%b_load_543 = load i32* %b_addr_543, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5396 'load' 'b_load_543' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 273 <SV = 272> <Delay = 5.80>
ST_273 : Operation 5397 [1/1] (0.00ns)   --->   "%c_addr_540 = getelementptr [1024 x i32]* %c, i64 0, i64 540" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5397 'getelementptr' 'c_addr_540' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 5398 [1/1] (3.25ns)   --->   "store i32 %add_ln7_540, i32* %c_addr_540, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5398 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_273 : Operation 5399 [1/1] (0.00ns)   --->   "%c_addr_541 = getelementptr [1024 x i32]* %c, i64 0, i64 541" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5399 'getelementptr' 'c_addr_541' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 5400 [1/1] (3.25ns)   --->   "store i32 %add_ln7_541, i32* %c_addr_541, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5400 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_273 : Operation 5401 [1/2] (3.25ns)   --->   "%a_load_542 = load i32* %a_addr_542, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5401 'load' 'a_load_542' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_273 : Operation 5402 [1/2] (3.25ns)   --->   "%b_load_542 = load i32* %b_addr_542, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5402 'load' 'b_load_542' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_273 : Operation 5403 [1/1] (2.55ns)   --->   "%add_ln7_542 = add nsw i32 %a_load_542, %b_load_542" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5403 'add' 'add_ln7_542' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 5404 [1/2] (3.25ns)   --->   "%a_load_543 = load i32* %a_addr_543, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5404 'load' 'a_load_543' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_273 : Operation 5405 [1/2] (3.25ns)   --->   "%b_load_543 = load i32* %b_addr_543, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5405 'load' 'b_load_543' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_273 : Operation 5406 [1/1] (2.55ns)   --->   "%add_ln7_543 = add nsw i32 %a_load_543, %b_load_543" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5406 'add' 'add_ln7_543' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 5407 [1/1] (0.00ns)   --->   "%a_addr_544 = getelementptr [1024 x i32]* %a, i64 0, i64 544" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5407 'getelementptr' 'a_addr_544' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 5408 [2/2] (3.25ns)   --->   "%a_load_544 = load i32* %a_addr_544, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5408 'load' 'a_load_544' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_273 : Operation 5409 [1/1] (0.00ns)   --->   "%b_addr_544 = getelementptr [1024 x i32]* %b, i64 0, i64 544" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5409 'getelementptr' 'b_addr_544' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 5410 [2/2] (3.25ns)   --->   "%b_load_544 = load i32* %b_addr_544, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5410 'load' 'b_load_544' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_273 : Operation 5411 [1/1] (0.00ns)   --->   "%a_addr_545 = getelementptr [1024 x i32]* %a, i64 0, i64 545" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5411 'getelementptr' 'a_addr_545' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 5412 [2/2] (3.25ns)   --->   "%a_load_545 = load i32* %a_addr_545, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5412 'load' 'a_load_545' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_273 : Operation 5413 [1/1] (0.00ns)   --->   "%b_addr_545 = getelementptr [1024 x i32]* %b, i64 0, i64 545" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5413 'getelementptr' 'b_addr_545' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 5414 [2/2] (3.25ns)   --->   "%b_load_545 = load i32* %b_addr_545, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5414 'load' 'b_load_545' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 274 <SV = 273> <Delay = 5.80>
ST_274 : Operation 5415 [1/1] (0.00ns)   --->   "%c_addr_542 = getelementptr [1024 x i32]* %c, i64 0, i64 542" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5415 'getelementptr' 'c_addr_542' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 5416 [1/1] (3.25ns)   --->   "store i32 %add_ln7_542, i32* %c_addr_542, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5416 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_274 : Operation 5417 [1/1] (0.00ns)   --->   "%c_addr_543 = getelementptr [1024 x i32]* %c, i64 0, i64 543" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5417 'getelementptr' 'c_addr_543' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 5418 [1/1] (3.25ns)   --->   "store i32 %add_ln7_543, i32* %c_addr_543, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5418 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_274 : Operation 5419 [1/2] (3.25ns)   --->   "%a_load_544 = load i32* %a_addr_544, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5419 'load' 'a_load_544' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_274 : Operation 5420 [1/2] (3.25ns)   --->   "%b_load_544 = load i32* %b_addr_544, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5420 'load' 'b_load_544' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_274 : Operation 5421 [1/1] (2.55ns)   --->   "%add_ln7_544 = add nsw i32 %a_load_544, %b_load_544" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5421 'add' 'add_ln7_544' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 5422 [1/2] (3.25ns)   --->   "%a_load_545 = load i32* %a_addr_545, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5422 'load' 'a_load_545' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_274 : Operation 5423 [1/2] (3.25ns)   --->   "%b_load_545 = load i32* %b_addr_545, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5423 'load' 'b_load_545' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_274 : Operation 5424 [1/1] (2.55ns)   --->   "%add_ln7_545 = add nsw i32 %a_load_545, %b_load_545" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5424 'add' 'add_ln7_545' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 5425 [1/1] (0.00ns)   --->   "%a_addr_546 = getelementptr [1024 x i32]* %a, i64 0, i64 546" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5425 'getelementptr' 'a_addr_546' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 5426 [2/2] (3.25ns)   --->   "%a_load_546 = load i32* %a_addr_546, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5426 'load' 'a_load_546' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_274 : Operation 5427 [1/1] (0.00ns)   --->   "%b_addr_546 = getelementptr [1024 x i32]* %b, i64 0, i64 546" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5427 'getelementptr' 'b_addr_546' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 5428 [2/2] (3.25ns)   --->   "%b_load_546 = load i32* %b_addr_546, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5428 'load' 'b_load_546' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_274 : Operation 5429 [1/1] (0.00ns)   --->   "%a_addr_547 = getelementptr [1024 x i32]* %a, i64 0, i64 547" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5429 'getelementptr' 'a_addr_547' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 5430 [2/2] (3.25ns)   --->   "%a_load_547 = load i32* %a_addr_547, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5430 'load' 'a_load_547' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_274 : Operation 5431 [1/1] (0.00ns)   --->   "%b_addr_547 = getelementptr [1024 x i32]* %b, i64 0, i64 547" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5431 'getelementptr' 'b_addr_547' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 5432 [2/2] (3.25ns)   --->   "%b_load_547 = load i32* %b_addr_547, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5432 'load' 'b_load_547' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 275 <SV = 274> <Delay = 5.80>
ST_275 : Operation 5433 [1/1] (0.00ns)   --->   "%c_addr_544 = getelementptr [1024 x i32]* %c, i64 0, i64 544" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5433 'getelementptr' 'c_addr_544' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 5434 [1/1] (3.25ns)   --->   "store i32 %add_ln7_544, i32* %c_addr_544, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5434 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_275 : Operation 5435 [1/1] (0.00ns)   --->   "%c_addr_545 = getelementptr [1024 x i32]* %c, i64 0, i64 545" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5435 'getelementptr' 'c_addr_545' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 5436 [1/1] (3.25ns)   --->   "store i32 %add_ln7_545, i32* %c_addr_545, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5436 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_275 : Operation 5437 [1/2] (3.25ns)   --->   "%a_load_546 = load i32* %a_addr_546, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5437 'load' 'a_load_546' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_275 : Operation 5438 [1/2] (3.25ns)   --->   "%b_load_546 = load i32* %b_addr_546, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5438 'load' 'b_load_546' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_275 : Operation 5439 [1/1] (2.55ns)   --->   "%add_ln7_546 = add nsw i32 %a_load_546, %b_load_546" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5439 'add' 'add_ln7_546' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 5440 [1/2] (3.25ns)   --->   "%a_load_547 = load i32* %a_addr_547, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5440 'load' 'a_load_547' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_275 : Operation 5441 [1/2] (3.25ns)   --->   "%b_load_547 = load i32* %b_addr_547, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5441 'load' 'b_load_547' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_275 : Operation 5442 [1/1] (2.55ns)   --->   "%add_ln7_547 = add nsw i32 %a_load_547, %b_load_547" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5442 'add' 'add_ln7_547' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 5443 [1/1] (0.00ns)   --->   "%a_addr_548 = getelementptr [1024 x i32]* %a, i64 0, i64 548" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5443 'getelementptr' 'a_addr_548' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 5444 [2/2] (3.25ns)   --->   "%a_load_548 = load i32* %a_addr_548, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5444 'load' 'a_load_548' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_275 : Operation 5445 [1/1] (0.00ns)   --->   "%b_addr_548 = getelementptr [1024 x i32]* %b, i64 0, i64 548" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5445 'getelementptr' 'b_addr_548' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 5446 [2/2] (3.25ns)   --->   "%b_load_548 = load i32* %b_addr_548, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5446 'load' 'b_load_548' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_275 : Operation 5447 [1/1] (0.00ns)   --->   "%a_addr_549 = getelementptr [1024 x i32]* %a, i64 0, i64 549" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5447 'getelementptr' 'a_addr_549' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 5448 [2/2] (3.25ns)   --->   "%a_load_549 = load i32* %a_addr_549, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5448 'load' 'a_load_549' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_275 : Operation 5449 [1/1] (0.00ns)   --->   "%b_addr_549 = getelementptr [1024 x i32]* %b, i64 0, i64 549" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5449 'getelementptr' 'b_addr_549' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 5450 [2/2] (3.25ns)   --->   "%b_load_549 = load i32* %b_addr_549, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5450 'load' 'b_load_549' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 276 <SV = 275> <Delay = 5.80>
ST_276 : Operation 5451 [1/1] (0.00ns)   --->   "%c_addr_546 = getelementptr [1024 x i32]* %c, i64 0, i64 546" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5451 'getelementptr' 'c_addr_546' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 5452 [1/1] (3.25ns)   --->   "store i32 %add_ln7_546, i32* %c_addr_546, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5452 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_276 : Operation 5453 [1/1] (0.00ns)   --->   "%c_addr_547 = getelementptr [1024 x i32]* %c, i64 0, i64 547" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5453 'getelementptr' 'c_addr_547' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 5454 [1/1] (3.25ns)   --->   "store i32 %add_ln7_547, i32* %c_addr_547, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5454 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_276 : Operation 5455 [1/2] (3.25ns)   --->   "%a_load_548 = load i32* %a_addr_548, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5455 'load' 'a_load_548' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_276 : Operation 5456 [1/2] (3.25ns)   --->   "%b_load_548 = load i32* %b_addr_548, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5456 'load' 'b_load_548' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_276 : Operation 5457 [1/1] (2.55ns)   --->   "%add_ln7_548 = add nsw i32 %a_load_548, %b_load_548" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5457 'add' 'add_ln7_548' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 5458 [1/2] (3.25ns)   --->   "%a_load_549 = load i32* %a_addr_549, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5458 'load' 'a_load_549' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_276 : Operation 5459 [1/2] (3.25ns)   --->   "%b_load_549 = load i32* %b_addr_549, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5459 'load' 'b_load_549' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_276 : Operation 5460 [1/1] (2.55ns)   --->   "%add_ln7_549 = add nsw i32 %a_load_549, %b_load_549" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5460 'add' 'add_ln7_549' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 5461 [1/1] (0.00ns)   --->   "%a_addr_550 = getelementptr [1024 x i32]* %a, i64 0, i64 550" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5461 'getelementptr' 'a_addr_550' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 5462 [2/2] (3.25ns)   --->   "%a_load_550 = load i32* %a_addr_550, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5462 'load' 'a_load_550' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_276 : Operation 5463 [1/1] (0.00ns)   --->   "%b_addr_550 = getelementptr [1024 x i32]* %b, i64 0, i64 550" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5463 'getelementptr' 'b_addr_550' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 5464 [2/2] (3.25ns)   --->   "%b_load_550 = load i32* %b_addr_550, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5464 'load' 'b_load_550' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_276 : Operation 5465 [1/1] (0.00ns)   --->   "%a_addr_551 = getelementptr [1024 x i32]* %a, i64 0, i64 551" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5465 'getelementptr' 'a_addr_551' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 5466 [2/2] (3.25ns)   --->   "%a_load_551 = load i32* %a_addr_551, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5466 'load' 'a_load_551' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_276 : Operation 5467 [1/1] (0.00ns)   --->   "%b_addr_551 = getelementptr [1024 x i32]* %b, i64 0, i64 551" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5467 'getelementptr' 'b_addr_551' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 5468 [2/2] (3.25ns)   --->   "%b_load_551 = load i32* %b_addr_551, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5468 'load' 'b_load_551' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 277 <SV = 276> <Delay = 5.80>
ST_277 : Operation 5469 [1/1] (0.00ns)   --->   "%c_addr_548 = getelementptr [1024 x i32]* %c, i64 0, i64 548" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5469 'getelementptr' 'c_addr_548' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 5470 [1/1] (3.25ns)   --->   "store i32 %add_ln7_548, i32* %c_addr_548, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5470 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_277 : Operation 5471 [1/1] (0.00ns)   --->   "%c_addr_549 = getelementptr [1024 x i32]* %c, i64 0, i64 549" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5471 'getelementptr' 'c_addr_549' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 5472 [1/1] (3.25ns)   --->   "store i32 %add_ln7_549, i32* %c_addr_549, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5472 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_277 : Operation 5473 [1/2] (3.25ns)   --->   "%a_load_550 = load i32* %a_addr_550, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5473 'load' 'a_load_550' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_277 : Operation 5474 [1/2] (3.25ns)   --->   "%b_load_550 = load i32* %b_addr_550, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5474 'load' 'b_load_550' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_277 : Operation 5475 [1/1] (2.55ns)   --->   "%add_ln7_550 = add nsw i32 %a_load_550, %b_load_550" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5475 'add' 'add_ln7_550' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 5476 [1/2] (3.25ns)   --->   "%a_load_551 = load i32* %a_addr_551, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5476 'load' 'a_load_551' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_277 : Operation 5477 [1/2] (3.25ns)   --->   "%b_load_551 = load i32* %b_addr_551, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5477 'load' 'b_load_551' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_277 : Operation 5478 [1/1] (2.55ns)   --->   "%add_ln7_551 = add nsw i32 %a_load_551, %b_load_551" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5478 'add' 'add_ln7_551' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 5479 [1/1] (0.00ns)   --->   "%a_addr_552 = getelementptr [1024 x i32]* %a, i64 0, i64 552" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5479 'getelementptr' 'a_addr_552' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 5480 [2/2] (3.25ns)   --->   "%a_load_552 = load i32* %a_addr_552, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5480 'load' 'a_load_552' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_277 : Operation 5481 [1/1] (0.00ns)   --->   "%b_addr_552 = getelementptr [1024 x i32]* %b, i64 0, i64 552" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5481 'getelementptr' 'b_addr_552' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 5482 [2/2] (3.25ns)   --->   "%b_load_552 = load i32* %b_addr_552, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5482 'load' 'b_load_552' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_277 : Operation 5483 [1/1] (0.00ns)   --->   "%a_addr_553 = getelementptr [1024 x i32]* %a, i64 0, i64 553" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5483 'getelementptr' 'a_addr_553' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 5484 [2/2] (3.25ns)   --->   "%a_load_553 = load i32* %a_addr_553, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5484 'load' 'a_load_553' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_277 : Operation 5485 [1/1] (0.00ns)   --->   "%b_addr_553 = getelementptr [1024 x i32]* %b, i64 0, i64 553" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5485 'getelementptr' 'b_addr_553' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 5486 [2/2] (3.25ns)   --->   "%b_load_553 = load i32* %b_addr_553, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5486 'load' 'b_load_553' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 278 <SV = 277> <Delay = 5.80>
ST_278 : Operation 5487 [1/1] (0.00ns)   --->   "%c_addr_550 = getelementptr [1024 x i32]* %c, i64 0, i64 550" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5487 'getelementptr' 'c_addr_550' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 5488 [1/1] (3.25ns)   --->   "store i32 %add_ln7_550, i32* %c_addr_550, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5488 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_278 : Operation 5489 [1/1] (0.00ns)   --->   "%c_addr_551 = getelementptr [1024 x i32]* %c, i64 0, i64 551" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5489 'getelementptr' 'c_addr_551' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 5490 [1/1] (3.25ns)   --->   "store i32 %add_ln7_551, i32* %c_addr_551, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5490 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_278 : Operation 5491 [1/2] (3.25ns)   --->   "%a_load_552 = load i32* %a_addr_552, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5491 'load' 'a_load_552' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_278 : Operation 5492 [1/2] (3.25ns)   --->   "%b_load_552 = load i32* %b_addr_552, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5492 'load' 'b_load_552' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_278 : Operation 5493 [1/1] (2.55ns)   --->   "%add_ln7_552 = add nsw i32 %a_load_552, %b_load_552" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5493 'add' 'add_ln7_552' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 5494 [1/2] (3.25ns)   --->   "%a_load_553 = load i32* %a_addr_553, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5494 'load' 'a_load_553' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_278 : Operation 5495 [1/2] (3.25ns)   --->   "%b_load_553 = load i32* %b_addr_553, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5495 'load' 'b_load_553' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_278 : Operation 5496 [1/1] (2.55ns)   --->   "%add_ln7_553 = add nsw i32 %a_load_553, %b_load_553" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5496 'add' 'add_ln7_553' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 5497 [1/1] (0.00ns)   --->   "%a_addr_554 = getelementptr [1024 x i32]* %a, i64 0, i64 554" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5497 'getelementptr' 'a_addr_554' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 5498 [2/2] (3.25ns)   --->   "%a_load_554 = load i32* %a_addr_554, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5498 'load' 'a_load_554' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_278 : Operation 5499 [1/1] (0.00ns)   --->   "%b_addr_554 = getelementptr [1024 x i32]* %b, i64 0, i64 554" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5499 'getelementptr' 'b_addr_554' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 5500 [2/2] (3.25ns)   --->   "%b_load_554 = load i32* %b_addr_554, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5500 'load' 'b_load_554' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_278 : Operation 5501 [1/1] (0.00ns)   --->   "%a_addr_555 = getelementptr [1024 x i32]* %a, i64 0, i64 555" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5501 'getelementptr' 'a_addr_555' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 5502 [2/2] (3.25ns)   --->   "%a_load_555 = load i32* %a_addr_555, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5502 'load' 'a_load_555' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_278 : Operation 5503 [1/1] (0.00ns)   --->   "%b_addr_555 = getelementptr [1024 x i32]* %b, i64 0, i64 555" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5503 'getelementptr' 'b_addr_555' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 5504 [2/2] (3.25ns)   --->   "%b_load_555 = load i32* %b_addr_555, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5504 'load' 'b_load_555' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 279 <SV = 278> <Delay = 5.80>
ST_279 : Operation 5505 [1/1] (0.00ns)   --->   "%c_addr_552 = getelementptr [1024 x i32]* %c, i64 0, i64 552" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5505 'getelementptr' 'c_addr_552' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 5506 [1/1] (3.25ns)   --->   "store i32 %add_ln7_552, i32* %c_addr_552, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5506 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_279 : Operation 5507 [1/1] (0.00ns)   --->   "%c_addr_553 = getelementptr [1024 x i32]* %c, i64 0, i64 553" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5507 'getelementptr' 'c_addr_553' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 5508 [1/1] (3.25ns)   --->   "store i32 %add_ln7_553, i32* %c_addr_553, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5508 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_279 : Operation 5509 [1/2] (3.25ns)   --->   "%a_load_554 = load i32* %a_addr_554, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5509 'load' 'a_load_554' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_279 : Operation 5510 [1/2] (3.25ns)   --->   "%b_load_554 = load i32* %b_addr_554, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5510 'load' 'b_load_554' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_279 : Operation 5511 [1/1] (2.55ns)   --->   "%add_ln7_554 = add nsw i32 %a_load_554, %b_load_554" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5511 'add' 'add_ln7_554' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 5512 [1/2] (3.25ns)   --->   "%a_load_555 = load i32* %a_addr_555, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5512 'load' 'a_load_555' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_279 : Operation 5513 [1/2] (3.25ns)   --->   "%b_load_555 = load i32* %b_addr_555, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5513 'load' 'b_load_555' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_279 : Operation 5514 [1/1] (2.55ns)   --->   "%add_ln7_555 = add nsw i32 %a_load_555, %b_load_555" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5514 'add' 'add_ln7_555' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 5515 [1/1] (0.00ns)   --->   "%a_addr_556 = getelementptr [1024 x i32]* %a, i64 0, i64 556" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5515 'getelementptr' 'a_addr_556' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 5516 [2/2] (3.25ns)   --->   "%a_load_556 = load i32* %a_addr_556, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5516 'load' 'a_load_556' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_279 : Operation 5517 [1/1] (0.00ns)   --->   "%b_addr_556 = getelementptr [1024 x i32]* %b, i64 0, i64 556" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5517 'getelementptr' 'b_addr_556' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 5518 [2/2] (3.25ns)   --->   "%b_load_556 = load i32* %b_addr_556, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5518 'load' 'b_load_556' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_279 : Operation 5519 [1/1] (0.00ns)   --->   "%a_addr_557 = getelementptr [1024 x i32]* %a, i64 0, i64 557" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5519 'getelementptr' 'a_addr_557' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 5520 [2/2] (3.25ns)   --->   "%a_load_557 = load i32* %a_addr_557, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5520 'load' 'a_load_557' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_279 : Operation 5521 [1/1] (0.00ns)   --->   "%b_addr_557 = getelementptr [1024 x i32]* %b, i64 0, i64 557" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5521 'getelementptr' 'b_addr_557' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 5522 [2/2] (3.25ns)   --->   "%b_load_557 = load i32* %b_addr_557, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5522 'load' 'b_load_557' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 280 <SV = 279> <Delay = 5.80>
ST_280 : Operation 5523 [1/1] (0.00ns)   --->   "%c_addr_554 = getelementptr [1024 x i32]* %c, i64 0, i64 554" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5523 'getelementptr' 'c_addr_554' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 5524 [1/1] (3.25ns)   --->   "store i32 %add_ln7_554, i32* %c_addr_554, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5524 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_280 : Operation 5525 [1/1] (0.00ns)   --->   "%c_addr_555 = getelementptr [1024 x i32]* %c, i64 0, i64 555" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5525 'getelementptr' 'c_addr_555' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 5526 [1/1] (3.25ns)   --->   "store i32 %add_ln7_555, i32* %c_addr_555, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5526 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_280 : Operation 5527 [1/2] (3.25ns)   --->   "%a_load_556 = load i32* %a_addr_556, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5527 'load' 'a_load_556' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_280 : Operation 5528 [1/2] (3.25ns)   --->   "%b_load_556 = load i32* %b_addr_556, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5528 'load' 'b_load_556' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_280 : Operation 5529 [1/1] (2.55ns)   --->   "%add_ln7_556 = add nsw i32 %a_load_556, %b_load_556" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5529 'add' 'add_ln7_556' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 5530 [1/2] (3.25ns)   --->   "%a_load_557 = load i32* %a_addr_557, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5530 'load' 'a_load_557' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_280 : Operation 5531 [1/2] (3.25ns)   --->   "%b_load_557 = load i32* %b_addr_557, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5531 'load' 'b_load_557' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_280 : Operation 5532 [1/1] (2.55ns)   --->   "%add_ln7_557 = add nsw i32 %a_load_557, %b_load_557" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5532 'add' 'add_ln7_557' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 5533 [1/1] (0.00ns)   --->   "%a_addr_558 = getelementptr [1024 x i32]* %a, i64 0, i64 558" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5533 'getelementptr' 'a_addr_558' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 5534 [2/2] (3.25ns)   --->   "%a_load_558 = load i32* %a_addr_558, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5534 'load' 'a_load_558' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_280 : Operation 5535 [1/1] (0.00ns)   --->   "%b_addr_558 = getelementptr [1024 x i32]* %b, i64 0, i64 558" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5535 'getelementptr' 'b_addr_558' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 5536 [2/2] (3.25ns)   --->   "%b_load_558 = load i32* %b_addr_558, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5536 'load' 'b_load_558' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_280 : Operation 5537 [1/1] (0.00ns)   --->   "%a_addr_559 = getelementptr [1024 x i32]* %a, i64 0, i64 559" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5537 'getelementptr' 'a_addr_559' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 5538 [2/2] (3.25ns)   --->   "%a_load_559 = load i32* %a_addr_559, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5538 'load' 'a_load_559' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_280 : Operation 5539 [1/1] (0.00ns)   --->   "%b_addr_559 = getelementptr [1024 x i32]* %b, i64 0, i64 559" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5539 'getelementptr' 'b_addr_559' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 5540 [2/2] (3.25ns)   --->   "%b_load_559 = load i32* %b_addr_559, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5540 'load' 'b_load_559' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 281 <SV = 280> <Delay = 5.80>
ST_281 : Operation 5541 [1/1] (0.00ns)   --->   "%c_addr_556 = getelementptr [1024 x i32]* %c, i64 0, i64 556" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5541 'getelementptr' 'c_addr_556' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 5542 [1/1] (3.25ns)   --->   "store i32 %add_ln7_556, i32* %c_addr_556, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5542 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_281 : Operation 5543 [1/1] (0.00ns)   --->   "%c_addr_557 = getelementptr [1024 x i32]* %c, i64 0, i64 557" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5543 'getelementptr' 'c_addr_557' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 5544 [1/1] (3.25ns)   --->   "store i32 %add_ln7_557, i32* %c_addr_557, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5544 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_281 : Operation 5545 [1/2] (3.25ns)   --->   "%a_load_558 = load i32* %a_addr_558, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5545 'load' 'a_load_558' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_281 : Operation 5546 [1/2] (3.25ns)   --->   "%b_load_558 = load i32* %b_addr_558, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5546 'load' 'b_load_558' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_281 : Operation 5547 [1/1] (2.55ns)   --->   "%add_ln7_558 = add nsw i32 %a_load_558, %b_load_558" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5547 'add' 'add_ln7_558' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 5548 [1/2] (3.25ns)   --->   "%a_load_559 = load i32* %a_addr_559, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5548 'load' 'a_load_559' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_281 : Operation 5549 [1/2] (3.25ns)   --->   "%b_load_559 = load i32* %b_addr_559, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5549 'load' 'b_load_559' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_281 : Operation 5550 [1/1] (2.55ns)   --->   "%add_ln7_559 = add nsw i32 %a_load_559, %b_load_559" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5550 'add' 'add_ln7_559' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 5551 [1/1] (0.00ns)   --->   "%a_addr_560 = getelementptr [1024 x i32]* %a, i64 0, i64 560" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5551 'getelementptr' 'a_addr_560' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 5552 [2/2] (3.25ns)   --->   "%a_load_560 = load i32* %a_addr_560, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5552 'load' 'a_load_560' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_281 : Operation 5553 [1/1] (0.00ns)   --->   "%b_addr_560 = getelementptr [1024 x i32]* %b, i64 0, i64 560" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5553 'getelementptr' 'b_addr_560' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 5554 [2/2] (3.25ns)   --->   "%b_load_560 = load i32* %b_addr_560, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5554 'load' 'b_load_560' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_281 : Operation 5555 [1/1] (0.00ns)   --->   "%a_addr_561 = getelementptr [1024 x i32]* %a, i64 0, i64 561" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5555 'getelementptr' 'a_addr_561' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 5556 [2/2] (3.25ns)   --->   "%a_load_561 = load i32* %a_addr_561, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5556 'load' 'a_load_561' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_281 : Operation 5557 [1/1] (0.00ns)   --->   "%b_addr_561 = getelementptr [1024 x i32]* %b, i64 0, i64 561" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5557 'getelementptr' 'b_addr_561' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 5558 [2/2] (3.25ns)   --->   "%b_load_561 = load i32* %b_addr_561, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5558 'load' 'b_load_561' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 282 <SV = 281> <Delay = 5.80>
ST_282 : Operation 5559 [1/1] (0.00ns)   --->   "%c_addr_558 = getelementptr [1024 x i32]* %c, i64 0, i64 558" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5559 'getelementptr' 'c_addr_558' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 5560 [1/1] (3.25ns)   --->   "store i32 %add_ln7_558, i32* %c_addr_558, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5560 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_282 : Operation 5561 [1/1] (0.00ns)   --->   "%c_addr_559 = getelementptr [1024 x i32]* %c, i64 0, i64 559" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5561 'getelementptr' 'c_addr_559' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 5562 [1/1] (3.25ns)   --->   "store i32 %add_ln7_559, i32* %c_addr_559, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5562 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_282 : Operation 5563 [1/2] (3.25ns)   --->   "%a_load_560 = load i32* %a_addr_560, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5563 'load' 'a_load_560' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_282 : Operation 5564 [1/2] (3.25ns)   --->   "%b_load_560 = load i32* %b_addr_560, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5564 'load' 'b_load_560' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_282 : Operation 5565 [1/1] (2.55ns)   --->   "%add_ln7_560 = add nsw i32 %a_load_560, %b_load_560" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5565 'add' 'add_ln7_560' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 5566 [1/2] (3.25ns)   --->   "%a_load_561 = load i32* %a_addr_561, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5566 'load' 'a_load_561' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_282 : Operation 5567 [1/2] (3.25ns)   --->   "%b_load_561 = load i32* %b_addr_561, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5567 'load' 'b_load_561' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_282 : Operation 5568 [1/1] (2.55ns)   --->   "%add_ln7_561 = add nsw i32 %a_load_561, %b_load_561" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5568 'add' 'add_ln7_561' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 5569 [1/1] (0.00ns)   --->   "%a_addr_562 = getelementptr [1024 x i32]* %a, i64 0, i64 562" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5569 'getelementptr' 'a_addr_562' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 5570 [2/2] (3.25ns)   --->   "%a_load_562 = load i32* %a_addr_562, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5570 'load' 'a_load_562' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_282 : Operation 5571 [1/1] (0.00ns)   --->   "%b_addr_562 = getelementptr [1024 x i32]* %b, i64 0, i64 562" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5571 'getelementptr' 'b_addr_562' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 5572 [2/2] (3.25ns)   --->   "%b_load_562 = load i32* %b_addr_562, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5572 'load' 'b_load_562' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_282 : Operation 5573 [1/1] (0.00ns)   --->   "%a_addr_563 = getelementptr [1024 x i32]* %a, i64 0, i64 563" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5573 'getelementptr' 'a_addr_563' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 5574 [2/2] (3.25ns)   --->   "%a_load_563 = load i32* %a_addr_563, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5574 'load' 'a_load_563' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_282 : Operation 5575 [1/1] (0.00ns)   --->   "%b_addr_563 = getelementptr [1024 x i32]* %b, i64 0, i64 563" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5575 'getelementptr' 'b_addr_563' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 5576 [2/2] (3.25ns)   --->   "%b_load_563 = load i32* %b_addr_563, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5576 'load' 'b_load_563' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 283 <SV = 282> <Delay = 5.80>
ST_283 : Operation 5577 [1/1] (0.00ns)   --->   "%c_addr_560 = getelementptr [1024 x i32]* %c, i64 0, i64 560" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5577 'getelementptr' 'c_addr_560' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 5578 [1/1] (3.25ns)   --->   "store i32 %add_ln7_560, i32* %c_addr_560, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5578 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_283 : Operation 5579 [1/1] (0.00ns)   --->   "%c_addr_561 = getelementptr [1024 x i32]* %c, i64 0, i64 561" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5579 'getelementptr' 'c_addr_561' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 5580 [1/1] (3.25ns)   --->   "store i32 %add_ln7_561, i32* %c_addr_561, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5580 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_283 : Operation 5581 [1/2] (3.25ns)   --->   "%a_load_562 = load i32* %a_addr_562, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5581 'load' 'a_load_562' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_283 : Operation 5582 [1/2] (3.25ns)   --->   "%b_load_562 = load i32* %b_addr_562, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5582 'load' 'b_load_562' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_283 : Operation 5583 [1/1] (2.55ns)   --->   "%add_ln7_562 = add nsw i32 %a_load_562, %b_load_562" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5583 'add' 'add_ln7_562' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 5584 [1/2] (3.25ns)   --->   "%a_load_563 = load i32* %a_addr_563, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5584 'load' 'a_load_563' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_283 : Operation 5585 [1/2] (3.25ns)   --->   "%b_load_563 = load i32* %b_addr_563, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5585 'load' 'b_load_563' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_283 : Operation 5586 [1/1] (2.55ns)   --->   "%add_ln7_563 = add nsw i32 %a_load_563, %b_load_563" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5586 'add' 'add_ln7_563' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 5587 [1/1] (0.00ns)   --->   "%a_addr_564 = getelementptr [1024 x i32]* %a, i64 0, i64 564" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5587 'getelementptr' 'a_addr_564' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 5588 [2/2] (3.25ns)   --->   "%a_load_564 = load i32* %a_addr_564, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5588 'load' 'a_load_564' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_283 : Operation 5589 [1/1] (0.00ns)   --->   "%b_addr_564 = getelementptr [1024 x i32]* %b, i64 0, i64 564" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5589 'getelementptr' 'b_addr_564' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 5590 [2/2] (3.25ns)   --->   "%b_load_564 = load i32* %b_addr_564, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5590 'load' 'b_load_564' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_283 : Operation 5591 [1/1] (0.00ns)   --->   "%a_addr_565 = getelementptr [1024 x i32]* %a, i64 0, i64 565" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5591 'getelementptr' 'a_addr_565' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 5592 [2/2] (3.25ns)   --->   "%a_load_565 = load i32* %a_addr_565, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5592 'load' 'a_load_565' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_283 : Operation 5593 [1/1] (0.00ns)   --->   "%b_addr_565 = getelementptr [1024 x i32]* %b, i64 0, i64 565" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5593 'getelementptr' 'b_addr_565' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 5594 [2/2] (3.25ns)   --->   "%b_load_565 = load i32* %b_addr_565, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5594 'load' 'b_load_565' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 284 <SV = 283> <Delay = 5.80>
ST_284 : Operation 5595 [1/1] (0.00ns)   --->   "%c_addr_562 = getelementptr [1024 x i32]* %c, i64 0, i64 562" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5595 'getelementptr' 'c_addr_562' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 5596 [1/1] (3.25ns)   --->   "store i32 %add_ln7_562, i32* %c_addr_562, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5596 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_284 : Operation 5597 [1/1] (0.00ns)   --->   "%c_addr_563 = getelementptr [1024 x i32]* %c, i64 0, i64 563" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5597 'getelementptr' 'c_addr_563' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 5598 [1/1] (3.25ns)   --->   "store i32 %add_ln7_563, i32* %c_addr_563, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5598 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_284 : Operation 5599 [1/2] (3.25ns)   --->   "%a_load_564 = load i32* %a_addr_564, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5599 'load' 'a_load_564' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_284 : Operation 5600 [1/2] (3.25ns)   --->   "%b_load_564 = load i32* %b_addr_564, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5600 'load' 'b_load_564' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_284 : Operation 5601 [1/1] (2.55ns)   --->   "%add_ln7_564 = add nsw i32 %a_load_564, %b_load_564" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5601 'add' 'add_ln7_564' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 5602 [1/2] (3.25ns)   --->   "%a_load_565 = load i32* %a_addr_565, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5602 'load' 'a_load_565' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_284 : Operation 5603 [1/2] (3.25ns)   --->   "%b_load_565 = load i32* %b_addr_565, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5603 'load' 'b_load_565' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_284 : Operation 5604 [1/1] (2.55ns)   --->   "%add_ln7_565 = add nsw i32 %a_load_565, %b_load_565" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5604 'add' 'add_ln7_565' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 5605 [1/1] (0.00ns)   --->   "%a_addr_566 = getelementptr [1024 x i32]* %a, i64 0, i64 566" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5605 'getelementptr' 'a_addr_566' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 5606 [2/2] (3.25ns)   --->   "%a_load_566 = load i32* %a_addr_566, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5606 'load' 'a_load_566' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_284 : Operation 5607 [1/1] (0.00ns)   --->   "%b_addr_566 = getelementptr [1024 x i32]* %b, i64 0, i64 566" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5607 'getelementptr' 'b_addr_566' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 5608 [2/2] (3.25ns)   --->   "%b_load_566 = load i32* %b_addr_566, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5608 'load' 'b_load_566' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_284 : Operation 5609 [1/1] (0.00ns)   --->   "%a_addr_567 = getelementptr [1024 x i32]* %a, i64 0, i64 567" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5609 'getelementptr' 'a_addr_567' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 5610 [2/2] (3.25ns)   --->   "%a_load_567 = load i32* %a_addr_567, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5610 'load' 'a_load_567' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_284 : Operation 5611 [1/1] (0.00ns)   --->   "%b_addr_567 = getelementptr [1024 x i32]* %b, i64 0, i64 567" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5611 'getelementptr' 'b_addr_567' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 5612 [2/2] (3.25ns)   --->   "%b_load_567 = load i32* %b_addr_567, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5612 'load' 'b_load_567' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 285 <SV = 284> <Delay = 5.80>
ST_285 : Operation 5613 [1/1] (0.00ns)   --->   "%c_addr_564 = getelementptr [1024 x i32]* %c, i64 0, i64 564" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5613 'getelementptr' 'c_addr_564' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 5614 [1/1] (3.25ns)   --->   "store i32 %add_ln7_564, i32* %c_addr_564, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5614 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_285 : Operation 5615 [1/1] (0.00ns)   --->   "%c_addr_565 = getelementptr [1024 x i32]* %c, i64 0, i64 565" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5615 'getelementptr' 'c_addr_565' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 5616 [1/1] (3.25ns)   --->   "store i32 %add_ln7_565, i32* %c_addr_565, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5616 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_285 : Operation 5617 [1/2] (3.25ns)   --->   "%a_load_566 = load i32* %a_addr_566, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5617 'load' 'a_load_566' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_285 : Operation 5618 [1/2] (3.25ns)   --->   "%b_load_566 = load i32* %b_addr_566, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5618 'load' 'b_load_566' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_285 : Operation 5619 [1/1] (2.55ns)   --->   "%add_ln7_566 = add nsw i32 %a_load_566, %b_load_566" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5619 'add' 'add_ln7_566' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 5620 [1/2] (3.25ns)   --->   "%a_load_567 = load i32* %a_addr_567, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5620 'load' 'a_load_567' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_285 : Operation 5621 [1/2] (3.25ns)   --->   "%b_load_567 = load i32* %b_addr_567, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5621 'load' 'b_load_567' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_285 : Operation 5622 [1/1] (2.55ns)   --->   "%add_ln7_567 = add nsw i32 %a_load_567, %b_load_567" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5622 'add' 'add_ln7_567' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 5623 [1/1] (0.00ns)   --->   "%a_addr_568 = getelementptr [1024 x i32]* %a, i64 0, i64 568" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5623 'getelementptr' 'a_addr_568' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 5624 [2/2] (3.25ns)   --->   "%a_load_568 = load i32* %a_addr_568, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5624 'load' 'a_load_568' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_285 : Operation 5625 [1/1] (0.00ns)   --->   "%b_addr_568 = getelementptr [1024 x i32]* %b, i64 0, i64 568" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5625 'getelementptr' 'b_addr_568' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 5626 [2/2] (3.25ns)   --->   "%b_load_568 = load i32* %b_addr_568, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5626 'load' 'b_load_568' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_285 : Operation 5627 [1/1] (0.00ns)   --->   "%a_addr_569 = getelementptr [1024 x i32]* %a, i64 0, i64 569" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5627 'getelementptr' 'a_addr_569' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 5628 [2/2] (3.25ns)   --->   "%a_load_569 = load i32* %a_addr_569, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5628 'load' 'a_load_569' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_285 : Operation 5629 [1/1] (0.00ns)   --->   "%b_addr_569 = getelementptr [1024 x i32]* %b, i64 0, i64 569" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5629 'getelementptr' 'b_addr_569' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 5630 [2/2] (3.25ns)   --->   "%b_load_569 = load i32* %b_addr_569, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5630 'load' 'b_load_569' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 286 <SV = 285> <Delay = 5.80>
ST_286 : Operation 5631 [1/1] (0.00ns)   --->   "%c_addr_566 = getelementptr [1024 x i32]* %c, i64 0, i64 566" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5631 'getelementptr' 'c_addr_566' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 5632 [1/1] (3.25ns)   --->   "store i32 %add_ln7_566, i32* %c_addr_566, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5632 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_286 : Operation 5633 [1/1] (0.00ns)   --->   "%c_addr_567 = getelementptr [1024 x i32]* %c, i64 0, i64 567" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5633 'getelementptr' 'c_addr_567' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 5634 [1/1] (3.25ns)   --->   "store i32 %add_ln7_567, i32* %c_addr_567, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5634 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_286 : Operation 5635 [1/2] (3.25ns)   --->   "%a_load_568 = load i32* %a_addr_568, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5635 'load' 'a_load_568' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_286 : Operation 5636 [1/2] (3.25ns)   --->   "%b_load_568 = load i32* %b_addr_568, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5636 'load' 'b_load_568' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_286 : Operation 5637 [1/1] (2.55ns)   --->   "%add_ln7_568 = add nsw i32 %a_load_568, %b_load_568" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5637 'add' 'add_ln7_568' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 5638 [1/2] (3.25ns)   --->   "%a_load_569 = load i32* %a_addr_569, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5638 'load' 'a_load_569' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_286 : Operation 5639 [1/2] (3.25ns)   --->   "%b_load_569 = load i32* %b_addr_569, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5639 'load' 'b_load_569' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_286 : Operation 5640 [1/1] (2.55ns)   --->   "%add_ln7_569 = add nsw i32 %a_load_569, %b_load_569" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5640 'add' 'add_ln7_569' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 5641 [1/1] (0.00ns)   --->   "%a_addr_570 = getelementptr [1024 x i32]* %a, i64 0, i64 570" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5641 'getelementptr' 'a_addr_570' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 5642 [2/2] (3.25ns)   --->   "%a_load_570 = load i32* %a_addr_570, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5642 'load' 'a_load_570' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_286 : Operation 5643 [1/1] (0.00ns)   --->   "%b_addr_570 = getelementptr [1024 x i32]* %b, i64 0, i64 570" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5643 'getelementptr' 'b_addr_570' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 5644 [2/2] (3.25ns)   --->   "%b_load_570 = load i32* %b_addr_570, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5644 'load' 'b_load_570' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_286 : Operation 5645 [1/1] (0.00ns)   --->   "%a_addr_571 = getelementptr [1024 x i32]* %a, i64 0, i64 571" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5645 'getelementptr' 'a_addr_571' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 5646 [2/2] (3.25ns)   --->   "%a_load_571 = load i32* %a_addr_571, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5646 'load' 'a_load_571' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_286 : Operation 5647 [1/1] (0.00ns)   --->   "%b_addr_571 = getelementptr [1024 x i32]* %b, i64 0, i64 571" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5647 'getelementptr' 'b_addr_571' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 5648 [2/2] (3.25ns)   --->   "%b_load_571 = load i32* %b_addr_571, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5648 'load' 'b_load_571' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 287 <SV = 286> <Delay = 5.80>
ST_287 : Operation 5649 [1/1] (0.00ns)   --->   "%c_addr_568 = getelementptr [1024 x i32]* %c, i64 0, i64 568" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5649 'getelementptr' 'c_addr_568' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 5650 [1/1] (3.25ns)   --->   "store i32 %add_ln7_568, i32* %c_addr_568, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5650 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_287 : Operation 5651 [1/1] (0.00ns)   --->   "%c_addr_569 = getelementptr [1024 x i32]* %c, i64 0, i64 569" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5651 'getelementptr' 'c_addr_569' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 5652 [1/1] (3.25ns)   --->   "store i32 %add_ln7_569, i32* %c_addr_569, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5652 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_287 : Operation 5653 [1/2] (3.25ns)   --->   "%a_load_570 = load i32* %a_addr_570, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5653 'load' 'a_load_570' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_287 : Operation 5654 [1/2] (3.25ns)   --->   "%b_load_570 = load i32* %b_addr_570, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5654 'load' 'b_load_570' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_287 : Operation 5655 [1/1] (2.55ns)   --->   "%add_ln7_570 = add nsw i32 %a_load_570, %b_load_570" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5655 'add' 'add_ln7_570' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 5656 [1/2] (3.25ns)   --->   "%a_load_571 = load i32* %a_addr_571, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5656 'load' 'a_load_571' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_287 : Operation 5657 [1/2] (3.25ns)   --->   "%b_load_571 = load i32* %b_addr_571, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5657 'load' 'b_load_571' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_287 : Operation 5658 [1/1] (2.55ns)   --->   "%add_ln7_571 = add nsw i32 %a_load_571, %b_load_571" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5658 'add' 'add_ln7_571' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 5659 [1/1] (0.00ns)   --->   "%a_addr_572 = getelementptr [1024 x i32]* %a, i64 0, i64 572" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5659 'getelementptr' 'a_addr_572' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 5660 [2/2] (3.25ns)   --->   "%a_load_572 = load i32* %a_addr_572, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5660 'load' 'a_load_572' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_287 : Operation 5661 [1/1] (0.00ns)   --->   "%b_addr_572 = getelementptr [1024 x i32]* %b, i64 0, i64 572" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5661 'getelementptr' 'b_addr_572' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 5662 [2/2] (3.25ns)   --->   "%b_load_572 = load i32* %b_addr_572, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5662 'load' 'b_load_572' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_287 : Operation 5663 [1/1] (0.00ns)   --->   "%a_addr_573 = getelementptr [1024 x i32]* %a, i64 0, i64 573" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5663 'getelementptr' 'a_addr_573' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 5664 [2/2] (3.25ns)   --->   "%a_load_573 = load i32* %a_addr_573, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5664 'load' 'a_load_573' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_287 : Operation 5665 [1/1] (0.00ns)   --->   "%b_addr_573 = getelementptr [1024 x i32]* %b, i64 0, i64 573" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5665 'getelementptr' 'b_addr_573' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 5666 [2/2] (3.25ns)   --->   "%b_load_573 = load i32* %b_addr_573, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5666 'load' 'b_load_573' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 288 <SV = 287> <Delay = 5.80>
ST_288 : Operation 5667 [1/1] (0.00ns)   --->   "%c_addr_570 = getelementptr [1024 x i32]* %c, i64 0, i64 570" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5667 'getelementptr' 'c_addr_570' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 5668 [1/1] (3.25ns)   --->   "store i32 %add_ln7_570, i32* %c_addr_570, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5668 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_288 : Operation 5669 [1/1] (0.00ns)   --->   "%c_addr_571 = getelementptr [1024 x i32]* %c, i64 0, i64 571" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5669 'getelementptr' 'c_addr_571' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 5670 [1/1] (3.25ns)   --->   "store i32 %add_ln7_571, i32* %c_addr_571, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5670 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_288 : Operation 5671 [1/2] (3.25ns)   --->   "%a_load_572 = load i32* %a_addr_572, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5671 'load' 'a_load_572' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_288 : Operation 5672 [1/2] (3.25ns)   --->   "%b_load_572 = load i32* %b_addr_572, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5672 'load' 'b_load_572' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_288 : Operation 5673 [1/1] (2.55ns)   --->   "%add_ln7_572 = add nsw i32 %a_load_572, %b_load_572" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5673 'add' 'add_ln7_572' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 5674 [1/2] (3.25ns)   --->   "%a_load_573 = load i32* %a_addr_573, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5674 'load' 'a_load_573' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_288 : Operation 5675 [1/2] (3.25ns)   --->   "%b_load_573 = load i32* %b_addr_573, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5675 'load' 'b_load_573' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_288 : Operation 5676 [1/1] (2.55ns)   --->   "%add_ln7_573 = add nsw i32 %a_load_573, %b_load_573" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5676 'add' 'add_ln7_573' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 5677 [1/1] (0.00ns)   --->   "%a_addr_574 = getelementptr [1024 x i32]* %a, i64 0, i64 574" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5677 'getelementptr' 'a_addr_574' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 5678 [2/2] (3.25ns)   --->   "%a_load_574 = load i32* %a_addr_574, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5678 'load' 'a_load_574' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_288 : Operation 5679 [1/1] (0.00ns)   --->   "%b_addr_574 = getelementptr [1024 x i32]* %b, i64 0, i64 574" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5679 'getelementptr' 'b_addr_574' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 5680 [2/2] (3.25ns)   --->   "%b_load_574 = load i32* %b_addr_574, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5680 'load' 'b_load_574' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_288 : Operation 5681 [1/1] (0.00ns)   --->   "%a_addr_575 = getelementptr [1024 x i32]* %a, i64 0, i64 575" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5681 'getelementptr' 'a_addr_575' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 5682 [2/2] (3.25ns)   --->   "%a_load_575 = load i32* %a_addr_575, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5682 'load' 'a_load_575' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_288 : Operation 5683 [1/1] (0.00ns)   --->   "%b_addr_575 = getelementptr [1024 x i32]* %b, i64 0, i64 575" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5683 'getelementptr' 'b_addr_575' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 5684 [2/2] (3.25ns)   --->   "%b_load_575 = load i32* %b_addr_575, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5684 'load' 'b_load_575' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 289 <SV = 288> <Delay = 5.80>
ST_289 : Operation 5685 [1/1] (0.00ns)   --->   "%c_addr_572 = getelementptr [1024 x i32]* %c, i64 0, i64 572" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5685 'getelementptr' 'c_addr_572' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 5686 [1/1] (3.25ns)   --->   "store i32 %add_ln7_572, i32* %c_addr_572, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5686 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 5687 [1/1] (0.00ns)   --->   "%c_addr_573 = getelementptr [1024 x i32]* %c, i64 0, i64 573" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5687 'getelementptr' 'c_addr_573' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 5688 [1/1] (3.25ns)   --->   "store i32 %add_ln7_573, i32* %c_addr_573, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5688 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 5689 [1/2] (3.25ns)   --->   "%a_load_574 = load i32* %a_addr_574, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5689 'load' 'a_load_574' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 5690 [1/2] (3.25ns)   --->   "%b_load_574 = load i32* %b_addr_574, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5690 'load' 'b_load_574' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 5691 [1/1] (2.55ns)   --->   "%add_ln7_574 = add nsw i32 %a_load_574, %b_load_574" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5691 'add' 'add_ln7_574' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 5692 [1/2] (3.25ns)   --->   "%a_load_575 = load i32* %a_addr_575, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5692 'load' 'a_load_575' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 5693 [1/2] (3.25ns)   --->   "%b_load_575 = load i32* %b_addr_575, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5693 'load' 'b_load_575' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 5694 [1/1] (2.55ns)   --->   "%add_ln7_575 = add nsw i32 %a_load_575, %b_load_575" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5694 'add' 'add_ln7_575' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 5695 [1/1] (0.00ns)   --->   "%a_addr_576 = getelementptr [1024 x i32]* %a, i64 0, i64 576" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5695 'getelementptr' 'a_addr_576' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 5696 [2/2] (3.25ns)   --->   "%a_load_576 = load i32* %a_addr_576, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5696 'load' 'a_load_576' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 5697 [1/1] (0.00ns)   --->   "%b_addr_576 = getelementptr [1024 x i32]* %b, i64 0, i64 576" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5697 'getelementptr' 'b_addr_576' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 5698 [2/2] (3.25ns)   --->   "%b_load_576 = load i32* %b_addr_576, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5698 'load' 'b_load_576' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 5699 [1/1] (0.00ns)   --->   "%a_addr_577 = getelementptr [1024 x i32]* %a, i64 0, i64 577" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5699 'getelementptr' 'a_addr_577' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 5700 [2/2] (3.25ns)   --->   "%a_load_577 = load i32* %a_addr_577, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5700 'load' 'a_load_577' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_289 : Operation 5701 [1/1] (0.00ns)   --->   "%b_addr_577 = getelementptr [1024 x i32]* %b, i64 0, i64 577" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5701 'getelementptr' 'b_addr_577' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 5702 [2/2] (3.25ns)   --->   "%b_load_577 = load i32* %b_addr_577, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5702 'load' 'b_load_577' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 290 <SV = 289> <Delay = 5.80>
ST_290 : Operation 5703 [1/1] (0.00ns)   --->   "%c_addr_574 = getelementptr [1024 x i32]* %c, i64 0, i64 574" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5703 'getelementptr' 'c_addr_574' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 5704 [1/1] (3.25ns)   --->   "store i32 %add_ln7_574, i32* %c_addr_574, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5704 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_290 : Operation 5705 [1/1] (0.00ns)   --->   "%c_addr_575 = getelementptr [1024 x i32]* %c, i64 0, i64 575" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5705 'getelementptr' 'c_addr_575' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 5706 [1/1] (3.25ns)   --->   "store i32 %add_ln7_575, i32* %c_addr_575, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5706 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_290 : Operation 5707 [1/2] (3.25ns)   --->   "%a_load_576 = load i32* %a_addr_576, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5707 'load' 'a_load_576' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_290 : Operation 5708 [1/2] (3.25ns)   --->   "%b_load_576 = load i32* %b_addr_576, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5708 'load' 'b_load_576' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_290 : Operation 5709 [1/1] (2.55ns)   --->   "%add_ln7_576 = add nsw i32 %a_load_576, %b_load_576" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5709 'add' 'add_ln7_576' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 5710 [1/2] (3.25ns)   --->   "%a_load_577 = load i32* %a_addr_577, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5710 'load' 'a_load_577' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_290 : Operation 5711 [1/2] (3.25ns)   --->   "%b_load_577 = load i32* %b_addr_577, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5711 'load' 'b_load_577' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_290 : Operation 5712 [1/1] (2.55ns)   --->   "%add_ln7_577 = add nsw i32 %a_load_577, %b_load_577" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5712 'add' 'add_ln7_577' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 5713 [1/1] (0.00ns)   --->   "%a_addr_578 = getelementptr [1024 x i32]* %a, i64 0, i64 578" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5713 'getelementptr' 'a_addr_578' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 5714 [2/2] (3.25ns)   --->   "%a_load_578 = load i32* %a_addr_578, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5714 'load' 'a_load_578' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_290 : Operation 5715 [1/1] (0.00ns)   --->   "%b_addr_578 = getelementptr [1024 x i32]* %b, i64 0, i64 578" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5715 'getelementptr' 'b_addr_578' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 5716 [2/2] (3.25ns)   --->   "%b_load_578 = load i32* %b_addr_578, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5716 'load' 'b_load_578' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_290 : Operation 5717 [1/1] (0.00ns)   --->   "%a_addr_579 = getelementptr [1024 x i32]* %a, i64 0, i64 579" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5717 'getelementptr' 'a_addr_579' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 5718 [2/2] (3.25ns)   --->   "%a_load_579 = load i32* %a_addr_579, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5718 'load' 'a_load_579' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_290 : Operation 5719 [1/1] (0.00ns)   --->   "%b_addr_579 = getelementptr [1024 x i32]* %b, i64 0, i64 579" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5719 'getelementptr' 'b_addr_579' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 5720 [2/2] (3.25ns)   --->   "%b_load_579 = load i32* %b_addr_579, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5720 'load' 'b_load_579' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 291 <SV = 290> <Delay = 5.80>
ST_291 : Operation 5721 [1/1] (0.00ns)   --->   "%c_addr_576 = getelementptr [1024 x i32]* %c, i64 0, i64 576" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5721 'getelementptr' 'c_addr_576' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 5722 [1/1] (3.25ns)   --->   "store i32 %add_ln7_576, i32* %c_addr_576, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5722 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_291 : Operation 5723 [1/1] (0.00ns)   --->   "%c_addr_577 = getelementptr [1024 x i32]* %c, i64 0, i64 577" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5723 'getelementptr' 'c_addr_577' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 5724 [1/1] (3.25ns)   --->   "store i32 %add_ln7_577, i32* %c_addr_577, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5724 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_291 : Operation 5725 [1/2] (3.25ns)   --->   "%a_load_578 = load i32* %a_addr_578, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5725 'load' 'a_load_578' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_291 : Operation 5726 [1/2] (3.25ns)   --->   "%b_load_578 = load i32* %b_addr_578, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5726 'load' 'b_load_578' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_291 : Operation 5727 [1/1] (2.55ns)   --->   "%add_ln7_578 = add nsw i32 %a_load_578, %b_load_578" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5727 'add' 'add_ln7_578' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 5728 [1/2] (3.25ns)   --->   "%a_load_579 = load i32* %a_addr_579, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5728 'load' 'a_load_579' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_291 : Operation 5729 [1/2] (3.25ns)   --->   "%b_load_579 = load i32* %b_addr_579, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5729 'load' 'b_load_579' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_291 : Operation 5730 [1/1] (2.55ns)   --->   "%add_ln7_579 = add nsw i32 %a_load_579, %b_load_579" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5730 'add' 'add_ln7_579' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 5731 [1/1] (0.00ns)   --->   "%a_addr_580 = getelementptr [1024 x i32]* %a, i64 0, i64 580" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5731 'getelementptr' 'a_addr_580' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 5732 [2/2] (3.25ns)   --->   "%a_load_580 = load i32* %a_addr_580, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5732 'load' 'a_load_580' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_291 : Operation 5733 [1/1] (0.00ns)   --->   "%b_addr_580 = getelementptr [1024 x i32]* %b, i64 0, i64 580" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5733 'getelementptr' 'b_addr_580' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 5734 [2/2] (3.25ns)   --->   "%b_load_580 = load i32* %b_addr_580, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5734 'load' 'b_load_580' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_291 : Operation 5735 [1/1] (0.00ns)   --->   "%a_addr_581 = getelementptr [1024 x i32]* %a, i64 0, i64 581" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5735 'getelementptr' 'a_addr_581' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 5736 [2/2] (3.25ns)   --->   "%a_load_581 = load i32* %a_addr_581, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5736 'load' 'a_load_581' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_291 : Operation 5737 [1/1] (0.00ns)   --->   "%b_addr_581 = getelementptr [1024 x i32]* %b, i64 0, i64 581" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5737 'getelementptr' 'b_addr_581' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 5738 [2/2] (3.25ns)   --->   "%b_load_581 = load i32* %b_addr_581, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5738 'load' 'b_load_581' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 292 <SV = 291> <Delay = 5.80>
ST_292 : Operation 5739 [1/1] (0.00ns)   --->   "%c_addr_578 = getelementptr [1024 x i32]* %c, i64 0, i64 578" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5739 'getelementptr' 'c_addr_578' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 5740 [1/1] (3.25ns)   --->   "store i32 %add_ln7_578, i32* %c_addr_578, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5740 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_292 : Operation 5741 [1/1] (0.00ns)   --->   "%c_addr_579 = getelementptr [1024 x i32]* %c, i64 0, i64 579" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5741 'getelementptr' 'c_addr_579' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 5742 [1/1] (3.25ns)   --->   "store i32 %add_ln7_579, i32* %c_addr_579, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5742 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_292 : Operation 5743 [1/2] (3.25ns)   --->   "%a_load_580 = load i32* %a_addr_580, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5743 'load' 'a_load_580' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_292 : Operation 5744 [1/2] (3.25ns)   --->   "%b_load_580 = load i32* %b_addr_580, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5744 'load' 'b_load_580' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_292 : Operation 5745 [1/1] (2.55ns)   --->   "%add_ln7_580 = add nsw i32 %a_load_580, %b_load_580" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5745 'add' 'add_ln7_580' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 5746 [1/2] (3.25ns)   --->   "%a_load_581 = load i32* %a_addr_581, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5746 'load' 'a_load_581' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_292 : Operation 5747 [1/2] (3.25ns)   --->   "%b_load_581 = load i32* %b_addr_581, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5747 'load' 'b_load_581' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_292 : Operation 5748 [1/1] (2.55ns)   --->   "%add_ln7_581 = add nsw i32 %a_load_581, %b_load_581" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5748 'add' 'add_ln7_581' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 5749 [1/1] (0.00ns)   --->   "%a_addr_582 = getelementptr [1024 x i32]* %a, i64 0, i64 582" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5749 'getelementptr' 'a_addr_582' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 5750 [2/2] (3.25ns)   --->   "%a_load_582 = load i32* %a_addr_582, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5750 'load' 'a_load_582' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_292 : Operation 5751 [1/1] (0.00ns)   --->   "%b_addr_582 = getelementptr [1024 x i32]* %b, i64 0, i64 582" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5751 'getelementptr' 'b_addr_582' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 5752 [2/2] (3.25ns)   --->   "%b_load_582 = load i32* %b_addr_582, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5752 'load' 'b_load_582' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_292 : Operation 5753 [1/1] (0.00ns)   --->   "%a_addr_583 = getelementptr [1024 x i32]* %a, i64 0, i64 583" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5753 'getelementptr' 'a_addr_583' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 5754 [2/2] (3.25ns)   --->   "%a_load_583 = load i32* %a_addr_583, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5754 'load' 'a_load_583' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_292 : Operation 5755 [1/1] (0.00ns)   --->   "%b_addr_583 = getelementptr [1024 x i32]* %b, i64 0, i64 583" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5755 'getelementptr' 'b_addr_583' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 5756 [2/2] (3.25ns)   --->   "%b_load_583 = load i32* %b_addr_583, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5756 'load' 'b_load_583' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 293 <SV = 292> <Delay = 5.80>
ST_293 : Operation 5757 [1/1] (0.00ns)   --->   "%c_addr_580 = getelementptr [1024 x i32]* %c, i64 0, i64 580" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5757 'getelementptr' 'c_addr_580' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 5758 [1/1] (3.25ns)   --->   "store i32 %add_ln7_580, i32* %c_addr_580, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5758 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_293 : Operation 5759 [1/1] (0.00ns)   --->   "%c_addr_581 = getelementptr [1024 x i32]* %c, i64 0, i64 581" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5759 'getelementptr' 'c_addr_581' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 5760 [1/1] (3.25ns)   --->   "store i32 %add_ln7_581, i32* %c_addr_581, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5760 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_293 : Operation 5761 [1/2] (3.25ns)   --->   "%a_load_582 = load i32* %a_addr_582, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5761 'load' 'a_load_582' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_293 : Operation 5762 [1/2] (3.25ns)   --->   "%b_load_582 = load i32* %b_addr_582, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5762 'load' 'b_load_582' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_293 : Operation 5763 [1/1] (2.55ns)   --->   "%add_ln7_582 = add nsw i32 %a_load_582, %b_load_582" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5763 'add' 'add_ln7_582' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 5764 [1/2] (3.25ns)   --->   "%a_load_583 = load i32* %a_addr_583, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5764 'load' 'a_load_583' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_293 : Operation 5765 [1/2] (3.25ns)   --->   "%b_load_583 = load i32* %b_addr_583, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5765 'load' 'b_load_583' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_293 : Operation 5766 [1/1] (2.55ns)   --->   "%add_ln7_583 = add nsw i32 %a_load_583, %b_load_583" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5766 'add' 'add_ln7_583' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 5767 [1/1] (0.00ns)   --->   "%a_addr_584 = getelementptr [1024 x i32]* %a, i64 0, i64 584" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5767 'getelementptr' 'a_addr_584' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 5768 [2/2] (3.25ns)   --->   "%a_load_584 = load i32* %a_addr_584, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5768 'load' 'a_load_584' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_293 : Operation 5769 [1/1] (0.00ns)   --->   "%b_addr_584 = getelementptr [1024 x i32]* %b, i64 0, i64 584" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5769 'getelementptr' 'b_addr_584' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 5770 [2/2] (3.25ns)   --->   "%b_load_584 = load i32* %b_addr_584, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5770 'load' 'b_load_584' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_293 : Operation 5771 [1/1] (0.00ns)   --->   "%a_addr_585 = getelementptr [1024 x i32]* %a, i64 0, i64 585" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5771 'getelementptr' 'a_addr_585' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 5772 [2/2] (3.25ns)   --->   "%a_load_585 = load i32* %a_addr_585, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5772 'load' 'a_load_585' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_293 : Operation 5773 [1/1] (0.00ns)   --->   "%b_addr_585 = getelementptr [1024 x i32]* %b, i64 0, i64 585" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5773 'getelementptr' 'b_addr_585' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 5774 [2/2] (3.25ns)   --->   "%b_load_585 = load i32* %b_addr_585, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5774 'load' 'b_load_585' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 294 <SV = 293> <Delay = 5.80>
ST_294 : Operation 5775 [1/1] (0.00ns)   --->   "%c_addr_582 = getelementptr [1024 x i32]* %c, i64 0, i64 582" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5775 'getelementptr' 'c_addr_582' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 5776 [1/1] (3.25ns)   --->   "store i32 %add_ln7_582, i32* %c_addr_582, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5776 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_294 : Operation 5777 [1/1] (0.00ns)   --->   "%c_addr_583 = getelementptr [1024 x i32]* %c, i64 0, i64 583" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5777 'getelementptr' 'c_addr_583' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 5778 [1/1] (3.25ns)   --->   "store i32 %add_ln7_583, i32* %c_addr_583, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5778 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_294 : Operation 5779 [1/2] (3.25ns)   --->   "%a_load_584 = load i32* %a_addr_584, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5779 'load' 'a_load_584' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_294 : Operation 5780 [1/2] (3.25ns)   --->   "%b_load_584 = load i32* %b_addr_584, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5780 'load' 'b_load_584' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_294 : Operation 5781 [1/1] (2.55ns)   --->   "%add_ln7_584 = add nsw i32 %a_load_584, %b_load_584" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5781 'add' 'add_ln7_584' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 5782 [1/2] (3.25ns)   --->   "%a_load_585 = load i32* %a_addr_585, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5782 'load' 'a_load_585' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_294 : Operation 5783 [1/2] (3.25ns)   --->   "%b_load_585 = load i32* %b_addr_585, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5783 'load' 'b_load_585' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_294 : Operation 5784 [1/1] (2.55ns)   --->   "%add_ln7_585 = add nsw i32 %a_load_585, %b_load_585" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5784 'add' 'add_ln7_585' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 5785 [1/1] (0.00ns)   --->   "%a_addr_586 = getelementptr [1024 x i32]* %a, i64 0, i64 586" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5785 'getelementptr' 'a_addr_586' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 5786 [2/2] (3.25ns)   --->   "%a_load_586 = load i32* %a_addr_586, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5786 'load' 'a_load_586' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_294 : Operation 5787 [1/1] (0.00ns)   --->   "%b_addr_586 = getelementptr [1024 x i32]* %b, i64 0, i64 586" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5787 'getelementptr' 'b_addr_586' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 5788 [2/2] (3.25ns)   --->   "%b_load_586 = load i32* %b_addr_586, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5788 'load' 'b_load_586' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_294 : Operation 5789 [1/1] (0.00ns)   --->   "%a_addr_587 = getelementptr [1024 x i32]* %a, i64 0, i64 587" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5789 'getelementptr' 'a_addr_587' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 5790 [2/2] (3.25ns)   --->   "%a_load_587 = load i32* %a_addr_587, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5790 'load' 'a_load_587' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_294 : Operation 5791 [1/1] (0.00ns)   --->   "%b_addr_587 = getelementptr [1024 x i32]* %b, i64 0, i64 587" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5791 'getelementptr' 'b_addr_587' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 5792 [2/2] (3.25ns)   --->   "%b_load_587 = load i32* %b_addr_587, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5792 'load' 'b_load_587' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 295 <SV = 294> <Delay = 5.80>
ST_295 : Operation 5793 [1/1] (0.00ns)   --->   "%c_addr_584 = getelementptr [1024 x i32]* %c, i64 0, i64 584" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5793 'getelementptr' 'c_addr_584' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 5794 [1/1] (3.25ns)   --->   "store i32 %add_ln7_584, i32* %c_addr_584, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5794 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_295 : Operation 5795 [1/1] (0.00ns)   --->   "%c_addr_585 = getelementptr [1024 x i32]* %c, i64 0, i64 585" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5795 'getelementptr' 'c_addr_585' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 5796 [1/1] (3.25ns)   --->   "store i32 %add_ln7_585, i32* %c_addr_585, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5796 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_295 : Operation 5797 [1/2] (3.25ns)   --->   "%a_load_586 = load i32* %a_addr_586, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5797 'load' 'a_load_586' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_295 : Operation 5798 [1/2] (3.25ns)   --->   "%b_load_586 = load i32* %b_addr_586, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5798 'load' 'b_load_586' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_295 : Operation 5799 [1/1] (2.55ns)   --->   "%add_ln7_586 = add nsw i32 %a_load_586, %b_load_586" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5799 'add' 'add_ln7_586' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 5800 [1/2] (3.25ns)   --->   "%a_load_587 = load i32* %a_addr_587, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5800 'load' 'a_load_587' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_295 : Operation 5801 [1/2] (3.25ns)   --->   "%b_load_587 = load i32* %b_addr_587, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5801 'load' 'b_load_587' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_295 : Operation 5802 [1/1] (2.55ns)   --->   "%add_ln7_587 = add nsw i32 %a_load_587, %b_load_587" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5802 'add' 'add_ln7_587' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 5803 [1/1] (0.00ns)   --->   "%a_addr_588 = getelementptr [1024 x i32]* %a, i64 0, i64 588" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5803 'getelementptr' 'a_addr_588' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 5804 [2/2] (3.25ns)   --->   "%a_load_588 = load i32* %a_addr_588, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5804 'load' 'a_load_588' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_295 : Operation 5805 [1/1] (0.00ns)   --->   "%b_addr_588 = getelementptr [1024 x i32]* %b, i64 0, i64 588" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5805 'getelementptr' 'b_addr_588' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 5806 [2/2] (3.25ns)   --->   "%b_load_588 = load i32* %b_addr_588, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5806 'load' 'b_load_588' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_295 : Operation 5807 [1/1] (0.00ns)   --->   "%a_addr_589 = getelementptr [1024 x i32]* %a, i64 0, i64 589" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5807 'getelementptr' 'a_addr_589' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 5808 [2/2] (3.25ns)   --->   "%a_load_589 = load i32* %a_addr_589, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5808 'load' 'a_load_589' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_295 : Operation 5809 [1/1] (0.00ns)   --->   "%b_addr_589 = getelementptr [1024 x i32]* %b, i64 0, i64 589" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5809 'getelementptr' 'b_addr_589' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 5810 [2/2] (3.25ns)   --->   "%b_load_589 = load i32* %b_addr_589, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5810 'load' 'b_load_589' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 296 <SV = 295> <Delay = 5.80>
ST_296 : Operation 5811 [1/1] (0.00ns)   --->   "%c_addr_586 = getelementptr [1024 x i32]* %c, i64 0, i64 586" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5811 'getelementptr' 'c_addr_586' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 5812 [1/1] (3.25ns)   --->   "store i32 %add_ln7_586, i32* %c_addr_586, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5812 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_296 : Operation 5813 [1/1] (0.00ns)   --->   "%c_addr_587 = getelementptr [1024 x i32]* %c, i64 0, i64 587" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5813 'getelementptr' 'c_addr_587' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 5814 [1/1] (3.25ns)   --->   "store i32 %add_ln7_587, i32* %c_addr_587, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5814 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_296 : Operation 5815 [1/2] (3.25ns)   --->   "%a_load_588 = load i32* %a_addr_588, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5815 'load' 'a_load_588' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_296 : Operation 5816 [1/2] (3.25ns)   --->   "%b_load_588 = load i32* %b_addr_588, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5816 'load' 'b_load_588' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_296 : Operation 5817 [1/1] (2.55ns)   --->   "%add_ln7_588 = add nsw i32 %a_load_588, %b_load_588" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5817 'add' 'add_ln7_588' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 5818 [1/2] (3.25ns)   --->   "%a_load_589 = load i32* %a_addr_589, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5818 'load' 'a_load_589' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_296 : Operation 5819 [1/2] (3.25ns)   --->   "%b_load_589 = load i32* %b_addr_589, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5819 'load' 'b_load_589' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_296 : Operation 5820 [1/1] (2.55ns)   --->   "%add_ln7_589 = add nsw i32 %a_load_589, %b_load_589" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5820 'add' 'add_ln7_589' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 5821 [1/1] (0.00ns)   --->   "%a_addr_590 = getelementptr [1024 x i32]* %a, i64 0, i64 590" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5821 'getelementptr' 'a_addr_590' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 5822 [2/2] (3.25ns)   --->   "%a_load_590 = load i32* %a_addr_590, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5822 'load' 'a_load_590' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_296 : Operation 5823 [1/1] (0.00ns)   --->   "%b_addr_590 = getelementptr [1024 x i32]* %b, i64 0, i64 590" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5823 'getelementptr' 'b_addr_590' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 5824 [2/2] (3.25ns)   --->   "%b_load_590 = load i32* %b_addr_590, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5824 'load' 'b_load_590' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_296 : Operation 5825 [1/1] (0.00ns)   --->   "%a_addr_591 = getelementptr [1024 x i32]* %a, i64 0, i64 591" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5825 'getelementptr' 'a_addr_591' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 5826 [2/2] (3.25ns)   --->   "%a_load_591 = load i32* %a_addr_591, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5826 'load' 'a_load_591' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_296 : Operation 5827 [1/1] (0.00ns)   --->   "%b_addr_591 = getelementptr [1024 x i32]* %b, i64 0, i64 591" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5827 'getelementptr' 'b_addr_591' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 5828 [2/2] (3.25ns)   --->   "%b_load_591 = load i32* %b_addr_591, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5828 'load' 'b_load_591' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 297 <SV = 296> <Delay = 5.80>
ST_297 : Operation 5829 [1/1] (0.00ns)   --->   "%c_addr_588 = getelementptr [1024 x i32]* %c, i64 0, i64 588" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5829 'getelementptr' 'c_addr_588' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 5830 [1/1] (3.25ns)   --->   "store i32 %add_ln7_588, i32* %c_addr_588, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5830 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_297 : Operation 5831 [1/1] (0.00ns)   --->   "%c_addr_589 = getelementptr [1024 x i32]* %c, i64 0, i64 589" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5831 'getelementptr' 'c_addr_589' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 5832 [1/1] (3.25ns)   --->   "store i32 %add_ln7_589, i32* %c_addr_589, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5832 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_297 : Operation 5833 [1/2] (3.25ns)   --->   "%a_load_590 = load i32* %a_addr_590, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5833 'load' 'a_load_590' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_297 : Operation 5834 [1/2] (3.25ns)   --->   "%b_load_590 = load i32* %b_addr_590, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5834 'load' 'b_load_590' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_297 : Operation 5835 [1/1] (2.55ns)   --->   "%add_ln7_590 = add nsw i32 %a_load_590, %b_load_590" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5835 'add' 'add_ln7_590' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 5836 [1/2] (3.25ns)   --->   "%a_load_591 = load i32* %a_addr_591, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5836 'load' 'a_load_591' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_297 : Operation 5837 [1/2] (3.25ns)   --->   "%b_load_591 = load i32* %b_addr_591, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5837 'load' 'b_load_591' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_297 : Operation 5838 [1/1] (2.55ns)   --->   "%add_ln7_591 = add nsw i32 %a_load_591, %b_load_591" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5838 'add' 'add_ln7_591' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 5839 [1/1] (0.00ns)   --->   "%a_addr_592 = getelementptr [1024 x i32]* %a, i64 0, i64 592" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5839 'getelementptr' 'a_addr_592' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 5840 [2/2] (3.25ns)   --->   "%a_load_592 = load i32* %a_addr_592, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5840 'load' 'a_load_592' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_297 : Operation 5841 [1/1] (0.00ns)   --->   "%b_addr_592 = getelementptr [1024 x i32]* %b, i64 0, i64 592" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5841 'getelementptr' 'b_addr_592' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 5842 [2/2] (3.25ns)   --->   "%b_load_592 = load i32* %b_addr_592, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5842 'load' 'b_load_592' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_297 : Operation 5843 [1/1] (0.00ns)   --->   "%a_addr_593 = getelementptr [1024 x i32]* %a, i64 0, i64 593" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5843 'getelementptr' 'a_addr_593' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 5844 [2/2] (3.25ns)   --->   "%a_load_593 = load i32* %a_addr_593, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5844 'load' 'a_load_593' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_297 : Operation 5845 [1/1] (0.00ns)   --->   "%b_addr_593 = getelementptr [1024 x i32]* %b, i64 0, i64 593" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5845 'getelementptr' 'b_addr_593' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 5846 [2/2] (3.25ns)   --->   "%b_load_593 = load i32* %b_addr_593, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5846 'load' 'b_load_593' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 298 <SV = 297> <Delay = 5.80>
ST_298 : Operation 5847 [1/1] (0.00ns)   --->   "%c_addr_590 = getelementptr [1024 x i32]* %c, i64 0, i64 590" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5847 'getelementptr' 'c_addr_590' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 5848 [1/1] (3.25ns)   --->   "store i32 %add_ln7_590, i32* %c_addr_590, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5848 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_298 : Operation 5849 [1/1] (0.00ns)   --->   "%c_addr_591 = getelementptr [1024 x i32]* %c, i64 0, i64 591" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5849 'getelementptr' 'c_addr_591' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 5850 [1/1] (3.25ns)   --->   "store i32 %add_ln7_591, i32* %c_addr_591, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5850 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_298 : Operation 5851 [1/2] (3.25ns)   --->   "%a_load_592 = load i32* %a_addr_592, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5851 'load' 'a_load_592' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_298 : Operation 5852 [1/2] (3.25ns)   --->   "%b_load_592 = load i32* %b_addr_592, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5852 'load' 'b_load_592' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_298 : Operation 5853 [1/1] (2.55ns)   --->   "%add_ln7_592 = add nsw i32 %a_load_592, %b_load_592" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5853 'add' 'add_ln7_592' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 5854 [1/2] (3.25ns)   --->   "%a_load_593 = load i32* %a_addr_593, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5854 'load' 'a_load_593' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_298 : Operation 5855 [1/2] (3.25ns)   --->   "%b_load_593 = load i32* %b_addr_593, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5855 'load' 'b_load_593' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_298 : Operation 5856 [1/1] (2.55ns)   --->   "%add_ln7_593 = add nsw i32 %a_load_593, %b_load_593" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5856 'add' 'add_ln7_593' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 5857 [1/1] (0.00ns)   --->   "%a_addr_594 = getelementptr [1024 x i32]* %a, i64 0, i64 594" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5857 'getelementptr' 'a_addr_594' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 5858 [2/2] (3.25ns)   --->   "%a_load_594 = load i32* %a_addr_594, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5858 'load' 'a_load_594' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_298 : Operation 5859 [1/1] (0.00ns)   --->   "%b_addr_594 = getelementptr [1024 x i32]* %b, i64 0, i64 594" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5859 'getelementptr' 'b_addr_594' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 5860 [2/2] (3.25ns)   --->   "%b_load_594 = load i32* %b_addr_594, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5860 'load' 'b_load_594' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_298 : Operation 5861 [1/1] (0.00ns)   --->   "%a_addr_595 = getelementptr [1024 x i32]* %a, i64 0, i64 595" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5861 'getelementptr' 'a_addr_595' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 5862 [2/2] (3.25ns)   --->   "%a_load_595 = load i32* %a_addr_595, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5862 'load' 'a_load_595' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_298 : Operation 5863 [1/1] (0.00ns)   --->   "%b_addr_595 = getelementptr [1024 x i32]* %b, i64 0, i64 595" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5863 'getelementptr' 'b_addr_595' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 5864 [2/2] (3.25ns)   --->   "%b_load_595 = load i32* %b_addr_595, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5864 'load' 'b_load_595' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 299 <SV = 298> <Delay = 5.80>
ST_299 : Operation 5865 [1/1] (0.00ns)   --->   "%c_addr_592 = getelementptr [1024 x i32]* %c, i64 0, i64 592" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5865 'getelementptr' 'c_addr_592' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 5866 [1/1] (3.25ns)   --->   "store i32 %add_ln7_592, i32* %c_addr_592, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5866 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_299 : Operation 5867 [1/1] (0.00ns)   --->   "%c_addr_593 = getelementptr [1024 x i32]* %c, i64 0, i64 593" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5867 'getelementptr' 'c_addr_593' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 5868 [1/1] (3.25ns)   --->   "store i32 %add_ln7_593, i32* %c_addr_593, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5868 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_299 : Operation 5869 [1/2] (3.25ns)   --->   "%a_load_594 = load i32* %a_addr_594, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5869 'load' 'a_load_594' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_299 : Operation 5870 [1/2] (3.25ns)   --->   "%b_load_594 = load i32* %b_addr_594, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5870 'load' 'b_load_594' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_299 : Operation 5871 [1/1] (2.55ns)   --->   "%add_ln7_594 = add nsw i32 %a_load_594, %b_load_594" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5871 'add' 'add_ln7_594' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 5872 [1/2] (3.25ns)   --->   "%a_load_595 = load i32* %a_addr_595, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5872 'load' 'a_load_595' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_299 : Operation 5873 [1/2] (3.25ns)   --->   "%b_load_595 = load i32* %b_addr_595, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5873 'load' 'b_load_595' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_299 : Operation 5874 [1/1] (2.55ns)   --->   "%add_ln7_595 = add nsw i32 %a_load_595, %b_load_595" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5874 'add' 'add_ln7_595' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 5875 [1/1] (0.00ns)   --->   "%a_addr_596 = getelementptr [1024 x i32]* %a, i64 0, i64 596" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5875 'getelementptr' 'a_addr_596' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 5876 [2/2] (3.25ns)   --->   "%a_load_596 = load i32* %a_addr_596, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5876 'load' 'a_load_596' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_299 : Operation 5877 [1/1] (0.00ns)   --->   "%b_addr_596 = getelementptr [1024 x i32]* %b, i64 0, i64 596" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5877 'getelementptr' 'b_addr_596' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 5878 [2/2] (3.25ns)   --->   "%b_load_596 = load i32* %b_addr_596, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5878 'load' 'b_load_596' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_299 : Operation 5879 [1/1] (0.00ns)   --->   "%a_addr_597 = getelementptr [1024 x i32]* %a, i64 0, i64 597" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5879 'getelementptr' 'a_addr_597' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 5880 [2/2] (3.25ns)   --->   "%a_load_597 = load i32* %a_addr_597, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5880 'load' 'a_load_597' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_299 : Operation 5881 [1/1] (0.00ns)   --->   "%b_addr_597 = getelementptr [1024 x i32]* %b, i64 0, i64 597" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5881 'getelementptr' 'b_addr_597' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 5882 [2/2] (3.25ns)   --->   "%b_load_597 = load i32* %b_addr_597, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5882 'load' 'b_load_597' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 300 <SV = 299> <Delay = 5.80>
ST_300 : Operation 5883 [1/1] (0.00ns)   --->   "%c_addr_594 = getelementptr [1024 x i32]* %c, i64 0, i64 594" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5883 'getelementptr' 'c_addr_594' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 5884 [1/1] (3.25ns)   --->   "store i32 %add_ln7_594, i32* %c_addr_594, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5884 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_300 : Operation 5885 [1/1] (0.00ns)   --->   "%c_addr_595 = getelementptr [1024 x i32]* %c, i64 0, i64 595" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5885 'getelementptr' 'c_addr_595' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 5886 [1/1] (3.25ns)   --->   "store i32 %add_ln7_595, i32* %c_addr_595, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5886 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_300 : Operation 5887 [1/2] (3.25ns)   --->   "%a_load_596 = load i32* %a_addr_596, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5887 'load' 'a_load_596' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_300 : Operation 5888 [1/2] (3.25ns)   --->   "%b_load_596 = load i32* %b_addr_596, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5888 'load' 'b_load_596' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_300 : Operation 5889 [1/1] (2.55ns)   --->   "%add_ln7_596 = add nsw i32 %a_load_596, %b_load_596" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5889 'add' 'add_ln7_596' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 5890 [1/2] (3.25ns)   --->   "%a_load_597 = load i32* %a_addr_597, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5890 'load' 'a_load_597' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_300 : Operation 5891 [1/2] (3.25ns)   --->   "%b_load_597 = load i32* %b_addr_597, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5891 'load' 'b_load_597' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_300 : Operation 5892 [1/1] (2.55ns)   --->   "%add_ln7_597 = add nsw i32 %a_load_597, %b_load_597" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5892 'add' 'add_ln7_597' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 5893 [1/1] (0.00ns)   --->   "%a_addr_598 = getelementptr [1024 x i32]* %a, i64 0, i64 598" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5893 'getelementptr' 'a_addr_598' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 5894 [2/2] (3.25ns)   --->   "%a_load_598 = load i32* %a_addr_598, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5894 'load' 'a_load_598' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_300 : Operation 5895 [1/1] (0.00ns)   --->   "%b_addr_598 = getelementptr [1024 x i32]* %b, i64 0, i64 598" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5895 'getelementptr' 'b_addr_598' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 5896 [2/2] (3.25ns)   --->   "%b_load_598 = load i32* %b_addr_598, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5896 'load' 'b_load_598' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_300 : Operation 5897 [1/1] (0.00ns)   --->   "%a_addr_599 = getelementptr [1024 x i32]* %a, i64 0, i64 599" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5897 'getelementptr' 'a_addr_599' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 5898 [2/2] (3.25ns)   --->   "%a_load_599 = load i32* %a_addr_599, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5898 'load' 'a_load_599' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_300 : Operation 5899 [1/1] (0.00ns)   --->   "%b_addr_599 = getelementptr [1024 x i32]* %b, i64 0, i64 599" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5899 'getelementptr' 'b_addr_599' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 5900 [2/2] (3.25ns)   --->   "%b_load_599 = load i32* %b_addr_599, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5900 'load' 'b_load_599' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 301 <SV = 300> <Delay = 5.80>
ST_301 : Operation 5901 [1/1] (0.00ns)   --->   "%c_addr_596 = getelementptr [1024 x i32]* %c, i64 0, i64 596" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5901 'getelementptr' 'c_addr_596' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 5902 [1/1] (3.25ns)   --->   "store i32 %add_ln7_596, i32* %c_addr_596, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5902 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_301 : Operation 5903 [1/1] (0.00ns)   --->   "%c_addr_597 = getelementptr [1024 x i32]* %c, i64 0, i64 597" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5903 'getelementptr' 'c_addr_597' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 5904 [1/1] (3.25ns)   --->   "store i32 %add_ln7_597, i32* %c_addr_597, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5904 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_301 : Operation 5905 [1/2] (3.25ns)   --->   "%a_load_598 = load i32* %a_addr_598, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5905 'load' 'a_load_598' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_301 : Operation 5906 [1/2] (3.25ns)   --->   "%b_load_598 = load i32* %b_addr_598, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5906 'load' 'b_load_598' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_301 : Operation 5907 [1/1] (2.55ns)   --->   "%add_ln7_598 = add nsw i32 %a_load_598, %b_load_598" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5907 'add' 'add_ln7_598' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 5908 [1/2] (3.25ns)   --->   "%a_load_599 = load i32* %a_addr_599, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5908 'load' 'a_load_599' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_301 : Operation 5909 [1/2] (3.25ns)   --->   "%b_load_599 = load i32* %b_addr_599, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5909 'load' 'b_load_599' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_301 : Operation 5910 [1/1] (2.55ns)   --->   "%add_ln7_599 = add nsw i32 %a_load_599, %b_load_599" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5910 'add' 'add_ln7_599' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 5911 [1/1] (0.00ns)   --->   "%a_addr_600 = getelementptr [1024 x i32]* %a, i64 0, i64 600" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5911 'getelementptr' 'a_addr_600' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 5912 [2/2] (3.25ns)   --->   "%a_load_600 = load i32* %a_addr_600, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5912 'load' 'a_load_600' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_301 : Operation 5913 [1/1] (0.00ns)   --->   "%b_addr_600 = getelementptr [1024 x i32]* %b, i64 0, i64 600" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5913 'getelementptr' 'b_addr_600' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 5914 [2/2] (3.25ns)   --->   "%b_load_600 = load i32* %b_addr_600, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5914 'load' 'b_load_600' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_301 : Operation 5915 [1/1] (0.00ns)   --->   "%a_addr_601 = getelementptr [1024 x i32]* %a, i64 0, i64 601" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5915 'getelementptr' 'a_addr_601' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 5916 [2/2] (3.25ns)   --->   "%a_load_601 = load i32* %a_addr_601, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5916 'load' 'a_load_601' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_301 : Operation 5917 [1/1] (0.00ns)   --->   "%b_addr_601 = getelementptr [1024 x i32]* %b, i64 0, i64 601" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5917 'getelementptr' 'b_addr_601' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 5918 [2/2] (3.25ns)   --->   "%b_load_601 = load i32* %b_addr_601, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5918 'load' 'b_load_601' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 302 <SV = 301> <Delay = 5.80>
ST_302 : Operation 5919 [1/1] (0.00ns)   --->   "%c_addr_598 = getelementptr [1024 x i32]* %c, i64 0, i64 598" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5919 'getelementptr' 'c_addr_598' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 5920 [1/1] (3.25ns)   --->   "store i32 %add_ln7_598, i32* %c_addr_598, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5920 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_302 : Operation 5921 [1/1] (0.00ns)   --->   "%c_addr_599 = getelementptr [1024 x i32]* %c, i64 0, i64 599" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5921 'getelementptr' 'c_addr_599' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 5922 [1/1] (3.25ns)   --->   "store i32 %add_ln7_599, i32* %c_addr_599, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5922 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_302 : Operation 5923 [1/2] (3.25ns)   --->   "%a_load_600 = load i32* %a_addr_600, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5923 'load' 'a_load_600' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_302 : Operation 5924 [1/2] (3.25ns)   --->   "%b_load_600 = load i32* %b_addr_600, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5924 'load' 'b_load_600' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_302 : Operation 5925 [1/1] (2.55ns)   --->   "%add_ln7_600 = add nsw i32 %a_load_600, %b_load_600" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5925 'add' 'add_ln7_600' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 5926 [1/2] (3.25ns)   --->   "%a_load_601 = load i32* %a_addr_601, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5926 'load' 'a_load_601' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_302 : Operation 5927 [1/2] (3.25ns)   --->   "%b_load_601 = load i32* %b_addr_601, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5927 'load' 'b_load_601' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_302 : Operation 5928 [1/1] (2.55ns)   --->   "%add_ln7_601 = add nsw i32 %a_load_601, %b_load_601" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5928 'add' 'add_ln7_601' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 5929 [1/1] (0.00ns)   --->   "%a_addr_602 = getelementptr [1024 x i32]* %a, i64 0, i64 602" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5929 'getelementptr' 'a_addr_602' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 5930 [2/2] (3.25ns)   --->   "%a_load_602 = load i32* %a_addr_602, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5930 'load' 'a_load_602' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_302 : Operation 5931 [1/1] (0.00ns)   --->   "%b_addr_602 = getelementptr [1024 x i32]* %b, i64 0, i64 602" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5931 'getelementptr' 'b_addr_602' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 5932 [2/2] (3.25ns)   --->   "%b_load_602 = load i32* %b_addr_602, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5932 'load' 'b_load_602' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_302 : Operation 5933 [1/1] (0.00ns)   --->   "%a_addr_603 = getelementptr [1024 x i32]* %a, i64 0, i64 603" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5933 'getelementptr' 'a_addr_603' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 5934 [2/2] (3.25ns)   --->   "%a_load_603 = load i32* %a_addr_603, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5934 'load' 'a_load_603' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_302 : Operation 5935 [1/1] (0.00ns)   --->   "%b_addr_603 = getelementptr [1024 x i32]* %b, i64 0, i64 603" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5935 'getelementptr' 'b_addr_603' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 5936 [2/2] (3.25ns)   --->   "%b_load_603 = load i32* %b_addr_603, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5936 'load' 'b_load_603' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 303 <SV = 302> <Delay = 5.80>
ST_303 : Operation 5937 [1/1] (0.00ns)   --->   "%c_addr_600 = getelementptr [1024 x i32]* %c, i64 0, i64 600" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5937 'getelementptr' 'c_addr_600' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 5938 [1/1] (3.25ns)   --->   "store i32 %add_ln7_600, i32* %c_addr_600, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5938 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_303 : Operation 5939 [1/1] (0.00ns)   --->   "%c_addr_601 = getelementptr [1024 x i32]* %c, i64 0, i64 601" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5939 'getelementptr' 'c_addr_601' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 5940 [1/1] (3.25ns)   --->   "store i32 %add_ln7_601, i32* %c_addr_601, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5940 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_303 : Operation 5941 [1/2] (3.25ns)   --->   "%a_load_602 = load i32* %a_addr_602, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5941 'load' 'a_load_602' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_303 : Operation 5942 [1/2] (3.25ns)   --->   "%b_load_602 = load i32* %b_addr_602, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5942 'load' 'b_load_602' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_303 : Operation 5943 [1/1] (2.55ns)   --->   "%add_ln7_602 = add nsw i32 %a_load_602, %b_load_602" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5943 'add' 'add_ln7_602' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 5944 [1/2] (3.25ns)   --->   "%a_load_603 = load i32* %a_addr_603, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5944 'load' 'a_load_603' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_303 : Operation 5945 [1/2] (3.25ns)   --->   "%b_load_603 = load i32* %b_addr_603, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5945 'load' 'b_load_603' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_303 : Operation 5946 [1/1] (2.55ns)   --->   "%add_ln7_603 = add nsw i32 %a_load_603, %b_load_603" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5946 'add' 'add_ln7_603' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 5947 [1/1] (0.00ns)   --->   "%a_addr_604 = getelementptr [1024 x i32]* %a, i64 0, i64 604" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5947 'getelementptr' 'a_addr_604' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 5948 [2/2] (3.25ns)   --->   "%a_load_604 = load i32* %a_addr_604, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5948 'load' 'a_load_604' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_303 : Operation 5949 [1/1] (0.00ns)   --->   "%b_addr_604 = getelementptr [1024 x i32]* %b, i64 0, i64 604" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5949 'getelementptr' 'b_addr_604' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 5950 [2/2] (3.25ns)   --->   "%b_load_604 = load i32* %b_addr_604, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5950 'load' 'b_load_604' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_303 : Operation 5951 [1/1] (0.00ns)   --->   "%a_addr_605 = getelementptr [1024 x i32]* %a, i64 0, i64 605" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5951 'getelementptr' 'a_addr_605' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 5952 [2/2] (3.25ns)   --->   "%a_load_605 = load i32* %a_addr_605, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5952 'load' 'a_load_605' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_303 : Operation 5953 [1/1] (0.00ns)   --->   "%b_addr_605 = getelementptr [1024 x i32]* %b, i64 0, i64 605" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5953 'getelementptr' 'b_addr_605' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 5954 [2/2] (3.25ns)   --->   "%b_load_605 = load i32* %b_addr_605, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5954 'load' 'b_load_605' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 304 <SV = 303> <Delay = 5.80>
ST_304 : Operation 5955 [1/1] (0.00ns)   --->   "%c_addr_602 = getelementptr [1024 x i32]* %c, i64 0, i64 602" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5955 'getelementptr' 'c_addr_602' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 5956 [1/1] (3.25ns)   --->   "store i32 %add_ln7_602, i32* %c_addr_602, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5956 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_304 : Operation 5957 [1/1] (0.00ns)   --->   "%c_addr_603 = getelementptr [1024 x i32]* %c, i64 0, i64 603" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5957 'getelementptr' 'c_addr_603' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 5958 [1/1] (3.25ns)   --->   "store i32 %add_ln7_603, i32* %c_addr_603, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5958 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_304 : Operation 5959 [1/2] (3.25ns)   --->   "%a_load_604 = load i32* %a_addr_604, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5959 'load' 'a_load_604' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_304 : Operation 5960 [1/2] (3.25ns)   --->   "%b_load_604 = load i32* %b_addr_604, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5960 'load' 'b_load_604' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_304 : Operation 5961 [1/1] (2.55ns)   --->   "%add_ln7_604 = add nsw i32 %a_load_604, %b_load_604" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5961 'add' 'add_ln7_604' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 5962 [1/2] (3.25ns)   --->   "%a_load_605 = load i32* %a_addr_605, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5962 'load' 'a_load_605' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_304 : Operation 5963 [1/2] (3.25ns)   --->   "%b_load_605 = load i32* %b_addr_605, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5963 'load' 'b_load_605' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_304 : Operation 5964 [1/1] (2.55ns)   --->   "%add_ln7_605 = add nsw i32 %a_load_605, %b_load_605" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5964 'add' 'add_ln7_605' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 5965 [1/1] (0.00ns)   --->   "%a_addr_606 = getelementptr [1024 x i32]* %a, i64 0, i64 606" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5965 'getelementptr' 'a_addr_606' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 5966 [2/2] (3.25ns)   --->   "%a_load_606 = load i32* %a_addr_606, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5966 'load' 'a_load_606' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_304 : Operation 5967 [1/1] (0.00ns)   --->   "%b_addr_606 = getelementptr [1024 x i32]* %b, i64 0, i64 606" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5967 'getelementptr' 'b_addr_606' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 5968 [2/2] (3.25ns)   --->   "%b_load_606 = load i32* %b_addr_606, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5968 'load' 'b_load_606' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_304 : Operation 5969 [1/1] (0.00ns)   --->   "%a_addr_607 = getelementptr [1024 x i32]* %a, i64 0, i64 607" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5969 'getelementptr' 'a_addr_607' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 5970 [2/2] (3.25ns)   --->   "%a_load_607 = load i32* %a_addr_607, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5970 'load' 'a_load_607' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_304 : Operation 5971 [1/1] (0.00ns)   --->   "%b_addr_607 = getelementptr [1024 x i32]* %b, i64 0, i64 607" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5971 'getelementptr' 'b_addr_607' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 5972 [2/2] (3.25ns)   --->   "%b_load_607 = load i32* %b_addr_607, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5972 'load' 'b_load_607' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 305 <SV = 304> <Delay = 5.80>
ST_305 : Operation 5973 [1/1] (0.00ns)   --->   "%c_addr_604 = getelementptr [1024 x i32]* %c, i64 0, i64 604" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5973 'getelementptr' 'c_addr_604' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 5974 [1/1] (3.25ns)   --->   "store i32 %add_ln7_604, i32* %c_addr_604, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5974 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_305 : Operation 5975 [1/1] (0.00ns)   --->   "%c_addr_605 = getelementptr [1024 x i32]* %c, i64 0, i64 605" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5975 'getelementptr' 'c_addr_605' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 5976 [1/1] (3.25ns)   --->   "store i32 %add_ln7_605, i32* %c_addr_605, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5976 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_305 : Operation 5977 [1/2] (3.25ns)   --->   "%a_load_606 = load i32* %a_addr_606, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5977 'load' 'a_load_606' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_305 : Operation 5978 [1/2] (3.25ns)   --->   "%b_load_606 = load i32* %b_addr_606, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5978 'load' 'b_load_606' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_305 : Operation 5979 [1/1] (2.55ns)   --->   "%add_ln7_606 = add nsw i32 %a_load_606, %b_load_606" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5979 'add' 'add_ln7_606' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 5980 [1/2] (3.25ns)   --->   "%a_load_607 = load i32* %a_addr_607, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5980 'load' 'a_load_607' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_305 : Operation 5981 [1/2] (3.25ns)   --->   "%b_load_607 = load i32* %b_addr_607, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5981 'load' 'b_load_607' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_305 : Operation 5982 [1/1] (2.55ns)   --->   "%add_ln7_607 = add nsw i32 %a_load_607, %b_load_607" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5982 'add' 'add_ln7_607' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 5983 [1/1] (0.00ns)   --->   "%a_addr_608 = getelementptr [1024 x i32]* %a, i64 0, i64 608" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5983 'getelementptr' 'a_addr_608' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 5984 [2/2] (3.25ns)   --->   "%a_load_608 = load i32* %a_addr_608, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5984 'load' 'a_load_608' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_305 : Operation 5985 [1/1] (0.00ns)   --->   "%b_addr_608 = getelementptr [1024 x i32]* %b, i64 0, i64 608" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5985 'getelementptr' 'b_addr_608' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 5986 [2/2] (3.25ns)   --->   "%b_load_608 = load i32* %b_addr_608, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5986 'load' 'b_load_608' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_305 : Operation 5987 [1/1] (0.00ns)   --->   "%a_addr_609 = getelementptr [1024 x i32]* %a, i64 0, i64 609" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5987 'getelementptr' 'a_addr_609' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 5988 [2/2] (3.25ns)   --->   "%a_load_609 = load i32* %a_addr_609, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5988 'load' 'a_load_609' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_305 : Operation 5989 [1/1] (0.00ns)   --->   "%b_addr_609 = getelementptr [1024 x i32]* %b, i64 0, i64 609" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5989 'getelementptr' 'b_addr_609' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 5990 [2/2] (3.25ns)   --->   "%b_load_609 = load i32* %b_addr_609, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5990 'load' 'b_load_609' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 306 <SV = 305> <Delay = 5.80>
ST_306 : Operation 5991 [1/1] (0.00ns)   --->   "%c_addr_606 = getelementptr [1024 x i32]* %c, i64 0, i64 606" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5991 'getelementptr' 'c_addr_606' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 5992 [1/1] (3.25ns)   --->   "store i32 %add_ln7_606, i32* %c_addr_606, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5992 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_306 : Operation 5993 [1/1] (0.00ns)   --->   "%c_addr_607 = getelementptr [1024 x i32]* %c, i64 0, i64 607" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5993 'getelementptr' 'c_addr_607' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 5994 [1/1] (3.25ns)   --->   "store i32 %add_ln7_607, i32* %c_addr_607, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5994 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_306 : Operation 5995 [1/2] (3.25ns)   --->   "%a_load_608 = load i32* %a_addr_608, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5995 'load' 'a_load_608' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_306 : Operation 5996 [1/2] (3.25ns)   --->   "%b_load_608 = load i32* %b_addr_608, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5996 'load' 'b_load_608' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_306 : Operation 5997 [1/1] (2.55ns)   --->   "%add_ln7_608 = add nsw i32 %a_load_608, %b_load_608" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5997 'add' 'add_ln7_608' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 5998 [1/2] (3.25ns)   --->   "%a_load_609 = load i32* %a_addr_609, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5998 'load' 'a_load_609' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_306 : Operation 5999 [1/2] (3.25ns)   --->   "%b_load_609 = load i32* %b_addr_609, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 5999 'load' 'b_load_609' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_306 : Operation 6000 [1/1] (2.55ns)   --->   "%add_ln7_609 = add nsw i32 %a_load_609, %b_load_609" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6000 'add' 'add_ln7_609' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 6001 [1/1] (0.00ns)   --->   "%a_addr_610 = getelementptr [1024 x i32]* %a, i64 0, i64 610" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6001 'getelementptr' 'a_addr_610' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 6002 [2/2] (3.25ns)   --->   "%a_load_610 = load i32* %a_addr_610, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6002 'load' 'a_load_610' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_306 : Operation 6003 [1/1] (0.00ns)   --->   "%b_addr_610 = getelementptr [1024 x i32]* %b, i64 0, i64 610" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6003 'getelementptr' 'b_addr_610' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 6004 [2/2] (3.25ns)   --->   "%b_load_610 = load i32* %b_addr_610, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6004 'load' 'b_load_610' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_306 : Operation 6005 [1/1] (0.00ns)   --->   "%a_addr_611 = getelementptr [1024 x i32]* %a, i64 0, i64 611" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6005 'getelementptr' 'a_addr_611' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 6006 [2/2] (3.25ns)   --->   "%a_load_611 = load i32* %a_addr_611, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6006 'load' 'a_load_611' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_306 : Operation 6007 [1/1] (0.00ns)   --->   "%b_addr_611 = getelementptr [1024 x i32]* %b, i64 0, i64 611" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6007 'getelementptr' 'b_addr_611' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 6008 [2/2] (3.25ns)   --->   "%b_load_611 = load i32* %b_addr_611, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6008 'load' 'b_load_611' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 307 <SV = 306> <Delay = 5.80>
ST_307 : Operation 6009 [1/1] (0.00ns)   --->   "%c_addr_608 = getelementptr [1024 x i32]* %c, i64 0, i64 608" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6009 'getelementptr' 'c_addr_608' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 6010 [1/1] (3.25ns)   --->   "store i32 %add_ln7_608, i32* %c_addr_608, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6010 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_307 : Operation 6011 [1/1] (0.00ns)   --->   "%c_addr_609 = getelementptr [1024 x i32]* %c, i64 0, i64 609" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6011 'getelementptr' 'c_addr_609' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 6012 [1/1] (3.25ns)   --->   "store i32 %add_ln7_609, i32* %c_addr_609, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6012 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_307 : Operation 6013 [1/2] (3.25ns)   --->   "%a_load_610 = load i32* %a_addr_610, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6013 'load' 'a_load_610' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_307 : Operation 6014 [1/2] (3.25ns)   --->   "%b_load_610 = load i32* %b_addr_610, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6014 'load' 'b_load_610' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_307 : Operation 6015 [1/1] (2.55ns)   --->   "%add_ln7_610 = add nsw i32 %a_load_610, %b_load_610" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6015 'add' 'add_ln7_610' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 6016 [1/2] (3.25ns)   --->   "%a_load_611 = load i32* %a_addr_611, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6016 'load' 'a_load_611' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_307 : Operation 6017 [1/2] (3.25ns)   --->   "%b_load_611 = load i32* %b_addr_611, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6017 'load' 'b_load_611' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_307 : Operation 6018 [1/1] (2.55ns)   --->   "%add_ln7_611 = add nsw i32 %a_load_611, %b_load_611" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6018 'add' 'add_ln7_611' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 6019 [1/1] (0.00ns)   --->   "%a_addr_612 = getelementptr [1024 x i32]* %a, i64 0, i64 612" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6019 'getelementptr' 'a_addr_612' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 6020 [2/2] (3.25ns)   --->   "%a_load_612 = load i32* %a_addr_612, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6020 'load' 'a_load_612' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_307 : Operation 6021 [1/1] (0.00ns)   --->   "%b_addr_612 = getelementptr [1024 x i32]* %b, i64 0, i64 612" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6021 'getelementptr' 'b_addr_612' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 6022 [2/2] (3.25ns)   --->   "%b_load_612 = load i32* %b_addr_612, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6022 'load' 'b_load_612' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_307 : Operation 6023 [1/1] (0.00ns)   --->   "%a_addr_613 = getelementptr [1024 x i32]* %a, i64 0, i64 613" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6023 'getelementptr' 'a_addr_613' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 6024 [2/2] (3.25ns)   --->   "%a_load_613 = load i32* %a_addr_613, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6024 'load' 'a_load_613' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_307 : Operation 6025 [1/1] (0.00ns)   --->   "%b_addr_613 = getelementptr [1024 x i32]* %b, i64 0, i64 613" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6025 'getelementptr' 'b_addr_613' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 6026 [2/2] (3.25ns)   --->   "%b_load_613 = load i32* %b_addr_613, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6026 'load' 'b_load_613' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 308 <SV = 307> <Delay = 5.80>
ST_308 : Operation 6027 [1/1] (0.00ns)   --->   "%c_addr_610 = getelementptr [1024 x i32]* %c, i64 0, i64 610" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6027 'getelementptr' 'c_addr_610' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 6028 [1/1] (3.25ns)   --->   "store i32 %add_ln7_610, i32* %c_addr_610, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6028 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_308 : Operation 6029 [1/1] (0.00ns)   --->   "%c_addr_611 = getelementptr [1024 x i32]* %c, i64 0, i64 611" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6029 'getelementptr' 'c_addr_611' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 6030 [1/1] (3.25ns)   --->   "store i32 %add_ln7_611, i32* %c_addr_611, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6030 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_308 : Operation 6031 [1/2] (3.25ns)   --->   "%a_load_612 = load i32* %a_addr_612, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6031 'load' 'a_load_612' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_308 : Operation 6032 [1/2] (3.25ns)   --->   "%b_load_612 = load i32* %b_addr_612, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6032 'load' 'b_load_612' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_308 : Operation 6033 [1/1] (2.55ns)   --->   "%add_ln7_612 = add nsw i32 %a_load_612, %b_load_612" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6033 'add' 'add_ln7_612' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 6034 [1/2] (3.25ns)   --->   "%a_load_613 = load i32* %a_addr_613, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6034 'load' 'a_load_613' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_308 : Operation 6035 [1/2] (3.25ns)   --->   "%b_load_613 = load i32* %b_addr_613, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6035 'load' 'b_load_613' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_308 : Operation 6036 [1/1] (2.55ns)   --->   "%add_ln7_613 = add nsw i32 %a_load_613, %b_load_613" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6036 'add' 'add_ln7_613' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 6037 [1/1] (0.00ns)   --->   "%a_addr_614 = getelementptr [1024 x i32]* %a, i64 0, i64 614" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6037 'getelementptr' 'a_addr_614' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 6038 [2/2] (3.25ns)   --->   "%a_load_614 = load i32* %a_addr_614, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6038 'load' 'a_load_614' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_308 : Operation 6039 [1/1] (0.00ns)   --->   "%b_addr_614 = getelementptr [1024 x i32]* %b, i64 0, i64 614" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6039 'getelementptr' 'b_addr_614' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 6040 [2/2] (3.25ns)   --->   "%b_load_614 = load i32* %b_addr_614, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6040 'load' 'b_load_614' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_308 : Operation 6041 [1/1] (0.00ns)   --->   "%a_addr_615 = getelementptr [1024 x i32]* %a, i64 0, i64 615" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6041 'getelementptr' 'a_addr_615' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 6042 [2/2] (3.25ns)   --->   "%a_load_615 = load i32* %a_addr_615, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6042 'load' 'a_load_615' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_308 : Operation 6043 [1/1] (0.00ns)   --->   "%b_addr_615 = getelementptr [1024 x i32]* %b, i64 0, i64 615" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6043 'getelementptr' 'b_addr_615' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 6044 [2/2] (3.25ns)   --->   "%b_load_615 = load i32* %b_addr_615, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6044 'load' 'b_load_615' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 309 <SV = 308> <Delay = 5.80>
ST_309 : Operation 6045 [1/1] (0.00ns)   --->   "%c_addr_612 = getelementptr [1024 x i32]* %c, i64 0, i64 612" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6045 'getelementptr' 'c_addr_612' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 6046 [1/1] (3.25ns)   --->   "store i32 %add_ln7_612, i32* %c_addr_612, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6046 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_309 : Operation 6047 [1/1] (0.00ns)   --->   "%c_addr_613 = getelementptr [1024 x i32]* %c, i64 0, i64 613" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6047 'getelementptr' 'c_addr_613' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 6048 [1/1] (3.25ns)   --->   "store i32 %add_ln7_613, i32* %c_addr_613, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6048 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_309 : Operation 6049 [1/2] (3.25ns)   --->   "%a_load_614 = load i32* %a_addr_614, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6049 'load' 'a_load_614' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_309 : Operation 6050 [1/2] (3.25ns)   --->   "%b_load_614 = load i32* %b_addr_614, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6050 'load' 'b_load_614' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_309 : Operation 6051 [1/1] (2.55ns)   --->   "%add_ln7_614 = add nsw i32 %a_load_614, %b_load_614" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6051 'add' 'add_ln7_614' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 6052 [1/2] (3.25ns)   --->   "%a_load_615 = load i32* %a_addr_615, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6052 'load' 'a_load_615' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_309 : Operation 6053 [1/2] (3.25ns)   --->   "%b_load_615 = load i32* %b_addr_615, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6053 'load' 'b_load_615' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_309 : Operation 6054 [1/1] (2.55ns)   --->   "%add_ln7_615 = add nsw i32 %a_load_615, %b_load_615" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6054 'add' 'add_ln7_615' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 6055 [1/1] (0.00ns)   --->   "%a_addr_616 = getelementptr [1024 x i32]* %a, i64 0, i64 616" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6055 'getelementptr' 'a_addr_616' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 6056 [2/2] (3.25ns)   --->   "%a_load_616 = load i32* %a_addr_616, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6056 'load' 'a_load_616' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_309 : Operation 6057 [1/1] (0.00ns)   --->   "%b_addr_616 = getelementptr [1024 x i32]* %b, i64 0, i64 616" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6057 'getelementptr' 'b_addr_616' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 6058 [2/2] (3.25ns)   --->   "%b_load_616 = load i32* %b_addr_616, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6058 'load' 'b_load_616' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_309 : Operation 6059 [1/1] (0.00ns)   --->   "%a_addr_617 = getelementptr [1024 x i32]* %a, i64 0, i64 617" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6059 'getelementptr' 'a_addr_617' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 6060 [2/2] (3.25ns)   --->   "%a_load_617 = load i32* %a_addr_617, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6060 'load' 'a_load_617' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_309 : Operation 6061 [1/1] (0.00ns)   --->   "%b_addr_617 = getelementptr [1024 x i32]* %b, i64 0, i64 617" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6061 'getelementptr' 'b_addr_617' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 6062 [2/2] (3.25ns)   --->   "%b_load_617 = load i32* %b_addr_617, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6062 'load' 'b_load_617' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 310 <SV = 309> <Delay = 5.80>
ST_310 : Operation 6063 [1/1] (0.00ns)   --->   "%c_addr_614 = getelementptr [1024 x i32]* %c, i64 0, i64 614" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6063 'getelementptr' 'c_addr_614' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 6064 [1/1] (3.25ns)   --->   "store i32 %add_ln7_614, i32* %c_addr_614, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6064 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_310 : Operation 6065 [1/1] (0.00ns)   --->   "%c_addr_615 = getelementptr [1024 x i32]* %c, i64 0, i64 615" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6065 'getelementptr' 'c_addr_615' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 6066 [1/1] (3.25ns)   --->   "store i32 %add_ln7_615, i32* %c_addr_615, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6066 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_310 : Operation 6067 [1/2] (3.25ns)   --->   "%a_load_616 = load i32* %a_addr_616, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6067 'load' 'a_load_616' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_310 : Operation 6068 [1/2] (3.25ns)   --->   "%b_load_616 = load i32* %b_addr_616, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6068 'load' 'b_load_616' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_310 : Operation 6069 [1/1] (2.55ns)   --->   "%add_ln7_616 = add nsw i32 %a_load_616, %b_load_616" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6069 'add' 'add_ln7_616' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 6070 [1/2] (3.25ns)   --->   "%a_load_617 = load i32* %a_addr_617, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6070 'load' 'a_load_617' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_310 : Operation 6071 [1/2] (3.25ns)   --->   "%b_load_617 = load i32* %b_addr_617, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6071 'load' 'b_load_617' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_310 : Operation 6072 [1/1] (2.55ns)   --->   "%add_ln7_617 = add nsw i32 %a_load_617, %b_load_617" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6072 'add' 'add_ln7_617' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 6073 [1/1] (0.00ns)   --->   "%a_addr_618 = getelementptr [1024 x i32]* %a, i64 0, i64 618" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6073 'getelementptr' 'a_addr_618' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 6074 [2/2] (3.25ns)   --->   "%a_load_618 = load i32* %a_addr_618, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6074 'load' 'a_load_618' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_310 : Operation 6075 [1/1] (0.00ns)   --->   "%b_addr_618 = getelementptr [1024 x i32]* %b, i64 0, i64 618" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6075 'getelementptr' 'b_addr_618' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 6076 [2/2] (3.25ns)   --->   "%b_load_618 = load i32* %b_addr_618, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6076 'load' 'b_load_618' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_310 : Operation 6077 [1/1] (0.00ns)   --->   "%a_addr_619 = getelementptr [1024 x i32]* %a, i64 0, i64 619" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6077 'getelementptr' 'a_addr_619' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 6078 [2/2] (3.25ns)   --->   "%a_load_619 = load i32* %a_addr_619, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6078 'load' 'a_load_619' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_310 : Operation 6079 [1/1] (0.00ns)   --->   "%b_addr_619 = getelementptr [1024 x i32]* %b, i64 0, i64 619" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6079 'getelementptr' 'b_addr_619' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 6080 [2/2] (3.25ns)   --->   "%b_load_619 = load i32* %b_addr_619, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6080 'load' 'b_load_619' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 311 <SV = 310> <Delay = 5.80>
ST_311 : Operation 6081 [1/1] (0.00ns)   --->   "%c_addr_616 = getelementptr [1024 x i32]* %c, i64 0, i64 616" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6081 'getelementptr' 'c_addr_616' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 6082 [1/1] (3.25ns)   --->   "store i32 %add_ln7_616, i32* %c_addr_616, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6082 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_311 : Operation 6083 [1/1] (0.00ns)   --->   "%c_addr_617 = getelementptr [1024 x i32]* %c, i64 0, i64 617" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6083 'getelementptr' 'c_addr_617' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 6084 [1/1] (3.25ns)   --->   "store i32 %add_ln7_617, i32* %c_addr_617, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6084 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_311 : Operation 6085 [1/2] (3.25ns)   --->   "%a_load_618 = load i32* %a_addr_618, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6085 'load' 'a_load_618' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_311 : Operation 6086 [1/2] (3.25ns)   --->   "%b_load_618 = load i32* %b_addr_618, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6086 'load' 'b_load_618' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_311 : Operation 6087 [1/1] (2.55ns)   --->   "%add_ln7_618 = add nsw i32 %a_load_618, %b_load_618" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6087 'add' 'add_ln7_618' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 6088 [1/2] (3.25ns)   --->   "%a_load_619 = load i32* %a_addr_619, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6088 'load' 'a_load_619' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_311 : Operation 6089 [1/2] (3.25ns)   --->   "%b_load_619 = load i32* %b_addr_619, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6089 'load' 'b_load_619' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_311 : Operation 6090 [1/1] (2.55ns)   --->   "%add_ln7_619 = add nsw i32 %a_load_619, %b_load_619" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6090 'add' 'add_ln7_619' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 6091 [1/1] (0.00ns)   --->   "%a_addr_620 = getelementptr [1024 x i32]* %a, i64 0, i64 620" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6091 'getelementptr' 'a_addr_620' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 6092 [2/2] (3.25ns)   --->   "%a_load_620 = load i32* %a_addr_620, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6092 'load' 'a_load_620' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_311 : Operation 6093 [1/1] (0.00ns)   --->   "%b_addr_620 = getelementptr [1024 x i32]* %b, i64 0, i64 620" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6093 'getelementptr' 'b_addr_620' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 6094 [2/2] (3.25ns)   --->   "%b_load_620 = load i32* %b_addr_620, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6094 'load' 'b_load_620' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_311 : Operation 6095 [1/1] (0.00ns)   --->   "%a_addr_621 = getelementptr [1024 x i32]* %a, i64 0, i64 621" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6095 'getelementptr' 'a_addr_621' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 6096 [2/2] (3.25ns)   --->   "%a_load_621 = load i32* %a_addr_621, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6096 'load' 'a_load_621' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_311 : Operation 6097 [1/1] (0.00ns)   --->   "%b_addr_621 = getelementptr [1024 x i32]* %b, i64 0, i64 621" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6097 'getelementptr' 'b_addr_621' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 6098 [2/2] (3.25ns)   --->   "%b_load_621 = load i32* %b_addr_621, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6098 'load' 'b_load_621' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 312 <SV = 311> <Delay = 5.80>
ST_312 : Operation 6099 [1/1] (0.00ns)   --->   "%c_addr_618 = getelementptr [1024 x i32]* %c, i64 0, i64 618" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6099 'getelementptr' 'c_addr_618' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 6100 [1/1] (3.25ns)   --->   "store i32 %add_ln7_618, i32* %c_addr_618, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6100 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_312 : Operation 6101 [1/1] (0.00ns)   --->   "%c_addr_619 = getelementptr [1024 x i32]* %c, i64 0, i64 619" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6101 'getelementptr' 'c_addr_619' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 6102 [1/1] (3.25ns)   --->   "store i32 %add_ln7_619, i32* %c_addr_619, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6102 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_312 : Operation 6103 [1/2] (3.25ns)   --->   "%a_load_620 = load i32* %a_addr_620, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6103 'load' 'a_load_620' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_312 : Operation 6104 [1/2] (3.25ns)   --->   "%b_load_620 = load i32* %b_addr_620, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6104 'load' 'b_load_620' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_312 : Operation 6105 [1/1] (2.55ns)   --->   "%add_ln7_620 = add nsw i32 %a_load_620, %b_load_620" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6105 'add' 'add_ln7_620' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 6106 [1/2] (3.25ns)   --->   "%a_load_621 = load i32* %a_addr_621, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6106 'load' 'a_load_621' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_312 : Operation 6107 [1/2] (3.25ns)   --->   "%b_load_621 = load i32* %b_addr_621, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6107 'load' 'b_load_621' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_312 : Operation 6108 [1/1] (2.55ns)   --->   "%add_ln7_621 = add nsw i32 %a_load_621, %b_load_621" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6108 'add' 'add_ln7_621' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 6109 [1/1] (0.00ns)   --->   "%a_addr_622 = getelementptr [1024 x i32]* %a, i64 0, i64 622" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6109 'getelementptr' 'a_addr_622' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 6110 [2/2] (3.25ns)   --->   "%a_load_622 = load i32* %a_addr_622, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6110 'load' 'a_load_622' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_312 : Operation 6111 [1/1] (0.00ns)   --->   "%b_addr_622 = getelementptr [1024 x i32]* %b, i64 0, i64 622" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6111 'getelementptr' 'b_addr_622' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 6112 [2/2] (3.25ns)   --->   "%b_load_622 = load i32* %b_addr_622, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6112 'load' 'b_load_622' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_312 : Operation 6113 [1/1] (0.00ns)   --->   "%a_addr_623 = getelementptr [1024 x i32]* %a, i64 0, i64 623" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6113 'getelementptr' 'a_addr_623' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 6114 [2/2] (3.25ns)   --->   "%a_load_623 = load i32* %a_addr_623, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6114 'load' 'a_load_623' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_312 : Operation 6115 [1/1] (0.00ns)   --->   "%b_addr_623 = getelementptr [1024 x i32]* %b, i64 0, i64 623" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6115 'getelementptr' 'b_addr_623' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 6116 [2/2] (3.25ns)   --->   "%b_load_623 = load i32* %b_addr_623, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6116 'load' 'b_load_623' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 313 <SV = 312> <Delay = 5.80>
ST_313 : Operation 6117 [1/1] (0.00ns)   --->   "%c_addr_620 = getelementptr [1024 x i32]* %c, i64 0, i64 620" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6117 'getelementptr' 'c_addr_620' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 6118 [1/1] (3.25ns)   --->   "store i32 %add_ln7_620, i32* %c_addr_620, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6118 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_313 : Operation 6119 [1/1] (0.00ns)   --->   "%c_addr_621 = getelementptr [1024 x i32]* %c, i64 0, i64 621" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6119 'getelementptr' 'c_addr_621' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 6120 [1/1] (3.25ns)   --->   "store i32 %add_ln7_621, i32* %c_addr_621, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6120 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_313 : Operation 6121 [1/2] (3.25ns)   --->   "%a_load_622 = load i32* %a_addr_622, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6121 'load' 'a_load_622' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_313 : Operation 6122 [1/2] (3.25ns)   --->   "%b_load_622 = load i32* %b_addr_622, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6122 'load' 'b_load_622' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_313 : Operation 6123 [1/1] (2.55ns)   --->   "%add_ln7_622 = add nsw i32 %a_load_622, %b_load_622" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6123 'add' 'add_ln7_622' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 6124 [1/2] (3.25ns)   --->   "%a_load_623 = load i32* %a_addr_623, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6124 'load' 'a_load_623' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_313 : Operation 6125 [1/2] (3.25ns)   --->   "%b_load_623 = load i32* %b_addr_623, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6125 'load' 'b_load_623' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_313 : Operation 6126 [1/1] (2.55ns)   --->   "%add_ln7_623 = add nsw i32 %a_load_623, %b_load_623" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6126 'add' 'add_ln7_623' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 6127 [1/1] (0.00ns)   --->   "%a_addr_624 = getelementptr [1024 x i32]* %a, i64 0, i64 624" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6127 'getelementptr' 'a_addr_624' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 6128 [2/2] (3.25ns)   --->   "%a_load_624 = load i32* %a_addr_624, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6128 'load' 'a_load_624' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_313 : Operation 6129 [1/1] (0.00ns)   --->   "%b_addr_624 = getelementptr [1024 x i32]* %b, i64 0, i64 624" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6129 'getelementptr' 'b_addr_624' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 6130 [2/2] (3.25ns)   --->   "%b_load_624 = load i32* %b_addr_624, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6130 'load' 'b_load_624' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_313 : Operation 6131 [1/1] (0.00ns)   --->   "%a_addr_625 = getelementptr [1024 x i32]* %a, i64 0, i64 625" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6131 'getelementptr' 'a_addr_625' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 6132 [2/2] (3.25ns)   --->   "%a_load_625 = load i32* %a_addr_625, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6132 'load' 'a_load_625' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_313 : Operation 6133 [1/1] (0.00ns)   --->   "%b_addr_625 = getelementptr [1024 x i32]* %b, i64 0, i64 625" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6133 'getelementptr' 'b_addr_625' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 6134 [2/2] (3.25ns)   --->   "%b_load_625 = load i32* %b_addr_625, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6134 'load' 'b_load_625' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 314 <SV = 313> <Delay = 5.80>
ST_314 : Operation 6135 [1/1] (0.00ns)   --->   "%c_addr_622 = getelementptr [1024 x i32]* %c, i64 0, i64 622" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6135 'getelementptr' 'c_addr_622' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 6136 [1/1] (3.25ns)   --->   "store i32 %add_ln7_622, i32* %c_addr_622, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_314 : Operation 6137 [1/1] (0.00ns)   --->   "%c_addr_623 = getelementptr [1024 x i32]* %c, i64 0, i64 623" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6137 'getelementptr' 'c_addr_623' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 6138 [1/1] (3.25ns)   --->   "store i32 %add_ln7_623, i32* %c_addr_623, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6138 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_314 : Operation 6139 [1/2] (3.25ns)   --->   "%a_load_624 = load i32* %a_addr_624, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6139 'load' 'a_load_624' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_314 : Operation 6140 [1/2] (3.25ns)   --->   "%b_load_624 = load i32* %b_addr_624, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6140 'load' 'b_load_624' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_314 : Operation 6141 [1/1] (2.55ns)   --->   "%add_ln7_624 = add nsw i32 %a_load_624, %b_load_624" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6141 'add' 'add_ln7_624' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 6142 [1/2] (3.25ns)   --->   "%a_load_625 = load i32* %a_addr_625, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6142 'load' 'a_load_625' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_314 : Operation 6143 [1/2] (3.25ns)   --->   "%b_load_625 = load i32* %b_addr_625, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6143 'load' 'b_load_625' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_314 : Operation 6144 [1/1] (2.55ns)   --->   "%add_ln7_625 = add nsw i32 %a_load_625, %b_load_625" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6144 'add' 'add_ln7_625' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 6145 [1/1] (0.00ns)   --->   "%a_addr_626 = getelementptr [1024 x i32]* %a, i64 0, i64 626" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6145 'getelementptr' 'a_addr_626' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 6146 [2/2] (3.25ns)   --->   "%a_load_626 = load i32* %a_addr_626, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6146 'load' 'a_load_626' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_314 : Operation 6147 [1/1] (0.00ns)   --->   "%b_addr_626 = getelementptr [1024 x i32]* %b, i64 0, i64 626" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6147 'getelementptr' 'b_addr_626' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 6148 [2/2] (3.25ns)   --->   "%b_load_626 = load i32* %b_addr_626, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6148 'load' 'b_load_626' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_314 : Operation 6149 [1/1] (0.00ns)   --->   "%a_addr_627 = getelementptr [1024 x i32]* %a, i64 0, i64 627" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6149 'getelementptr' 'a_addr_627' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 6150 [2/2] (3.25ns)   --->   "%a_load_627 = load i32* %a_addr_627, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6150 'load' 'a_load_627' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_314 : Operation 6151 [1/1] (0.00ns)   --->   "%b_addr_627 = getelementptr [1024 x i32]* %b, i64 0, i64 627" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6151 'getelementptr' 'b_addr_627' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 6152 [2/2] (3.25ns)   --->   "%b_load_627 = load i32* %b_addr_627, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6152 'load' 'b_load_627' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 315 <SV = 314> <Delay = 5.80>
ST_315 : Operation 6153 [1/1] (0.00ns)   --->   "%c_addr_624 = getelementptr [1024 x i32]* %c, i64 0, i64 624" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6153 'getelementptr' 'c_addr_624' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 6154 [1/1] (3.25ns)   --->   "store i32 %add_ln7_624, i32* %c_addr_624, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6154 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_315 : Operation 6155 [1/1] (0.00ns)   --->   "%c_addr_625 = getelementptr [1024 x i32]* %c, i64 0, i64 625" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6155 'getelementptr' 'c_addr_625' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 6156 [1/1] (3.25ns)   --->   "store i32 %add_ln7_625, i32* %c_addr_625, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6156 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_315 : Operation 6157 [1/2] (3.25ns)   --->   "%a_load_626 = load i32* %a_addr_626, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6157 'load' 'a_load_626' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_315 : Operation 6158 [1/2] (3.25ns)   --->   "%b_load_626 = load i32* %b_addr_626, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6158 'load' 'b_load_626' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_315 : Operation 6159 [1/1] (2.55ns)   --->   "%add_ln7_626 = add nsw i32 %a_load_626, %b_load_626" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6159 'add' 'add_ln7_626' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 6160 [1/2] (3.25ns)   --->   "%a_load_627 = load i32* %a_addr_627, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6160 'load' 'a_load_627' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_315 : Operation 6161 [1/2] (3.25ns)   --->   "%b_load_627 = load i32* %b_addr_627, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6161 'load' 'b_load_627' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_315 : Operation 6162 [1/1] (2.55ns)   --->   "%add_ln7_627 = add nsw i32 %a_load_627, %b_load_627" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6162 'add' 'add_ln7_627' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 6163 [1/1] (0.00ns)   --->   "%a_addr_628 = getelementptr [1024 x i32]* %a, i64 0, i64 628" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6163 'getelementptr' 'a_addr_628' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 6164 [2/2] (3.25ns)   --->   "%a_load_628 = load i32* %a_addr_628, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6164 'load' 'a_load_628' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_315 : Operation 6165 [1/1] (0.00ns)   --->   "%b_addr_628 = getelementptr [1024 x i32]* %b, i64 0, i64 628" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6165 'getelementptr' 'b_addr_628' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 6166 [2/2] (3.25ns)   --->   "%b_load_628 = load i32* %b_addr_628, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6166 'load' 'b_load_628' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_315 : Operation 6167 [1/1] (0.00ns)   --->   "%a_addr_629 = getelementptr [1024 x i32]* %a, i64 0, i64 629" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6167 'getelementptr' 'a_addr_629' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 6168 [2/2] (3.25ns)   --->   "%a_load_629 = load i32* %a_addr_629, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6168 'load' 'a_load_629' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_315 : Operation 6169 [1/1] (0.00ns)   --->   "%b_addr_629 = getelementptr [1024 x i32]* %b, i64 0, i64 629" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6169 'getelementptr' 'b_addr_629' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 6170 [2/2] (3.25ns)   --->   "%b_load_629 = load i32* %b_addr_629, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6170 'load' 'b_load_629' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 316 <SV = 315> <Delay = 5.80>
ST_316 : Operation 6171 [1/1] (0.00ns)   --->   "%c_addr_626 = getelementptr [1024 x i32]* %c, i64 0, i64 626" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6171 'getelementptr' 'c_addr_626' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 6172 [1/1] (3.25ns)   --->   "store i32 %add_ln7_626, i32* %c_addr_626, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6172 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_316 : Operation 6173 [1/1] (0.00ns)   --->   "%c_addr_627 = getelementptr [1024 x i32]* %c, i64 0, i64 627" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6173 'getelementptr' 'c_addr_627' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 6174 [1/1] (3.25ns)   --->   "store i32 %add_ln7_627, i32* %c_addr_627, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6174 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_316 : Operation 6175 [1/2] (3.25ns)   --->   "%a_load_628 = load i32* %a_addr_628, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6175 'load' 'a_load_628' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_316 : Operation 6176 [1/2] (3.25ns)   --->   "%b_load_628 = load i32* %b_addr_628, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6176 'load' 'b_load_628' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_316 : Operation 6177 [1/1] (2.55ns)   --->   "%add_ln7_628 = add nsw i32 %a_load_628, %b_load_628" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6177 'add' 'add_ln7_628' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 6178 [1/2] (3.25ns)   --->   "%a_load_629 = load i32* %a_addr_629, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6178 'load' 'a_load_629' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_316 : Operation 6179 [1/2] (3.25ns)   --->   "%b_load_629 = load i32* %b_addr_629, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6179 'load' 'b_load_629' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_316 : Operation 6180 [1/1] (2.55ns)   --->   "%add_ln7_629 = add nsw i32 %a_load_629, %b_load_629" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6180 'add' 'add_ln7_629' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 6181 [1/1] (0.00ns)   --->   "%a_addr_630 = getelementptr [1024 x i32]* %a, i64 0, i64 630" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6181 'getelementptr' 'a_addr_630' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 6182 [2/2] (3.25ns)   --->   "%a_load_630 = load i32* %a_addr_630, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6182 'load' 'a_load_630' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_316 : Operation 6183 [1/1] (0.00ns)   --->   "%b_addr_630 = getelementptr [1024 x i32]* %b, i64 0, i64 630" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6183 'getelementptr' 'b_addr_630' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 6184 [2/2] (3.25ns)   --->   "%b_load_630 = load i32* %b_addr_630, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6184 'load' 'b_load_630' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_316 : Operation 6185 [1/1] (0.00ns)   --->   "%a_addr_631 = getelementptr [1024 x i32]* %a, i64 0, i64 631" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6185 'getelementptr' 'a_addr_631' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 6186 [2/2] (3.25ns)   --->   "%a_load_631 = load i32* %a_addr_631, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6186 'load' 'a_load_631' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_316 : Operation 6187 [1/1] (0.00ns)   --->   "%b_addr_631 = getelementptr [1024 x i32]* %b, i64 0, i64 631" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6187 'getelementptr' 'b_addr_631' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 6188 [2/2] (3.25ns)   --->   "%b_load_631 = load i32* %b_addr_631, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6188 'load' 'b_load_631' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 317 <SV = 316> <Delay = 5.80>
ST_317 : Operation 6189 [1/1] (0.00ns)   --->   "%c_addr_628 = getelementptr [1024 x i32]* %c, i64 0, i64 628" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6189 'getelementptr' 'c_addr_628' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 6190 [1/1] (3.25ns)   --->   "store i32 %add_ln7_628, i32* %c_addr_628, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6190 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_317 : Operation 6191 [1/1] (0.00ns)   --->   "%c_addr_629 = getelementptr [1024 x i32]* %c, i64 0, i64 629" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6191 'getelementptr' 'c_addr_629' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 6192 [1/1] (3.25ns)   --->   "store i32 %add_ln7_629, i32* %c_addr_629, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6192 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_317 : Operation 6193 [1/2] (3.25ns)   --->   "%a_load_630 = load i32* %a_addr_630, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6193 'load' 'a_load_630' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_317 : Operation 6194 [1/2] (3.25ns)   --->   "%b_load_630 = load i32* %b_addr_630, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6194 'load' 'b_load_630' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_317 : Operation 6195 [1/1] (2.55ns)   --->   "%add_ln7_630 = add nsw i32 %a_load_630, %b_load_630" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6195 'add' 'add_ln7_630' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 6196 [1/2] (3.25ns)   --->   "%a_load_631 = load i32* %a_addr_631, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6196 'load' 'a_load_631' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_317 : Operation 6197 [1/2] (3.25ns)   --->   "%b_load_631 = load i32* %b_addr_631, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6197 'load' 'b_load_631' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_317 : Operation 6198 [1/1] (2.55ns)   --->   "%add_ln7_631 = add nsw i32 %a_load_631, %b_load_631" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6198 'add' 'add_ln7_631' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 6199 [1/1] (0.00ns)   --->   "%a_addr_632 = getelementptr [1024 x i32]* %a, i64 0, i64 632" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6199 'getelementptr' 'a_addr_632' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 6200 [2/2] (3.25ns)   --->   "%a_load_632 = load i32* %a_addr_632, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6200 'load' 'a_load_632' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_317 : Operation 6201 [1/1] (0.00ns)   --->   "%b_addr_632 = getelementptr [1024 x i32]* %b, i64 0, i64 632" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6201 'getelementptr' 'b_addr_632' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 6202 [2/2] (3.25ns)   --->   "%b_load_632 = load i32* %b_addr_632, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6202 'load' 'b_load_632' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_317 : Operation 6203 [1/1] (0.00ns)   --->   "%a_addr_633 = getelementptr [1024 x i32]* %a, i64 0, i64 633" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6203 'getelementptr' 'a_addr_633' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 6204 [2/2] (3.25ns)   --->   "%a_load_633 = load i32* %a_addr_633, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6204 'load' 'a_load_633' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_317 : Operation 6205 [1/1] (0.00ns)   --->   "%b_addr_633 = getelementptr [1024 x i32]* %b, i64 0, i64 633" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6205 'getelementptr' 'b_addr_633' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 6206 [2/2] (3.25ns)   --->   "%b_load_633 = load i32* %b_addr_633, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6206 'load' 'b_load_633' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 318 <SV = 317> <Delay = 5.80>
ST_318 : Operation 6207 [1/1] (0.00ns)   --->   "%c_addr_630 = getelementptr [1024 x i32]* %c, i64 0, i64 630" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6207 'getelementptr' 'c_addr_630' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 6208 [1/1] (3.25ns)   --->   "store i32 %add_ln7_630, i32* %c_addr_630, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6208 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_318 : Operation 6209 [1/1] (0.00ns)   --->   "%c_addr_631 = getelementptr [1024 x i32]* %c, i64 0, i64 631" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6209 'getelementptr' 'c_addr_631' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 6210 [1/1] (3.25ns)   --->   "store i32 %add_ln7_631, i32* %c_addr_631, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6210 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_318 : Operation 6211 [1/2] (3.25ns)   --->   "%a_load_632 = load i32* %a_addr_632, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6211 'load' 'a_load_632' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_318 : Operation 6212 [1/2] (3.25ns)   --->   "%b_load_632 = load i32* %b_addr_632, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6212 'load' 'b_load_632' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_318 : Operation 6213 [1/1] (2.55ns)   --->   "%add_ln7_632 = add nsw i32 %a_load_632, %b_load_632" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6213 'add' 'add_ln7_632' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 6214 [1/2] (3.25ns)   --->   "%a_load_633 = load i32* %a_addr_633, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6214 'load' 'a_load_633' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_318 : Operation 6215 [1/2] (3.25ns)   --->   "%b_load_633 = load i32* %b_addr_633, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6215 'load' 'b_load_633' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_318 : Operation 6216 [1/1] (2.55ns)   --->   "%add_ln7_633 = add nsw i32 %a_load_633, %b_load_633" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6216 'add' 'add_ln7_633' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 6217 [1/1] (0.00ns)   --->   "%a_addr_634 = getelementptr [1024 x i32]* %a, i64 0, i64 634" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6217 'getelementptr' 'a_addr_634' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 6218 [2/2] (3.25ns)   --->   "%a_load_634 = load i32* %a_addr_634, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6218 'load' 'a_load_634' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_318 : Operation 6219 [1/1] (0.00ns)   --->   "%b_addr_634 = getelementptr [1024 x i32]* %b, i64 0, i64 634" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6219 'getelementptr' 'b_addr_634' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 6220 [2/2] (3.25ns)   --->   "%b_load_634 = load i32* %b_addr_634, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6220 'load' 'b_load_634' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_318 : Operation 6221 [1/1] (0.00ns)   --->   "%a_addr_635 = getelementptr [1024 x i32]* %a, i64 0, i64 635" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6221 'getelementptr' 'a_addr_635' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 6222 [2/2] (3.25ns)   --->   "%a_load_635 = load i32* %a_addr_635, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6222 'load' 'a_load_635' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_318 : Operation 6223 [1/1] (0.00ns)   --->   "%b_addr_635 = getelementptr [1024 x i32]* %b, i64 0, i64 635" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6223 'getelementptr' 'b_addr_635' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 6224 [2/2] (3.25ns)   --->   "%b_load_635 = load i32* %b_addr_635, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6224 'load' 'b_load_635' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 319 <SV = 318> <Delay = 5.80>
ST_319 : Operation 6225 [1/1] (0.00ns)   --->   "%c_addr_632 = getelementptr [1024 x i32]* %c, i64 0, i64 632" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6225 'getelementptr' 'c_addr_632' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 6226 [1/1] (3.25ns)   --->   "store i32 %add_ln7_632, i32* %c_addr_632, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6226 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_319 : Operation 6227 [1/1] (0.00ns)   --->   "%c_addr_633 = getelementptr [1024 x i32]* %c, i64 0, i64 633" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6227 'getelementptr' 'c_addr_633' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 6228 [1/1] (3.25ns)   --->   "store i32 %add_ln7_633, i32* %c_addr_633, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6228 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_319 : Operation 6229 [1/2] (3.25ns)   --->   "%a_load_634 = load i32* %a_addr_634, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6229 'load' 'a_load_634' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_319 : Operation 6230 [1/2] (3.25ns)   --->   "%b_load_634 = load i32* %b_addr_634, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6230 'load' 'b_load_634' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_319 : Operation 6231 [1/1] (2.55ns)   --->   "%add_ln7_634 = add nsw i32 %a_load_634, %b_load_634" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6231 'add' 'add_ln7_634' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 6232 [1/2] (3.25ns)   --->   "%a_load_635 = load i32* %a_addr_635, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6232 'load' 'a_load_635' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_319 : Operation 6233 [1/2] (3.25ns)   --->   "%b_load_635 = load i32* %b_addr_635, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6233 'load' 'b_load_635' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_319 : Operation 6234 [1/1] (2.55ns)   --->   "%add_ln7_635 = add nsw i32 %a_load_635, %b_load_635" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6234 'add' 'add_ln7_635' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 6235 [1/1] (0.00ns)   --->   "%a_addr_636 = getelementptr [1024 x i32]* %a, i64 0, i64 636" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6235 'getelementptr' 'a_addr_636' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 6236 [2/2] (3.25ns)   --->   "%a_load_636 = load i32* %a_addr_636, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6236 'load' 'a_load_636' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_319 : Operation 6237 [1/1] (0.00ns)   --->   "%b_addr_636 = getelementptr [1024 x i32]* %b, i64 0, i64 636" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6237 'getelementptr' 'b_addr_636' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 6238 [2/2] (3.25ns)   --->   "%b_load_636 = load i32* %b_addr_636, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6238 'load' 'b_load_636' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_319 : Operation 6239 [1/1] (0.00ns)   --->   "%a_addr_637 = getelementptr [1024 x i32]* %a, i64 0, i64 637" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6239 'getelementptr' 'a_addr_637' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 6240 [2/2] (3.25ns)   --->   "%a_load_637 = load i32* %a_addr_637, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6240 'load' 'a_load_637' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_319 : Operation 6241 [1/1] (0.00ns)   --->   "%b_addr_637 = getelementptr [1024 x i32]* %b, i64 0, i64 637" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6241 'getelementptr' 'b_addr_637' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 6242 [2/2] (3.25ns)   --->   "%b_load_637 = load i32* %b_addr_637, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6242 'load' 'b_load_637' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 320 <SV = 319> <Delay = 5.80>
ST_320 : Operation 6243 [1/1] (0.00ns)   --->   "%c_addr_634 = getelementptr [1024 x i32]* %c, i64 0, i64 634" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6243 'getelementptr' 'c_addr_634' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 6244 [1/1] (3.25ns)   --->   "store i32 %add_ln7_634, i32* %c_addr_634, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6244 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_320 : Operation 6245 [1/1] (0.00ns)   --->   "%c_addr_635 = getelementptr [1024 x i32]* %c, i64 0, i64 635" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6245 'getelementptr' 'c_addr_635' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 6246 [1/1] (3.25ns)   --->   "store i32 %add_ln7_635, i32* %c_addr_635, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6246 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_320 : Operation 6247 [1/2] (3.25ns)   --->   "%a_load_636 = load i32* %a_addr_636, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6247 'load' 'a_load_636' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_320 : Operation 6248 [1/2] (3.25ns)   --->   "%b_load_636 = load i32* %b_addr_636, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6248 'load' 'b_load_636' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_320 : Operation 6249 [1/1] (2.55ns)   --->   "%add_ln7_636 = add nsw i32 %a_load_636, %b_load_636" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6249 'add' 'add_ln7_636' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 6250 [1/2] (3.25ns)   --->   "%a_load_637 = load i32* %a_addr_637, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6250 'load' 'a_load_637' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_320 : Operation 6251 [1/2] (3.25ns)   --->   "%b_load_637 = load i32* %b_addr_637, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6251 'load' 'b_load_637' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_320 : Operation 6252 [1/1] (2.55ns)   --->   "%add_ln7_637 = add nsw i32 %a_load_637, %b_load_637" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6252 'add' 'add_ln7_637' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 6253 [1/1] (0.00ns)   --->   "%a_addr_638 = getelementptr [1024 x i32]* %a, i64 0, i64 638" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6253 'getelementptr' 'a_addr_638' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 6254 [2/2] (3.25ns)   --->   "%a_load_638 = load i32* %a_addr_638, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6254 'load' 'a_load_638' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_320 : Operation 6255 [1/1] (0.00ns)   --->   "%b_addr_638 = getelementptr [1024 x i32]* %b, i64 0, i64 638" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6255 'getelementptr' 'b_addr_638' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 6256 [2/2] (3.25ns)   --->   "%b_load_638 = load i32* %b_addr_638, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6256 'load' 'b_load_638' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_320 : Operation 6257 [1/1] (0.00ns)   --->   "%a_addr_639 = getelementptr [1024 x i32]* %a, i64 0, i64 639" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6257 'getelementptr' 'a_addr_639' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 6258 [2/2] (3.25ns)   --->   "%a_load_639 = load i32* %a_addr_639, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6258 'load' 'a_load_639' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_320 : Operation 6259 [1/1] (0.00ns)   --->   "%b_addr_639 = getelementptr [1024 x i32]* %b, i64 0, i64 639" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6259 'getelementptr' 'b_addr_639' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 6260 [2/2] (3.25ns)   --->   "%b_load_639 = load i32* %b_addr_639, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6260 'load' 'b_load_639' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 321 <SV = 320> <Delay = 5.80>
ST_321 : Operation 6261 [1/1] (0.00ns)   --->   "%c_addr_636 = getelementptr [1024 x i32]* %c, i64 0, i64 636" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6261 'getelementptr' 'c_addr_636' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 6262 [1/1] (3.25ns)   --->   "store i32 %add_ln7_636, i32* %c_addr_636, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6262 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_321 : Operation 6263 [1/1] (0.00ns)   --->   "%c_addr_637 = getelementptr [1024 x i32]* %c, i64 0, i64 637" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6263 'getelementptr' 'c_addr_637' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 6264 [1/1] (3.25ns)   --->   "store i32 %add_ln7_637, i32* %c_addr_637, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6264 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_321 : Operation 6265 [1/2] (3.25ns)   --->   "%a_load_638 = load i32* %a_addr_638, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6265 'load' 'a_load_638' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_321 : Operation 6266 [1/2] (3.25ns)   --->   "%b_load_638 = load i32* %b_addr_638, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6266 'load' 'b_load_638' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_321 : Operation 6267 [1/1] (2.55ns)   --->   "%add_ln7_638 = add nsw i32 %a_load_638, %b_load_638" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6267 'add' 'add_ln7_638' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 6268 [1/2] (3.25ns)   --->   "%a_load_639 = load i32* %a_addr_639, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6268 'load' 'a_load_639' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_321 : Operation 6269 [1/2] (3.25ns)   --->   "%b_load_639 = load i32* %b_addr_639, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6269 'load' 'b_load_639' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_321 : Operation 6270 [1/1] (2.55ns)   --->   "%add_ln7_639 = add nsw i32 %a_load_639, %b_load_639" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6270 'add' 'add_ln7_639' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 6271 [1/1] (0.00ns)   --->   "%a_addr_640 = getelementptr [1024 x i32]* %a, i64 0, i64 640" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6271 'getelementptr' 'a_addr_640' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 6272 [2/2] (3.25ns)   --->   "%a_load_640 = load i32* %a_addr_640, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6272 'load' 'a_load_640' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_321 : Operation 6273 [1/1] (0.00ns)   --->   "%b_addr_640 = getelementptr [1024 x i32]* %b, i64 0, i64 640" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6273 'getelementptr' 'b_addr_640' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 6274 [2/2] (3.25ns)   --->   "%b_load_640 = load i32* %b_addr_640, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6274 'load' 'b_load_640' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_321 : Operation 6275 [1/1] (0.00ns)   --->   "%a_addr_641 = getelementptr [1024 x i32]* %a, i64 0, i64 641" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6275 'getelementptr' 'a_addr_641' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 6276 [2/2] (3.25ns)   --->   "%a_load_641 = load i32* %a_addr_641, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6276 'load' 'a_load_641' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_321 : Operation 6277 [1/1] (0.00ns)   --->   "%b_addr_641 = getelementptr [1024 x i32]* %b, i64 0, i64 641" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6277 'getelementptr' 'b_addr_641' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 6278 [2/2] (3.25ns)   --->   "%b_load_641 = load i32* %b_addr_641, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6278 'load' 'b_load_641' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 322 <SV = 321> <Delay = 5.80>
ST_322 : Operation 6279 [1/1] (0.00ns)   --->   "%c_addr_638 = getelementptr [1024 x i32]* %c, i64 0, i64 638" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6279 'getelementptr' 'c_addr_638' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 6280 [1/1] (3.25ns)   --->   "store i32 %add_ln7_638, i32* %c_addr_638, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6280 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_322 : Operation 6281 [1/1] (0.00ns)   --->   "%c_addr_639 = getelementptr [1024 x i32]* %c, i64 0, i64 639" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6281 'getelementptr' 'c_addr_639' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 6282 [1/1] (3.25ns)   --->   "store i32 %add_ln7_639, i32* %c_addr_639, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6282 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_322 : Operation 6283 [1/2] (3.25ns)   --->   "%a_load_640 = load i32* %a_addr_640, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6283 'load' 'a_load_640' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_322 : Operation 6284 [1/2] (3.25ns)   --->   "%b_load_640 = load i32* %b_addr_640, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6284 'load' 'b_load_640' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_322 : Operation 6285 [1/1] (2.55ns)   --->   "%add_ln7_640 = add nsw i32 %a_load_640, %b_load_640" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6285 'add' 'add_ln7_640' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 6286 [1/2] (3.25ns)   --->   "%a_load_641 = load i32* %a_addr_641, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6286 'load' 'a_load_641' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_322 : Operation 6287 [1/2] (3.25ns)   --->   "%b_load_641 = load i32* %b_addr_641, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6287 'load' 'b_load_641' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_322 : Operation 6288 [1/1] (2.55ns)   --->   "%add_ln7_641 = add nsw i32 %a_load_641, %b_load_641" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6288 'add' 'add_ln7_641' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 6289 [1/1] (0.00ns)   --->   "%a_addr_642 = getelementptr [1024 x i32]* %a, i64 0, i64 642" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6289 'getelementptr' 'a_addr_642' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 6290 [2/2] (3.25ns)   --->   "%a_load_642 = load i32* %a_addr_642, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6290 'load' 'a_load_642' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_322 : Operation 6291 [1/1] (0.00ns)   --->   "%b_addr_642 = getelementptr [1024 x i32]* %b, i64 0, i64 642" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6291 'getelementptr' 'b_addr_642' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 6292 [2/2] (3.25ns)   --->   "%b_load_642 = load i32* %b_addr_642, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6292 'load' 'b_load_642' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_322 : Operation 6293 [1/1] (0.00ns)   --->   "%a_addr_643 = getelementptr [1024 x i32]* %a, i64 0, i64 643" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6293 'getelementptr' 'a_addr_643' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 6294 [2/2] (3.25ns)   --->   "%a_load_643 = load i32* %a_addr_643, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6294 'load' 'a_load_643' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_322 : Operation 6295 [1/1] (0.00ns)   --->   "%b_addr_643 = getelementptr [1024 x i32]* %b, i64 0, i64 643" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6295 'getelementptr' 'b_addr_643' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 6296 [2/2] (3.25ns)   --->   "%b_load_643 = load i32* %b_addr_643, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6296 'load' 'b_load_643' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 323 <SV = 322> <Delay = 5.80>
ST_323 : Operation 6297 [1/1] (0.00ns)   --->   "%c_addr_640 = getelementptr [1024 x i32]* %c, i64 0, i64 640" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6297 'getelementptr' 'c_addr_640' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 6298 [1/1] (3.25ns)   --->   "store i32 %add_ln7_640, i32* %c_addr_640, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6298 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_323 : Operation 6299 [1/1] (0.00ns)   --->   "%c_addr_641 = getelementptr [1024 x i32]* %c, i64 0, i64 641" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6299 'getelementptr' 'c_addr_641' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 6300 [1/1] (3.25ns)   --->   "store i32 %add_ln7_641, i32* %c_addr_641, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6300 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_323 : Operation 6301 [1/2] (3.25ns)   --->   "%a_load_642 = load i32* %a_addr_642, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6301 'load' 'a_load_642' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_323 : Operation 6302 [1/2] (3.25ns)   --->   "%b_load_642 = load i32* %b_addr_642, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6302 'load' 'b_load_642' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_323 : Operation 6303 [1/1] (2.55ns)   --->   "%add_ln7_642 = add nsw i32 %a_load_642, %b_load_642" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6303 'add' 'add_ln7_642' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 6304 [1/2] (3.25ns)   --->   "%a_load_643 = load i32* %a_addr_643, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6304 'load' 'a_load_643' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_323 : Operation 6305 [1/2] (3.25ns)   --->   "%b_load_643 = load i32* %b_addr_643, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6305 'load' 'b_load_643' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_323 : Operation 6306 [1/1] (2.55ns)   --->   "%add_ln7_643 = add nsw i32 %a_load_643, %b_load_643" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6306 'add' 'add_ln7_643' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 6307 [1/1] (0.00ns)   --->   "%a_addr_644 = getelementptr [1024 x i32]* %a, i64 0, i64 644" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6307 'getelementptr' 'a_addr_644' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 6308 [2/2] (3.25ns)   --->   "%a_load_644 = load i32* %a_addr_644, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6308 'load' 'a_load_644' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_323 : Operation 6309 [1/1] (0.00ns)   --->   "%b_addr_644 = getelementptr [1024 x i32]* %b, i64 0, i64 644" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6309 'getelementptr' 'b_addr_644' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 6310 [2/2] (3.25ns)   --->   "%b_load_644 = load i32* %b_addr_644, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6310 'load' 'b_load_644' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_323 : Operation 6311 [1/1] (0.00ns)   --->   "%a_addr_645 = getelementptr [1024 x i32]* %a, i64 0, i64 645" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6311 'getelementptr' 'a_addr_645' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 6312 [2/2] (3.25ns)   --->   "%a_load_645 = load i32* %a_addr_645, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6312 'load' 'a_load_645' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_323 : Operation 6313 [1/1] (0.00ns)   --->   "%b_addr_645 = getelementptr [1024 x i32]* %b, i64 0, i64 645" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6313 'getelementptr' 'b_addr_645' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 6314 [2/2] (3.25ns)   --->   "%b_load_645 = load i32* %b_addr_645, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6314 'load' 'b_load_645' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 324 <SV = 323> <Delay = 5.80>
ST_324 : Operation 6315 [1/1] (0.00ns)   --->   "%c_addr_642 = getelementptr [1024 x i32]* %c, i64 0, i64 642" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6315 'getelementptr' 'c_addr_642' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 6316 [1/1] (3.25ns)   --->   "store i32 %add_ln7_642, i32* %c_addr_642, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6316 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_324 : Operation 6317 [1/1] (0.00ns)   --->   "%c_addr_643 = getelementptr [1024 x i32]* %c, i64 0, i64 643" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6317 'getelementptr' 'c_addr_643' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 6318 [1/1] (3.25ns)   --->   "store i32 %add_ln7_643, i32* %c_addr_643, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6318 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_324 : Operation 6319 [1/2] (3.25ns)   --->   "%a_load_644 = load i32* %a_addr_644, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6319 'load' 'a_load_644' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_324 : Operation 6320 [1/2] (3.25ns)   --->   "%b_load_644 = load i32* %b_addr_644, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6320 'load' 'b_load_644' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_324 : Operation 6321 [1/1] (2.55ns)   --->   "%add_ln7_644 = add nsw i32 %a_load_644, %b_load_644" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6321 'add' 'add_ln7_644' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 6322 [1/2] (3.25ns)   --->   "%a_load_645 = load i32* %a_addr_645, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6322 'load' 'a_load_645' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_324 : Operation 6323 [1/2] (3.25ns)   --->   "%b_load_645 = load i32* %b_addr_645, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6323 'load' 'b_load_645' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_324 : Operation 6324 [1/1] (2.55ns)   --->   "%add_ln7_645 = add nsw i32 %a_load_645, %b_load_645" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6324 'add' 'add_ln7_645' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 6325 [1/1] (0.00ns)   --->   "%a_addr_646 = getelementptr [1024 x i32]* %a, i64 0, i64 646" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6325 'getelementptr' 'a_addr_646' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 6326 [2/2] (3.25ns)   --->   "%a_load_646 = load i32* %a_addr_646, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6326 'load' 'a_load_646' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_324 : Operation 6327 [1/1] (0.00ns)   --->   "%b_addr_646 = getelementptr [1024 x i32]* %b, i64 0, i64 646" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6327 'getelementptr' 'b_addr_646' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 6328 [2/2] (3.25ns)   --->   "%b_load_646 = load i32* %b_addr_646, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6328 'load' 'b_load_646' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_324 : Operation 6329 [1/1] (0.00ns)   --->   "%a_addr_647 = getelementptr [1024 x i32]* %a, i64 0, i64 647" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6329 'getelementptr' 'a_addr_647' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 6330 [2/2] (3.25ns)   --->   "%a_load_647 = load i32* %a_addr_647, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6330 'load' 'a_load_647' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_324 : Operation 6331 [1/1] (0.00ns)   --->   "%b_addr_647 = getelementptr [1024 x i32]* %b, i64 0, i64 647" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6331 'getelementptr' 'b_addr_647' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 6332 [2/2] (3.25ns)   --->   "%b_load_647 = load i32* %b_addr_647, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6332 'load' 'b_load_647' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 325 <SV = 324> <Delay = 5.80>
ST_325 : Operation 6333 [1/1] (0.00ns)   --->   "%c_addr_644 = getelementptr [1024 x i32]* %c, i64 0, i64 644" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6333 'getelementptr' 'c_addr_644' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 6334 [1/1] (3.25ns)   --->   "store i32 %add_ln7_644, i32* %c_addr_644, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6334 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_325 : Operation 6335 [1/1] (0.00ns)   --->   "%c_addr_645 = getelementptr [1024 x i32]* %c, i64 0, i64 645" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6335 'getelementptr' 'c_addr_645' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 6336 [1/1] (3.25ns)   --->   "store i32 %add_ln7_645, i32* %c_addr_645, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6336 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_325 : Operation 6337 [1/2] (3.25ns)   --->   "%a_load_646 = load i32* %a_addr_646, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6337 'load' 'a_load_646' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_325 : Operation 6338 [1/2] (3.25ns)   --->   "%b_load_646 = load i32* %b_addr_646, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6338 'load' 'b_load_646' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_325 : Operation 6339 [1/1] (2.55ns)   --->   "%add_ln7_646 = add nsw i32 %a_load_646, %b_load_646" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6339 'add' 'add_ln7_646' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 6340 [1/2] (3.25ns)   --->   "%a_load_647 = load i32* %a_addr_647, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6340 'load' 'a_load_647' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_325 : Operation 6341 [1/2] (3.25ns)   --->   "%b_load_647 = load i32* %b_addr_647, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6341 'load' 'b_load_647' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_325 : Operation 6342 [1/1] (2.55ns)   --->   "%add_ln7_647 = add nsw i32 %a_load_647, %b_load_647" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6342 'add' 'add_ln7_647' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 6343 [1/1] (0.00ns)   --->   "%a_addr_648 = getelementptr [1024 x i32]* %a, i64 0, i64 648" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6343 'getelementptr' 'a_addr_648' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 6344 [2/2] (3.25ns)   --->   "%a_load_648 = load i32* %a_addr_648, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6344 'load' 'a_load_648' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_325 : Operation 6345 [1/1] (0.00ns)   --->   "%b_addr_648 = getelementptr [1024 x i32]* %b, i64 0, i64 648" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6345 'getelementptr' 'b_addr_648' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 6346 [2/2] (3.25ns)   --->   "%b_load_648 = load i32* %b_addr_648, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6346 'load' 'b_load_648' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_325 : Operation 6347 [1/1] (0.00ns)   --->   "%a_addr_649 = getelementptr [1024 x i32]* %a, i64 0, i64 649" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6347 'getelementptr' 'a_addr_649' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 6348 [2/2] (3.25ns)   --->   "%a_load_649 = load i32* %a_addr_649, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6348 'load' 'a_load_649' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_325 : Operation 6349 [1/1] (0.00ns)   --->   "%b_addr_649 = getelementptr [1024 x i32]* %b, i64 0, i64 649" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6349 'getelementptr' 'b_addr_649' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 6350 [2/2] (3.25ns)   --->   "%b_load_649 = load i32* %b_addr_649, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6350 'load' 'b_load_649' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 326 <SV = 325> <Delay = 5.80>
ST_326 : Operation 6351 [1/1] (0.00ns)   --->   "%c_addr_646 = getelementptr [1024 x i32]* %c, i64 0, i64 646" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6351 'getelementptr' 'c_addr_646' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 6352 [1/1] (3.25ns)   --->   "store i32 %add_ln7_646, i32* %c_addr_646, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6352 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_326 : Operation 6353 [1/1] (0.00ns)   --->   "%c_addr_647 = getelementptr [1024 x i32]* %c, i64 0, i64 647" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6353 'getelementptr' 'c_addr_647' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 6354 [1/1] (3.25ns)   --->   "store i32 %add_ln7_647, i32* %c_addr_647, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6354 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_326 : Operation 6355 [1/2] (3.25ns)   --->   "%a_load_648 = load i32* %a_addr_648, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6355 'load' 'a_load_648' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_326 : Operation 6356 [1/2] (3.25ns)   --->   "%b_load_648 = load i32* %b_addr_648, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6356 'load' 'b_load_648' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_326 : Operation 6357 [1/1] (2.55ns)   --->   "%add_ln7_648 = add nsw i32 %a_load_648, %b_load_648" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6357 'add' 'add_ln7_648' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 6358 [1/2] (3.25ns)   --->   "%a_load_649 = load i32* %a_addr_649, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6358 'load' 'a_load_649' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_326 : Operation 6359 [1/2] (3.25ns)   --->   "%b_load_649 = load i32* %b_addr_649, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6359 'load' 'b_load_649' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_326 : Operation 6360 [1/1] (2.55ns)   --->   "%add_ln7_649 = add nsw i32 %a_load_649, %b_load_649" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6360 'add' 'add_ln7_649' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 6361 [1/1] (0.00ns)   --->   "%a_addr_650 = getelementptr [1024 x i32]* %a, i64 0, i64 650" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6361 'getelementptr' 'a_addr_650' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 6362 [2/2] (3.25ns)   --->   "%a_load_650 = load i32* %a_addr_650, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6362 'load' 'a_load_650' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_326 : Operation 6363 [1/1] (0.00ns)   --->   "%b_addr_650 = getelementptr [1024 x i32]* %b, i64 0, i64 650" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6363 'getelementptr' 'b_addr_650' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 6364 [2/2] (3.25ns)   --->   "%b_load_650 = load i32* %b_addr_650, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6364 'load' 'b_load_650' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_326 : Operation 6365 [1/1] (0.00ns)   --->   "%a_addr_651 = getelementptr [1024 x i32]* %a, i64 0, i64 651" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6365 'getelementptr' 'a_addr_651' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 6366 [2/2] (3.25ns)   --->   "%a_load_651 = load i32* %a_addr_651, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6366 'load' 'a_load_651' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_326 : Operation 6367 [1/1] (0.00ns)   --->   "%b_addr_651 = getelementptr [1024 x i32]* %b, i64 0, i64 651" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6367 'getelementptr' 'b_addr_651' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 6368 [2/2] (3.25ns)   --->   "%b_load_651 = load i32* %b_addr_651, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6368 'load' 'b_load_651' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 327 <SV = 326> <Delay = 5.80>
ST_327 : Operation 6369 [1/1] (0.00ns)   --->   "%c_addr_648 = getelementptr [1024 x i32]* %c, i64 0, i64 648" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6369 'getelementptr' 'c_addr_648' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 6370 [1/1] (3.25ns)   --->   "store i32 %add_ln7_648, i32* %c_addr_648, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6370 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_327 : Operation 6371 [1/1] (0.00ns)   --->   "%c_addr_649 = getelementptr [1024 x i32]* %c, i64 0, i64 649" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6371 'getelementptr' 'c_addr_649' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 6372 [1/1] (3.25ns)   --->   "store i32 %add_ln7_649, i32* %c_addr_649, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6372 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_327 : Operation 6373 [1/2] (3.25ns)   --->   "%a_load_650 = load i32* %a_addr_650, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6373 'load' 'a_load_650' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_327 : Operation 6374 [1/2] (3.25ns)   --->   "%b_load_650 = load i32* %b_addr_650, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6374 'load' 'b_load_650' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_327 : Operation 6375 [1/1] (2.55ns)   --->   "%add_ln7_650 = add nsw i32 %a_load_650, %b_load_650" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6375 'add' 'add_ln7_650' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 6376 [1/2] (3.25ns)   --->   "%a_load_651 = load i32* %a_addr_651, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6376 'load' 'a_load_651' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_327 : Operation 6377 [1/2] (3.25ns)   --->   "%b_load_651 = load i32* %b_addr_651, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6377 'load' 'b_load_651' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_327 : Operation 6378 [1/1] (2.55ns)   --->   "%add_ln7_651 = add nsw i32 %a_load_651, %b_load_651" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6378 'add' 'add_ln7_651' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 6379 [1/1] (0.00ns)   --->   "%a_addr_652 = getelementptr [1024 x i32]* %a, i64 0, i64 652" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6379 'getelementptr' 'a_addr_652' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 6380 [2/2] (3.25ns)   --->   "%a_load_652 = load i32* %a_addr_652, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6380 'load' 'a_load_652' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_327 : Operation 6381 [1/1] (0.00ns)   --->   "%b_addr_652 = getelementptr [1024 x i32]* %b, i64 0, i64 652" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6381 'getelementptr' 'b_addr_652' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 6382 [2/2] (3.25ns)   --->   "%b_load_652 = load i32* %b_addr_652, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6382 'load' 'b_load_652' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_327 : Operation 6383 [1/1] (0.00ns)   --->   "%a_addr_653 = getelementptr [1024 x i32]* %a, i64 0, i64 653" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6383 'getelementptr' 'a_addr_653' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 6384 [2/2] (3.25ns)   --->   "%a_load_653 = load i32* %a_addr_653, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6384 'load' 'a_load_653' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_327 : Operation 6385 [1/1] (0.00ns)   --->   "%b_addr_653 = getelementptr [1024 x i32]* %b, i64 0, i64 653" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6385 'getelementptr' 'b_addr_653' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 6386 [2/2] (3.25ns)   --->   "%b_load_653 = load i32* %b_addr_653, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6386 'load' 'b_load_653' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 328 <SV = 327> <Delay = 5.80>
ST_328 : Operation 6387 [1/1] (0.00ns)   --->   "%c_addr_650 = getelementptr [1024 x i32]* %c, i64 0, i64 650" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6387 'getelementptr' 'c_addr_650' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 6388 [1/1] (3.25ns)   --->   "store i32 %add_ln7_650, i32* %c_addr_650, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6388 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_328 : Operation 6389 [1/1] (0.00ns)   --->   "%c_addr_651 = getelementptr [1024 x i32]* %c, i64 0, i64 651" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6389 'getelementptr' 'c_addr_651' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 6390 [1/1] (3.25ns)   --->   "store i32 %add_ln7_651, i32* %c_addr_651, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6390 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_328 : Operation 6391 [1/2] (3.25ns)   --->   "%a_load_652 = load i32* %a_addr_652, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6391 'load' 'a_load_652' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_328 : Operation 6392 [1/2] (3.25ns)   --->   "%b_load_652 = load i32* %b_addr_652, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6392 'load' 'b_load_652' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_328 : Operation 6393 [1/1] (2.55ns)   --->   "%add_ln7_652 = add nsw i32 %a_load_652, %b_load_652" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6393 'add' 'add_ln7_652' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 6394 [1/2] (3.25ns)   --->   "%a_load_653 = load i32* %a_addr_653, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6394 'load' 'a_load_653' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_328 : Operation 6395 [1/2] (3.25ns)   --->   "%b_load_653 = load i32* %b_addr_653, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6395 'load' 'b_load_653' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_328 : Operation 6396 [1/1] (2.55ns)   --->   "%add_ln7_653 = add nsw i32 %a_load_653, %b_load_653" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6396 'add' 'add_ln7_653' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 6397 [1/1] (0.00ns)   --->   "%a_addr_654 = getelementptr [1024 x i32]* %a, i64 0, i64 654" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6397 'getelementptr' 'a_addr_654' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 6398 [2/2] (3.25ns)   --->   "%a_load_654 = load i32* %a_addr_654, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6398 'load' 'a_load_654' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_328 : Operation 6399 [1/1] (0.00ns)   --->   "%b_addr_654 = getelementptr [1024 x i32]* %b, i64 0, i64 654" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6399 'getelementptr' 'b_addr_654' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 6400 [2/2] (3.25ns)   --->   "%b_load_654 = load i32* %b_addr_654, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6400 'load' 'b_load_654' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_328 : Operation 6401 [1/1] (0.00ns)   --->   "%a_addr_655 = getelementptr [1024 x i32]* %a, i64 0, i64 655" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6401 'getelementptr' 'a_addr_655' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 6402 [2/2] (3.25ns)   --->   "%a_load_655 = load i32* %a_addr_655, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6402 'load' 'a_load_655' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_328 : Operation 6403 [1/1] (0.00ns)   --->   "%b_addr_655 = getelementptr [1024 x i32]* %b, i64 0, i64 655" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6403 'getelementptr' 'b_addr_655' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 6404 [2/2] (3.25ns)   --->   "%b_load_655 = load i32* %b_addr_655, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6404 'load' 'b_load_655' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 329 <SV = 328> <Delay = 5.80>
ST_329 : Operation 6405 [1/1] (0.00ns)   --->   "%c_addr_652 = getelementptr [1024 x i32]* %c, i64 0, i64 652" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6405 'getelementptr' 'c_addr_652' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 6406 [1/1] (3.25ns)   --->   "store i32 %add_ln7_652, i32* %c_addr_652, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6406 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_329 : Operation 6407 [1/1] (0.00ns)   --->   "%c_addr_653 = getelementptr [1024 x i32]* %c, i64 0, i64 653" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6407 'getelementptr' 'c_addr_653' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 6408 [1/1] (3.25ns)   --->   "store i32 %add_ln7_653, i32* %c_addr_653, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6408 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_329 : Operation 6409 [1/2] (3.25ns)   --->   "%a_load_654 = load i32* %a_addr_654, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6409 'load' 'a_load_654' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_329 : Operation 6410 [1/2] (3.25ns)   --->   "%b_load_654 = load i32* %b_addr_654, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6410 'load' 'b_load_654' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_329 : Operation 6411 [1/1] (2.55ns)   --->   "%add_ln7_654 = add nsw i32 %a_load_654, %b_load_654" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6411 'add' 'add_ln7_654' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 6412 [1/2] (3.25ns)   --->   "%a_load_655 = load i32* %a_addr_655, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6412 'load' 'a_load_655' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_329 : Operation 6413 [1/2] (3.25ns)   --->   "%b_load_655 = load i32* %b_addr_655, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6413 'load' 'b_load_655' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_329 : Operation 6414 [1/1] (2.55ns)   --->   "%add_ln7_655 = add nsw i32 %a_load_655, %b_load_655" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6414 'add' 'add_ln7_655' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 6415 [1/1] (0.00ns)   --->   "%a_addr_656 = getelementptr [1024 x i32]* %a, i64 0, i64 656" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6415 'getelementptr' 'a_addr_656' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 6416 [2/2] (3.25ns)   --->   "%a_load_656 = load i32* %a_addr_656, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6416 'load' 'a_load_656' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_329 : Operation 6417 [1/1] (0.00ns)   --->   "%b_addr_656 = getelementptr [1024 x i32]* %b, i64 0, i64 656" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6417 'getelementptr' 'b_addr_656' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 6418 [2/2] (3.25ns)   --->   "%b_load_656 = load i32* %b_addr_656, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6418 'load' 'b_load_656' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_329 : Operation 6419 [1/1] (0.00ns)   --->   "%a_addr_657 = getelementptr [1024 x i32]* %a, i64 0, i64 657" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6419 'getelementptr' 'a_addr_657' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 6420 [2/2] (3.25ns)   --->   "%a_load_657 = load i32* %a_addr_657, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6420 'load' 'a_load_657' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_329 : Operation 6421 [1/1] (0.00ns)   --->   "%b_addr_657 = getelementptr [1024 x i32]* %b, i64 0, i64 657" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6421 'getelementptr' 'b_addr_657' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 6422 [2/2] (3.25ns)   --->   "%b_load_657 = load i32* %b_addr_657, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6422 'load' 'b_load_657' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 330 <SV = 329> <Delay = 5.80>
ST_330 : Operation 6423 [1/1] (0.00ns)   --->   "%c_addr_654 = getelementptr [1024 x i32]* %c, i64 0, i64 654" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6423 'getelementptr' 'c_addr_654' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 6424 [1/1] (3.25ns)   --->   "store i32 %add_ln7_654, i32* %c_addr_654, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6424 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_330 : Operation 6425 [1/1] (0.00ns)   --->   "%c_addr_655 = getelementptr [1024 x i32]* %c, i64 0, i64 655" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6425 'getelementptr' 'c_addr_655' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 6426 [1/1] (3.25ns)   --->   "store i32 %add_ln7_655, i32* %c_addr_655, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6426 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_330 : Operation 6427 [1/2] (3.25ns)   --->   "%a_load_656 = load i32* %a_addr_656, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6427 'load' 'a_load_656' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_330 : Operation 6428 [1/2] (3.25ns)   --->   "%b_load_656 = load i32* %b_addr_656, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6428 'load' 'b_load_656' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_330 : Operation 6429 [1/1] (2.55ns)   --->   "%add_ln7_656 = add nsw i32 %a_load_656, %b_load_656" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6429 'add' 'add_ln7_656' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 6430 [1/2] (3.25ns)   --->   "%a_load_657 = load i32* %a_addr_657, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6430 'load' 'a_load_657' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_330 : Operation 6431 [1/2] (3.25ns)   --->   "%b_load_657 = load i32* %b_addr_657, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6431 'load' 'b_load_657' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_330 : Operation 6432 [1/1] (2.55ns)   --->   "%add_ln7_657 = add nsw i32 %a_load_657, %b_load_657" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6432 'add' 'add_ln7_657' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 6433 [1/1] (0.00ns)   --->   "%a_addr_658 = getelementptr [1024 x i32]* %a, i64 0, i64 658" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6433 'getelementptr' 'a_addr_658' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 6434 [2/2] (3.25ns)   --->   "%a_load_658 = load i32* %a_addr_658, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6434 'load' 'a_load_658' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_330 : Operation 6435 [1/1] (0.00ns)   --->   "%b_addr_658 = getelementptr [1024 x i32]* %b, i64 0, i64 658" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6435 'getelementptr' 'b_addr_658' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 6436 [2/2] (3.25ns)   --->   "%b_load_658 = load i32* %b_addr_658, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6436 'load' 'b_load_658' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_330 : Operation 6437 [1/1] (0.00ns)   --->   "%a_addr_659 = getelementptr [1024 x i32]* %a, i64 0, i64 659" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6437 'getelementptr' 'a_addr_659' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 6438 [2/2] (3.25ns)   --->   "%a_load_659 = load i32* %a_addr_659, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6438 'load' 'a_load_659' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_330 : Operation 6439 [1/1] (0.00ns)   --->   "%b_addr_659 = getelementptr [1024 x i32]* %b, i64 0, i64 659" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6439 'getelementptr' 'b_addr_659' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 6440 [2/2] (3.25ns)   --->   "%b_load_659 = load i32* %b_addr_659, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6440 'load' 'b_load_659' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 331 <SV = 330> <Delay = 5.80>
ST_331 : Operation 6441 [1/1] (0.00ns)   --->   "%c_addr_656 = getelementptr [1024 x i32]* %c, i64 0, i64 656" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6441 'getelementptr' 'c_addr_656' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 6442 [1/1] (3.25ns)   --->   "store i32 %add_ln7_656, i32* %c_addr_656, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6442 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 6443 [1/1] (0.00ns)   --->   "%c_addr_657 = getelementptr [1024 x i32]* %c, i64 0, i64 657" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6443 'getelementptr' 'c_addr_657' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 6444 [1/1] (3.25ns)   --->   "store i32 %add_ln7_657, i32* %c_addr_657, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6444 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 6445 [1/2] (3.25ns)   --->   "%a_load_658 = load i32* %a_addr_658, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6445 'load' 'a_load_658' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 6446 [1/2] (3.25ns)   --->   "%b_load_658 = load i32* %b_addr_658, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6446 'load' 'b_load_658' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 6447 [1/1] (2.55ns)   --->   "%add_ln7_658 = add nsw i32 %a_load_658, %b_load_658" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6447 'add' 'add_ln7_658' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 6448 [1/2] (3.25ns)   --->   "%a_load_659 = load i32* %a_addr_659, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6448 'load' 'a_load_659' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 6449 [1/2] (3.25ns)   --->   "%b_load_659 = load i32* %b_addr_659, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6449 'load' 'b_load_659' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 6450 [1/1] (2.55ns)   --->   "%add_ln7_659 = add nsw i32 %a_load_659, %b_load_659" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6450 'add' 'add_ln7_659' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 6451 [1/1] (0.00ns)   --->   "%a_addr_660 = getelementptr [1024 x i32]* %a, i64 0, i64 660" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6451 'getelementptr' 'a_addr_660' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 6452 [2/2] (3.25ns)   --->   "%a_load_660 = load i32* %a_addr_660, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6452 'load' 'a_load_660' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 6453 [1/1] (0.00ns)   --->   "%b_addr_660 = getelementptr [1024 x i32]* %b, i64 0, i64 660" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6453 'getelementptr' 'b_addr_660' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 6454 [2/2] (3.25ns)   --->   "%b_load_660 = load i32* %b_addr_660, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6454 'load' 'b_load_660' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 6455 [1/1] (0.00ns)   --->   "%a_addr_661 = getelementptr [1024 x i32]* %a, i64 0, i64 661" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6455 'getelementptr' 'a_addr_661' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 6456 [2/2] (3.25ns)   --->   "%a_load_661 = load i32* %a_addr_661, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6456 'load' 'a_load_661' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_331 : Operation 6457 [1/1] (0.00ns)   --->   "%b_addr_661 = getelementptr [1024 x i32]* %b, i64 0, i64 661" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6457 'getelementptr' 'b_addr_661' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 6458 [2/2] (3.25ns)   --->   "%b_load_661 = load i32* %b_addr_661, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6458 'load' 'b_load_661' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 332 <SV = 331> <Delay = 5.80>
ST_332 : Operation 6459 [1/1] (0.00ns)   --->   "%c_addr_658 = getelementptr [1024 x i32]* %c, i64 0, i64 658" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6459 'getelementptr' 'c_addr_658' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 6460 [1/1] (3.25ns)   --->   "store i32 %add_ln7_658, i32* %c_addr_658, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6460 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_332 : Operation 6461 [1/1] (0.00ns)   --->   "%c_addr_659 = getelementptr [1024 x i32]* %c, i64 0, i64 659" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6461 'getelementptr' 'c_addr_659' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 6462 [1/1] (3.25ns)   --->   "store i32 %add_ln7_659, i32* %c_addr_659, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6462 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_332 : Operation 6463 [1/2] (3.25ns)   --->   "%a_load_660 = load i32* %a_addr_660, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6463 'load' 'a_load_660' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_332 : Operation 6464 [1/2] (3.25ns)   --->   "%b_load_660 = load i32* %b_addr_660, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6464 'load' 'b_load_660' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_332 : Operation 6465 [1/1] (2.55ns)   --->   "%add_ln7_660 = add nsw i32 %a_load_660, %b_load_660" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6465 'add' 'add_ln7_660' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 6466 [1/2] (3.25ns)   --->   "%a_load_661 = load i32* %a_addr_661, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6466 'load' 'a_load_661' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_332 : Operation 6467 [1/2] (3.25ns)   --->   "%b_load_661 = load i32* %b_addr_661, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6467 'load' 'b_load_661' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_332 : Operation 6468 [1/1] (2.55ns)   --->   "%add_ln7_661 = add nsw i32 %a_load_661, %b_load_661" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6468 'add' 'add_ln7_661' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 6469 [1/1] (0.00ns)   --->   "%a_addr_662 = getelementptr [1024 x i32]* %a, i64 0, i64 662" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6469 'getelementptr' 'a_addr_662' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 6470 [2/2] (3.25ns)   --->   "%a_load_662 = load i32* %a_addr_662, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6470 'load' 'a_load_662' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_332 : Operation 6471 [1/1] (0.00ns)   --->   "%b_addr_662 = getelementptr [1024 x i32]* %b, i64 0, i64 662" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6471 'getelementptr' 'b_addr_662' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 6472 [2/2] (3.25ns)   --->   "%b_load_662 = load i32* %b_addr_662, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6472 'load' 'b_load_662' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_332 : Operation 6473 [1/1] (0.00ns)   --->   "%a_addr_663 = getelementptr [1024 x i32]* %a, i64 0, i64 663" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6473 'getelementptr' 'a_addr_663' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 6474 [2/2] (3.25ns)   --->   "%a_load_663 = load i32* %a_addr_663, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6474 'load' 'a_load_663' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_332 : Operation 6475 [1/1] (0.00ns)   --->   "%b_addr_663 = getelementptr [1024 x i32]* %b, i64 0, i64 663" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6475 'getelementptr' 'b_addr_663' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 6476 [2/2] (3.25ns)   --->   "%b_load_663 = load i32* %b_addr_663, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6476 'load' 'b_load_663' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 333 <SV = 332> <Delay = 5.80>
ST_333 : Operation 6477 [1/1] (0.00ns)   --->   "%c_addr_660 = getelementptr [1024 x i32]* %c, i64 0, i64 660" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6477 'getelementptr' 'c_addr_660' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 6478 [1/1] (3.25ns)   --->   "store i32 %add_ln7_660, i32* %c_addr_660, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6478 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_333 : Operation 6479 [1/1] (0.00ns)   --->   "%c_addr_661 = getelementptr [1024 x i32]* %c, i64 0, i64 661" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6479 'getelementptr' 'c_addr_661' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 6480 [1/1] (3.25ns)   --->   "store i32 %add_ln7_661, i32* %c_addr_661, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6480 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_333 : Operation 6481 [1/2] (3.25ns)   --->   "%a_load_662 = load i32* %a_addr_662, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6481 'load' 'a_load_662' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_333 : Operation 6482 [1/2] (3.25ns)   --->   "%b_load_662 = load i32* %b_addr_662, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6482 'load' 'b_load_662' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_333 : Operation 6483 [1/1] (2.55ns)   --->   "%add_ln7_662 = add nsw i32 %a_load_662, %b_load_662" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6483 'add' 'add_ln7_662' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 6484 [1/2] (3.25ns)   --->   "%a_load_663 = load i32* %a_addr_663, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6484 'load' 'a_load_663' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_333 : Operation 6485 [1/2] (3.25ns)   --->   "%b_load_663 = load i32* %b_addr_663, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6485 'load' 'b_load_663' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_333 : Operation 6486 [1/1] (2.55ns)   --->   "%add_ln7_663 = add nsw i32 %a_load_663, %b_load_663" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6486 'add' 'add_ln7_663' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 6487 [1/1] (0.00ns)   --->   "%a_addr_664 = getelementptr [1024 x i32]* %a, i64 0, i64 664" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6487 'getelementptr' 'a_addr_664' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 6488 [2/2] (3.25ns)   --->   "%a_load_664 = load i32* %a_addr_664, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6488 'load' 'a_load_664' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_333 : Operation 6489 [1/1] (0.00ns)   --->   "%b_addr_664 = getelementptr [1024 x i32]* %b, i64 0, i64 664" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6489 'getelementptr' 'b_addr_664' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 6490 [2/2] (3.25ns)   --->   "%b_load_664 = load i32* %b_addr_664, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6490 'load' 'b_load_664' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_333 : Operation 6491 [1/1] (0.00ns)   --->   "%a_addr_665 = getelementptr [1024 x i32]* %a, i64 0, i64 665" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6491 'getelementptr' 'a_addr_665' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 6492 [2/2] (3.25ns)   --->   "%a_load_665 = load i32* %a_addr_665, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6492 'load' 'a_load_665' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_333 : Operation 6493 [1/1] (0.00ns)   --->   "%b_addr_665 = getelementptr [1024 x i32]* %b, i64 0, i64 665" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6493 'getelementptr' 'b_addr_665' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 6494 [2/2] (3.25ns)   --->   "%b_load_665 = load i32* %b_addr_665, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6494 'load' 'b_load_665' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 334 <SV = 333> <Delay = 5.80>
ST_334 : Operation 6495 [1/1] (0.00ns)   --->   "%c_addr_662 = getelementptr [1024 x i32]* %c, i64 0, i64 662" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6495 'getelementptr' 'c_addr_662' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 6496 [1/1] (3.25ns)   --->   "store i32 %add_ln7_662, i32* %c_addr_662, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6496 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_334 : Operation 6497 [1/1] (0.00ns)   --->   "%c_addr_663 = getelementptr [1024 x i32]* %c, i64 0, i64 663" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6497 'getelementptr' 'c_addr_663' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 6498 [1/1] (3.25ns)   --->   "store i32 %add_ln7_663, i32* %c_addr_663, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6498 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_334 : Operation 6499 [1/2] (3.25ns)   --->   "%a_load_664 = load i32* %a_addr_664, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6499 'load' 'a_load_664' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_334 : Operation 6500 [1/2] (3.25ns)   --->   "%b_load_664 = load i32* %b_addr_664, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6500 'load' 'b_load_664' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_334 : Operation 6501 [1/1] (2.55ns)   --->   "%add_ln7_664 = add nsw i32 %a_load_664, %b_load_664" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6501 'add' 'add_ln7_664' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 6502 [1/2] (3.25ns)   --->   "%a_load_665 = load i32* %a_addr_665, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6502 'load' 'a_load_665' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_334 : Operation 6503 [1/2] (3.25ns)   --->   "%b_load_665 = load i32* %b_addr_665, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6503 'load' 'b_load_665' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_334 : Operation 6504 [1/1] (2.55ns)   --->   "%add_ln7_665 = add nsw i32 %a_load_665, %b_load_665" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6504 'add' 'add_ln7_665' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 6505 [1/1] (0.00ns)   --->   "%a_addr_666 = getelementptr [1024 x i32]* %a, i64 0, i64 666" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6505 'getelementptr' 'a_addr_666' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 6506 [2/2] (3.25ns)   --->   "%a_load_666 = load i32* %a_addr_666, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6506 'load' 'a_load_666' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_334 : Operation 6507 [1/1] (0.00ns)   --->   "%b_addr_666 = getelementptr [1024 x i32]* %b, i64 0, i64 666" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6507 'getelementptr' 'b_addr_666' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 6508 [2/2] (3.25ns)   --->   "%b_load_666 = load i32* %b_addr_666, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6508 'load' 'b_load_666' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_334 : Operation 6509 [1/1] (0.00ns)   --->   "%a_addr_667 = getelementptr [1024 x i32]* %a, i64 0, i64 667" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6509 'getelementptr' 'a_addr_667' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 6510 [2/2] (3.25ns)   --->   "%a_load_667 = load i32* %a_addr_667, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6510 'load' 'a_load_667' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_334 : Operation 6511 [1/1] (0.00ns)   --->   "%b_addr_667 = getelementptr [1024 x i32]* %b, i64 0, i64 667" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6511 'getelementptr' 'b_addr_667' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 6512 [2/2] (3.25ns)   --->   "%b_load_667 = load i32* %b_addr_667, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6512 'load' 'b_load_667' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 335 <SV = 334> <Delay = 5.80>
ST_335 : Operation 6513 [1/1] (0.00ns)   --->   "%c_addr_664 = getelementptr [1024 x i32]* %c, i64 0, i64 664" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6513 'getelementptr' 'c_addr_664' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 6514 [1/1] (3.25ns)   --->   "store i32 %add_ln7_664, i32* %c_addr_664, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6514 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_335 : Operation 6515 [1/1] (0.00ns)   --->   "%c_addr_665 = getelementptr [1024 x i32]* %c, i64 0, i64 665" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6515 'getelementptr' 'c_addr_665' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 6516 [1/1] (3.25ns)   --->   "store i32 %add_ln7_665, i32* %c_addr_665, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6516 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_335 : Operation 6517 [1/2] (3.25ns)   --->   "%a_load_666 = load i32* %a_addr_666, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6517 'load' 'a_load_666' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_335 : Operation 6518 [1/2] (3.25ns)   --->   "%b_load_666 = load i32* %b_addr_666, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6518 'load' 'b_load_666' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_335 : Operation 6519 [1/1] (2.55ns)   --->   "%add_ln7_666 = add nsw i32 %a_load_666, %b_load_666" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6519 'add' 'add_ln7_666' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 6520 [1/2] (3.25ns)   --->   "%a_load_667 = load i32* %a_addr_667, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6520 'load' 'a_load_667' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_335 : Operation 6521 [1/2] (3.25ns)   --->   "%b_load_667 = load i32* %b_addr_667, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6521 'load' 'b_load_667' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_335 : Operation 6522 [1/1] (2.55ns)   --->   "%add_ln7_667 = add nsw i32 %a_load_667, %b_load_667" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6522 'add' 'add_ln7_667' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 6523 [1/1] (0.00ns)   --->   "%a_addr_668 = getelementptr [1024 x i32]* %a, i64 0, i64 668" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6523 'getelementptr' 'a_addr_668' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 6524 [2/2] (3.25ns)   --->   "%a_load_668 = load i32* %a_addr_668, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6524 'load' 'a_load_668' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_335 : Operation 6525 [1/1] (0.00ns)   --->   "%b_addr_668 = getelementptr [1024 x i32]* %b, i64 0, i64 668" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6525 'getelementptr' 'b_addr_668' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 6526 [2/2] (3.25ns)   --->   "%b_load_668 = load i32* %b_addr_668, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6526 'load' 'b_load_668' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_335 : Operation 6527 [1/1] (0.00ns)   --->   "%a_addr_669 = getelementptr [1024 x i32]* %a, i64 0, i64 669" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6527 'getelementptr' 'a_addr_669' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 6528 [2/2] (3.25ns)   --->   "%a_load_669 = load i32* %a_addr_669, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6528 'load' 'a_load_669' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_335 : Operation 6529 [1/1] (0.00ns)   --->   "%b_addr_669 = getelementptr [1024 x i32]* %b, i64 0, i64 669" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6529 'getelementptr' 'b_addr_669' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 6530 [2/2] (3.25ns)   --->   "%b_load_669 = load i32* %b_addr_669, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6530 'load' 'b_load_669' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 336 <SV = 335> <Delay = 5.80>
ST_336 : Operation 6531 [1/1] (0.00ns)   --->   "%c_addr_666 = getelementptr [1024 x i32]* %c, i64 0, i64 666" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6531 'getelementptr' 'c_addr_666' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 6532 [1/1] (3.25ns)   --->   "store i32 %add_ln7_666, i32* %c_addr_666, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6532 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_336 : Operation 6533 [1/1] (0.00ns)   --->   "%c_addr_667 = getelementptr [1024 x i32]* %c, i64 0, i64 667" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6533 'getelementptr' 'c_addr_667' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 6534 [1/1] (3.25ns)   --->   "store i32 %add_ln7_667, i32* %c_addr_667, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6534 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_336 : Operation 6535 [1/2] (3.25ns)   --->   "%a_load_668 = load i32* %a_addr_668, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6535 'load' 'a_load_668' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_336 : Operation 6536 [1/2] (3.25ns)   --->   "%b_load_668 = load i32* %b_addr_668, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6536 'load' 'b_load_668' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_336 : Operation 6537 [1/1] (2.55ns)   --->   "%add_ln7_668 = add nsw i32 %a_load_668, %b_load_668" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6537 'add' 'add_ln7_668' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 6538 [1/2] (3.25ns)   --->   "%a_load_669 = load i32* %a_addr_669, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6538 'load' 'a_load_669' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_336 : Operation 6539 [1/2] (3.25ns)   --->   "%b_load_669 = load i32* %b_addr_669, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6539 'load' 'b_load_669' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_336 : Operation 6540 [1/1] (2.55ns)   --->   "%add_ln7_669 = add nsw i32 %a_load_669, %b_load_669" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6540 'add' 'add_ln7_669' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 6541 [1/1] (0.00ns)   --->   "%a_addr_670 = getelementptr [1024 x i32]* %a, i64 0, i64 670" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6541 'getelementptr' 'a_addr_670' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 6542 [2/2] (3.25ns)   --->   "%a_load_670 = load i32* %a_addr_670, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6542 'load' 'a_load_670' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_336 : Operation 6543 [1/1] (0.00ns)   --->   "%b_addr_670 = getelementptr [1024 x i32]* %b, i64 0, i64 670" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6543 'getelementptr' 'b_addr_670' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 6544 [2/2] (3.25ns)   --->   "%b_load_670 = load i32* %b_addr_670, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6544 'load' 'b_load_670' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_336 : Operation 6545 [1/1] (0.00ns)   --->   "%a_addr_671 = getelementptr [1024 x i32]* %a, i64 0, i64 671" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6545 'getelementptr' 'a_addr_671' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 6546 [2/2] (3.25ns)   --->   "%a_load_671 = load i32* %a_addr_671, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6546 'load' 'a_load_671' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_336 : Operation 6547 [1/1] (0.00ns)   --->   "%b_addr_671 = getelementptr [1024 x i32]* %b, i64 0, i64 671" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6547 'getelementptr' 'b_addr_671' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 6548 [2/2] (3.25ns)   --->   "%b_load_671 = load i32* %b_addr_671, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6548 'load' 'b_load_671' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 337 <SV = 336> <Delay = 5.80>
ST_337 : Operation 6549 [1/1] (0.00ns)   --->   "%c_addr_668 = getelementptr [1024 x i32]* %c, i64 0, i64 668" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6549 'getelementptr' 'c_addr_668' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 6550 [1/1] (3.25ns)   --->   "store i32 %add_ln7_668, i32* %c_addr_668, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6550 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_337 : Operation 6551 [1/1] (0.00ns)   --->   "%c_addr_669 = getelementptr [1024 x i32]* %c, i64 0, i64 669" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6551 'getelementptr' 'c_addr_669' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 6552 [1/1] (3.25ns)   --->   "store i32 %add_ln7_669, i32* %c_addr_669, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6552 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_337 : Operation 6553 [1/2] (3.25ns)   --->   "%a_load_670 = load i32* %a_addr_670, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6553 'load' 'a_load_670' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_337 : Operation 6554 [1/2] (3.25ns)   --->   "%b_load_670 = load i32* %b_addr_670, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6554 'load' 'b_load_670' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_337 : Operation 6555 [1/1] (2.55ns)   --->   "%add_ln7_670 = add nsw i32 %a_load_670, %b_load_670" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6555 'add' 'add_ln7_670' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 6556 [1/2] (3.25ns)   --->   "%a_load_671 = load i32* %a_addr_671, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6556 'load' 'a_load_671' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_337 : Operation 6557 [1/2] (3.25ns)   --->   "%b_load_671 = load i32* %b_addr_671, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6557 'load' 'b_load_671' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_337 : Operation 6558 [1/1] (2.55ns)   --->   "%add_ln7_671 = add nsw i32 %a_load_671, %b_load_671" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6558 'add' 'add_ln7_671' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 6559 [1/1] (0.00ns)   --->   "%a_addr_672 = getelementptr [1024 x i32]* %a, i64 0, i64 672" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6559 'getelementptr' 'a_addr_672' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 6560 [2/2] (3.25ns)   --->   "%a_load_672 = load i32* %a_addr_672, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6560 'load' 'a_load_672' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_337 : Operation 6561 [1/1] (0.00ns)   --->   "%b_addr_672 = getelementptr [1024 x i32]* %b, i64 0, i64 672" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6561 'getelementptr' 'b_addr_672' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 6562 [2/2] (3.25ns)   --->   "%b_load_672 = load i32* %b_addr_672, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6562 'load' 'b_load_672' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_337 : Operation 6563 [1/1] (0.00ns)   --->   "%a_addr_673 = getelementptr [1024 x i32]* %a, i64 0, i64 673" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6563 'getelementptr' 'a_addr_673' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 6564 [2/2] (3.25ns)   --->   "%a_load_673 = load i32* %a_addr_673, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6564 'load' 'a_load_673' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_337 : Operation 6565 [1/1] (0.00ns)   --->   "%b_addr_673 = getelementptr [1024 x i32]* %b, i64 0, i64 673" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6565 'getelementptr' 'b_addr_673' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 6566 [2/2] (3.25ns)   --->   "%b_load_673 = load i32* %b_addr_673, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6566 'load' 'b_load_673' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 338 <SV = 337> <Delay = 5.80>
ST_338 : Operation 6567 [1/1] (0.00ns)   --->   "%c_addr_670 = getelementptr [1024 x i32]* %c, i64 0, i64 670" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6567 'getelementptr' 'c_addr_670' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 6568 [1/1] (3.25ns)   --->   "store i32 %add_ln7_670, i32* %c_addr_670, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6568 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_338 : Operation 6569 [1/1] (0.00ns)   --->   "%c_addr_671 = getelementptr [1024 x i32]* %c, i64 0, i64 671" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6569 'getelementptr' 'c_addr_671' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 6570 [1/1] (3.25ns)   --->   "store i32 %add_ln7_671, i32* %c_addr_671, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6570 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_338 : Operation 6571 [1/2] (3.25ns)   --->   "%a_load_672 = load i32* %a_addr_672, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6571 'load' 'a_load_672' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_338 : Operation 6572 [1/2] (3.25ns)   --->   "%b_load_672 = load i32* %b_addr_672, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6572 'load' 'b_load_672' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_338 : Operation 6573 [1/1] (2.55ns)   --->   "%add_ln7_672 = add nsw i32 %a_load_672, %b_load_672" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6573 'add' 'add_ln7_672' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 6574 [1/2] (3.25ns)   --->   "%a_load_673 = load i32* %a_addr_673, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6574 'load' 'a_load_673' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_338 : Operation 6575 [1/2] (3.25ns)   --->   "%b_load_673 = load i32* %b_addr_673, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6575 'load' 'b_load_673' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_338 : Operation 6576 [1/1] (2.55ns)   --->   "%add_ln7_673 = add nsw i32 %a_load_673, %b_load_673" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6576 'add' 'add_ln7_673' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 6577 [1/1] (0.00ns)   --->   "%a_addr_674 = getelementptr [1024 x i32]* %a, i64 0, i64 674" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6577 'getelementptr' 'a_addr_674' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 6578 [2/2] (3.25ns)   --->   "%a_load_674 = load i32* %a_addr_674, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6578 'load' 'a_load_674' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_338 : Operation 6579 [1/1] (0.00ns)   --->   "%b_addr_674 = getelementptr [1024 x i32]* %b, i64 0, i64 674" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6579 'getelementptr' 'b_addr_674' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 6580 [2/2] (3.25ns)   --->   "%b_load_674 = load i32* %b_addr_674, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6580 'load' 'b_load_674' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_338 : Operation 6581 [1/1] (0.00ns)   --->   "%a_addr_675 = getelementptr [1024 x i32]* %a, i64 0, i64 675" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6581 'getelementptr' 'a_addr_675' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 6582 [2/2] (3.25ns)   --->   "%a_load_675 = load i32* %a_addr_675, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6582 'load' 'a_load_675' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_338 : Operation 6583 [1/1] (0.00ns)   --->   "%b_addr_675 = getelementptr [1024 x i32]* %b, i64 0, i64 675" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6583 'getelementptr' 'b_addr_675' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 6584 [2/2] (3.25ns)   --->   "%b_load_675 = load i32* %b_addr_675, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6584 'load' 'b_load_675' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 339 <SV = 338> <Delay = 5.80>
ST_339 : Operation 6585 [1/1] (0.00ns)   --->   "%c_addr_672 = getelementptr [1024 x i32]* %c, i64 0, i64 672" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6585 'getelementptr' 'c_addr_672' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 6586 [1/1] (3.25ns)   --->   "store i32 %add_ln7_672, i32* %c_addr_672, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6586 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_339 : Operation 6587 [1/1] (0.00ns)   --->   "%c_addr_673 = getelementptr [1024 x i32]* %c, i64 0, i64 673" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6587 'getelementptr' 'c_addr_673' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 6588 [1/1] (3.25ns)   --->   "store i32 %add_ln7_673, i32* %c_addr_673, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6588 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_339 : Operation 6589 [1/2] (3.25ns)   --->   "%a_load_674 = load i32* %a_addr_674, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6589 'load' 'a_load_674' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_339 : Operation 6590 [1/2] (3.25ns)   --->   "%b_load_674 = load i32* %b_addr_674, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6590 'load' 'b_load_674' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_339 : Operation 6591 [1/1] (2.55ns)   --->   "%add_ln7_674 = add nsw i32 %a_load_674, %b_load_674" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6591 'add' 'add_ln7_674' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 6592 [1/2] (3.25ns)   --->   "%a_load_675 = load i32* %a_addr_675, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6592 'load' 'a_load_675' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_339 : Operation 6593 [1/2] (3.25ns)   --->   "%b_load_675 = load i32* %b_addr_675, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6593 'load' 'b_load_675' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_339 : Operation 6594 [1/1] (2.55ns)   --->   "%add_ln7_675 = add nsw i32 %a_load_675, %b_load_675" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6594 'add' 'add_ln7_675' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 6595 [1/1] (0.00ns)   --->   "%a_addr_676 = getelementptr [1024 x i32]* %a, i64 0, i64 676" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6595 'getelementptr' 'a_addr_676' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 6596 [2/2] (3.25ns)   --->   "%a_load_676 = load i32* %a_addr_676, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6596 'load' 'a_load_676' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_339 : Operation 6597 [1/1] (0.00ns)   --->   "%b_addr_676 = getelementptr [1024 x i32]* %b, i64 0, i64 676" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6597 'getelementptr' 'b_addr_676' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 6598 [2/2] (3.25ns)   --->   "%b_load_676 = load i32* %b_addr_676, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6598 'load' 'b_load_676' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_339 : Operation 6599 [1/1] (0.00ns)   --->   "%a_addr_677 = getelementptr [1024 x i32]* %a, i64 0, i64 677" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6599 'getelementptr' 'a_addr_677' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 6600 [2/2] (3.25ns)   --->   "%a_load_677 = load i32* %a_addr_677, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6600 'load' 'a_load_677' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_339 : Operation 6601 [1/1] (0.00ns)   --->   "%b_addr_677 = getelementptr [1024 x i32]* %b, i64 0, i64 677" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6601 'getelementptr' 'b_addr_677' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 6602 [2/2] (3.25ns)   --->   "%b_load_677 = load i32* %b_addr_677, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6602 'load' 'b_load_677' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 340 <SV = 339> <Delay = 5.80>
ST_340 : Operation 6603 [1/1] (0.00ns)   --->   "%c_addr_674 = getelementptr [1024 x i32]* %c, i64 0, i64 674" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6603 'getelementptr' 'c_addr_674' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 6604 [1/1] (3.25ns)   --->   "store i32 %add_ln7_674, i32* %c_addr_674, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6604 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_340 : Operation 6605 [1/1] (0.00ns)   --->   "%c_addr_675 = getelementptr [1024 x i32]* %c, i64 0, i64 675" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6605 'getelementptr' 'c_addr_675' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 6606 [1/1] (3.25ns)   --->   "store i32 %add_ln7_675, i32* %c_addr_675, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6606 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_340 : Operation 6607 [1/2] (3.25ns)   --->   "%a_load_676 = load i32* %a_addr_676, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6607 'load' 'a_load_676' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_340 : Operation 6608 [1/2] (3.25ns)   --->   "%b_load_676 = load i32* %b_addr_676, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6608 'load' 'b_load_676' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_340 : Operation 6609 [1/1] (2.55ns)   --->   "%add_ln7_676 = add nsw i32 %a_load_676, %b_load_676" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6609 'add' 'add_ln7_676' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 6610 [1/2] (3.25ns)   --->   "%a_load_677 = load i32* %a_addr_677, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6610 'load' 'a_load_677' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_340 : Operation 6611 [1/2] (3.25ns)   --->   "%b_load_677 = load i32* %b_addr_677, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6611 'load' 'b_load_677' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_340 : Operation 6612 [1/1] (2.55ns)   --->   "%add_ln7_677 = add nsw i32 %a_load_677, %b_load_677" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6612 'add' 'add_ln7_677' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 6613 [1/1] (0.00ns)   --->   "%a_addr_678 = getelementptr [1024 x i32]* %a, i64 0, i64 678" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6613 'getelementptr' 'a_addr_678' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 6614 [2/2] (3.25ns)   --->   "%a_load_678 = load i32* %a_addr_678, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6614 'load' 'a_load_678' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_340 : Operation 6615 [1/1] (0.00ns)   --->   "%b_addr_678 = getelementptr [1024 x i32]* %b, i64 0, i64 678" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6615 'getelementptr' 'b_addr_678' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 6616 [2/2] (3.25ns)   --->   "%b_load_678 = load i32* %b_addr_678, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6616 'load' 'b_load_678' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_340 : Operation 6617 [1/1] (0.00ns)   --->   "%a_addr_679 = getelementptr [1024 x i32]* %a, i64 0, i64 679" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6617 'getelementptr' 'a_addr_679' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 6618 [2/2] (3.25ns)   --->   "%a_load_679 = load i32* %a_addr_679, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6618 'load' 'a_load_679' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_340 : Operation 6619 [1/1] (0.00ns)   --->   "%b_addr_679 = getelementptr [1024 x i32]* %b, i64 0, i64 679" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6619 'getelementptr' 'b_addr_679' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 6620 [2/2] (3.25ns)   --->   "%b_load_679 = load i32* %b_addr_679, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6620 'load' 'b_load_679' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 341 <SV = 340> <Delay = 5.80>
ST_341 : Operation 6621 [1/1] (0.00ns)   --->   "%c_addr_676 = getelementptr [1024 x i32]* %c, i64 0, i64 676" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6621 'getelementptr' 'c_addr_676' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 6622 [1/1] (3.25ns)   --->   "store i32 %add_ln7_676, i32* %c_addr_676, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6622 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_341 : Operation 6623 [1/1] (0.00ns)   --->   "%c_addr_677 = getelementptr [1024 x i32]* %c, i64 0, i64 677" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6623 'getelementptr' 'c_addr_677' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 6624 [1/1] (3.25ns)   --->   "store i32 %add_ln7_677, i32* %c_addr_677, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6624 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_341 : Operation 6625 [1/2] (3.25ns)   --->   "%a_load_678 = load i32* %a_addr_678, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6625 'load' 'a_load_678' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_341 : Operation 6626 [1/2] (3.25ns)   --->   "%b_load_678 = load i32* %b_addr_678, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6626 'load' 'b_load_678' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_341 : Operation 6627 [1/1] (2.55ns)   --->   "%add_ln7_678 = add nsw i32 %a_load_678, %b_load_678" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6627 'add' 'add_ln7_678' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 6628 [1/2] (3.25ns)   --->   "%a_load_679 = load i32* %a_addr_679, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6628 'load' 'a_load_679' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_341 : Operation 6629 [1/2] (3.25ns)   --->   "%b_load_679 = load i32* %b_addr_679, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6629 'load' 'b_load_679' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_341 : Operation 6630 [1/1] (2.55ns)   --->   "%add_ln7_679 = add nsw i32 %a_load_679, %b_load_679" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6630 'add' 'add_ln7_679' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 6631 [1/1] (0.00ns)   --->   "%a_addr_680 = getelementptr [1024 x i32]* %a, i64 0, i64 680" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6631 'getelementptr' 'a_addr_680' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 6632 [2/2] (3.25ns)   --->   "%a_load_680 = load i32* %a_addr_680, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6632 'load' 'a_load_680' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_341 : Operation 6633 [1/1] (0.00ns)   --->   "%b_addr_680 = getelementptr [1024 x i32]* %b, i64 0, i64 680" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6633 'getelementptr' 'b_addr_680' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 6634 [2/2] (3.25ns)   --->   "%b_load_680 = load i32* %b_addr_680, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6634 'load' 'b_load_680' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_341 : Operation 6635 [1/1] (0.00ns)   --->   "%a_addr_681 = getelementptr [1024 x i32]* %a, i64 0, i64 681" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6635 'getelementptr' 'a_addr_681' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 6636 [2/2] (3.25ns)   --->   "%a_load_681 = load i32* %a_addr_681, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6636 'load' 'a_load_681' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_341 : Operation 6637 [1/1] (0.00ns)   --->   "%b_addr_681 = getelementptr [1024 x i32]* %b, i64 0, i64 681" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6637 'getelementptr' 'b_addr_681' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 6638 [2/2] (3.25ns)   --->   "%b_load_681 = load i32* %b_addr_681, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6638 'load' 'b_load_681' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 342 <SV = 341> <Delay = 5.80>
ST_342 : Operation 6639 [1/1] (0.00ns)   --->   "%c_addr_678 = getelementptr [1024 x i32]* %c, i64 0, i64 678" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6639 'getelementptr' 'c_addr_678' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 6640 [1/1] (3.25ns)   --->   "store i32 %add_ln7_678, i32* %c_addr_678, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6640 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_342 : Operation 6641 [1/1] (0.00ns)   --->   "%c_addr_679 = getelementptr [1024 x i32]* %c, i64 0, i64 679" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6641 'getelementptr' 'c_addr_679' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 6642 [1/1] (3.25ns)   --->   "store i32 %add_ln7_679, i32* %c_addr_679, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6642 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_342 : Operation 6643 [1/2] (3.25ns)   --->   "%a_load_680 = load i32* %a_addr_680, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6643 'load' 'a_load_680' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_342 : Operation 6644 [1/2] (3.25ns)   --->   "%b_load_680 = load i32* %b_addr_680, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6644 'load' 'b_load_680' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_342 : Operation 6645 [1/1] (2.55ns)   --->   "%add_ln7_680 = add nsw i32 %a_load_680, %b_load_680" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6645 'add' 'add_ln7_680' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 6646 [1/2] (3.25ns)   --->   "%a_load_681 = load i32* %a_addr_681, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6646 'load' 'a_load_681' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_342 : Operation 6647 [1/2] (3.25ns)   --->   "%b_load_681 = load i32* %b_addr_681, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6647 'load' 'b_load_681' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_342 : Operation 6648 [1/1] (2.55ns)   --->   "%add_ln7_681 = add nsw i32 %a_load_681, %b_load_681" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6648 'add' 'add_ln7_681' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 6649 [1/1] (0.00ns)   --->   "%a_addr_682 = getelementptr [1024 x i32]* %a, i64 0, i64 682" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6649 'getelementptr' 'a_addr_682' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 6650 [2/2] (3.25ns)   --->   "%a_load_682 = load i32* %a_addr_682, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6650 'load' 'a_load_682' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_342 : Operation 6651 [1/1] (0.00ns)   --->   "%b_addr_682 = getelementptr [1024 x i32]* %b, i64 0, i64 682" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6651 'getelementptr' 'b_addr_682' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 6652 [2/2] (3.25ns)   --->   "%b_load_682 = load i32* %b_addr_682, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6652 'load' 'b_load_682' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_342 : Operation 6653 [1/1] (0.00ns)   --->   "%a_addr_683 = getelementptr [1024 x i32]* %a, i64 0, i64 683" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6653 'getelementptr' 'a_addr_683' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 6654 [2/2] (3.25ns)   --->   "%a_load_683 = load i32* %a_addr_683, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6654 'load' 'a_load_683' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_342 : Operation 6655 [1/1] (0.00ns)   --->   "%b_addr_683 = getelementptr [1024 x i32]* %b, i64 0, i64 683" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6655 'getelementptr' 'b_addr_683' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 6656 [2/2] (3.25ns)   --->   "%b_load_683 = load i32* %b_addr_683, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6656 'load' 'b_load_683' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 343 <SV = 342> <Delay = 5.80>
ST_343 : Operation 6657 [1/1] (0.00ns)   --->   "%c_addr_680 = getelementptr [1024 x i32]* %c, i64 0, i64 680" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6657 'getelementptr' 'c_addr_680' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 6658 [1/1] (3.25ns)   --->   "store i32 %add_ln7_680, i32* %c_addr_680, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6658 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_343 : Operation 6659 [1/1] (0.00ns)   --->   "%c_addr_681 = getelementptr [1024 x i32]* %c, i64 0, i64 681" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6659 'getelementptr' 'c_addr_681' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 6660 [1/1] (3.25ns)   --->   "store i32 %add_ln7_681, i32* %c_addr_681, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6660 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_343 : Operation 6661 [1/2] (3.25ns)   --->   "%a_load_682 = load i32* %a_addr_682, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6661 'load' 'a_load_682' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_343 : Operation 6662 [1/2] (3.25ns)   --->   "%b_load_682 = load i32* %b_addr_682, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6662 'load' 'b_load_682' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_343 : Operation 6663 [1/1] (2.55ns)   --->   "%add_ln7_682 = add nsw i32 %a_load_682, %b_load_682" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6663 'add' 'add_ln7_682' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 6664 [1/2] (3.25ns)   --->   "%a_load_683 = load i32* %a_addr_683, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6664 'load' 'a_load_683' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_343 : Operation 6665 [1/2] (3.25ns)   --->   "%b_load_683 = load i32* %b_addr_683, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6665 'load' 'b_load_683' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_343 : Operation 6666 [1/1] (2.55ns)   --->   "%add_ln7_683 = add nsw i32 %a_load_683, %b_load_683" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6666 'add' 'add_ln7_683' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 6667 [1/1] (0.00ns)   --->   "%a_addr_684 = getelementptr [1024 x i32]* %a, i64 0, i64 684" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6667 'getelementptr' 'a_addr_684' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 6668 [2/2] (3.25ns)   --->   "%a_load_684 = load i32* %a_addr_684, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6668 'load' 'a_load_684' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_343 : Operation 6669 [1/1] (0.00ns)   --->   "%b_addr_684 = getelementptr [1024 x i32]* %b, i64 0, i64 684" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6669 'getelementptr' 'b_addr_684' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 6670 [2/2] (3.25ns)   --->   "%b_load_684 = load i32* %b_addr_684, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6670 'load' 'b_load_684' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_343 : Operation 6671 [1/1] (0.00ns)   --->   "%a_addr_685 = getelementptr [1024 x i32]* %a, i64 0, i64 685" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6671 'getelementptr' 'a_addr_685' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 6672 [2/2] (3.25ns)   --->   "%a_load_685 = load i32* %a_addr_685, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6672 'load' 'a_load_685' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_343 : Operation 6673 [1/1] (0.00ns)   --->   "%b_addr_685 = getelementptr [1024 x i32]* %b, i64 0, i64 685" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6673 'getelementptr' 'b_addr_685' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 6674 [2/2] (3.25ns)   --->   "%b_load_685 = load i32* %b_addr_685, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6674 'load' 'b_load_685' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 344 <SV = 343> <Delay = 5.80>
ST_344 : Operation 6675 [1/1] (0.00ns)   --->   "%c_addr_682 = getelementptr [1024 x i32]* %c, i64 0, i64 682" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6675 'getelementptr' 'c_addr_682' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 6676 [1/1] (3.25ns)   --->   "store i32 %add_ln7_682, i32* %c_addr_682, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6676 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_344 : Operation 6677 [1/1] (0.00ns)   --->   "%c_addr_683 = getelementptr [1024 x i32]* %c, i64 0, i64 683" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6677 'getelementptr' 'c_addr_683' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 6678 [1/1] (3.25ns)   --->   "store i32 %add_ln7_683, i32* %c_addr_683, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6678 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_344 : Operation 6679 [1/2] (3.25ns)   --->   "%a_load_684 = load i32* %a_addr_684, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6679 'load' 'a_load_684' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_344 : Operation 6680 [1/2] (3.25ns)   --->   "%b_load_684 = load i32* %b_addr_684, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6680 'load' 'b_load_684' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_344 : Operation 6681 [1/1] (2.55ns)   --->   "%add_ln7_684 = add nsw i32 %a_load_684, %b_load_684" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6681 'add' 'add_ln7_684' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 6682 [1/2] (3.25ns)   --->   "%a_load_685 = load i32* %a_addr_685, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6682 'load' 'a_load_685' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_344 : Operation 6683 [1/2] (3.25ns)   --->   "%b_load_685 = load i32* %b_addr_685, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6683 'load' 'b_load_685' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_344 : Operation 6684 [1/1] (2.55ns)   --->   "%add_ln7_685 = add nsw i32 %a_load_685, %b_load_685" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6684 'add' 'add_ln7_685' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 6685 [1/1] (0.00ns)   --->   "%a_addr_686 = getelementptr [1024 x i32]* %a, i64 0, i64 686" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6685 'getelementptr' 'a_addr_686' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 6686 [2/2] (3.25ns)   --->   "%a_load_686 = load i32* %a_addr_686, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6686 'load' 'a_load_686' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_344 : Operation 6687 [1/1] (0.00ns)   --->   "%b_addr_686 = getelementptr [1024 x i32]* %b, i64 0, i64 686" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6687 'getelementptr' 'b_addr_686' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 6688 [2/2] (3.25ns)   --->   "%b_load_686 = load i32* %b_addr_686, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6688 'load' 'b_load_686' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_344 : Operation 6689 [1/1] (0.00ns)   --->   "%a_addr_687 = getelementptr [1024 x i32]* %a, i64 0, i64 687" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6689 'getelementptr' 'a_addr_687' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 6690 [2/2] (3.25ns)   --->   "%a_load_687 = load i32* %a_addr_687, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6690 'load' 'a_load_687' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_344 : Operation 6691 [1/1] (0.00ns)   --->   "%b_addr_687 = getelementptr [1024 x i32]* %b, i64 0, i64 687" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6691 'getelementptr' 'b_addr_687' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 6692 [2/2] (3.25ns)   --->   "%b_load_687 = load i32* %b_addr_687, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6692 'load' 'b_load_687' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 345 <SV = 344> <Delay = 5.80>
ST_345 : Operation 6693 [1/1] (0.00ns)   --->   "%c_addr_684 = getelementptr [1024 x i32]* %c, i64 0, i64 684" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6693 'getelementptr' 'c_addr_684' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 6694 [1/1] (3.25ns)   --->   "store i32 %add_ln7_684, i32* %c_addr_684, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6694 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_345 : Operation 6695 [1/1] (0.00ns)   --->   "%c_addr_685 = getelementptr [1024 x i32]* %c, i64 0, i64 685" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6695 'getelementptr' 'c_addr_685' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 6696 [1/1] (3.25ns)   --->   "store i32 %add_ln7_685, i32* %c_addr_685, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6696 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_345 : Operation 6697 [1/2] (3.25ns)   --->   "%a_load_686 = load i32* %a_addr_686, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6697 'load' 'a_load_686' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_345 : Operation 6698 [1/2] (3.25ns)   --->   "%b_load_686 = load i32* %b_addr_686, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6698 'load' 'b_load_686' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_345 : Operation 6699 [1/1] (2.55ns)   --->   "%add_ln7_686 = add nsw i32 %a_load_686, %b_load_686" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6699 'add' 'add_ln7_686' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 6700 [1/2] (3.25ns)   --->   "%a_load_687 = load i32* %a_addr_687, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6700 'load' 'a_load_687' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_345 : Operation 6701 [1/2] (3.25ns)   --->   "%b_load_687 = load i32* %b_addr_687, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6701 'load' 'b_load_687' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_345 : Operation 6702 [1/1] (2.55ns)   --->   "%add_ln7_687 = add nsw i32 %a_load_687, %b_load_687" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6702 'add' 'add_ln7_687' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 6703 [1/1] (0.00ns)   --->   "%a_addr_688 = getelementptr [1024 x i32]* %a, i64 0, i64 688" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6703 'getelementptr' 'a_addr_688' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 6704 [2/2] (3.25ns)   --->   "%a_load_688 = load i32* %a_addr_688, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6704 'load' 'a_load_688' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_345 : Operation 6705 [1/1] (0.00ns)   --->   "%b_addr_688 = getelementptr [1024 x i32]* %b, i64 0, i64 688" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6705 'getelementptr' 'b_addr_688' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 6706 [2/2] (3.25ns)   --->   "%b_load_688 = load i32* %b_addr_688, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6706 'load' 'b_load_688' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_345 : Operation 6707 [1/1] (0.00ns)   --->   "%a_addr_689 = getelementptr [1024 x i32]* %a, i64 0, i64 689" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6707 'getelementptr' 'a_addr_689' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 6708 [2/2] (3.25ns)   --->   "%a_load_689 = load i32* %a_addr_689, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6708 'load' 'a_load_689' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_345 : Operation 6709 [1/1] (0.00ns)   --->   "%b_addr_689 = getelementptr [1024 x i32]* %b, i64 0, i64 689" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6709 'getelementptr' 'b_addr_689' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 6710 [2/2] (3.25ns)   --->   "%b_load_689 = load i32* %b_addr_689, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6710 'load' 'b_load_689' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 346 <SV = 345> <Delay = 5.80>
ST_346 : Operation 6711 [1/1] (0.00ns)   --->   "%c_addr_686 = getelementptr [1024 x i32]* %c, i64 0, i64 686" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6711 'getelementptr' 'c_addr_686' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 6712 [1/1] (3.25ns)   --->   "store i32 %add_ln7_686, i32* %c_addr_686, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6712 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_346 : Operation 6713 [1/1] (0.00ns)   --->   "%c_addr_687 = getelementptr [1024 x i32]* %c, i64 0, i64 687" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6713 'getelementptr' 'c_addr_687' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 6714 [1/1] (3.25ns)   --->   "store i32 %add_ln7_687, i32* %c_addr_687, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6714 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_346 : Operation 6715 [1/2] (3.25ns)   --->   "%a_load_688 = load i32* %a_addr_688, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6715 'load' 'a_load_688' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_346 : Operation 6716 [1/2] (3.25ns)   --->   "%b_load_688 = load i32* %b_addr_688, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6716 'load' 'b_load_688' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_346 : Operation 6717 [1/1] (2.55ns)   --->   "%add_ln7_688 = add nsw i32 %a_load_688, %b_load_688" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6717 'add' 'add_ln7_688' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 6718 [1/2] (3.25ns)   --->   "%a_load_689 = load i32* %a_addr_689, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6718 'load' 'a_load_689' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_346 : Operation 6719 [1/2] (3.25ns)   --->   "%b_load_689 = load i32* %b_addr_689, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6719 'load' 'b_load_689' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_346 : Operation 6720 [1/1] (2.55ns)   --->   "%add_ln7_689 = add nsw i32 %a_load_689, %b_load_689" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6720 'add' 'add_ln7_689' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 6721 [1/1] (0.00ns)   --->   "%a_addr_690 = getelementptr [1024 x i32]* %a, i64 0, i64 690" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6721 'getelementptr' 'a_addr_690' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 6722 [2/2] (3.25ns)   --->   "%a_load_690 = load i32* %a_addr_690, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6722 'load' 'a_load_690' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_346 : Operation 6723 [1/1] (0.00ns)   --->   "%b_addr_690 = getelementptr [1024 x i32]* %b, i64 0, i64 690" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6723 'getelementptr' 'b_addr_690' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 6724 [2/2] (3.25ns)   --->   "%b_load_690 = load i32* %b_addr_690, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6724 'load' 'b_load_690' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_346 : Operation 6725 [1/1] (0.00ns)   --->   "%a_addr_691 = getelementptr [1024 x i32]* %a, i64 0, i64 691" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6725 'getelementptr' 'a_addr_691' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 6726 [2/2] (3.25ns)   --->   "%a_load_691 = load i32* %a_addr_691, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6726 'load' 'a_load_691' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_346 : Operation 6727 [1/1] (0.00ns)   --->   "%b_addr_691 = getelementptr [1024 x i32]* %b, i64 0, i64 691" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6727 'getelementptr' 'b_addr_691' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 6728 [2/2] (3.25ns)   --->   "%b_load_691 = load i32* %b_addr_691, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6728 'load' 'b_load_691' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 347 <SV = 346> <Delay = 5.80>
ST_347 : Operation 6729 [1/1] (0.00ns)   --->   "%c_addr_688 = getelementptr [1024 x i32]* %c, i64 0, i64 688" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6729 'getelementptr' 'c_addr_688' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 6730 [1/1] (3.25ns)   --->   "store i32 %add_ln7_688, i32* %c_addr_688, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6730 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_347 : Operation 6731 [1/1] (0.00ns)   --->   "%c_addr_689 = getelementptr [1024 x i32]* %c, i64 0, i64 689" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6731 'getelementptr' 'c_addr_689' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 6732 [1/1] (3.25ns)   --->   "store i32 %add_ln7_689, i32* %c_addr_689, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6732 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_347 : Operation 6733 [1/2] (3.25ns)   --->   "%a_load_690 = load i32* %a_addr_690, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6733 'load' 'a_load_690' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_347 : Operation 6734 [1/2] (3.25ns)   --->   "%b_load_690 = load i32* %b_addr_690, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6734 'load' 'b_load_690' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_347 : Operation 6735 [1/1] (2.55ns)   --->   "%add_ln7_690 = add nsw i32 %a_load_690, %b_load_690" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6735 'add' 'add_ln7_690' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 6736 [1/2] (3.25ns)   --->   "%a_load_691 = load i32* %a_addr_691, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6736 'load' 'a_load_691' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_347 : Operation 6737 [1/2] (3.25ns)   --->   "%b_load_691 = load i32* %b_addr_691, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6737 'load' 'b_load_691' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_347 : Operation 6738 [1/1] (2.55ns)   --->   "%add_ln7_691 = add nsw i32 %a_load_691, %b_load_691" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6738 'add' 'add_ln7_691' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 6739 [1/1] (0.00ns)   --->   "%a_addr_692 = getelementptr [1024 x i32]* %a, i64 0, i64 692" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6739 'getelementptr' 'a_addr_692' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 6740 [2/2] (3.25ns)   --->   "%a_load_692 = load i32* %a_addr_692, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6740 'load' 'a_load_692' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_347 : Operation 6741 [1/1] (0.00ns)   --->   "%b_addr_692 = getelementptr [1024 x i32]* %b, i64 0, i64 692" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6741 'getelementptr' 'b_addr_692' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 6742 [2/2] (3.25ns)   --->   "%b_load_692 = load i32* %b_addr_692, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6742 'load' 'b_load_692' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_347 : Operation 6743 [1/1] (0.00ns)   --->   "%a_addr_693 = getelementptr [1024 x i32]* %a, i64 0, i64 693" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6743 'getelementptr' 'a_addr_693' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 6744 [2/2] (3.25ns)   --->   "%a_load_693 = load i32* %a_addr_693, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6744 'load' 'a_load_693' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_347 : Operation 6745 [1/1] (0.00ns)   --->   "%b_addr_693 = getelementptr [1024 x i32]* %b, i64 0, i64 693" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6745 'getelementptr' 'b_addr_693' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 6746 [2/2] (3.25ns)   --->   "%b_load_693 = load i32* %b_addr_693, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6746 'load' 'b_load_693' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 348 <SV = 347> <Delay = 5.80>
ST_348 : Operation 6747 [1/1] (0.00ns)   --->   "%c_addr_690 = getelementptr [1024 x i32]* %c, i64 0, i64 690" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6747 'getelementptr' 'c_addr_690' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 6748 [1/1] (3.25ns)   --->   "store i32 %add_ln7_690, i32* %c_addr_690, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6748 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_348 : Operation 6749 [1/1] (0.00ns)   --->   "%c_addr_691 = getelementptr [1024 x i32]* %c, i64 0, i64 691" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6749 'getelementptr' 'c_addr_691' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 6750 [1/1] (3.25ns)   --->   "store i32 %add_ln7_691, i32* %c_addr_691, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6750 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_348 : Operation 6751 [1/2] (3.25ns)   --->   "%a_load_692 = load i32* %a_addr_692, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6751 'load' 'a_load_692' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_348 : Operation 6752 [1/2] (3.25ns)   --->   "%b_load_692 = load i32* %b_addr_692, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6752 'load' 'b_load_692' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_348 : Operation 6753 [1/1] (2.55ns)   --->   "%add_ln7_692 = add nsw i32 %a_load_692, %b_load_692" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6753 'add' 'add_ln7_692' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 6754 [1/2] (3.25ns)   --->   "%a_load_693 = load i32* %a_addr_693, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6754 'load' 'a_load_693' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_348 : Operation 6755 [1/2] (3.25ns)   --->   "%b_load_693 = load i32* %b_addr_693, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6755 'load' 'b_load_693' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_348 : Operation 6756 [1/1] (2.55ns)   --->   "%add_ln7_693 = add nsw i32 %a_load_693, %b_load_693" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6756 'add' 'add_ln7_693' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 6757 [1/1] (0.00ns)   --->   "%a_addr_694 = getelementptr [1024 x i32]* %a, i64 0, i64 694" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6757 'getelementptr' 'a_addr_694' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 6758 [2/2] (3.25ns)   --->   "%a_load_694 = load i32* %a_addr_694, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6758 'load' 'a_load_694' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_348 : Operation 6759 [1/1] (0.00ns)   --->   "%b_addr_694 = getelementptr [1024 x i32]* %b, i64 0, i64 694" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6759 'getelementptr' 'b_addr_694' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 6760 [2/2] (3.25ns)   --->   "%b_load_694 = load i32* %b_addr_694, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6760 'load' 'b_load_694' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_348 : Operation 6761 [1/1] (0.00ns)   --->   "%a_addr_695 = getelementptr [1024 x i32]* %a, i64 0, i64 695" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6761 'getelementptr' 'a_addr_695' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 6762 [2/2] (3.25ns)   --->   "%a_load_695 = load i32* %a_addr_695, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6762 'load' 'a_load_695' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_348 : Operation 6763 [1/1] (0.00ns)   --->   "%b_addr_695 = getelementptr [1024 x i32]* %b, i64 0, i64 695" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6763 'getelementptr' 'b_addr_695' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 6764 [2/2] (3.25ns)   --->   "%b_load_695 = load i32* %b_addr_695, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6764 'load' 'b_load_695' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 349 <SV = 348> <Delay = 5.80>
ST_349 : Operation 6765 [1/1] (0.00ns)   --->   "%c_addr_692 = getelementptr [1024 x i32]* %c, i64 0, i64 692" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6765 'getelementptr' 'c_addr_692' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 6766 [1/1] (3.25ns)   --->   "store i32 %add_ln7_692, i32* %c_addr_692, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6766 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_349 : Operation 6767 [1/1] (0.00ns)   --->   "%c_addr_693 = getelementptr [1024 x i32]* %c, i64 0, i64 693" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6767 'getelementptr' 'c_addr_693' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 6768 [1/1] (3.25ns)   --->   "store i32 %add_ln7_693, i32* %c_addr_693, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6768 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_349 : Operation 6769 [1/2] (3.25ns)   --->   "%a_load_694 = load i32* %a_addr_694, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6769 'load' 'a_load_694' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_349 : Operation 6770 [1/2] (3.25ns)   --->   "%b_load_694 = load i32* %b_addr_694, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6770 'load' 'b_load_694' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_349 : Operation 6771 [1/1] (2.55ns)   --->   "%add_ln7_694 = add nsw i32 %a_load_694, %b_load_694" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6771 'add' 'add_ln7_694' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 6772 [1/2] (3.25ns)   --->   "%a_load_695 = load i32* %a_addr_695, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6772 'load' 'a_load_695' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_349 : Operation 6773 [1/2] (3.25ns)   --->   "%b_load_695 = load i32* %b_addr_695, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6773 'load' 'b_load_695' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_349 : Operation 6774 [1/1] (2.55ns)   --->   "%add_ln7_695 = add nsw i32 %a_load_695, %b_load_695" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6774 'add' 'add_ln7_695' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 6775 [1/1] (0.00ns)   --->   "%a_addr_696 = getelementptr [1024 x i32]* %a, i64 0, i64 696" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6775 'getelementptr' 'a_addr_696' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 6776 [2/2] (3.25ns)   --->   "%a_load_696 = load i32* %a_addr_696, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6776 'load' 'a_load_696' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_349 : Operation 6777 [1/1] (0.00ns)   --->   "%b_addr_696 = getelementptr [1024 x i32]* %b, i64 0, i64 696" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6777 'getelementptr' 'b_addr_696' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 6778 [2/2] (3.25ns)   --->   "%b_load_696 = load i32* %b_addr_696, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6778 'load' 'b_load_696' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_349 : Operation 6779 [1/1] (0.00ns)   --->   "%a_addr_697 = getelementptr [1024 x i32]* %a, i64 0, i64 697" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6779 'getelementptr' 'a_addr_697' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 6780 [2/2] (3.25ns)   --->   "%a_load_697 = load i32* %a_addr_697, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6780 'load' 'a_load_697' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_349 : Operation 6781 [1/1] (0.00ns)   --->   "%b_addr_697 = getelementptr [1024 x i32]* %b, i64 0, i64 697" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6781 'getelementptr' 'b_addr_697' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 6782 [2/2] (3.25ns)   --->   "%b_load_697 = load i32* %b_addr_697, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6782 'load' 'b_load_697' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 350 <SV = 349> <Delay = 5.80>
ST_350 : Operation 6783 [1/1] (0.00ns)   --->   "%c_addr_694 = getelementptr [1024 x i32]* %c, i64 0, i64 694" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6783 'getelementptr' 'c_addr_694' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 6784 [1/1] (3.25ns)   --->   "store i32 %add_ln7_694, i32* %c_addr_694, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6784 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_350 : Operation 6785 [1/1] (0.00ns)   --->   "%c_addr_695 = getelementptr [1024 x i32]* %c, i64 0, i64 695" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6785 'getelementptr' 'c_addr_695' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 6786 [1/1] (3.25ns)   --->   "store i32 %add_ln7_695, i32* %c_addr_695, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6786 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_350 : Operation 6787 [1/2] (3.25ns)   --->   "%a_load_696 = load i32* %a_addr_696, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6787 'load' 'a_load_696' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_350 : Operation 6788 [1/2] (3.25ns)   --->   "%b_load_696 = load i32* %b_addr_696, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6788 'load' 'b_load_696' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_350 : Operation 6789 [1/1] (2.55ns)   --->   "%add_ln7_696 = add nsw i32 %a_load_696, %b_load_696" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6789 'add' 'add_ln7_696' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 6790 [1/2] (3.25ns)   --->   "%a_load_697 = load i32* %a_addr_697, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6790 'load' 'a_load_697' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_350 : Operation 6791 [1/2] (3.25ns)   --->   "%b_load_697 = load i32* %b_addr_697, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6791 'load' 'b_load_697' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_350 : Operation 6792 [1/1] (2.55ns)   --->   "%add_ln7_697 = add nsw i32 %a_load_697, %b_load_697" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6792 'add' 'add_ln7_697' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 6793 [1/1] (0.00ns)   --->   "%a_addr_698 = getelementptr [1024 x i32]* %a, i64 0, i64 698" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6793 'getelementptr' 'a_addr_698' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 6794 [2/2] (3.25ns)   --->   "%a_load_698 = load i32* %a_addr_698, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6794 'load' 'a_load_698' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_350 : Operation 6795 [1/1] (0.00ns)   --->   "%b_addr_698 = getelementptr [1024 x i32]* %b, i64 0, i64 698" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6795 'getelementptr' 'b_addr_698' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 6796 [2/2] (3.25ns)   --->   "%b_load_698 = load i32* %b_addr_698, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6796 'load' 'b_load_698' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_350 : Operation 6797 [1/1] (0.00ns)   --->   "%a_addr_699 = getelementptr [1024 x i32]* %a, i64 0, i64 699" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6797 'getelementptr' 'a_addr_699' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 6798 [2/2] (3.25ns)   --->   "%a_load_699 = load i32* %a_addr_699, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6798 'load' 'a_load_699' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_350 : Operation 6799 [1/1] (0.00ns)   --->   "%b_addr_699 = getelementptr [1024 x i32]* %b, i64 0, i64 699" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6799 'getelementptr' 'b_addr_699' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 6800 [2/2] (3.25ns)   --->   "%b_load_699 = load i32* %b_addr_699, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6800 'load' 'b_load_699' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 351 <SV = 350> <Delay = 5.80>
ST_351 : Operation 6801 [1/1] (0.00ns)   --->   "%c_addr_696 = getelementptr [1024 x i32]* %c, i64 0, i64 696" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6801 'getelementptr' 'c_addr_696' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 6802 [1/1] (3.25ns)   --->   "store i32 %add_ln7_696, i32* %c_addr_696, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6802 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_351 : Operation 6803 [1/1] (0.00ns)   --->   "%c_addr_697 = getelementptr [1024 x i32]* %c, i64 0, i64 697" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6803 'getelementptr' 'c_addr_697' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 6804 [1/1] (3.25ns)   --->   "store i32 %add_ln7_697, i32* %c_addr_697, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6804 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_351 : Operation 6805 [1/2] (3.25ns)   --->   "%a_load_698 = load i32* %a_addr_698, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6805 'load' 'a_load_698' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_351 : Operation 6806 [1/2] (3.25ns)   --->   "%b_load_698 = load i32* %b_addr_698, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6806 'load' 'b_load_698' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_351 : Operation 6807 [1/1] (2.55ns)   --->   "%add_ln7_698 = add nsw i32 %a_load_698, %b_load_698" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6807 'add' 'add_ln7_698' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 6808 [1/2] (3.25ns)   --->   "%a_load_699 = load i32* %a_addr_699, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6808 'load' 'a_load_699' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_351 : Operation 6809 [1/2] (3.25ns)   --->   "%b_load_699 = load i32* %b_addr_699, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6809 'load' 'b_load_699' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_351 : Operation 6810 [1/1] (2.55ns)   --->   "%add_ln7_699 = add nsw i32 %a_load_699, %b_load_699" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6810 'add' 'add_ln7_699' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 6811 [1/1] (0.00ns)   --->   "%a_addr_700 = getelementptr [1024 x i32]* %a, i64 0, i64 700" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6811 'getelementptr' 'a_addr_700' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 6812 [2/2] (3.25ns)   --->   "%a_load_700 = load i32* %a_addr_700, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6812 'load' 'a_load_700' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_351 : Operation 6813 [1/1] (0.00ns)   --->   "%b_addr_700 = getelementptr [1024 x i32]* %b, i64 0, i64 700" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6813 'getelementptr' 'b_addr_700' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 6814 [2/2] (3.25ns)   --->   "%b_load_700 = load i32* %b_addr_700, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6814 'load' 'b_load_700' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_351 : Operation 6815 [1/1] (0.00ns)   --->   "%a_addr_701 = getelementptr [1024 x i32]* %a, i64 0, i64 701" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6815 'getelementptr' 'a_addr_701' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 6816 [2/2] (3.25ns)   --->   "%a_load_701 = load i32* %a_addr_701, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6816 'load' 'a_load_701' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_351 : Operation 6817 [1/1] (0.00ns)   --->   "%b_addr_701 = getelementptr [1024 x i32]* %b, i64 0, i64 701" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6817 'getelementptr' 'b_addr_701' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 6818 [2/2] (3.25ns)   --->   "%b_load_701 = load i32* %b_addr_701, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6818 'load' 'b_load_701' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 352 <SV = 351> <Delay = 5.80>
ST_352 : Operation 6819 [1/1] (0.00ns)   --->   "%c_addr_698 = getelementptr [1024 x i32]* %c, i64 0, i64 698" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6819 'getelementptr' 'c_addr_698' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 6820 [1/1] (3.25ns)   --->   "store i32 %add_ln7_698, i32* %c_addr_698, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6820 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_352 : Operation 6821 [1/1] (0.00ns)   --->   "%c_addr_699 = getelementptr [1024 x i32]* %c, i64 0, i64 699" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6821 'getelementptr' 'c_addr_699' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 6822 [1/1] (3.25ns)   --->   "store i32 %add_ln7_699, i32* %c_addr_699, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6822 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_352 : Operation 6823 [1/2] (3.25ns)   --->   "%a_load_700 = load i32* %a_addr_700, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6823 'load' 'a_load_700' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_352 : Operation 6824 [1/2] (3.25ns)   --->   "%b_load_700 = load i32* %b_addr_700, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6824 'load' 'b_load_700' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_352 : Operation 6825 [1/1] (2.55ns)   --->   "%add_ln7_700 = add nsw i32 %a_load_700, %b_load_700" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6825 'add' 'add_ln7_700' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 6826 [1/2] (3.25ns)   --->   "%a_load_701 = load i32* %a_addr_701, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6826 'load' 'a_load_701' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_352 : Operation 6827 [1/2] (3.25ns)   --->   "%b_load_701 = load i32* %b_addr_701, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6827 'load' 'b_load_701' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_352 : Operation 6828 [1/1] (2.55ns)   --->   "%add_ln7_701 = add nsw i32 %a_load_701, %b_load_701" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6828 'add' 'add_ln7_701' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 6829 [1/1] (0.00ns)   --->   "%a_addr_702 = getelementptr [1024 x i32]* %a, i64 0, i64 702" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6829 'getelementptr' 'a_addr_702' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 6830 [2/2] (3.25ns)   --->   "%a_load_702 = load i32* %a_addr_702, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6830 'load' 'a_load_702' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_352 : Operation 6831 [1/1] (0.00ns)   --->   "%b_addr_702 = getelementptr [1024 x i32]* %b, i64 0, i64 702" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6831 'getelementptr' 'b_addr_702' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 6832 [2/2] (3.25ns)   --->   "%b_load_702 = load i32* %b_addr_702, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6832 'load' 'b_load_702' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_352 : Operation 6833 [1/1] (0.00ns)   --->   "%a_addr_703 = getelementptr [1024 x i32]* %a, i64 0, i64 703" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6833 'getelementptr' 'a_addr_703' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 6834 [2/2] (3.25ns)   --->   "%a_load_703 = load i32* %a_addr_703, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6834 'load' 'a_load_703' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_352 : Operation 6835 [1/1] (0.00ns)   --->   "%b_addr_703 = getelementptr [1024 x i32]* %b, i64 0, i64 703" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6835 'getelementptr' 'b_addr_703' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 6836 [2/2] (3.25ns)   --->   "%b_load_703 = load i32* %b_addr_703, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6836 'load' 'b_load_703' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 353 <SV = 352> <Delay = 5.80>
ST_353 : Operation 6837 [1/1] (0.00ns)   --->   "%c_addr_700 = getelementptr [1024 x i32]* %c, i64 0, i64 700" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6837 'getelementptr' 'c_addr_700' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 6838 [1/1] (3.25ns)   --->   "store i32 %add_ln7_700, i32* %c_addr_700, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6838 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_353 : Operation 6839 [1/1] (0.00ns)   --->   "%c_addr_701 = getelementptr [1024 x i32]* %c, i64 0, i64 701" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6839 'getelementptr' 'c_addr_701' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 6840 [1/1] (3.25ns)   --->   "store i32 %add_ln7_701, i32* %c_addr_701, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6840 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_353 : Operation 6841 [1/2] (3.25ns)   --->   "%a_load_702 = load i32* %a_addr_702, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6841 'load' 'a_load_702' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_353 : Operation 6842 [1/2] (3.25ns)   --->   "%b_load_702 = load i32* %b_addr_702, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6842 'load' 'b_load_702' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_353 : Operation 6843 [1/1] (2.55ns)   --->   "%add_ln7_702 = add nsw i32 %a_load_702, %b_load_702" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6843 'add' 'add_ln7_702' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 6844 [1/2] (3.25ns)   --->   "%a_load_703 = load i32* %a_addr_703, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6844 'load' 'a_load_703' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_353 : Operation 6845 [1/2] (3.25ns)   --->   "%b_load_703 = load i32* %b_addr_703, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6845 'load' 'b_load_703' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_353 : Operation 6846 [1/1] (2.55ns)   --->   "%add_ln7_703 = add nsw i32 %a_load_703, %b_load_703" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6846 'add' 'add_ln7_703' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 6847 [1/1] (0.00ns)   --->   "%a_addr_704 = getelementptr [1024 x i32]* %a, i64 0, i64 704" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6847 'getelementptr' 'a_addr_704' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 6848 [2/2] (3.25ns)   --->   "%a_load_704 = load i32* %a_addr_704, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6848 'load' 'a_load_704' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_353 : Operation 6849 [1/1] (0.00ns)   --->   "%b_addr_704 = getelementptr [1024 x i32]* %b, i64 0, i64 704" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6849 'getelementptr' 'b_addr_704' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 6850 [2/2] (3.25ns)   --->   "%b_load_704 = load i32* %b_addr_704, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6850 'load' 'b_load_704' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_353 : Operation 6851 [1/1] (0.00ns)   --->   "%a_addr_705 = getelementptr [1024 x i32]* %a, i64 0, i64 705" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6851 'getelementptr' 'a_addr_705' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 6852 [2/2] (3.25ns)   --->   "%a_load_705 = load i32* %a_addr_705, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6852 'load' 'a_load_705' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_353 : Operation 6853 [1/1] (0.00ns)   --->   "%b_addr_705 = getelementptr [1024 x i32]* %b, i64 0, i64 705" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6853 'getelementptr' 'b_addr_705' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 6854 [2/2] (3.25ns)   --->   "%b_load_705 = load i32* %b_addr_705, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6854 'load' 'b_load_705' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 354 <SV = 353> <Delay = 5.80>
ST_354 : Operation 6855 [1/1] (0.00ns)   --->   "%c_addr_702 = getelementptr [1024 x i32]* %c, i64 0, i64 702" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6855 'getelementptr' 'c_addr_702' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 6856 [1/1] (3.25ns)   --->   "store i32 %add_ln7_702, i32* %c_addr_702, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6856 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_354 : Operation 6857 [1/1] (0.00ns)   --->   "%c_addr_703 = getelementptr [1024 x i32]* %c, i64 0, i64 703" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6857 'getelementptr' 'c_addr_703' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 6858 [1/1] (3.25ns)   --->   "store i32 %add_ln7_703, i32* %c_addr_703, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6858 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_354 : Operation 6859 [1/2] (3.25ns)   --->   "%a_load_704 = load i32* %a_addr_704, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6859 'load' 'a_load_704' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_354 : Operation 6860 [1/2] (3.25ns)   --->   "%b_load_704 = load i32* %b_addr_704, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6860 'load' 'b_load_704' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_354 : Operation 6861 [1/1] (2.55ns)   --->   "%add_ln7_704 = add nsw i32 %a_load_704, %b_load_704" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6861 'add' 'add_ln7_704' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 6862 [1/2] (3.25ns)   --->   "%a_load_705 = load i32* %a_addr_705, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6862 'load' 'a_load_705' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_354 : Operation 6863 [1/2] (3.25ns)   --->   "%b_load_705 = load i32* %b_addr_705, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6863 'load' 'b_load_705' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_354 : Operation 6864 [1/1] (2.55ns)   --->   "%add_ln7_705 = add nsw i32 %a_load_705, %b_load_705" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6864 'add' 'add_ln7_705' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 6865 [1/1] (0.00ns)   --->   "%a_addr_706 = getelementptr [1024 x i32]* %a, i64 0, i64 706" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6865 'getelementptr' 'a_addr_706' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 6866 [2/2] (3.25ns)   --->   "%a_load_706 = load i32* %a_addr_706, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6866 'load' 'a_load_706' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_354 : Operation 6867 [1/1] (0.00ns)   --->   "%b_addr_706 = getelementptr [1024 x i32]* %b, i64 0, i64 706" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6867 'getelementptr' 'b_addr_706' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 6868 [2/2] (3.25ns)   --->   "%b_load_706 = load i32* %b_addr_706, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6868 'load' 'b_load_706' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_354 : Operation 6869 [1/1] (0.00ns)   --->   "%a_addr_707 = getelementptr [1024 x i32]* %a, i64 0, i64 707" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6869 'getelementptr' 'a_addr_707' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 6870 [2/2] (3.25ns)   --->   "%a_load_707 = load i32* %a_addr_707, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6870 'load' 'a_load_707' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_354 : Operation 6871 [1/1] (0.00ns)   --->   "%b_addr_707 = getelementptr [1024 x i32]* %b, i64 0, i64 707" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6871 'getelementptr' 'b_addr_707' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 6872 [2/2] (3.25ns)   --->   "%b_load_707 = load i32* %b_addr_707, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6872 'load' 'b_load_707' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 355 <SV = 354> <Delay = 5.80>
ST_355 : Operation 6873 [1/1] (0.00ns)   --->   "%c_addr_704 = getelementptr [1024 x i32]* %c, i64 0, i64 704" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6873 'getelementptr' 'c_addr_704' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 6874 [1/1] (3.25ns)   --->   "store i32 %add_ln7_704, i32* %c_addr_704, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6874 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_355 : Operation 6875 [1/1] (0.00ns)   --->   "%c_addr_705 = getelementptr [1024 x i32]* %c, i64 0, i64 705" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6875 'getelementptr' 'c_addr_705' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 6876 [1/1] (3.25ns)   --->   "store i32 %add_ln7_705, i32* %c_addr_705, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6876 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_355 : Operation 6877 [1/2] (3.25ns)   --->   "%a_load_706 = load i32* %a_addr_706, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6877 'load' 'a_load_706' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_355 : Operation 6878 [1/2] (3.25ns)   --->   "%b_load_706 = load i32* %b_addr_706, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6878 'load' 'b_load_706' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_355 : Operation 6879 [1/1] (2.55ns)   --->   "%add_ln7_706 = add nsw i32 %a_load_706, %b_load_706" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6879 'add' 'add_ln7_706' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 6880 [1/2] (3.25ns)   --->   "%a_load_707 = load i32* %a_addr_707, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6880 'load' 'a_load_707' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_355 : Operation 6881 [1/2] (3.25ns)   --->   "%b_load_707 = load i32* %b_addr_707, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6881 'load' 'b_load_707' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_355 : Operation 6882 [1/1] (2.55ns)   --->   "%add_ln7_707 = add nsw i32 %a_load_707, %b_load_707" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6882 'add' 'add_ln7_707' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 6883 [1/1] (0.00ns)   --->   "%a_addr_708 = getelementptr [1024 x i32]* %a, i64 0, i64 708" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6883 'getelementptr' 'a_addr_708' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 6884 [2/2] (3.25ns)   --->   "%a_load_708 = load i32* %a_addr_708, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6884 'load' 'a_load_708' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_355 : Operation 6885 [1/1] (0.00ns)   --->   "%b_addr_708 = getelementptr [1024 x i32]* %b, i64 0, i64 708" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6885 'getelementptr' 'b_addr_708' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 6886 [2/2] (3.25ns)   --->   "%b_load_708 = load i32* %b_addr_708, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6886 'load' 'b_load_708' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_355 : Operation 6887 [1/1] (0.00ns)   --->   "%a_addr_709 = getelementptr [1024 x i32]* %a, i64 0, i64 709" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6887 'getelementptr' 'a_addr_709' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 6888 [2/2] (3.25ns)   --->   "%a_load_709 = load i32* %a_addr_709, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6888 'load' 'a_load_709' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_355 : Operation 6889 [1/1] (0.00ns)   --->   "%b_addr_709 = getelementptr [1024 x i32]* %b, i64 0, i64 709" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6889 'getelementptr' 'b_addr_709' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 6890 [2/2] (3.25ns)   --->   "%b_load_709 = load i32* %b_addr_709, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6890 'load' 'b_load_709' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 356 <SV = 355> <Delay = 5.80>
ST_356 : Operation 6891 [1/1] (0.00ns)   --->   "%c_addr_706 = getelementptr [1024 x i32]* %c, i64 0, i64 706" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6891 'getelementptr' 'c_addr_706' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 6892 [1/1] (3.25ns)   --->   "store i32 %add_ln7_706, i32* %c_addr_706, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6892 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_356 : Operation 6893 [1/1] (0.00ns)   --->   "%c_addr_707 = getelementptr [1024 x i32]* %c, i64 0, i64 707" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6893 'getelementptr' 'c_addr_707' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 6894 [1/1] (3.25ns)   --->   "store i32 %add_ln7_707, i32* %c_addr_707, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6894 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_356 : Operation 6895 [1/2] (3.25ns)   --->   "%a_load_708 = load i32* %a_addr_708, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6895 'load' 'a_load_708' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_356 : Operation 6896 [1/2] (3.25ns)   --->   "%b_load_708 = load i32* %b_addr_708, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6896 'load' 'b_load_708' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_356 : Operation 6897 [1/1] (2.55ns)   --->   "%add_ln7_708 = add nsw i32 %a_load_708, %b_load_708" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6897 'add' 'add_ln7_708' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 6898 [1/2] (3.25ns)   --->   "%a_load_709 = load i32* %a_addr_709, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6898 'load' 'a_load_709' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_356 : Operation 6899 [1/2] (3.25ns)   --->   "%b_load_709 = load i32* %b_addr_709, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6899 'load' 'b_load_709' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_356 : Operation 6900 [1/1] (2.55ns)   --->   "%add_ln7_709 = add nsw i32 %a_load_709, %b_load_709" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6900 'add' 'add_ln7_709' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 6901 [1/1] (0.00ns)   --->   "%a_addr_710 = getelementptr [1024 x i32]* %a, i64 0, i64 710" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6901 'getelementptr' 'a_addr_710' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 6902 [2/2] (3.25ns)   --->   "%a_load_710 = load i32* %a_addr_710, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6902 'load' 'a_load_710' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_356 : Operation 6903 [1/1] (0.00ns)   --->   "%b_addr_710 = getelementptr [1024 x i32]* %b, i64 0, i64 710" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6903 'getelementptr' 'b_addr_710' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 6904 [2/2] (3.25ns)   --->   "%b_load_710 = load i32* %b_addr_710, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6904 'load' 'b_load_710' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_356 : Operation 6905 [1/1] (0.00ns)   --->   "%a_addr_711 = getelementptr [1024 x i32]* %a, i64 0, i64 711" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6905 'getelementptr' 'a_addr_711' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 6906 [2/2] (3.25ns)   --->   "%a_load_711 = load i32* %a_addr_711, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6906 'load' 'a_load_711' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_356 : Operation 6907 [1/1] (0.00ns)   --->   "%b_addr_711 = getelementptr [1024 x i32]* %b, i64 0, i64 711" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6907 'getelementptr' 'b_addr_711' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 6908 [2/2] (3.25ns)   --->   "%b_load_711 = load i32* %b_addr_711, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6908 'load' 'b_load_711' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 357 <SV = 356> <Delay = 5.80>
ST_357 : Operation 6909 [1/1] (0.00ns)   --->   "%c_addr_708 = getelementptr [1024 x i32]* %c, i64 0, i64 708" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6909 'getelementptr' 'c_addr_708' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 6910 [1/1] (3.25ns)   --->   "store i32 %add_ln7_708, i32* %c_addr_708, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6910 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_357 : Operation 6911 [1/1] (0.00ns)   --->   "%c_addr_709 = getelementptr [1024 x i32]* %c, i64 0, i64 709" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6911 'getelementptr' 'c_addr_709' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 6912 [1/1] (3.25ns)   --->   "store i32 %add_ln7_709, i32* %c_addr_709, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6912 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_357 : Operation 6913 [1/2] (3.25ns)   --->   "%a_load_710 = load i32* %a_addr_710, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6913 'load' 'a_load_710' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_357 : Operation 6914 [1/2] (3.25ns)   --->   "%b_load_710 = load i32* %b_addr_710, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6914 'load' 'b_load_710' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_357 : Operation 6915 [1/1] (2.55ns)   --->   "%add_ln7_710 = add nsw i32 %a_load_710, %b_load_710" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6915 'add' 'add_ln7_710' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 6916 [1/2] (3.25ns)   --->   "%a_load_711 = load i32* %a_addr_711, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6916 'load' 'a_load_711' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_357 : Operation 6917 [1/2] (3.25ns)   --->   "%b_load_711 = load i32* %b_addr_711, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6917 'load' 'b_load_711' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_357 : Operation 6918 [1/1] (2.55ns)   --->   "%add_ln7_711 = add nsw i32 %a_load_711, %b_load_711" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6918 'add' 'add_ln7_711' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 6919 [1/1] (0.00ns)   --->   "%a_addr_712 = getelementptr [1024 x i32]* %a, i64 0, i64 712" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6919 'getelementptr' 'a_addr_712' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 6920 [2/2] (3.25ns)   --->   "%a_load_712 = load i32* %a_addr_712, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6920 'load' 'a_load_712' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_357 : Operation 6921 [1/1] (0.00ns)   --->   "%b_addr_712 = getelementptr [1024 x i32]* %b, i64 0, i64 712" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6921 'getelementptr' 'b_addr_712' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 6922 [2/2] (3.25ns)   --->   "%b_load_712 = load i32* %b_addr_712, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6922 'load' 'b_load_712' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_357 : Operation 6923 [1/1] (0.00ns)   --->   "%a_addr_713 = getelementptr [1024 x i32]* %a, i64 0, i64 713" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6923 'getelementptr' 'a_addr_713' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 6924 [2/2] (3.25ns)   --->   "%a_load_713 = load i32* %a_addr_713, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6924 'load' 'a_load_713' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_357 : Operation 6925 [1/1] (0.00ns)   --->   "%b_addr_713 = getelementptr [1024 x i32]* %b, i64 0, i64 713" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6925 'getelementptr' 'b_addr_713' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 6926 [2/2] (3.25ns)   --->   "%b_load_713 = load i32* %b_addr_713, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6926 'load' 'b_load_713' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 358 <SV = 357> <Delay = 5.80>
ST_358 : Operation 6927 [1/1] (0.00ns)   --->   "%c_addr_710 = getelementptr [1024 x i32]* %c, i64 0, i64 710" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6927 'getelementptr' 'c_addr_710' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 6928 [1/1] (3.25ns)   --->   "store i32 %add_ln7_710, i32* %c_addr_710, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6928 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_358 : Operation 6929 [1/1] (0.00ns)   --->   "%c_addr_711 = getelementptr [1024 x i32]* %c, i64 0, i64 711" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6929 'getelementptr' 'c_addr_711' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 6930 [1/1] (3.25ns)   --->   "store i32 %add_ln7_711, i32* %c_addr_711, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6930 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_358 : Operation 6931 [1/2] (3.25ns)   --->   "%a_load_712 = load i32* %a_addr_712, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6931 'load' 'a_load_712' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_358 : Operation 6932 [1/2] (3.25ns)   --->   "%b_load_712 = load i32* %b_addr_712, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6932 'load' 'b_load_712' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_358 : Operation 6933 [1/1] (2.55ns)   --->   "%add_ln7_712 = add nsw i32 %a_load_712, %b_load_712" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6933 'add' 'add_ln7_712' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 6934 [1/2] (3.25ns)   --->   "%a_load_713 = load i32* %a_addr_713, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6934 'load' 'a_load_713' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_358 : Operation 6935 [1/2] (3.25ns)   --->   "%b_load_713 = load i32* %b_addr_713, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6935 'load' 'b_load_713' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_358 : Operation 6936 [1/1] (2.55ns)   --->   "%add_ln7_713 = add nsw i32 %a_load_713, %b_load_713" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6936 'add' 'add_ln7_713' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 6937 [1/1] (0.00ns)   --->   "%a_addr_714 = getelementptr [1024 x i32]* %a, i64 0, i64 714" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6937 'getelementptr' 'a_addr_714' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 6938 [2/2] (3.25ns)   --->   "%a_load_714 = load i32* %a_addr_714, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6938 'load' 'a_load_714' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_358 : Operation 6939 [1/1] (0.00ns)   --->   "%b_addr_714 = getelementptr [1024 x i32]* %b, i64 0, i64 714" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6939 'getelementptr' 'b_addr_714' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 6940 [2/2] (3.25ns)   --->   "%b_load_714 = load i32* %b_addr_714, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6940 'load' 'b_load_714' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_358 : Operation 6941 [1/1] (0.00ns)   --->   "%a_addr_715 = getelementptr [1024 x i32]* %a, i64 0, i64 715" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6941 'getelementptr' 'a_addr_715' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 6942 [2/2] (3.25ns)   --->   "%a_load_715 = load i32* %a_addr_715, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6942 'load' 'a_load_715' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_358 : Operation 6943 [1/1] (0.00ns)   --->   "%b_addr_715 = getelementptr [1024 x i32]* %b, i64 0, i64 715" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6943 'getelementptr' 'b_addr_715' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 6944 [2/2] (3.25ns)   --->   "%b_load_715 = load i32* %b_addr_715, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6944 'load' 'b_load_715' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 359 <SV = 358> <Delay = 5.80>
ST_359 : Operation 6945 [1/1] (0.00ns)   --->   "%c_addr_712 = getelementptr [1024 x i32]* %c, i64 0, i64 712" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6945 'getelementptr' 'c_addr_712' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 6946 [1/1] (3.25ns)   --->   "store i32 %add_ln7_712, i32* %c_addr_712, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6946 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_359 : Operation 6947 [1/1] (0.00ns)   --->   "%c_addr_713 = getelementptr [1024 x i32]* %c, i64 0, i64 713" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6947 'getelementptr' 'c_addr_713' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 6948 [1/1] (3.25ns)   --->   "store i32 %add_ln7_713, i32* %c_addr_713, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6948 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_359 : Operation 6949 [1/2] (3.25ns)   --->   "%a_load_714 = load i32* %a_addr_714, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6949 'load' 'a_load_714' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_359 : Operation 6950 [1/2] (3.25ns)   --->   "%b_load_714 = load i32* %b_addr_714, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6950 'load' 'b_load_714' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_359 : Operation 6951 [1/1] (2.55ns)   --->   "%add_ln7_714 = add nsw i32 %a_load_714, %b_load_714" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6951 'add' 'add_ln7_714' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 6952 [1/2] (3.25ns)   --->   "%a_load_715 = load i32* %a_addr_715, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6952 'load' 'a_load_715' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_359 : Operation 6953 [1/2] (3.25ns)   --->   "%b_load_715 = load i32* %b_addr_715, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6953 'load' 'b_load_715' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_359 : Operation 6954 [1/1] (2.55ns)   --->   "%add_ln7_715 = add nsw i32 %a_load_715, %b_load_715" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6954 'add' 'add_ln7_715' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 6955 [1/1] (0.00ns)   --->   "%a_addr_716 = getelementptr [1024 x i32]* %a, i64 0, i64 716" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6955 'getelementptr' 'a_addr_716' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 6956 [2/2] (3.25ns)   --->   "%a_load_716 = load i32* %a_addr_716, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6956 'load' 'a_load_716' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_359 : Operation 6957 [1/1] (0.00ns)   --->   "%b_addr_716 = getelementptr [1024 x i32]* %b, i64 0, i64 716" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6957 'getelementptr' 'b_addr_716' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 6958 [2/2] (3.25ns)   --->   "%b_load_716 = load i32* %b_addr_716, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6958 'load' 'b_load_716' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_359 : Operation 6959 [1/1] (0.00ns)   --->   "%a_addr_717 = getelementptr [1024 x i32]* %a, i64 0, i64 717" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6959 'getelementptr' 'a_addr_717' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 6960 [2/2] (3.25ns)   --->   "%a_load_717 = load i32* %a_addr_717, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6960 'load' 'a_load_717' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_359 : Operation 6961 [1/1] (0.00ns)   --->   "%b_addr_717 = getelementptr [1024 x i32]* %b, i64 0, i64 717" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6961 'getelementptr' 'b_addr_717' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 6962 [2/2] (3.25ns)   --->   "%b_load_717 = load i32* %b_addr_717, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6962 'load' 'b_load_717' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 360 <SV = 359> <Delay = 5.80>
ST_360 : Operation 6963 [1/1] (0.00ns)   --->   "%c_addr_714 = getelementptr [1024 x i32]* %c, i64 0, i64 714" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6963 'getelementptr' 'c_addr_714' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 6964 [1/1] (3.25ns)   --->   "store i32 %add_ln7_714, i32* %c_addr_714, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6964 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_360 : Operation 6965 [1/1] (0.00ns)   --->   "%c_addr_715 = getelementptr [1024 x i32]* %c, i64 0, i64 715" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6965 'getelementptr' 'c_addr_715' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 6966 [1/1] (3.25ns)   --->   "store i32 %add_ln7_715, i32* %c_addr_715, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6966 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_360 : Operation 6967 [1/2] (3.25ns)   --->   "%a_load_716 = load i32* %a_addr_716, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6967 'load' 'a_load_716' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_360 : Operation 6968 [1/2] (3.25ns)   --->   "%b_load_716 = load i32* %b_addr_716, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6968 'load' 'b_load_716' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_360 : Operation 6969 [1/1] (2.55ns)   --->   "%add_ln7_716 = add nsw i32 %a_load_716, %b_load_716" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6969 'add' 'add_ln7_716' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 6970 [1/2] (3.25ns)   --->   "%a_load_717 = load i32* %a_addr_717, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6970 'load' 'a_load_717' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_360 : Operation 6971 [1/2] (3.25ns)   --->   "%b_load_717 = load i32* %b_addr_717, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6971 'load' 'b_load_717' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_360 : Operation 6972 [1/1] (2.55ns)   --->   "%add_ln7_717 = add nsw i32 %a_load_717, %b_load_717" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6972 'add' 'add_ln7_717' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 6973 [1/1] (0.00ns)   --->   "%a_addr_718 = getelementptr [1024 x i32]* %a, i64 0, i64 718" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6973 'getelementptr' 'a_addr_718' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 6974 [2/2] (3.25ns)   --->   "%a_load_718 = load i32* %a_addr_718, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6974 'load' 'a_load_718' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_360 : Operation 6975 [1/1] (0.00ns)   --->   "%b_addr_718 = getelementptr [1024 x i32]* %b, i64 0, i64 718" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6975 'getelementptr' 'b_addr_718' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 6976 [2/2] (3.25ns)   --->   "%b_load_718 = load i32* %b_addr_718, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6976 'load' 'b_load_718' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_360 : Operation 6977 [1/1] (0.00ns)   --->   "%a_addr_719 = getelementptr [1024 x i32]* %a, i64 0, i64 719" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6977 'getelementptr' 'a_addr_719' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 6978 [2/2] (3.25ns)   --->   "%a_load_719 = load i32* %a_addr_719, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6978 'load' 'a_load_719' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_360 : Operation 6979 [1/1] (0.00ns)   --->   "%b_addr_719 = getelementptr [1024 x i32]* %b, i64 0, i64 719" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6979 'getelementptr' 'b_addr_719' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 6980 [2/2] (3.25ns)   --->   "%b_load_719 = load i32* %b_addr_719, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6980 'load' 'b_load_719' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 361 <SV = 360> <Delay = 5.80>
ST_361 : Operation 6981 [1/1] (0.00ns)   --->   "%c_addr_716 = getelementptr [1024 x i32]* %c, i64 0, i64 716" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6981 'getelementptr' 'c_addr_716' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 6982 [1/1] (3.25ns)   --->   "store i32 %add_ln7_716, i32* %c_addr_716, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6982 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_361 : Operation 6983 [1/1] (0.00ns)   --->   "%c_addr_717 = getelementptr [1024 x i32]* %c, i64 0, i64 717" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6983 'getelementptr' 'c_addr_717' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 6984 [1/1] (3.25ns)   --->   "store i32 %add_ln7_717, i32* %c_addr_717, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6984 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_361 : Operation 6985 [1/2] (3.25ns)   --->   "%a_load_718 = load i32* %a_addr_718, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6985 'load' 'a_load_718' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_361 : Operation 6986 [1/2] (3.25ns)   --->   "%b_load_718 = load i32* %b_addr_718, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6986 'load' 'b_load_718' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_361 : Operation 6987 [1/1] (2.55ns)   --->   "%add_ln7_718 = add nsw i32 %a_load_718, %b_load_718" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6987 'add' 'add_ln7_718' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 6988 [1/2] (3.25ns)   --->   "%a_load_719 = load i32* %a_addr_719, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6988 'load' 'a_load_719' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_361 : Operation 6989 [1/2] (3.25ns)   --->   "%b_load_719 = load i32* %b_addr_719, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6989 'load' 'b_load_719' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_361 : Operation 6990 [1/1] (2.55ns)   --->   "%add_ln7_719 = add nsw i32 %a_load_719, %b_load_719" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6990 'add' 'add_ln7_719' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 6991 [1/1] (0.00ns)   --->   "%a_addr_720 = getelementptr [1024 x i32]* %a, i64 0, i64 720" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6991 'getelementptr' 'a_addr_720' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 6992 [2/2] (3.25ns)   --->   "%a_load_720 = load i32* %a_addr_720, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6992 'load' 'a_load_720' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_361 : Operation 6993 [1/1] (0.00ns)   --->   "%b_addr_720 = getelementptr [1024 x i32]* %b, i64 0, i64 720" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6993 'getelementptr' 'b_addr_720' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 6994 [2/2] (3.25ns)   --->   "%b_load_720 = load i32* %b_addr_720, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6994 'load' 'b_load_720' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_361 : Operation 6995 [1/1] (0.00ns)   --->   "%a_addr_721 = getelementptr [1024 x i32]* %a, i64 0, i64 721" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6995 'getelementptr' 'a_addr_721' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 6996 [2/2] (3.25ns)   --->   "%a_load_721 = load i32* %a_addr_721, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6996 'load' 'a_load_721' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_361 : Operation 6997 [1/1] (0.00ns)   --->   "%b_addr_721 = getelementptr [1024 x i32]* %b, i64 0, i64 721" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6997 'getelementptr' 'b_addr_721' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 6998 [2/2] (3.25ns)   --->   "%b_load_721 = load i32* %b_addr_721, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6998 'load' 'b_load_721' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 362 <SV = 361> <Delay = 5.80>
ST_362 : Operation 6999 [1/1] (0.00ns)   --->   "%c_addr_718 = getelementptr [1024 x i32]* %c, i64 0, i64 718" [vivado_hls_examples/array_addition.c:7]   --->   Operation 6999 'getelementptr' 'c_addr_718' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 7000 [1/1] (3.25ns)   --->   "store i32 %add_ln7_718, i32* %c_addr_718, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7000 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_362 : Operation 7001 [1/1] (0.00ns)   --->   "%c_addr_719 = getelementptr [1024 x i32]* %c, i64 0, i64 719" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7001 'getelementptr' 'c_addr_719' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 7002 [1/1] (3.25ns)   --->   "store i32 %add_ln7_719, i32* %c_addr_719, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7002 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_362 : Operation 7003 [1/2] (3.25ns)   --->   "%a_load_720 = load i32* %a_addr_720, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7003 'load' 'a_load_720' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_362 : Operation 7004 [1/2] (3.25ns)   --->   "%b_load_720 = load i32* %b_addr_720, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7004 'load' 'b_load_720' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_362 : Operation 7005 [1/1] (2.55ns)   --->   "%add_ln7_720 = add nsw i32 %a_load_720, %b_load_720" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7005 'add' 'add_ln7_720' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 7006 [1/2] (3.25ns)   --->   "%a_load_721 = load i32* %a_addr_721, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7006 'load' 'a_load_721' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_362 : Operation 7007 [1/2] (3.25ns)   --->   "%b_load_721 = load i32* %b_addr_721, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7007 'load' 'b_load_721' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_362 : Operation 7008 [1/1] (2.55ns)   --->   "%add_ln7_721 = add nsw i32 %a_load_721, %b_load_721" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7008 'add' 'add_ln7_721' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 7009 [1/1] (0.00ns)   --->   "%a_addr_722 = getelementptr [1024 x i32]* %a, i64 0, i64 722" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7009 'getelementptr' 'a_addr_722' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 7010 [2/2] (3.25ns)   --->   "%a_load_722 = load i32* %a_addr_722, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7010 'load' 'a_load_722' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_362 : Operation 7011 [1/1] (0.00ns)   --->   "%b_addr_722 = getelementptr [1024 x i32]* %b, i64 0, i64 722" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7011 'getelementptr' 'b_addr_722' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 7012 [2/2] (3.25ns)   --->   "%b_load_722 = load i32* %b_addr_722, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7012 'load' 'b_load_722' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_362 : Operation 7013 [1/1] (0.00ns)   --->   "%a_addr_723 = getelementptr [1024 x i32]* %a, i64 0, i64 723" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7013 'getelementptr' 'a_addr_723' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 7014 [2/2] (3.25ns)   --->   "%a_load_723 = load i32* %a_addr_723, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7014 'load' 'a_load_723' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_362 : Operation 7015 [1/1] (0.00ns)   --->   "%b_addr_723 = getelementptr [1024 x i32]* %b, i64 0, i64 723" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7015 'getelementptr' 'b_addr_723' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 7016 [2/2] (3.25ns)   --->   "%b_load_723 = load i32* %b_addr_723, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7016 'load' 'b_load_723' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 363 <SV = 362> <Delay = 5.80>
ST_363 : Operation 7017 [1/1] (0.00ns)   --->   "%c_addr_720 = getelementptr [1024 x i32]* %c, i64 0, i64 720" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7017 'getelementptr' 'c_addr_720' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 7018 [1/1] (3.25ns)   --->   "store i32 %add_ln7_720, i32* %c_addr_720, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7018 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_363 : Operation 7019 [1/1] (0.00ns)   --->   "%c_addr_721 = getelementptr [1024 x i32]* %c, i64 0, i64 721" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7019 'getelementptr' 'c_addr_721' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 7020 [1/1] (3.25ns)   --->   "store i32 %add_ln7_721, i32* %c_addr_721, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7020 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_363 : Operation 7021 [1/2] (3.25ns)   --->   "%a_load_722 = load i32* %a_addr_722, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7021 'load' 'a_load_722' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_363 : Operation 7022 [1/2] (3.25ns)   --->   "%b_load_722 = load i32* %b_addr_722, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7022 'load' 'b_load_722' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_363 : Operation 7023 [1/1] (2.55ns)   --->   "%add_ln7_722 = add nsw i32 %a_load_722, %b_load_722" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7023 'add' 'add_ln7_722' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 7024 [1/2] (3.25ns)   --->   "%a_load_723 = load i32* %a_addr_723, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7024 'load' 'a_load_723' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_363 : Operation 7025 [1/2] (3.25ns)   --->   "%b_load_723 = load i32* %b_addr_723, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7025 'load' 'b_load_723' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_363 : Operation 7026 [1/1] (2.55ns)   --->   "%add_ln7_723 = add nsw i32 %a_load_723, %b_load_723" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7026 'add' 'add_ln7_723' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 7027 [1/1] (0.00ns)   --->   "%a_addr_724 = getelementptr [1024 x i32]* %a, i64 0, i64 724" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7027 'getelementptr' 'a_addr_724' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 7028 [2/2] (3.25ns)   --->   "%a_load_724 = load i32* %a_addr_724, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7028 'load' 'a_load_724' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_363 : Operation 7029 [1/1] (0.00ns)   --->   "%b_addr_724 = getelementptr [1024 x i32]* %b, i64 0, i64 724" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7029 'getelementptr' 'b_addr_724' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 7030 [2/2] (3.25ns)   --->   "%b_load_724 = load i32* %b_addr_724, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7030 'load' 'b_load_724' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_363 : Operation 7031 [1/1] (0.00ns)   --->   "%a_addr_725 = getelementptr [1024 x i32]* %a, i64 0, i64 725" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7031 'getelementptr' 'a_addr_725' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 7032 [2/2] (3.25ns)   --->   "%a_load_725 = load i32* %a_addr_725, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7032 'load' 'a_load_725' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_363 : Operation 7033 [1/1] (0.00ns)   --->   "%b_addr_725 = getelementptr [1024 x i32]* %b, i64 0, i64 725" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7033 'getelementptr' 'b_addr_725' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 7034 [2/2] (3.25ns)   --->   "%b_load_725 = load i32* %b_addr_725, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7034 'load' 'b_load_725' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 364 <SV = 363> <Delay = 5.80>
ST_364 : Operation 7035 [1/1] (0.00ns)   --->   "%c_addr_722 = getelementptr [1024 x i32]* %c, i64 0, i64 722" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7035 'getelementptr' 'c_addr_722' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 7036 [1/1] (3.25ns)   --->   "store i32 %add_ln7_722, i32* %c_addr_722, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7036 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_364 : Operation 7037 [1/1] (0.00ns)   --->   "%c_addr_723 = getelementptr [1024 x i32]* %c, i64 0, i64 723" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7037 'getelementptr' 'c_addr_723' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 7038 [1/1] (3.25ns)   --->   "store i32 %add_ln7_723, i32* %c_addr_723, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7038 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_364 : Operation 7039 [1/2] (3.25ns)   --->   "%a_load_724 = load i32* %a_addr_724, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7039 'load' 'a_load_724' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_364 : Operation 7040 [1/2] (3.25ns)   --->   "%b_load_724 = load i32* %b_addr_724, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7040 'load' 'b_load_724' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_364 : Operation 7041 [1/1] (2.55ns)   --->   "%add_ln7_724 = add nsw i32 %a_load_724, %b_load_724" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7041 'add' 'add_ln7_724' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 7042 [1/2] (3.25ns)   --->   "%a_load_725 = load i32* %a_addr_725, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7042 'load' 'a_load_725' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_364 : Operation 7043 [1/2] (3.25ns)   --->   "%b_load_725 = load i32* %b_addr_725, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7043 'load' 'b_load_725' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_364 : Operation 7044 [1/1] (2.55ns)   --->   "%add_ln7_725 = add nsw i32 %a_load_725, %b_load_725" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7044 'add' 'add_ln7_725' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 7045 [1/1] (0.00ns)   --->   "%a_addr_726 = getelementptr [1024 x i32]* %a, i64 0, i64 726" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7045 'getelementptr' 'a_addr_726' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 7046 [2/2] (3.25ns)   --->   "%a_load_726 = load i32* %a_addr_726, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7046 'load' 'a_load_726' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_364 : Operation 7047 [1/1] (0.00ns)   --->   "%b_addr_726 = getelementptr [1024 x i32]* %b, i64 0, i64 726" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7047 'getelementptr' 'b_addr_726' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 7048 [2/2] (3.25ns)   --->   "%b_load_726 = load i32* %b_addr_726, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7048 'load' 'b_load_726' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_364 : Operation 7049 [1/1] (0.00ns)   --->   "%a_addr_727 = getelementptr [1024 x i32]* %a, i64 0, i64 727" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7049 'getelementptr' 'a_addr_727' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 7050 [2/2] (3.25ns)   --->   "%a_load_727 = load i32* %a_addr_727, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7050 'load' 'a_load_727' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_364 : Operation 7051 [1/1] (0.00ns)   --->   "%b_addr_727 = getelementptr [1024 x i32]* %b, i64 0, i64 727" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7051 'getelementptr' 'b_addr_727' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 7052 [2/2] (3.25ns)   --->   "%b_load_727 = load i32* %b_addr_727, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7052 'load' 'b_load_727' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 365 <SV = 364> <Delay = 5.80>
ST_365 : Operation 7053 [1/1] (0.00ns)   --->   "%c_addr_724 = getelementptr [1024 x i32]* %c, i64 0, i64 724" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7053 'getelementptr' 'c_addr_724' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 7054 [1/1] (3.25ns)   --->   "store i32 %add_ln7_724, i32* %c_addr_724, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7054 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_365 : Operation 7055 [1/1] (0.00ns)   --->   "%c_addr_725 = getelementptr [1024 x i32]* %c, i64 0, i64 725" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7055 'getelementptr' 'c_addr_725' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 7056 [1/1] (3.25ns)   --->   "store i32 %add_ln7_725, i32* %c_addr_725, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7056 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_365 : Operation 7057 [1/2] (3.25ns)   --->   "%a_load_726 = load i32* %a_addr_726, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7057 'load' 'a_load_726' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_365 : Operation 7058 [1/2] (3.25ns)   --->   "%b_load_726 = load i32* %b_addr_726, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7058 'load' 'b_load_726' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_365 : Operation 7059 [1/1] (2.55ns)   --->   "%add_ln7_726 = add nsw i32 %a_load_726, %b_load_726" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7059 'add' 'add_ln7_726' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 7060 [1/2] (3.25ns)   --->   "%a_load_727 = load i32* %a_addr_727, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7060 'load' 'a_load_727' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_365 : Operation 7061 [1/2] (3.25ns)   --->   "%b_load_727 = load i32* %b_addr_727, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7061 'load' 'b_load_727' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_365 : Operation 7062 [1/1] (2.55ns)   --->   "%add_ln7_727 = add nsw i32 %a_load_727, %b_load_727" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7062 'add' 'add_ln7_727' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 7063 [1/1] (0.00ns)   --->   "%a_addr_728 = getelementptr [1024 x i32]* %a, i64 0, i64 728" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7063 'getelementptr' 'a_addr_728' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 7064 [2/2] (3.25ns)   --->   "%a_load_728 = load i32* %a_addr_728, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7064 'load' 'a_load_728' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_365 : Operation 7065 [1/1] (0.00ns)   --->   "%b_addr_728 = getelementptr [1024 x i32]* %b, i64 0, i64 728" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7065 'getelementptr' 'b_addr_728' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 7066 [2/2] (3.25ns)   --->   "%b_load_728 = load i32* %b_addr_728, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7066 'load' 'b_load_728' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_365 : Operation 7067 [1/1] (0.00ns)   --->   "%a_addr_729 = getelementptr [1024 x i32]* %a, i64 0, i64 729" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7067 'getelementptr' 'a_addr_729' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 7068 [2/2] (3.25ns)   --->   "%a_load_729 = load i32* %a_addr_729, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7068 'load' 'a_load_729' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_365 : Operation 7069 [1/1] (0.00ns)   --->   "%b_addr_729 = getelementptr [1024 x i32]* %b, i64 0, i64 729" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7069 'getelementptr' 'b_addr_729' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 7070 [2/2] (3.25ns)   --->   "%b_load_729 = load i32* %b_addr_729, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7070 'load' 'b_load_729' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 366 <SV = 365> <Delay = 5.80>
ST_366 : Operation 7071 [1/1] (0.00ns)   --->   "%c_addr_726 = getelementptr [1024 x i32]* %c, i64 0, i64 726" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7071 'getelementptr' 'c_addr_726' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 7072 [1/1] (3.25ns)   --->   "store i32 %add_ln7_726, i32* %c_addr_726, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7072 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_366 : Operation 7073 [1/1] (0.00ns)   --->   "%c_addr_727 = getelementptr [1024 x i32]* %c, i64 0, i64 727" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7073 'getelementptr' 'c_addr_727' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 7074 [1/1] (3.25ns)   --->   "store i32 %add_ln7_727, i32* %c_addr_727, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7074 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_366 : Operation 7075 [1/2] (3.25ns)   --->   "%a_load_728 = load i32* %a_addr_728, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7075 'load' 'a_load_728' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_366 : Operation 7076 [1/2] (3.25ns)   --->   "%b_load_728 = load i32* %b_addr_728, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7076 'load' 'b_load_728' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_366 : Operation 7077 [1/1] (2.55ns)   --->   "%add_ln7_728 = add nsw i32 %a_load_728, %b_load_728" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7077 'add' 'add_ln7_728' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 7078 [1/2] (3.25ns)   --->   "%a_load_729 = load i32* %a_addr_729, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7078 'load' 'a_load_729' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_366 : Operation 7079 [1/2] (3.25ns)   --->   "%b_load_729 = load i32* %b_addr_729, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7079 'load' 'b_load_729' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_366 : Operation 7080 [1/1] (2.55ns)   --->   "%add_ln7_729 = add nsw i32 %a_load_729, %b_load_729" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7080 'add' 'add_ln7_729' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 7081 [1/1] (0.00ns)   --->   "%a_addr_730 = getelementptr [1024 x i32]* %a, i64 0, i64 730" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7081 'getelementptr' 'a_addr_730' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 7082 [2/2] (3.25ns)   --->   "%a_load_730 = load i32* %a_addr_730, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7082 'load' 'a_load_730' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_366 : Operation 7083 [1/1] (0.00ns)   --->   "%b_addr_730 = getelementptr [1024 x i32]* %b, i64 0, i64 730" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7083 'getelementptr' 'b_addr_730' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 7084 [2/2] (3.25ns)   --->   "%b_load_730 = load i32* %b_addr_730, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7084 'load' 'b_load_730' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_366 : Operation 7085 [1/1] (0.00ns)   --->   "%a_addr_731 = getelementptr [1024 x i32]* %a, i64 0, i64 731" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7085 'getelementptr' 'a_addr_731' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 7086 [2/2] (3.25ns)   --->   "%a_load_731 = load i32* %a_addr_731, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7086 'load' 'a_load_731' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_366 : Operation 7087 [1/1] (0.00ns)   --->   "%b_addr_731 = getelementptr [1024 x i32]* %b, i64 0, i64 731" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7087 'getelementptr' 'b_addr_731' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 7088 [2/2] (3.25ns)   --->   "%b_load_731 = load i32* %b_addr_731, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7088 'load' 'b_load_731' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 367 <SV = 366> <Delay = 5.80>
ST_367 : Operation 7089 [1/1] (0.00ns)   --->   "%c_addr_728 = getelementptr [1024 x i32]* %c, i64 0, i64 728" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7089 'getelementptr' 'c_addr_728' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 7090 [1/1] (3.25ns)   --->   "store i32 %add_ln7_728, i32* %c_addr_728, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7090 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_367 : Operation 7091 [1/1] (0.00ns)   --->   "%c_addr_729 = getelementptr [1024 x i32]* %c, i64 0, i64 729" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7091 'getelementptr' 'c_addr_729' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 7092 [1/1] (3.25ns)   --->   "store i32 %add_ln7_729, i32* %c_addr_729, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7092 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_367 : Operation 7093 [1/2] (3.25ns)   --->   "%a_load_730 = load i32* %a_addr_730, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7093 'load' 'a_load_730' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_367 : Operation 7094 [1/2] (3.25ns)   --->   "%b_load_730 = load i32* %b_addr_730, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7094 'load' 'b_load_730' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_367 : Operation 7095 [1/1] (2.55ns)   --->   "%add_ln7_730 = add nsw i32 %a_load_730, %b_load_730" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7095 'add' 'add_ln7_730' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 7096 [1/2] (3.25ns)   --->   "%a_load_731 = load i32* %a_addr_731, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7096 'load' 'a_load_731' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_367 : Operation 7097 [1/2] (3.25ns)   --->   "%b_load_731 = load i32* %b_addr_731, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7097 'load' 'b_load_731' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_367 : Operation 7098 [1/1] (2.55ns)   --->   "%add_ln7_731 = add nsw i32 %a_load_731, %b_load_731" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7098 'add' 'add_ln7_731' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 7099 [1/1] (0.00ns)   --->   "%a_addr_732 = getelementptr [1024 x i32]* %a, i64 0, i64 732" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7099 'getelementptr' 'a_addr_732' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 7100 [2/2] (3.25ns)   --->   "%a_load_732 = load i32* %a_addr_732, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7100 'load' 'a_load_732' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_367 : Operation 7101 [1/1] (0.00ns)   --->   "%b_addr_732 = getelementptr [1024 x i32]* %b, i64 0, i64 732" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7101 'getelementptr' 'b_addr_732' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 7102 [2/2] (3.25ns)   --->   "%b_load_732 = load i32* %b_addr_732, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7102 'load' 'b_load_732' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_367 : Operation 7103 [1/1] (0.00ns)   --->   "%a_addr_733 = getelementptr [1024 x i32]* %a, i64 0, i64 733" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7103 'getelementptr' 'a_addr_733' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 7104 [2/2] (3.25ns)   --->   "%a_load_733 = load i32* %a_addr_733, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7104 'load' 'a_load_733' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_367 : Operation 7105 [1/1] (0.00ns)   --->   "%b_addr_733 = getelementptr [1024 x i32]* %b, i64 0, i64 733" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7105 'getelementptr' 'b_addr_733' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 7106 [2/2] (3.25ns)   --->   "%b_load_733 = load i32* %b_addr_733, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7106 'load' 'b_load_733' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 368 <SV = 367> <Delay = 5.80>
ST_368 : Operation 7107 [1/1] (0.00ns)   --->   "%c_addr_730 = getelementptr [1024 x i32]* %c, i64 0, i64 730" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7107 'getelementptr' 'c_addr_730' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 7108 [1/1] (3.25ns)   --->   "store i32 %add_ln7_730, i32* %c_addr_730, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7108 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_368 : Operation 7109 [1/1] (0.00ns)   --->   "%c_addr_731 = getelementptr [1024 x i32]* %c, i64 0, i64 731" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7109 'getelementptr' 'c_addr_731' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 7110 [1/1] (3.25ns)   --->   "store i32 %add_ln7_731, i32* %c_addr_731, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7110 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_368 : Operation 7111 [1/2] (3.25ns)   --->   "%a_load_732 = load i32* %a_addr_732, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7111 'load' 'a_load_732' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_368 : Operation 7112 [1/2] (3.25ns)   --->   "%b_load_732 = load i32* %b_addr_732, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7112 'load' 'b_load_732' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_368 : Operation 7113 [1/1] (2.55ns)   --->   "%add_ln7_732 = add nsw i32 %a_load_732, %b_load_732" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7113 'add' 'add_ln7_732' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 7114 [1/2] (3.25ns)   --->   "%a_load_733 = load i32* %a_addr_733, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7114 'load' 'a_load_733' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_368 : Operation 7115 [1/2] (3.25ns)   --->   "%b_load_733 = load i32* %b_addr_733, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7115 'load' 'b_load_733' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_368 : Operation 7116 [1/1] (2.55ns)   --->   "%add_ln7_733 = add nsw i32 %a_load_733, %b_load_733" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7116 'add' 'add_ln7_733' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 7117 [1/1] (0.00ns)   --->   "%a_addr_734 = getelementptr [1024 x i32]* %a, i64 0, i64 734" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7117 'getelementptr' 'a_addr_734' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 7118 [2/2] (3.25ns)   --->   "%a_load_734 = load i32* %a_addr_734, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7118 'load' 'a_load_734' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_368 : Operation 7119 [1/1] (0.00ns)   --->   "%b_addr_734 = getelementptr [1024 x i32]* %b, i64 0, i64 734" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7119 'getelementptr' 'b_addr_734' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 7120 [2/2] (3.25ns)   --->   "%b_load_734 = load i32* %b_addr_734, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7120 'load' 'b_load_734' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_368 : Operation 7121 [1/1] (0.00ns)   --->   "%a_addr_735 = getelementptr [1024 x i32]* %a, i64 0, i64 735" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7121 'getelementptr' 'a_addr_735' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 7122 [2/2] (3.25ns)   --->   "%a_load_735 = load i32* %a_addr_735, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7122 'load' 'a_load_735' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_368 : Operation 7123 [1/1] (0.00ns)   --->   "%b_addr_735 = getelementptr [1024 x i32]* %b, i64 0, i64 735" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7123 'getelementptr' 'b_addr_735' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 7124 [2/2] (3.25ns)   --->   "%b_load_735 = load i32* %b_addr_735, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7124 'load' 'b_load_735' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 369 <SV = 368> <Delay = 5.80>
ST_369 : Operation 7125 [1/1] (0.00ns)   --->   "%c_addr_732 = getelementptr [1024 x i32]* %c, i64 0, i64 732" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7125 'getelementptr' 'c_addr_732' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 7126 [1/1] (3.25ns)   --->   "store i32 %add_ln7_732, i32* %c_addr_732, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7126 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_369 : Operation 7127 [1/1] (0.00ns)   --->   "%c_addr_733 = getelementptr [1024 x i32]* %c, i64 0, i64 733" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7127 'getelementptr' 'c_addr_733' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 7128 [1/1] (3.25ns)   --->   "store i32 %add_ln7_733, i32* %c_addr_733, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_369 : Operation 7129 [1/2] (3.25ns)   --->   "%a_load_734 = load i32* %a_addr_734, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7129 'load' 'a_load_734' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_369 : Operation 7130 [1/2] (3.25ns)   --->   "%b_load_734 = load i32* %b_addr_734, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7130 'load' 'b_load_734' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_369 : Operation 7131 [1/1] (2.55ns)   --->   "%add_ln7_734 = add nsw i32 %a_load_734, %b_load_734" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7131 'add' 'add_ln7_734' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 7132 [1/2] (3.25ns)   --->   "%a_load_735 = load i32* %a_addr_735, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7132 'load' 'a_load_735' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_369 : Operation 7133 [1/2] (3.25ns)   --->   "%b_load_735 = load i32* %b_addr_735, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7133 'load' 'b_load_735' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_369 : Operation 7134 [1/1] (2.55ns)   --->   "%add_ln7_735 = add nsw i32 %a_load_735, %b_load_735" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7134 'add' 'add_ln7_735' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 7135 [1/1] (0.00ns)   --->   "%a_addr_736 = getelementptr [1024 x i32]* %a, i64 0, i64 736" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7135 'getelementptr' 'a_addr_736' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 7136 [2/2] (3.25ns)   --->   "%a_load_736 = load i32* %a_addr_736, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7136 'load' 'a_load_736' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_369 : Operation 7137 [1/1] (0.00ns)   --->   "%b_addr_736 = getelementptr [1024 x i32]* %b, i64 0, i64 736" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7137 'getelementptr' 'b_addr_736' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 7138 [2/2] (3.25ns)   --->   "%b_load_736 = load i32* %b_addr_736, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7138 'load' 'b_load_736' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_369 : Operation 7139 [1/1] (0.00ns)   --->   "%a_addr_737 = getelementptr [1024 x i32]* %a, i64 0, i64 737" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7139 'getelementptr' 'a_addr_737' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 7140 [2/2] (3.25ns)   --->   "%a_load_737 = load i32* %a_addr_737, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7140 'load' 'a_load_737' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_369 : Operation 7141 [1/1] (0.00ns)   --->   "%b_addr_737 = getelementptr [1024 x i32]* %b, i64 0, i64 737" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7141 'getelementptr' 'b_addr_737' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 7142 [2/2] (3.25ns)   --->   "%b_load_737 = load i32* %b_addr_737, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7142 'load' 'b_load_737' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 370 <SV = 369> <Delay = 5.80>
ST_370 : Operation 7143 [1/1] (0.00ns)   --->   "%c_addr_734 = getelementptr [1024 x i32]* %c, i64 0, i64 734" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7143 'getelementptr' 'c_addr_734' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 7144 [1/1] (3.25ns)   --->   "store i32 %add_ln7_734, i32* %c_addr_734, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7144 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_370 : Operation 7145 [1/1] (0.00ns)   --->   "%c_addr_735 = getelementptr [1024 x i32]* %c, i64 0, i64 735" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7145 'getelementptr' 'c_addr_735' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 7146 [1/1] (3.25ns)   --->   "store i32 %add_ln7_735, i32* %c_addr_735, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_370 : Operation 7147 [1/2] (3.25ns)   --->   "%a_load_736 = load i32* %a_addr_736, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7147 'load' 'a_load_736' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_370 : Operation 7148 [1/2] (3.25ns)   --->   "%b_load_736 = load i32* %b_addr_736, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7148 'load' 'b_load_736' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_370 : Operation 7149 [1/1] (2.55ns)   --->   "%add_ln7_736 = add nsw i32 %a_load_736, %b_load_736" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7149 'add' 'add_ln7_736' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 7150 [1/2] (3.25ns)   --->   "%a_load_737 = load i32* %a_addr_737, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7150 'load' 'a_load_737' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_370 : Operation 7151 [1/2] (3.25ns)   --->   "%b_load_737 = load i32* %b_addr_737, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7151 'load' 'b_load_737' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_370 : Operation 7152 [1/1] (2.55ns)   --->   "%add_ln7_737 = add nsw i32 %a_load_737, %b_load_737" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7152 'add' 'add_ln7_737' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 7153 [1/1] (0.00ns)   --->   "%a_addr_738 = getelementptr [1024 x i32]* %a, i64 0, i64 738" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7153 'getelementptr' 'a_addr_738' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 7154 [2/2] (3.25ns)   --->   "%a_load_738 = load i32* %a_addr_738, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7154 'load' 'a_load_738' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_370 : Operation 7155 [1/1] (0.00ns)   --->   "%b_addr_738 = getelementptr [1024 x i32]* %b, i64 0, i64 738" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7155 'getelementptr' 'b_addr_738' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 7156 [2/2] (3.25ns)   --->   "%b_load_738 = load i32* %b_addr_738, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7156 'load' 'b_load_738' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_370 : Operation 7157 [1/1] (0.00ns)   --->   "%a_addr_739 = getelementptr [1024 x i32]* %a, i64 0, i64 739" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7157 'getelementptr' 'a_addr_739' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 7158 [2/2] (3.25ns)   --->   "%a_load_739 = load i32* %a_addr_739, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7158 'load' 'a_load_739' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_370 : Operation 7159 [1/1] (0.00ns)   --->   "%b_addr_739 = getelementptr [1024 x i32]* %b, i64 0, i64 739" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7159 'getelementptr' 'b_addr_739' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 7160 [2/2] (3.25ns)   --->   "%b_load_739 = load i32* %b_addr_739, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7160 'load' 'b_load_739' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 371 <SV = 370> <Delay = 5.80>
ST_371 : Operation 7161 [1/1] (0.00ns)   --->   "%c_addr_736 = getelementptr [1024 x i32]* %c, i64 0, i64 736" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7161 'getelementptr' 'c_addr_736' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 7162 [1/1] (3.25ns)   --->   "store i32 %add_ln7_736, i32* %c_addr_736, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7162 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_371 : Operation 7163 [1/1] (0.00ns)   --->   "%c_addr_737 = getelementptr [1024 x i32]* %c, i64 0, i64 737" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7163 'getelementptr' 'c_addr_737' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 7164 [1/1] (3.25ns)   --->   "store i32 %add_ln7_737, i32* %c_addr_737, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7164 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_371 : Operation 7165 [1/2] (3.25ns)   --->   "%a_load_738 = load i32* %a_addr_738, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7165 'load' 'a_load_738' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_371 : Operation 7166 [1/2] (3.25ns)   --->   "%b_load_738 = load i32* %b_addr_738, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7166 'load' 'b_load_738' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_371 : Operation 7167 [1/1] (2.55ns)   --->   "%add_ln7_738 = add nsw i32 %a_load_738, %b_load_738" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7167 'add' 'add_ln7_738' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_371 : Operation 7168 [1/2] (3.25ns)   --->   "%a_load_739 = load i32* %a_addr_739, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7168 'load' 'a_load_739' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_371 : Operation 7169 [1/2] (3.25ns)   --->   "%b_load_739 = load i32* %b_addr_739, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7169 'load' 'b_load_739' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_371 : Operation 7170 [1/1] (2.55ns)   --->   "%add_ln7_739 = add nsw i32 %a_load_739, %b_load_739" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7170 'add' 'add_ln7_739' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_371 : Operation 7171 [1/1] (0.00ns)   --->   "%a_addr_740 = getelementptr [1024 x i32]* %a, i64 0, i64 740" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7171 'getelementptr' 'a_addr_740' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 7172 [2/2] (3.25ns)   --->   "%a_load_740 = load i32* %a_addr_740, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7172 'load' 'a_load_740' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_371 : Operation 7173 [1/1] (0.00ns)   --->   "%b_addr_740 = getelementptr [1024 x i32]* %b, i64 0, i64 740" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7173 'getelementptr' 'b_addr_740' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 7174 [2/2] (3.25ns)   --->   "%b_load_740 = load i32* %b_addr_740, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7174 'load' 'b_load_740' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_371 : Operation 7175 [1/1] (0.00ns)   --->   "%a_addr_741 = getelementptr [1024 x i32]* %a, i64 0, i64 741" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7175 'getelementptr' 'a_addr_741' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 7176 [2/2] (3.25ns)   --->   "%a_load_741 = load i32* %a_addr_741, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7176 'load' 'a_load_741' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_371 : Operation 7177 [1/1] (0.00ns)   --->   "%b_addr_741 = getelementptr [1024 x i32]* %b, i64 0, i64 741" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7177 'getelementptr' 'b_addr_741' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 7178 [2/2] (3.25ns)   --->   "%b_load_741 = load i32* %b_addr_741, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7178 'load' 'b_load_741' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 372 <SV = 371> <Delay = 5.80>
ST_372 : Operation 7179 [1/1] (0.00ns)   --->   "%c_addr_738 = getelementptr [1024 x i32]* %c, i64 0, i64 738" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7179 'getelementptr' 'c_addr_738' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 7180 [1/1] (3.25ns)   --->   "store i32 %add_ln7_738, i32* %c_addr_738, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7180 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_372 : Operation 7181 [1/1] (0.00ns)   --->   "%c_addr_739 = getelementptr [1024 x i32]* %c, i64 0, i64 739" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7181 'getelementptr' 'c_addr_739' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 7182 [1/1] (3.25ns)   --->   "store i32 %add_ln7_739, i32* %c_addr_739, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7182 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_372 : Operation 7183 [1/2] (3.25ns)   --->   "%a_load_740 = load i32* %a_addr_740, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7183 'load' 'a_load_740' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_372 : Operation 7184 [1/2] (3.25ns)   --->   "%b_load_740 = load i32* %b_addr_740, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7184 'load' 'b_load_740' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_372 : Operation 7185 [1/1] (2.55ns)   --->   "%add_ln7_740 = add nsw i32 %a_load_740, %b_load_740" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7185 'add' 'add_ln7_740' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 7186 [1/2] (3.25ns)   --->   "%a_load_741 = load i32* %a_addr_741, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7186 'load' 'a_load_741' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_372 : Operation 7187 [1/2] (3.25ns)   --->   "%b_load_741 = load i32* %b_addr_741, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7187 'load' 'b_load_741' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_372 : Operation 7188 [1/1] (2.55ns)   --->   "%add_ln7_741 = add nsw i32 %a_load_741, %b_load_741" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7188 'add' 'add_ln7_741' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 7189 [1/1] (0.00ns)   --->   "%a_addr_742 = getelementptr [1024 x i32]* %a, i64 0, i64 742" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7189 'getelementptr' 'a_addr_742' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 7190 [2/2] (3.25ns)   --->   "%a_load_742 = load i32* %a_addr_742, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7190 'load' 'a_load_742' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_372 : Operation 7191 [1/1] (0.00ns)   --->   "%b_addr_742 = getelementptr [1024 x i32]* %b, i64 0, i64 742" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7191 'getelementptr' 'b_addr_742' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 7192 [2/2] (3.25ns)   --->   "%b_load_742 = load i32* %b_addr_742, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7192 'load' 'b_load_742' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_372 : Operation 7193 [1/1] (0.00ns)   --->   "%a_addr_743 = getelementptr [1024 x i32]* %a, i64 0, i64 743" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7193 'getelementptr' 'a_addr_743' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 7194 [2/2] (3.25ns)   --->   "%a_load_743 = load i32* %a_addr_743, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7194 'load' 'a_load_743' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_372 : Operation 7195 [1/1] (0.00ns)   --->   "%b_addr_743 = getelementptr [1024 x i32]* %b, i64 0, i64 743" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7195 'getelementptr' 'b_addr_743' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 7196 [2/2] (3.25ns)   --->   "%b_load_743 = load i32* %b_addr_743, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7196 'load' 'b_load_743' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 373 <SV = 372> <Delay = 5.80>
ST_373 : Operation 7197 [1/1] (0.00ns)   --->   "%c_addr_740 = getelementptr [1024 x i32]* %c, i64 0, i64 740" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7197 'getelementptr' 'c_addr_740' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 7198 [1/1] (3.25ns)   --->   "store i32 %add_ln7_740, i32* %c_addr_740, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7198 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_373 : Operation 7199 [1/1] (0.00ns)   --->   "%c_addr_741 = getelementptr [1024 x i32]* %c, i64 0, i64 741" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7199 'getelementptr' 'c_addr_741' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 7200 [1/1] (3.25ns)   --->   "store i32 %add_ln7_741, i32* %c_addr_741, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7200 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_373 : Operation 7201 [1/2] (3.25ns)   --->   "%a_load_742 = load i32* %a_addr_742, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7201 'load' 'a_load_742' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_373 : Operation 7202 [1/2] (3.25ns)   --->   "%b_load_742 = load i32* %b_addr_742, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7202 'load' 'b_load_742' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_373 : Operation 7203 [1/1] (2.55ns)   --->   "%add_ln7_742 = add nsw i32 %a_load_742, %b_load_742" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7203 'add' 'add_ln7_742' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 7204 [1/2] (3.25ns)   --->   "%a_load_743 = load i32* %a_addr_743, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7204 'load' 'a_load_743' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_373 : Operation 7205 [1/2] (3.25ns)   --->   "%b_load_743 = load i32* %b_addr_743, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7205 'load' 'b_load_743' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_373 : Operation 7206 [1/1] (2.55ns)   --->   "%add_ln7_743 = add nsw i32 %a_load_743, %b_load_743" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7206 'add' 'add_ln7_743' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 7207 [1/1] (0.00ns)   --->   "%a_addr_744 = getelementptr [1024 x i32]* %a, i64 0, i64 744" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7207 'getelementptr' 'a_addr_744' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 7208 [2/2] (3.25ns)   --->   "%a_load_744 = load i32* %a_addr_744, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7208 'load' 'a_load_744' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_373 : Operation 7209 [1/1] (0.00ns)   --->   "%b_addr_744 = getelementptr [1024 x i32]* %b, i64 0, i64 744" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7209 'getelementptr' 'b_addr_744' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 7210 [2/2] (3.25ns)   --->   "%b_load_744 = load i32* %b_addr_744, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7210 'load' 'b_load_744' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_373 : Operation 7211 [1/1] (0.00ns)   --->   "%a_addr_745 = getelementptr [1024 x i32]* %a, i64 0, i64 745" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7211 'getelementptr' 'a_addr_745' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 7212 [2/2] (3.25ns)   --->   "%a_load_745 = load i32* %a_addr_745, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7212 'load' 'a_load_745' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_373 : Operation 7213 [1/1] (0.00ns)   --->   "%b_addr_745 = getelementptr [1024 x i32]* %b, i64 0, i64 745" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7213 'getelementptr' 'b_addr_745' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 7214 [2/2] (3.25ns)   --->   "%b_load_745 = load i32* %b_addr_745, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7214 'load' 'b_load_745' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 374 <SV = 373> <Delay = 5.80>
ST_374 : Operation 7215 [1/1] (0.00ns)   --->   "%c_addr_742 = getelementptr [1024 x i32]* %c, i64 0, i64 742" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7215 'getelementptr' 'c_addr_742' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 7216 [1/1] (3.25ns)   --->   "store i32 %add_ln7_742, i32* %c_addr_742, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_374 : Operation 7217 [1/1] (0.00ns)   --->   "%c_addr_743 = getelementptr [1024 x i32]* %c, i64 0, i64 743" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7217 'getelementptr' 'c_addr_743' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 7218 [1/1] (3.25ns)   --->   "store i32 %add_ln7_743, i32* %c_addr_743, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_374 : Operation 7219 [1/2] (3.25ns)   --->   "%a_load_744 = load i32* %a_addr_744, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7219 'load' 'a_load_744' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_374 : Operation 7220 [1/2] (3.25ns)   --->   "%b_load_744 = load i32* %b_addr_744, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7220 'load' 'b_load_744' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_374 : Operation 7221 [1/1] (2.55ns)   --->   "%add_ln7_744 = add nsw i32 %a_load_744, %b_load_744" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7221 'add' 'add_ln7_744' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 7222 [1/2] (3.25ns)   --->   "%a_load_745 = load i32* %a_addr_745, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7222 'load' 'a_load_745' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_374 : Operation 7223 [1/2] (3.25ns)   --->   "%b_load_745 = load i32* %b_addr_745, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7223 'load' 'b_load_745' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_374 : Operation 7224 [1/1] (2.55ns)   --->   "%add_ln7_745 = add nsw i32 %a_load_745, %b_load_745" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7224 'add' 'add_ln7_745' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 7225 [1/1] (0.00ns)   --->   "%a_addr_746 = getelementptr [1024 x i32]* %a, i64 0, i64 746" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7225 'getelementptr' 'a_addr_746' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 7226 [2/2] (3.25ns)   --->   "%a_load_746 = load i32* %a_addr_746, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7226 'load' 'a_load_746' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_374 : Operation 7227 [1/1] (0.00ns)   --->   "%b_addr_746 = getelementptr [1024 x i32]* %b, i64 0, i64 746" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7227 'getelementptr' 'b_addr_746' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 7228 [2/2] (3.25ns)   --->   "%b_load_746 = load i32* %b_addr_746, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7228 'load' 'b_load_746' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_374 : Operation 7229 [1/1] (0.00ns)   --->   "%a_addr_747 = getelementptr [1024 x i32]* %a, i64 0, i64 747" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7229 'getelementptr' 'a_addr_747' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 7230 [2/2] (3.25ns)   --->   "%a_load_747 = load i32* %a_addr_747, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7230 'load' 'a_load_747' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_374 : Operation 7231 [1/1] (0.00ns)   --->   "%b_addr_747 = getelementptr [1024 x i32]* %b, i64 0, i64 747" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7231 'getelementptr' 'b_addr_747' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 7232 [2/2] (3.25ns)   --->   "%b_load_747 = load i32* %b_addr_747, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7232 'load' 'b_load_747' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 375 <SV = 374> <Delay = 5.80>
ST_375 : Operation 7233 [1/1] (0.00ns)   --->   "%c_addr_744 = getelementptr [1024 x i32]* %c, i64 0, i64 744" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7233 'getelementptr' 'c_addr_744' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 7234 [1/1] (3.25ns)   --->   "store i32 %add_ln7_744, i32* %c_addr_744, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7234 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_375 : Operation 7235 [1/1] (0.00ns)   --->   "%c_addr_745 = getelementptr [1024 x i32]* %c, i64 0, i64 745" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7235 'getelementptr' 'c_addr_745' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 7236 [1/1] (3.25ns)   --->   "store i32 %add_ln7_745, i32* %c_addr_745, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7236 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_375 : Operation 7237 [1/2] (3.25ns)   --->   "%a_load_746 = load i32* %a_addr_746, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7237 'load' 'a_load_746' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_375 : Operation 7238 [1/2] (3.25ns)   --->   "%b_load_746 = load i32* %b_addr_746, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7238 'load' 'b_load_746' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_375 : Operation 7239 [1/1] (2.55ns)   --->   "%add_ln7_746 = add nsw i32 %a_load_746, %b_load_746" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7239 'add' 'add_ln7_746' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 7240 [1/2] (3.25ns)   --->   "%a_load_747 = load i32* %a_addr_747, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7240 'load' 'a_load_747' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_375 : Operation 7241 [1/2] (3.25ns)   --->   "%b_load_747 = load i32* %b_addr_747, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7241 'load' 'b_load_747' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_375 : Operation 7242 [1/1] (2.55ns)   --->   "%add_ln7_747 = add nsw i32 %a_load_747, %b_load_747" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7242 'add' 'add_ln7_747' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 7243 [1/1] (0.00ns)   --->   "%a_addr_748 = getelementptr [1024 x i32]* %a, i64 0, i64 748" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7243 'getelementptr' 'a_addr_748' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 7244 [2/2] (3.25ns)   --->   "%a_load_748 = load i32* %a_addr_748, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7244 'load' 'a_load_748' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_375 : Operation 7245 [1/1] (0.00ns)   --->   "%b_addr_748 = getelementptr [1024 x i32]* %b, i64 0, i64 748" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7245 'getelementptr' 'b_addr_748' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 7246 [2/2] (3.25ns)   --->   "%b_load_748 = load i32* %b_addr_748, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7246 'load' 'b_load_748' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_375 : Operation 7247 [1/1] (0.00ns)   --->   "%a_addr_749 = getelementptr [1024 x i32]* %a, i64 0, i64 749" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7247 'getelementptr' 'a_addr_749' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 7248 [2/2] (3.25ns)   --->   "%a_load_749 = load i32* %a_addr_749, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7248 'load' 'a_load_749' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_375 : Operation 7249 [1/1] (0.00ns)   --->   "%b_addr_749 = getelementptr [1024 x i32]* %b, i64 0, i64 749" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7249 'getelementptr' 'b_addr_749' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 7250 [2/2] (3.25ns)   --->   "%b_load_749 = load i32* %b_addr_749, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7250 'load' 'b_load_749' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 376 <SV = 375> <Delay = 5.80>
ST_376 : Operation 7251 [1/1] (0.00ns)   --->   "%c_addr_746 = getelementptr [1024 x i32]* %c, i64 0, i64 746" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7251 'getelementptr' 'c_addr_746' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 7252 [1/1] (3.25ns)   --->   "store i32 %add_ln7_746, i32* %c_addr_746, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7252 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_376 : Operation 7253 [1/1] (0.00ns)   --->   "%c_addr_747 = getelementptr [1024 x i32]* %c, i64 0, i64 747" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7253 'getelementptr' 'c_addr_747' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 7254 [1/1] (3.25ns)   --->   "store i32 %add_ln7_747, i32* %c_addr_747, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7254 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_376 : Operation 7255 [1/2] (3.25ns)   --->   "%a_load_748 = load i32* %a_addr_748, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7255 'load' 'a_load_748' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_376 : Operation 7256 [1/2] (3.25ns)   --->   "%b_load_748 = load i32* %b_addr_748, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7256 'load' 'b_load_748' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_376 : Operation 7257 [1/1] (2.55ns)   --->   "%add_ln7_748 = add nsw i32 %a_load_748, %b_load_748" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7257 'add' 'add_ln7_748' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 7258 [1/2] (3.25ns)   --->   "%a_load_749 = load i32* %a_addr_749, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7258 'load' 'a_load_749' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_376 : Operation 7259 [1/2] (3.25ns)   --->   "%b_load_749 = load i32* %b_addr_749, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7259 'load' 'b_load_749' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_376 : Operation 7260 [1/1] (2.55ns)   --->   "%add_ln7_749 = add nsw i32 %a_load_749, %b_load_749" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7260 'add' 'add_ln7_749' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 7261 [1/1] (0.00ns)   --->   "%a_addr_750 = getelementptr [1024 x i32]* %a, i64 0, i64 750" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7261 'getelementptr' 'a_addr_750' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 7262 [2/2] (3.25ns)   --->   "%a_load_750 = load i32* %a_addr_750, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7262 'load' 'a_load_750' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_376 : Operation 7263 [1/1] (0.00ns)   --->   "%b_addr_750 = getelementptr [1024 x i32]* %b, i64 0, i64 750" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7263 'getelementptr' 'b_addr_750' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 7264 [2/2] (3.25ns)   --->   "%b_load_750 = load i32* %b_addr_750, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7264 'load' 'b_load_750' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_376 : Operation 7265 [1/1] (0.00ns)   --->   "%a_addr_751 = getelementptr [1024 x i32]* %a, i64 0, i64 751" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7265 'getelementptr' 'a_addr_751' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 7266 [2/2] (3.25ns)   --->   "%a_load_751 = load i32* %a_addr_751, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7266 'load' 'a_load_751' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_376 : Operation 7267 [1/1] (0.00ns)   --->   "%b_addr_751 = getelementptr [1024 x i32]* %b, i64 0, i64 751" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7267 'getelementptr' 'b_addr_751' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 7268 [2/2] (3.25ns)   --->   "%b_load_751 = load i32* %b_addr_751, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7268 'load' 'b_load_751' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 377 <SV = 376> <Delay = 5.80>
ST_377 : Operation 7269 [1/1] (0.00ns)   --->   "%c_addr_748 = getelementptr [1024 x i32]* %c, i64 0, i64 748" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7269 'getelementptr' 'c_addr_748' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 7270 [1/1] (3.25ns)   --->   "store i32 %add_ln7_748, i32* %c_addr_748, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7270 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_377 : Operation 7271 [1/1] (0.00ns)   --->   "%c_addr_749 = getelementptr [1024 x i32]* %c, i64 0, i64 749" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7271 'getelementptr' 'c_addr_749' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 7272 [1/1] (3.25ns)   --->   "store i32 %add_ln7_749, i32* %c_addr_749, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7272 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_377 : Operation 7273 [1/2] (3.25ns)   --->   "%a_load_750 = load i32* %a_addr_750, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7273 'load' 'a_load_750' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_377 : Operation 7274 [1/2] (3.25ns)   --->   "%b_load_750 = load i32* %b_addr_750, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7274 'load' 'b_load_750' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_377 : Operation 7275 [1/1] (2.55ns)   --->   "%add_ln7_750 = add nsw i32 %a_load_750, %b_load_750" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7275 'add' 'add_ln7_750' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 7276 [1/2] (3.25ns)   --->   "%a_load_751 = load i32* %a_addr_751, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7276 'load' 'a_load_751' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_377 : Operation 7277 [1/2] (3.25ns)   --->   "%b_load_751 = load i32* %b_addr_751, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7277 'load' 'b_load_751' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_377 : Operation 7278 [1/1] (2.55ns)   --->   "%add_ln7_751 = add nsw i32 %a_load_751, %b_load_751" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7278 'add' 'add_ln7_751' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 7279 [1/1] (0.00ns)   --->   "%a_addr_752 = getelementptr [1024 x i32]* %a, i64 0, i64 752" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7279 'getelementptr' 'a_addr_752' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 7280 [2/2] (3.25ns)   --->   "%a_load_752 = load i32* %a_addr_752, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7280 'load' 'a_load_752' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_377 : Operation 7281 [1/1] (0.00ns)   --->   "%b_addr_752 = getelementptr [1024 x i32]* %b, i64 0, i64 752" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7281 'getelementptr' 'b_addr_752' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 7282 [2/2] (3.25ns)   --->   "%b_load_752 = load i32* %b_addr_752, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7282 'load' 'b_load_752' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_377 : Operation 7283 [1/1] (0.00ns)   --->   "%a_addr_753 = getelementptr [1024 x i32]* %a, i64 0, i64 753" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7283 'getelementptr' 'a_addr_753' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 7284 [2/2] (3.25ns)   --->   "%a_load_753 = load i32* %a_addr_753, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7284 'load' 'a_load_753' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_377 : Operation 7285 [1/1] (0.00ns)   --->   "%b_addr_753 = getelementptr [1024 x i32]* %b, i64 0, i64 753" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7285 'getelementptr' 'b_addr_753' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 7286 [2/2] (3.25ns)   --->   "%b_load_753 = load i32* %b_addr_753, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7286 'load' 'b_load_753' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 378 <SV = 377> <Delay = 5.80>
ST_378 : Operation 7287 [1/1] (0.00ns)   --->   "%c_addr_750 = getelementptr [1024 x i32]* %c, i64 0, i64 750" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7287 'getelementptr' 'c_addr_750' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 7288 [1/1] (3.25ns)   --->   "store i32 %add_ln7_750, i32* %c_addr_750, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7288 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_378 : Operation 7289 [1/1] (0.00ns)   --->   "%c_addr_751 = getelementptr [1024 x i32]* %c, i64 0, i64 751" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7289 'getelementptr' 'c_addr_751' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 7290 [1/1] (3.25ns)   --->   "store i32 %add_ln7_751, i32* %c_addr_751, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7290 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_378 : Operation 7291 [1/2] (3.25ns)   --->   "%a_load_752 = load i32* %a_addr_752, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7291 'load' 'a_load_752' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_378 : Operation 7292 [1/2] (3.25ns)   --->   "%b_load_752 = load i32* %b_addr_752, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7292 'load' 'b_load_752' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_378 : Operation 7293 [1/1] (2.55ns)   --->   "%add_ln7_752 = add nsw i32 %a_load_752, %b_load_752" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7293 'add' 'add_ln7_752' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 7294 [1/2] (3.25ns)   --->   "%a_load_753 = load i32* %a_addr_753, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7294 'load' 'a_load_753' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_378 : Operation 7295 [1/2] (3.25ns)   --->   "%b_load_753 = load i32* %b_addr_753, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7295 'load' 'b_load_753' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_378 : Operation 7296 [1/1] (2.55ns)   --->   "%add_ln7_753 = add nsw i32 %a_load_753, %b_load_753" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7296 'add' 'add_ln7_753' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 7297 [1/1] (0.00ns)   --->   "%a_addr_754 = getelementptr [1024 x i32]* %a, i64 0, i64 754" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7297 'getelementptr' 'a_addr_754' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 7298 [2/2] (3.25ns)   --->   "%a_load_754 = load i32* %a_addr_754, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7298 'load' 'a_load_754' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_378 : Operation 7299 [1/1] (0.00ns)   --->   "%b_addr_754 = getelementptr [1024 x i32]* %b, i64 0, i64 754" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7299 'getelementptr' 'b_addr_754' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 7300 [2/2] (3.25ns)   --->   "%b_load_754 = load i32* %b_addr_754, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7300 'load' 'b_load_754' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_378 : Operation 7301 [1/1] (0.00ns)   --->   "%a_addr_755 = getelementptr [1024 x i32]* %a, i64 0, i64 755" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7301 'getelementptr' 'a_addr_755' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 7302 [2/2] (3.25ns)   --->   "%a_load_755 = load i32* %a_addr_755, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7302 'load' 'a_load_755' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_378 : Operation 7303 [1/1] (0.00ns)   --->   "%b_addr_755 = getelementptr [1024 x i32]* %b, i64 0, i64 755" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7303 'getelementptr' 'b_addr_755' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 7304 [2/2] (3.25ns)   --->   "%b_load_755 = load i32* %b_addr_755, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7304 'load' 'b_load_755' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 379 <SV = 378> <Delay = 5.80>
ST_379 : Operation 7305 [1/1] (0.00ns)   --->   "%c_addr_752 = getelementptr [1024 x i32]* %c, i64 0, i64 752" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7305 'getelementptr' 'c_addr_752' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 7306 [1/1] (3.25ns)   --->   "store i32 %add_ln7_752, i32* %c_addr_752, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7306 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_379 : Operation 7307 [1/1] (0.00ns)   --->   "%c_addr_753 = getelementptr [1024 x i32]* %c, i64 0, i64 753" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7307 'getelementptr' 'c_addr_753' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 7308 [1/1] (3.25ns)   --->   "store i32 %add_ln7_753, i32* %c_addr_753, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7308 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_379 : Operation 7309 [1/2] (3.25ns)   --->   "%a_load_754 = load i32* %a_addr_754, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7309 'load' 'a_load_754' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_379 : Operation 7310 [1/2] (3.25ns)   --->   "%b_load_754 = load i32* %b_addr_754, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7310 'load' 'b_load_754' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_379 : Operation 7311 [1/1] (2.55ns)   --->   "%add_ln7_754 = add nsw i32 %a_load_754, %b_load_754" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7311 'add' 'add_ln7_754' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 7312 [1/2] (3.25ns)   --->   "%a_load_755 = load i32* %a_addr_755, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7312 'load' 'a_load_755' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_379 : Operation 7313 [1/2] (3.25ns)   --->   "%b_load_755 = load i32* %b_addr_755, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7313 'load' 'b_load_755' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_379 : Operation 7314 [1/1] (2.55ns)   --->   "%add_ln7_755 = add nsw i32 %a_load_755, %b_load_755" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7314 'add' 'add_ln7_755' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 7315 [1/1] (0.00ns)   --->   "%a_addr_756 = getelementptr [1024 x i32]* %a, i64 0, i64 756" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7315 'getelementptr' 'a_addr_756' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 7316 [2/2] (3.25ns)   --->   "%a_load_756 = load i32* %a_addr_756, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7316 'load' 'a_load_756' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_379 : Operation 7317 [1/1] (0.00ns)   --->   "%b_addr_756 = getelementptr [1024 x i32]* %b, i64 0, i64 756" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7317 'getelementptr' 'b_addr_756' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 7318 [2/2] (3.25ns)   --->   "%b_load_756 = load i32* %b_addr_756, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7318 'load' 'b_load_756' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_379 : Operation 7319 [1/1] (0.00ns)   --->   "%a_addr_757 = getelementptr [1024 x i32]* %a, i64 0, i64 757" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7319 'getelementptr' 'a_addr_757' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 7320 [2/2] (3.25ns)   --->   "%a_load_757 = load i32* %a_addr_757, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7320 'load' 'a_load_757' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_379 : Operation 7321 [1/1] (0.00ns)   --->   "%b_addr_757 = getelementptr [1024 x i32]* %b, i64 0, i64 757" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7321 'getelementptr' 'b_addr_757' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 7322 [2/2] (3.25ns)   --->   "%b_load_757 = load i32* %b_addr_757, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7322 'load' 'b_load_757' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 380 <SV = 379> <Delay = 5.80>
ST_380 : Operation 7323 [1/1] (0.00ns)   --->   "%c_addr_754 = getelementptr [1024 x i32]* %c, i64 0, i64 754" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7323 'getelementptr' 'c_addr_754' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 7324 [1/1] (3.25ns)   --->   "store i32 %add_ln7_754, i32* %c_addr_754, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7324 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_380 : Operation 7325 [1/1] (0.00ns)   --->   "%c_addr_755 = getelementptr [1024 x i32]* %c, i64 0, i64 755" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7325 'getelementptr' 'c_addr_755' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 7326 [1/1] (3.25ns)   --->   "store i32 %add_ln7_755, i32* %c_addr_755, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7326 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_380 : Operation 7327 [1/2] (3.25ns)   --->   "%a_load_756 = load i32* %a_addr_756, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7327 'load' 'a_load_756' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_380 : Operation 7328 [1/2] (3.25ns)   --->   "%b_load_756 = load i32* %b_addr_756, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7328 'load' 'b_load_756' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_380 : Operation 7329 [1/1] (2.55ns)   --->   "%add_ln7_756 = add nsw i32 %a_load_756, %b_load_756" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7329 'add' 'add_ln7_756' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 7330 [1/2] (3.25ns)   --->   "%a_load_757 = load i32* %a_addr_757, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7330 'load' 'a_load_757' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_380 : Operation 7331 [1/2] (3.25ns)   --->   "%b_load_757 = load i32* %b_addr_757, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7331 'load' 'b_load_757' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_380 : Operation 7332 [1/1] (2.55ns)   --->   "%add_ln7_757 = add nsw i32 %a_load_757, %b_load_757" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7332 'add' 'add_ln7_757' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 7333 [1/1] (0.00ns)   --->   "%a_addr_758 = getelementptr [1024 x i32]* %a, i64 0, i64 758" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7333 'getelementptr' 'a_addr_758' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 7334 [2/2] (3.25ns)   --->   "%a_load_758 = load i32* %a_addr_758, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7334 'load' 'a_load_758' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_380 : Operation 7335 [1/1] (0.00ns)   --->   "%b_addr_758 = getelementptr [1024 x i32]* %b, i64 0, i64 758" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7335 'getelementptr' 'b_addr_758' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 7336 [2/2] (3.25ns)   --->   "%b_load_758 = load i32* %b_addr_758, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7336 'load' 'b_load_758' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_380 : Operation 7337 [1/1] (0.00ns)   --->   "%a_addr_759 = getelementptr [1024 x i32]* %a, i64 0, i64 759" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7337 'getelementptr' 'a_addr_759' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 7338 [2/2] (3.25ns)   --->   "%a_load_759 = load i32* %a_addr_759, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7338 'load' 'a_load_759' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_380 : Operation 7339 [1/1] (0.00ns)   --->   "%b_addr_759 = getelementptr [1024 x i32]* %b, i64 0, i64 759" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7339 'getelementptr' 'b_addr_759' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 7340 [2/2] (3.25ns)   --->   "%b_load_759 = load i32* %b_addr_759, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7340 'load' 'b_load_759' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 381 <SV = 380> <Delay = 5.80>
ST_381 : Operation 7341 [1/1] (0.00ns)   --->   "%c_addr_756 = getelementptr [1024 x i32]* %c, i64 0, i64 756" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7341 'getelementptr' 'c_addr_756' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 7342 [1/1] (3.25ns)   --->   "store i32 %add_ln7_756, i32* %c_addr_756, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7342 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_381 : Operation 7343 [1/1] (0.00ns)   --->   "%c_addr_757 = getelementptr [1024 x i32]* %c, i64 0, i64 757" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7343 'getelementptr' 'c_addr_757' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 7344 [1/1] (3.25ns)   --->   "store i32 %add_ln7_757, i32* %c_addr_757, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7344 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_381 : Operation 7345 [1/2] (3.25ns)   --->   "%a_load_758 = load i32* %a_addr_758, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7345 'load' 'a_load_758' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_381 : Operation 7346 [1/2] (3.25ns)   --->   "%b_load_758 = load i32* %b_addr_758, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7346 'load' 'b_load_758' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_381 : Operation 7347 [1/1] (2.55ns)   --->   "%add_ln7_758 = add nsw i32 %a_load_758, %b_load_758" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7347 'add' 'add_ln7_758' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 7348 [1/2] (3.25ns)   --->   "%a_load_759 = load i32* %a_addr_759, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7348 'load' 'a_load_759' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_381 : Operation 7349 [1/2] (3.25ns)   --->   "%b_load_759 = load i32* %b_addr_759, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7349 'load' 'b_load_759' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_381 : Operation 7350 [1/1] (2.55ns)   --->   "%add_ln7_759 = add nsw i32 %a_load_759, %b_load_759" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7350 'add' 'add_ln7_759' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 7351 [1/1] (0.00ns)   --->   "%a_addr_760 = getelementptr [1024 x i32]* %a, i64 0, i64 760" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7351 'getelementptr' 'a_addr_760' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 7352 [2/2] (3.25ns)   --->   "%a_load_760 = load i32* %a_addr_760, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7352 'load' 'a_load_760' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_381 : Operation 7353 [1/1] (0.00ns)   --->   "%b_addr_760 = getelementptr [1024 x i32]* %b, i64 0, i64 760" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7353 'getelementptr' 'b_addr_760' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 7354 [2/2] (3.25ns)   --->   "%b_load_760 = load i32* %b_addr_760, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7354 'load' 'b_load_760' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_381 : Operation 7355 [1/1] (0.00ns)   --->   "%a_addr_761 = getelementptr [1024 x i32]* %a, i64 0, i64 761" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7355 'getelementptr' 'a_addr_761' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 7356 [2/2] (3.25ns)   --->   "%a_load_761 = load i32* %a_addr_761, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7356 'load' 'a_load_761' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_381 : Operation 7357 [1/1] (0.00ns)   --->   "%b_addr_761 = getelementptr [1024 x i32]* %b, i64 0, i64 761" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7357 'getelementptr' 'b_addr_761' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 7358 [2/2] (3.25ns)   --->   "%b_load_761 = load i32* %b_addr_761, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7358 'load' 'b_load_761' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 382 <SV = 381> <Delay = 5.80>
ST_382 : Operation 7359 [1/1] (0.00ns)   --->   "%c_addr_758 = getelementptr [1024 x i32]* %c, i64 0, i64 758" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7359 'getelementptr' 'c_addr_758' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 7360 [1/1] (3.25ns)   --->   "store i32 %add_ln7_758, i32* %c_addr_758, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7360 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_382 : Operation 7361 [1/1] (0.00ns)   --->   "%c_addr_759 = getelementptr [1024 x i32]* %c, i64 0, i64 759" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7361 'getelementptr' 'c_addr_759' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 7362 [1/1] (3.25ns)   --->   "store i32 %add_ln7_759, i32* %c_addr_759, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7362 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_382 : Operation 7363 [1/2] (3.25ns)   --->   "%a_load_760 = load i32* %a_addr_760, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7363 'load' 'a_load_760' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_382 : Operation 7364 [1/2] (3.25ns)   --->   "%b_load_760 = load i32* %b_addr_760, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7364 'load' 'b_load_760' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_382 : Operation 7365 [1/1] (2.55ns)   --->   "%add_ln7_760 = add nsw i32 %a_load_760, %b_load_760" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7365 'add' 'add_ln7_760' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 7366 [1/2] (3.25ns)   --->   "%a_load_761 = load i32* %a_addr_761, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7366 'load' 'a_load_761' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_382 : Operation 7367 [1/2] (3.25ns)   --->   "%b_load_761 = load i32* %b_addr_761, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7367 'load' 'b_load_761' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_382 : Operation 7368 [1/1] (2.55ns)   --->   "%add_ln7_761 = add nsw i32 %a_load_761, %b_load_761" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7368 'add' 'add_ln7_761' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 7369 [1/1] (0.00ns)   --->   "%a_addr_762 = getelementptr [1024 x i32]* %a, i64 0, i64 762" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7369 'getelementptr' 'a_addr_762' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 7370 [2/2] (3.25ns)   --->   "%a_load_762 = load i32* %a_addr_762, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7370 'load' 'a_load_762' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_382 : Operation 7371 [1/1] (0.00ns)   --->   "%b_addr_762 = getelementptr [1024 x i32]* %b, i64 0, i64 762" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7371 'getelementptr' 'b_addr_762' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 7372 [2/2] (3.25ns)   --->   "%b_load_762 = load i32* %b_addr_762, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7372 'load' 'b_load_762' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_382 : Operation 7373 [1/1] (0.00ns)   --->   "%a_addr_763 = getelementptr [1024 x i32]* %a, i64 0, i64 763" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7373 'getelementptr' 'a_addr_763' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 7374 [2/2] (3.25ns)   --->   "%a_load_763 = load i32* %a_addr_763, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7374 'load' 'a_load_763' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_382 : Operation 7375 [1/1] (0.00ns)   --->   "%b_addr_763 = getelementptr [1024 x i32]* %b, i64 0, i64 763" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7375 'getelementptr' 'b_addr_763' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 7376 [2/2] (3.25ns)   --->   "%b_load_763 = load i32* %b_addr_763, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7376 'load' 'b_load_763' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 383 <SV = 382> <Delay = 5.80>
ST_383 : Operation 7377 [1/1] (0.00ns)   --->   "%c_addr_760 = getelementptr [1024 x i32]* %c, i64 0, i64 760" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7377 'getelementptr' 'c_addr_760' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 7378 [1/1] (3.25ns)   --->   "store i32 %add_ln7_760, i32* %c_addr_760, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7378 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_383 : Operation 7379 [1/1] (0.00ns)   --->   "%c_addr_761 = getelementptr [1024 x i32]* %c, i64 0, i64 761" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7379 'getelementptr' 'c_addr_761' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 7380 [1/1] (3.25ns)   --->   "store i32 %add_ln7_761, i32* %c_addr_761, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7380 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_383 : Operation 7381 [1/2] (3.25ns)   --->   "%a_load_762 = load i32* %a_addr_762, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7381 'load' 'a_load_762' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_383 : Operation 7382 [1/2] (3.25ns)   --->   "%b_load_762 = load i32* %b_addr_762, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7382 'load' 'b_load_762' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_383 : Operation 7383 [1/1] (2.55ns)   --->   "%add_ln7_762 = add nsw i32 %a_load_762, %b_load_762" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7383 'add' 'add_ln7_762' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 7384 [1/2] (3.25ns)   --->   "%a_load_763 = load i32* %a_addr_763, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7384 'load' 'a_load_763' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_383 : Operation 7385 [1/2] (3.25ns)   --->   "%b_load_763 = load i32* %b_addr_763, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7385 'load' 'b_load_763' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_383 : Operation 7386 [1/1] (2.55ns)   --->   "%add_ln7_763 = add nsw i32 %a_load_763, %b_load_763" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7386 'add' 'add_ln7_763' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 7387 [1/1] (0.00ns)   --->   "%a_addr_764 = getelementptr [1024 x i32]* %a, i64 0, i64 764" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7387 'getelementptr' 'a_addr_764' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 7388 [2/2] (3.25ns)   --->   "%a_load_764 = load i32* %a_addr_764, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7388 'load' 'a_load_764' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_383 : Operation 7389 [1/1] (0.00ns)   --->   "%b_addr_764 = getelementptr [1024 x i32]* %b, i64 0, i64 764" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7389 'getelementptr' 'b_addr_764' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 7390 [2/2] (3.25ns)   --->   "%b_load_764 = load i32* %b_addr_764, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7390 'load' 'b_load_764' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_383 : Operation 7391 [1/1] (0.00ns)   --->   "%a_addr_765 = getelementptr [1024 x i32]* %a, i64 0, i64 765" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7391 'getelementptr' 'a_addr_765' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 7392 [2/2] (3.25ns)   --->   "%a_load_765 = load i32* %a_addr_765, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7392 'load' 'a_load_765' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_383 : Operation 7393 [1/1] (0.00ns)   --->   "%b_addr_765 = getelementptr [1024 x i32]* %b, i64 0, i64 765" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7393 'getelementptr' 'b_addr_765' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 7394 [2/2] (3.25ns)   --->   "%b_load_765 = load i32* %b_addr_765, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7394 'load' 'b_load_765' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 384 <SV = 383> <Delay = 5.80>
ST_384 : Operation 7395 [1/1] (0.00ns)   --->   "%c_addr_762 = getelementptr [1024 x i32]* %c, i64 0, i64 762" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7395 'getelementptr' 'c_addr_762' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 7396 [1/1] (3.25ns)   --->   "store i32 %add_ln7_762, i32* %c_addr_762, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7396 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_384 : Operation 7397 [1/1] (0.00ns)   --->   "%c_addr_763 = getelementptr [1024 x i32]* %c, i64 0, i64 763" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7397 'getelementptr' 'c_addr_763' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 7398 [1/1] (3.25ns)   --->   "store i32 %add_ln7_763, i32* %c_addr_763, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7398 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_384 : Operation 7399 [1/2] (3.25ns)   --->   "%a_load_764 = load i32* %a_addr_764, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7399 'load' 'a_load_764' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_384 : Operation 7400 [1/2] (3.25ns)   --->   "%b_load_764 = load i32* %b_addr_764, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7400 'load' 'b_load_764' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_384 : Operation 7401 [1/1] (2.55ns)   --->   "%add_ln7_764 = add nsw i32 %a_load_764, %b_load_764" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7401 'add' 'add_ln7_764' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 7402 [1/2] (3.25ns)   --->   "%a_load_765 = load i32* %a_addr_765, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7402 'load' 'a_load_765' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_384 : Operation 7403 [1/2] (3.25ns)   --->   "%b_load_765 = load i32* %b_addr_765, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7403 'load' 'b_load_765' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_384 : Operation 7404 [1/1] (2.55ns)   --->   "%add_ln7_765 = add nsw i32 %a_load_765, %b_load_765" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7404 'add' 'add_ln7_765' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 7405 [1/1] (0.00ns)   --->   "%a_addr_766 = getelementptr [1024 x i32]* %a, i64 0, i64 766" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7405 'getelementptr' 'a_addr_766' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 7406 [2/2] (3.25ns)   --->   "%a_load_766 = load i32* %a_addr_766, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7406 'load' 'a_load_766' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_384 : Operation 7407 [1/1] (0.00ns)   --->   "%b_addr_766 = getelementptr [1024 x i32]* %b, i64 0, i64 766" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7407 'getelementptr' 'b_addr_766' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 7408 [2/2] (3.25ns)   --->   "%b_load_766 = load i32* %b_addr_766, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7408 'load' 'b_load_766' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_384 : Operation 7409 [1/1] (0.00ns)   --->   "%a_addr_767 = getelementptr [1024 x i32]* %a, i64 0, i64 767" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7409 'getelementptr' 'a_addr_767' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 7410 [2/2] (3.25ns)   --->   "%a_load_767 = load i32* %a_addr_767, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7410 'load' 'a_load_767' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_384 : Operation 7411 [1/1] (0.00ns)   --->   "%b_addr_767 = getelementptr [1024 x i32]* %b, i64 0, i64 767" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7411 'getelementptr' 'b_addr_767' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 7412 [2/2] (3.25ns)   --->   "%b_load_767 = load i32* %b_addr_767, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7412 'load' 'b_load_767' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 385 <SV = 384> <Delay = 5.80>
ST_385 : Operation 7413 [1/1] (0.00ns)   --->   "%c_addr_764 = getelementptr [1024 x i32]* %c, i64 0, i64 764" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7413 'getelementptr' 'c_addr_764' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 7414 [1/1] (3.25ns)   --->   "store i32 %add_ln7_764, i32* %c_addr_764, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7414 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_385 : Operation 7415 [1/1] (0.00ns)   --->   "%c_addr_765 = getelementptr [1024 x i32]* %c, i64 0, i64 765" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7415 'getelementptr' 'c_addr_765' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 7416 [1/1] (3.25ns)   --->   "store i32 %add_ln7_765, i32* %c_addr_765, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7416 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_385 : Operation 7417 [1/2] (3.25ns)   --->   "%a_load_766 = load i32* %a_addr_766, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7417 'load' 'a_load_766' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_385 : Operation 7418 [1/2] (3.25ns)   --->   "%b_load_766 = load i32* %b_addr_766, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7418 'load' 'b_load_766' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_385 : Operation 7419 [1/1] (2.55ns)   --->   "%add_ln7_766 = add nsw i32 %a_load_766, %b_load_766" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7419 'add' 'add_ln7_766' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 7420 [1/2] (3.25ns)   --->   "%a_load_767 = load i32* %a_addr_767, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7420 'load' 'a_load_767' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_385 : Operation 7421 [1/2] (3.25ns)   --->   "%b_load_767 = load i32* %b_addr_767, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7421 'load' 'b_load_767' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_385 : Operation 7422 [1/1] (2.55ns)   --->   "%add_ln7_767 = add nsw i32 %a_load_767, %b_load_767" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7422 'add' 'add_ln7_767' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 7423 [1/1] (0.00ns)   --->   "%a_addr_768 = getelementptr [1024 x i32]* %a, i64 0, i64 768" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7423 'getelementptr' 'a_addr_768' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 7424 [2/2] (3.25ns)   --->   "%a_load_768 = load i32* %a_addr_768, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7424 'load' 'a_load_768' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_385 : Operation 7425 [1/1] (0.00ns)   --->   "%b_addr_768 = getelementptr [1024 x i32]* %b, i64 0, i64 768" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7425 'getelementptr' 'b_addr_768' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 7426 [2/2] (3.25ns)   --->   "%b_load_768 = load i32* %b_addr_768, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7426 'load' 'b_load_768' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_385 : Operation 7427 [1/1] (0.00ns)   --->   "%a_addr_769 = getelementptr [1024 x i32]* %a, i64 0, i64 769" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7427 'getelementptr' 'a_addr_769' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 7428 [2/2] (3.25ns)   --->   "%a_load_769 = load i32* %a_addr_769, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7428 'load' 'a_load_769' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_385 : Operation 7429 [1/1] (0.00ns)   --->   "%b_addr_769 = getelementptr [1024 x i32]* %b, i64 0, i64 769" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7429 'getelementptr' 'b_addr_769' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 7430 [2/2] (3.25ns)   --->   "%b_load_769 = load i32* %b_addr_769, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7430 'load' 'b_load_769' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 386 <SV = 385> <Delay = 5.80>
ST_386 : Operation 7431 [1/1] (0.00ns)   --->   "%c_addr_766 = getelementptr [1024 x i32]* %c, i64 0, i64 766" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7431 'getelementptr' 'c_addr_766' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 7432 [1/1] (3.25ns)   --->   "store i32 %add_ln7_766, i32* %c_addr_766, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7432 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_386 : Operation 7433 [1/1] (0.00ns)   --->   "%c_addr_767 = getelementptr [1024 x i32]* %c, i64 0, i64 767" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7433 'getelementptr' 'c_addr_767' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 7434 [1/1] (3.25ns)   --->   "store i32 %add_ln7_767, i32* %c_addr_767, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7434 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_386 : Operation 7435 [1/2] (3.25ns)   --->   "%a_load_768 = load i32* %a_addr_768, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7435 'load' 'a_load_768' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_386 : Operation 7436 [1/2] (3.25ns)   --->   "%b_load_768 = load i32* %b_addr_768, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7436 'load' 'b_load_768' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_386 : Operation 7437 [1/1] (2.55ns)   --->   "%add_ln7_768 = add nsw i32 %a_load_768, %b_load_768" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7437 'add' 'add_ln7_768' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 7438 [1/2] (3.25ns)   --->   "%a_load_769 = load i32* %a_addr_769, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7438 'load' 'a_load_769' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_386 : Operation 7439 [1/2] (3.25ns)   --->   "%b_load_769 = load i32* %b_addr_769, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7439 'load' 'b_load_769' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_386 : Operation 7440 [1/1] (2.55ns)   --->   "%add_ln7_769 = add nsw i32 %a_load_769, %b_load_769" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7440 'add' 'add_ln7_769' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 7441 [1/1] (0.00ns)   --->   "%a_addr_770 = getelementptr [1024 x i32]* %a, i64 0, i64 770" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7441 'getelementptr' 'a_addr_770' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 7442 [2/2] (3.25ns)   --->   "%a_load_770 = load i32* %a_addr_770, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7442 'load' 'a_load_770' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_386 : Operation 7443 [1/1] (0.00ns)   --->   "%b_addr_770 = getelementptr [1024 x i32]* %b, i64 0, i64 770" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7443 'getelementptr' 'b_addr_770' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 7444 [2/2] (3.25ns)   --->   "%b_load_770 = load i32* %b_addr_770, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7444 'load' 'b_load_770' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_386 : Operation 7445 [1/1] (0.00ns)   --->   "%a_addr_771 = getelementptr [1024 x i32]* %a, i64 0, i64 771" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7445 'getelementptr' 'a_addr_771' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 7446 [2/2] (3.25ns)   --->   "%a_load_771 = load i32* %a_addr_771, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7446 'load' 'a_load_771' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_386 : Operation 7447 [1/1] (0.00ns)   --->   "%b_addr_771 = getelementptr [1024 x i32]* %b, i64 0, i64 771" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7447 'getelementptr' 'b_addr_771' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 7448 [2/2] (3.25ns)   --->   "%b_load_771 = load i32* %b_addr_771, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7448 'load' 'b_load_771' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 387 <SV = 386> <Delay = 5.80>
ST_387 : Operation 7449 [1/1] (0.00ns)   --->   "%c_addr_768 = getelementptr [1024 x i32]* %c, i64 0, i64 768" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7449 'getelementptr' 'c_addr_768' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 7450 [1/1] (3.25ns)   --->   "store i32 %add_ln7_768, i32* %c_addr_768, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7450 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_387 : Operation 7451 [1/1] (0.00ns)   --->   "%c_addr_769 = getelementptr [1024 x i32]* %c, i64 0, i64 769" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7451 'getelementptr' 'c_addr_769' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 7452 [1/1] (3.25ns)   --->   "store i32 %add_ln7_769, i32* %c_addr_769, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7452 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_387 : Operation 7453 [1/2] (3.25ns)   --->   "%a_load_770 = load i32* %a_addr_770, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7453 'load' 'a_load_770' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_387 : Operation 7454 [1/2] (3.25ns)   --->   "%b_load_770 = load i32* %b_addr_770, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7454 'load' 'b_load_770' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_387 : Operation 7455 [1/1] (2.55ns)   --->   "%add_ln7_770 = add nsw i32 %a_load_770, %b_load_770" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7455 'add' 'add_ln7_770' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 7456 [1/2] (3.25ns)   --->   "%a_load_771 = load i32* %a_addr_771, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7456 'load' 'a_load_771' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_387 : Operation 7457 [1/2] (3.25ns)   --->   "%b_load_771 = load i32* %b_addr_771, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7457 'load' 'b_load_771' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_387 : Operation 7458 [1/1] (2.55ns)   --->   "%add_ln7_771 = add nsw i32 %a_load_771, %b_load_771" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7458 'add' 'add_ln7_771' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 7459 [1/1] (0.00ns)   --->   "%a_addr_772 = getelementptr [1024 x i32]* %a, i64 0, i64 772" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7459 'getelementptr' 'a_addr_772' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 7460 [2/2] (3.25ns)   --->   "%a_load_772 = load i32* %a_addr_772, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7460 'load' 'a_load_772' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_387 : Operation 7461 [1/1] (0.00ns)   --->   "%b_addr_772 = getelementptr [1024 x i32]* %b, i64 0, i64 772" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7461 'getelementptr' 'b_addr_772' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 7462 [2/2] (3.25ns)   --->   "%b_load_772 = load i32* %b_addr_772, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7462 'load' 'b_load_772' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_387 : Operation 7463 [1/1] (0.00ns)   --->   "%a_addr_773 = getelementptr [1024 x i32]* %a, i64 0, i64 773" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7463 'getelementptr' 'a_addr_773' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 7464 [2/2] (3.25ns)   --->   "%a_load_773 = load i32* %a_addr_773, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7464 'load' 'a_load_773' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_387 : Operation 7465 [1/1] (0.00ns)   --->   "%b_addr_773 = getelementptr [1024 x i32]* %b, i64 0, i64 773" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7465 'getelementptr' 'b_addr_773' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 7466 [2/2] (3.25ns)   --->   "%b_load_773 = load i32* %b_addr_773, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7466 'load' 'b_load_773' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 388 <SV = 387> <Delay = 5.80>
ST_388 : Operation 7467 [1/1] (0.00ns)   --->   "%c_addr_770 = getelementptr [1024 x i32]* %c, i64 0, i64 770" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7467 'getelementptr' 'c_addr_770' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 7468 [1/1] (3.25ns)   --->   "store i32 %add_ln7_770, i32* %c_addr_770, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7468 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_388 : Operation 7469 [1/1] (0.00ns)   --->   "%c_addr_771 = getelementptr [1024 x i32]* %c, i64 0, i64 771" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7469 'getelementptr' 'c_addr_771' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 7470 [1/1] (3.25ns)   --->   "store i32 %add_ln7_771, i32* %c_addr_771, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7470 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_388 : Operation 7471 [1/2] (3.25ns)   --->   "%a_load_772 = load i32* %a_addr_772, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7471 'load' 'a_load_772' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_388 : Operation 7472 [1/2] (3.25ns)   --->   "%b_load_772 = load i32* %b_addr_772, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7472 'load' 'b_load_772' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_388 : Operation 7473 [1/1] (2.55ns)   --->   "%add_ln7_772 = add nsw i32 %a_load_772, %b_load_772" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7473 'add' 'add_ln7_772' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 7474 [1/2] (3.25ns)   --->   "%a_load_773 = load i32* %a_addr_773, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7474 'load' 'a_load_773' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_388 : Operation 7475 [1/2] (3.25ns)   --->   "%b_load_773 = load i32* %b_addr_773, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7475 'load' 'b_load_773' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_388 : Operation 7476 [1/1] (2.55ns)   --->   "%add_ln7_773 = add nsw i32 %a_load_773, %b_load_773" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7476 'add' 'add_ln7_773' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 7477 [1/1] (0.00ns)   --->   "%a_addr_774 = getelementptr [1024 x i32]* %a, i64 0, i64 774" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7477 'getelementptr' 'a_addr_774' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 7478 [2/2] (3.25ns)   --->   "%a_load_774 = load i32* %a_addr_774, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7478 'load' 'a_load_774' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_388 : Operation 7479 [1/1] (0.00ns)   --->   "%b_addr_774 = getelementptr [1024 x i32]* %b, i64 0, i64 774" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7479 'getelementptr' 'b_addr_774' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 7480 [2/2] (3.25ns)   --->   "%b_load_774 = load i32* %b_addr_774, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7480 'load' 'b_load_774' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_388 : Operation 7481 [1/1] (0.00ns)   --->   "%a_addr_775 = getelementptr [1024 x i32]* %a, i64 0, i64 775" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7481 'getelementptr' 'a_addr_775' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 7482 [2/2] (3.25ns)   --->   "%a_load_775 = load i32* %a_addr_775, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7482 'load' 'a_load_775' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_388 : Operation 7483 [1/1] (0.00ns)   --->   "%b_addr_775 = getelementptr [1024 x i32]* %b, i64 0, i64 775" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7483 'getelementptr' 'b_addr_775' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 7484 [2/2] (3.25ns)   --->   "%b_load_775 = load i32* %b_addr_775, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7484 'load' 'b_load_775' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 389 <SV = 388> <Delay = 5.80>
ST_389 : Operation 7485 [1/1] (0.00ns)   --->   "%c_addr_772 = getelementptr [1024 x i32]* %c, i64 0, i64 772" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7485 'getelementptr' 'c_addr_772' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 7486 [1/1] (3.25ns)   --->   "store i32 %add_ln7_772, i32* %c_addr_772, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7486 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_389 : Operation 7487 [1/1] (0.00ns)   --->   "%c_addr_773 = getelementptr [1024 x i32]* %c, i64 0, i64 773" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7487 'getelementptr' 'c_addr_773' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 7488 [1/1] (3.25ns)   --->   "store i32 %add_ln7_773, i32* %c_addr_773, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7488 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_389 : Operation 7489 [1/2] (3.25ns)   --->   "%a_load_774 = load i32* %a_addr_774, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7489 'load' 'a_load_774' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_389 : Operation 7490 [1/2] (3.25ns)   --->   "%b_load_774 = load i32* %b_addr_774, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7490 'load' 'b_load_774' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_389 : Operation 7491 [1/1] (2.55ns)   --->   "%add_ln7_774 = add nsw i32 %a_load_774, %b_load_774" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7491 'add' 'add_ln7_774' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 7492 [1/2] (3.25ns)   --->   "%a_load_775 = load i32* %a_addr_775, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7492 'load' 'a_load_775' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_389 : Operation 7493 [1/2] (3.25ns)   --->   "%b_load_775 = load i32* %b_addr_775, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7493 'load' 'b_load_775' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_389 : Operation 7494 [1/1] (2.55ns)   --->   "%add_ln7_775 = add nsw i32 %a_load_775, %b_load_775" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7494 'add' 'add_ln7_775' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 7495 [1/1] (0.00ns)   --->   "%a_addr_776 = getelementptr [1024 x i32]* %a, i64 0, i64 776" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7495 'getelementptr' 'a_addr_776' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 7496 [2/2] (3.25ns)   --->   "%a_load_776 = load i32* %a_addr_776, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7496 'load' 'a_load_776' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_389 : Operation 7497 [1/1] (0.00ns)   --->   "%b_addr_776 = getelementptr [1024 x i32]* %b, i64 0, i64 776" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7497 'getelementptr' 'b_addr_776' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 7498 [2/2] (3.25ns)   --->   "%b_load_776 = load i32* %b_addr_776, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7498 'load' 'b_load_776' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_389 : Operation 7499 [1/1] (0.00ns)   --->   "%a_addr_777 = getelementptr [1024 x i32]* %a, i64 0, i64 777" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7499 'getelementptr' 'a_addr_777' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 7500 [2/2] (3.25ns)   --->   "%a_load_777 = load i32* %a_addr_777, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7500 'load' 'a_load_777' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_389 : Operation 7501 [1/1] (0.00ns)   --->   "%b_addr_777 = getelementptr [1024 x i32]* %b, i64 0, i64 777" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7501 'getelementptr' 'b_addr_777' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 7502 [2/2] (3.25ns)   --->   "%b_load_777 = load i32* %b_addr_777, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7502 'load' 'b_load_777' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 390 <SV = 389> <Delay = 5.80>
ST_390 : Operation 7503 [1/1] (0.00ns)   --->   "%c_addr_774 = getelementptr [1024 x i32]* %c, i64 0, i64 774" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7503 'getelementptr' 'c_addr_774' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 7504 [1/1] (3.25ns)   --->   "store i32 %add_ln7_774, i32* %c_addr_774, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7504 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_390 : Operation 7505 [1/1] (0.00ns)   --->   "%c_addr_775 = getelementptr [1024 x i32]* %c, i64 0, i64 775" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7505 'getelementptr' 'c_addr_775' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 7506 [1/1] (3.25ns)   --->   "store i32 %add_ln7_775, i32* %c_addr_775, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7506 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_390 : Operation 7507 [1/2] (3.25ns)   --->   "%a_load_776 = load i32* %a_addr_776, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7507 'load' 'a_load_776' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_390 : Operation 7508 [1/2] (3.25ns)   --->   "%b_load_776 = load i32* %b_addr_776, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7508 'load' 'b_load_776' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_390 : Operation 7509 [1/1] (2.55ns)   --->   "%add_ln7_776 = add nsw i32 %a_load_776, %b_load_776" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7509 'add' 'add_ln7_776' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 7510 [1/2] (3.25ns)   --->   "%a_load_777 = load i32* %a_addr_777, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7510 'load' 'a_load_777' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_390 : Operation 7511 [1/2] (3.25ns)   --->   "%b_load_777 = load i32* %b_addr_777, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7511 'load' 'b_load_777' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_390 : Operation 7512 [1/1] (2.55ns)   --->   "%add_ln7_777 = add nsw i32 %a_load_777, %b_load_777" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7512 'add' 'add_ln7_777' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 7513 [1/1] (0.00ns)   --->   "%a_addr_778 = getelementptr [1024 x i32]* %a, i64 0, i64 778" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7513 'getelementptr' 'a_addr_778' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 7514 [2/2] (3.25ns)   --->   "%a_load_778 = load i32* %a_addr_778, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7514 'load' 'a_load_778' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_390 : Operation 7515 [1/1] (0.00ns)   --->   "%b_addr_778 = getelementptr [1024 x i32]* %b, i64 0, i64 778" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7515 'getelementptr' 'b_addr_778' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 7516 [2/2] (3.25ns)   --->   "%b_load_778 = load i32* %b_addr_778, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7516 'load' 'b_load_778' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_390 : Operation 7517 [1/1] (0.00ns)   --->   "%a_addr_779 = getelementptr [1024 x i32]* %a, i64 0, i64 779" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7517 'getelementptr' 'a_addr_779' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 7518 [2/2] (3.25ns)   --->   "%a_load_779 = load i32* %a_addr_779, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7518 'load' 'a_load_779' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_390 : Operation 7519 [1/1] (0.00ns)   --->   "%b_addr_779 = getelementptr [1024 x i32]* %b, i64 0, i64 779" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7519 'getelementptr' 'b_addr_779' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 7520 [2/2] (3.25ns)   --->   "%b_load_779 = load i32* %b_addr_779, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7520 'load' 'b_load_779' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 391 <SV = 390> <Delay = 5.80>
ST_391 : Operation 7521 [1/1] (0.00ns)   --->   "%c_addr_776 = getelementptr [1024 x i32]* %c, i64 0, i64 776" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7521 'getelementptr' 'c_addr_776' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 7522 [1/1] (3.25ns)   --->   "store i32 %add_ln7_776, i32* %c_addr_776, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7522 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_391 : Operation 7523 [1/1] (0.00ns)   --->   "%c_addr_777 = getelementptr [1024 x i32]* %c, i64 0, i64 777" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7523 'getelementptr' 'c_addr_777' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 7524 [1/1] (3.25ns)   --->   "store i32 %add_ln7_777, i32* %c_addr_777, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7524 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_391 : Operation 7525 [1/2] (3.25ns)   --->   "%a_load_778 = load i32* %a_addr_778, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7525 'load' 'a_load_778' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_391 : Operation 7526 [1/2] (3.25ns)   --->   "%b_load_778 = load i32* %b_addr_778, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7526 'load' 'b_load_778' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_391 : Operation 7527 [1/1] (2.55ns)   --->   "%add_ln7_778 = add nsw i32 %a_load_778, %b_load_778" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7527 'add' 'add_ln7_778' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 7528 [1/2] (3.25ns)   --->   "%a_load_779 = load i32* %a_addr_779, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7528 'load' 'a_load_779' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_391 : Operation 7529 [1/2] (3.25ns)   --->   "%b_load_779 = load i32* %b_addr_779, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7529 'load' 'b_load_779' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_391 : Operation 7530 [1/1] (2.55ns)   --->   "%add_ln7_779 = add nsw i32 %a_load_779, %b_load_779" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7530 'add' 'add_ln7_779' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 7531 [1/1] (0.00ns)   --->   "%a_addr_780 = getelementptr [1024 x i32]* %a, i64 0, i64 780" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7531 'getelementptr' 'a_addr_780' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 7532 [2/2] (3.25ns)   --->   "%a_load_780 = load i32* %a_addr_780, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7532 'load' 'a_load_780' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_391 : Operation 7533 [1/1] (0.00ns)   --->   "%b_addr_780 = getelementptr [1024 x i32]* %b, i64 0, i64 780" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7533 'getelementptr' 'b_addr_780' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 7534 [2/2] (3.25ns)   --->   "%b_load_780 = load i32* %b_addr_780, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7534 'load' 'b_load_780' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_391 : Operation 7535 [1/1] (0.00ns)   --->   "%a_addr_781 = getelementptr [1024 x i32]* %a, i64 0, i64 781" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7535 'getelementptr' 'a_addr_781' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 7536 [2/2] (3.25ns)   --->   "%a_load_781 = load i32* %a_addr_781, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7536 'load' 'a_load_781' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_391 : Operation 7537 [1/1] (0.00ns)   --->   "%b_addr_781 = getelementptr [1024 x i32]* %b, i64 0, i64 781" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7537 'getelementptr' 'b_addr_781' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 7538 [2/2] (3.25ns)   --->   "%b_load_781 = load i32* %b_addr_781, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7538 'load' 'b_load_781' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 392 <SV = 391> <Delay = 5.80>
ST_392 : Operation 7539 [1/1] (0.00ns)   --->   "%c_addr_778 = getelementptr [1024 x i32]* %c, i64 0, i64 778" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7539 'getelementptr' 'c_addr_778' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 7540 [1/1] (3.25ns)   --->   "store i32 %add_ln7_778, i32* %c_addr_778, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7540 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_392 : Operation 7541 [1/1] (0.00ns)   --->   "%c_addr_779 = getelementptr [1024 x i32]* %c, i64 0, i64 779" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7541 'getelementptr' 'c_addr_779' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 7542 [1/1] (3.25ns)   --->   "store i32 %add_ln7_779, i32* %c_addr_779, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7542 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_392 : Operation 7543 [1/2] (3.25ns)   --->   "%a_load_780 = load i32* %a_addr_780, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7543 'load' 'a_load_780' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_392 : Operation 7544 [1/2] (3.25ns)   --->   "%b_load_780 = load i32* %b_addr_780, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7544 'load' 'b_load_780' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_392 : Operation 7545 [1/1] (2.55ns)   --->   "%add_ln7_780 = add nsw i32 %a_load_780, %b_load_780" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7545 'add' 'add_ln7_780' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 7546 [1/2] (3.25ns)   --->   "%a_load_781 = load i32* %a_addr_781, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7546 'load' 'a_load_781' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_392 : Operation 7547 [1/2] (3.25ns)   --->   "%b_load_781 = load i32* %b_addr_781, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7547 'load' 'b_load_781' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_392 : Operation 7548 [1/1] (2.55ns)   --->   "%add_ln7_781 = add nsw i32 %a_load_781, %b_load_781" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7548 'add' 'add_ln7_781' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 7549 [1/1] (0.00ns)   --->   "%a_addr_782 = getelementptr [1024 x i32]* %a, i64 0, i64 782" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7549 'getelementptr' 'a_addr_782' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 7550 [2/2] (3.25ns)   --->   "%a_load_782 = load i32* %a_addr_782, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7550 'load' 'a_load_782' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_392 : Operation 7551 [1/1] (0.00ns)   --->   "%b_addr_782 = getelementptr [1024 x i32]* %b, i64 0, i64 782" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7551 'getelementptr' 'b_addr_782' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 7552 [2/2] (3.25ns)   --->   "%b_load_782 = load i32* %b_addr_782, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7552 'load' 'b_load_782' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_392 : Operation 7553 [1/1] (0.00ns)   --->   "%a_addr_783 = getelementptr [1024 x i32]* %a, i64 0, i64 783" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7553 'getelementptr' 'a_addr_783' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 7554 [2/2] (3.25ns)   --->   "%a_load_783 = load i32* %a_addr_783, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7554 'load' 'a_load_783' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_392 : Operation 7555 [1/1] (0.00ns)   --->   "%b_addr_783 = getelementptr [1024 x i32]* %b, i64 0, i64 783" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7555 'getelementptr' 'b_addr_783' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 7556 [2/2] (3.25ns)   --->   "%b_load_783 = load i32* %b_addr_783, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7556 'load' 'b_load_783' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 393 <SV = 392> <Delay = 5.80>
ST_393 : Operation 7557 [1/1] (0.00ns)   --->   "%c_addr_780 = getelementptr [1024 x i32]* %c, i64 0, i64 780" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7557 'getelementptr' 'c_addr_780' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 7558 [1/1] (3.25ns)   --->   "store i32 %add_ln7_780, i32* %c_addr_780, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7558 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_393 : Operation 7559 [1/1] (0.00ns)   --->   "%c_addr_781 = getelementptr [1024 x i32]* %c, i64 0, i64 781" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7559 'getelementptr' 'c_addr_781' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 7560 [1/1] (3.25ns)   --->   "store i32 %add_ln7_781, i32* %c_addr_781, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7560 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_393 : Operation 7561 [1/2] (3.25ns)   --->   "%a_load_782 = load i32* %a_addr_782, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7561 'load' 'a_load_782' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_393 : Operation 7562 [1/2] (3.25ns)   --->   "%b_load_782 = load i32* %b_addr_782, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7562 'load' 'b_load_782' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_393 : Operation 7563 [1/1] (2.55ns)   --->   "%add_ln7_782 = add nsw i32 %a_load_782, %b_load_782" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7563 'add' 'add_ln7_782' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 7564 [1/2] (3.25ns)   --->   "%a_load_783 = load i32* %a_addr_783, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7564 'load' 'a_load_783' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_393 : Operation 7565 [1/2] (3.25ns)   --->   "%b_load_783 = load i32* %b_addr_783, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7565 'load' 'b_load_783' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_393 : Operation 7566 [1/1] (2.55ns)   --->   "%add_ln7_783 = add nsw i32 %a_load_783, %b_load_783" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7566 'add' 'add_ln7_783' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 7567 [1/1] (0.00ns)   --->   "%a_addr_784 = getelementptr [1024 x i32]* %a, i64 0, i64 784" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7567 'getelementptr' 'a_addr_784' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 7568 [2/2] (3.25ns)   --->   "%a_load_784 = load i32* %a_addr_784, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7568 'load' 'a_load_784' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_393 : Operation 7569 [1/1] (0.00ns)   --->   "%b_addr_784 = getelementptr [1024 x i32]* %b, i64 0, i64 784" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7569 'getelementptr' 'b_addr_784' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 7570 [2/2] (3.25ns)   --->   "%b_load_784 = load i32* %b_addr_784, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7570 'load' 'b_load_784' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_393 : Operation 7571 [1/1] (0.00ns)   --->   "%a_addr_785 = getelementptr [1024 x i32]* %a, i64 0, i64 785" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7571 'getelementptr' 'a_addr_785' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 7572 [2/2] (3.25ns)   --->   "%a_load_785 = load i32* %a_addr_785, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7572 'load' 'a_load_785' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_393 : Operation 7573 [1/1] (0.00ns)   --->   "%b_addr_785 = getelementptr [1024 x i32]* %b, i64 0, i64 785" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7573 'getelementptr' 'b_addr_785' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 7574 [2/2] (3.25ns)   --->   "%b_load_785 = load i32* %b_addr_785, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7574 'load' 'b_load_785' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 394 <SV = 393> <Delay = 5.80>
ST_394 : Operation 7575 [1/1] (0.00ns)   --->   "%c_addr_782 = getelementptr [1024 x i32]* %c, i64 0, i64 782" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7575 'getelementptr' 'c_addr_782' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 7576 [1/1] (3.25ns)   --->   "store i32 %add_ln7_782, i32* %c_addr_782, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7576 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_394 : Operation 7577 [1/1] (0.00ns)   --->   "%c_addr_783 = getelementptr [1024 x i32]* %c, i64 0, i64 783" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7577 'getelementptr' 'c_addr_783' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 7578 [1/1] (3.25ns)   --->   "store i32 %add_ln7_783, i32* %c_addr_783, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7578 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_394 : Operation 7579 [1/2] (3.25ns)   --->   "%a_load_784 = load i32* %a_addr_784, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7579 'load' 'a_load_784' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_394 : Operation 7580 [1/2] (3.25ns)   --->   "%b_load_784 = load i32* %b_addr_784, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7580 'load' 'b_load_784' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_394 : Operation 7581 [1/1] (2.55ns)   --->   "%add_ln7_784 = add nsw i32 %a_load_784, %b_load_784" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7581 'add' 'add_ln7_784' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 7582 [1/2] (3.25ns)   --->   "%a_load_785 = load i32* %a_addr_785, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7582 'load' 'a_load_785' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_394 : Operation 7583 [1/2] (3.25ns)   --->   "%b_load_785 = load i32* %b_addr_785, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7583 'load' 'b_load_785' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_394 : Operation 7584 [1/1] (2.55ns)   --->   "%add_ln7_785 = add nsw i32 %a_load_785, %b_load_785" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7584 'add' 'add_ln7_785' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 7585 [1/1] (0.00ns)   --->   "%a_addr_786 = getelementptr [1024 x i32]* %a, i64 0, i64 786" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7585 'getelementptr' 'a_addr_786' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 7586 [2/2] (3.25ns)   --->   "%a_load_786 = load i32* %a_addr_786, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7586 'load' 'a_load_786' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_394 : Operation 7587 [1/1] (0.00ns)   --->   "%b_addr_786 = getelementptr [1024 x i32]* %b, i64 0, i64 786" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7587 'getelementptr' 'b_addr_786' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 7588 [2/2] (3.25ns)   --->   "%b_load_786 = load i32* %b_addr_786, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7588 'load' 'b_load_786' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_394 : Operation 7589 [1/1] (0.00ns)   --->   "%a_addr_787 = getelementptr [1024 x i32]* %a, i64 0, i64 787" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7589 'getelementptr' 'a_addr_787' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 7590 [2/2] (3.25ns)   --->   "%a_load_787 = load i32* %a_addr_787, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7590 'load' 'a_load_787' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_394 : Operation 7591 [1/1] (0.00ns)   --->   "%b_addr_787 = getelementptr [1024 x i32]* %b, i64 0, i64 787" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7591 'getelementptr' 'b_addr_787' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 7592 [2/2] (3.25ns)   --->   "%b_load_787 = load i32* %b_addr_787, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7592 'load' 'b_load_787' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 395 <SV = 394> <Delay = 5.80>
ST_395 : Operation 7593 [1/1] (0.00ns)   --->   "%c_addr_784 = getelementptr [1024 x i32]* %c, i64 0, i64 784" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7593 'getelementptr' 'c_addr_784' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 7594 [1/1] (3.25ns)   --->   "store i32 %add_ln7_784, i32* %c_addr_784, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7594 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_395 : Operation 7595 [1/1] (0.00ns)   --->   "%c_addr_785 = getelementptr [1024 x i32]* %c, i64 0, i64 785" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7595 'getelementptr' 'c_addr_785' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 7596 [1/1] (3.25ns)   --->   "store i32 %add_ln7_785, i32* %c_addr_785, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7596 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_395 : Operation 7597 [1/2] (3.25ns)   --->   "%a_load_786 = load i32* %a_addr_786, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7597 'load' 'a_load_786' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_395 : Operation 7598 [1/2] (3.25ns)   --->   "%b_load_786 = load i32* %b_addr_786, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7598 'load' 'b_load_786' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_395 : Operation 7599 [1/1] (2.55ns)   --->   "%add_ln7_786 = add nsw i32 %a_load_786, %b_load_786" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7599 'add' 'add_ln7_786' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 7600 [1/2] (3.25ns)   --->   "%a_load_787 = load i32* %a_addr_787, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7600 'load' 'a_load_787' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_395 : Operation 7601 [1/2] (3.25ns)   --->   "%b_load_787 = load i32* %b_addr_787, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7601 'load' 'b_load_787' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_395 : Operation 7602 [1/1] (2.55ns)   --->   "%add_ln7_787 = add nsw i32 %a_load_787, %b_load_787" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7602 'add' 'add_ln7_787' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 7603 [1/1] (0.00ns)   --->   "%a_addr_788 = getelementptr [1024 x i32]* %a, i64 0, i64 788" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7603 'getelementptr' 'a_addr_788' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 7604 [2/2] (3.25ns)   --->   "%a_load_788 = load i32* %a_addr_788, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7604 'load' 'a_load_788' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_395 : Operation 7605 [1/1] (0.00ns)   --->   "%b_addr_788 = getelementptr [1024 x i32]* %b, i64 0, i64 788" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7605 'getelementptr' 'b_addr_788' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 7606 [2/2] (3.25ns)   --->   "%b_load_788 = load i32* %b_addr_788, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7606 'load' 'b_load_788' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_395 : Operation 7607 [1/1] (0.00ns)   --->   "%a_addr_789 = getelementptr [1024 x i32]* %a, i64 0, i64 789" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7607 'getelementptr' 'a_addr_789' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 7608 [2/2] (3.25ns)   --->   "%a_load_789 = load i32* %a_addr_789, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7608 'load' 'a_load_789' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_395 : Operation 7609 [1/1] (0.00ns)   --->   "%b_addr_789 = getelementptr [1024 x i32]* %b, i64 0, i64 789" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7609 'getelementptr' 'b_addr_789' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 7610 [2/2] (3.25ns)   --->   "%b_load_789 = load i32* %b_addr_789, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7610 'load' 'b_load_789' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 396 <SV = 395> <Delay = 5.80>
ST_396 : Operation 7611 [1/1] (0.00ns)   --->   "%c_addr_786 = getelementptr [1024 x i32]* %c, i64 0, i64 786" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7611 'getelementptr' 'c_addr_786' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 7612 [1/1] (3.25ns)   --->   "store i32 %add_ln7_786, i32* %c_addr_786, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7612 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_396 : Operation 7613 [1/1] (0.00ns)   --->   "%c_addr_787 = getelementptr [1024 x i32]* %c, i64 0, i64 787" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7613 'getelementptr' 'c_addr_787' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 7614 [1/1] (3.25ns)   --->   "store i32 %add_ln7_787, i32* %c_addr_787, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7614 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_396 : Operation 7615 [1/2] (3.25ns)   --->   "%a_load_788 = load i32* %a_addr_788, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7615 'load' 'a_load_788' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_396 : Operation 7616 [1/2] (3.25ns)   --->   "%b_load_788 = load i32* %b_addr_788, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7616 'load' 'b_load_788' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_396 : Operation 7617 [1/1] (2.55ns)   --->   "%add_ln7_788 = add nsw i32 %a_load_788, %b_load_788" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7617 'add' 'add_ln7_788' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 7618 [1/2] (3.25ns)   --->   "%a_load_789 = load i32* %a_addr_789, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7618 'load' 'a_load_789' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_396 : Operation 7619 [1/2] (3.25ns)   --->   "%b_load_789 = load i32* %b_addr_789, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7619 'load' 'b_load_789' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_396 : Operation 7620 [1/1] (2.55ns)   --->   "%add_ln7_789 = add nsw i32 %a_load_789, %b_load_789" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7620 'add' 'add_ln7_789' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 7621 [1/1] (0.00ns)   --->   "%a_addr_790 = getelementptr [1024 x i32]* %a, i64 0, i64 790" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7621 'getelementptr' 'a_addr_790' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 7622 [2/2] (3.25ns)   --->   "%a_load_790 = load i32* %a_addr_790, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7622 'load' 'a_load_790' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_396 : Operation 7623 [1/1] (0.00ns)   --->   "%b_addr_790 = getelementptr [1024 x i32]* %b, i64 0, i64 790" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7623 'getelementptr' 'b_addr_790' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 7624 [2/2] (3.25ns)   --->   "%b_load_790 = load i32* %b_addr_790, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7624 'load' 'b_load_790' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_396 : Operation 7625 [1/1] (0.00ns)   --->   "%a_addr_791 = getelementptr [1024 x i32]* %a, i64 0, i64 791" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7625 'getelementptr' 'a_addr_791' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 7626 [2/2] (3.25ns)   --->   "%a_load_791 = load i32* %a_addr_791, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7626 'load' 'a_load_791' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_396 : Operation 7627 [1/1] (0.00ns)   --->   "%b_addr_791 = getelementptr [1024 x i32]* %b, i64 0, i64 791" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7627 'getelementptr' 'b_addr_791' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 7628 [2/2] (3.25ns)   --->   "%b_load_791 = load i32* %b_addr_791, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7628 'load' 'b_load_791' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 397 <SV = 396> <Delay = 5.80>
ST_397 : Operation 7629 [1/1] (0.00ns)   --->   "%c_addr_788 = getelementptr [1024 x i32]* %c, i64 0, i64 788" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7629 'getelementptr' 'c_addr_788' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 7630 [1/1] (3.25ns)   --->   "store i32 %add_ln7_788, i32* %c_addr_788, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7630 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_397 : Operation 7631 [1/1] (0.00ns)   --->   "%c_addr_789 = getelementptr [1024 x i32]* %c, i64 0, i64 789" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7631 'getelementptr' 'c_addr_789' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 7632 [1/1] (3.25ns)   --->   "store i32 %add_ln7_789, i32* %c_addr_789, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7632 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_397 : Operation 7633 [1/2] (3.25ns)   --->   "%a_load_790 = load i32* %a_addr_790, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7633 'load' 'a_load_790' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_397 : Operation 7634 [1/2] (3.25ns)   --->   "%b_load_790 = load i32* %b_addr_790, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7634 'load' 'b_load_790' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_397 : Operation 7635 [1/1] (2.55ns)   --->   "%add_ln7_790 = add nsw i32 %a_load_790, %b_load_790" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7635 'add' 'add_ln7_790' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 7636 [1/2] (3.25ns)   --->   "%a_load_791 = load i32* %a_addr_791, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7636 'load' 'a_load_791' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_397 : Operation 7637 [1/2] (3.25ns)   --->   "%b_load_791 = load i32* %b_addr_791, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7637 'load' 'b_load_791' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_397 : Operation 7638 [1/1] (2.55ns)   --->   "%add_ln7_791 = add nsw i32 %a_load_791, %b_load_791" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7638 'add' 'add_ln7_791' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 7639 [1/1] (0.00ns)   --->   "%a_addr_792 = getelementptr [1024 x i32]* %a, i64 0, i64 792" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7639 'getelementptr' 'a_addr_792' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 7640 [2/2] (3.25ns)   --->   "%a_load_792 = load i32* %a_addr_792, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7640 'load' 'a_load_792' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_397 : Operation 7641 [1/1] (0.00ns)   --->   "%b_addr_792 = getelementptr [1024 x i32]* %b, i64 0, i64 792" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7641 'getelementptr' 'b_addr_792' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 7642 [2/2] (3.25ns)   --->   "%b_load_792 = load i32* %b_addr_792, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7642 'load' 'b_load_792' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_397 : Operation 7643 [1/1] (0.00ns)   --->   "%a_addr_793 = getelementptr [1024 x i32]* %a, i64 0, i64 793" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7643 'getelementptr' 'a_addr_793' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 7644 [2/2] (3.25ns)   --->   "%a_load_793 = load i32* %a_addr_793, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7644 'load' 'a_load_793' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_397 : Operation 7645 [1/1] (0.00ns)   --->   "%b_addr_793 = getelementptr [1024 x i32]* %b, i64 0, i64 793" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7645 'getelementptr' 'b_addr_793' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 7646 [2/2] (3.25ns)   --->   "%b_load_793 = load i32* %b_addr_793, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7646 'load' 'b_load_793' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 398 <SV = 397> <Delay = 5.80>
ST_398 : Operation 7647 [1/1] (0.00ns)   --->   "%c_addr_790 = getelementptr [1024 x i32]* %c, i64 0, i64 790" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7647 'getelementptr' 'c_addr_790' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 7648 [1/1] (3.25ns)   --->   "store i32 %add_ln7_790, i32* %c_addr_790, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7648 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_398 : Operation 7649 [1/1] (0.00ns)   --->   "%c_addr_791 = getelementptr [1024 x i32]* %c, i64 0, i64 791" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7649 'getelementptr' 'c_addr_791' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 7650 [1/1] (3.25ns)   --->   "store i32 %add_ln7_791, i32* %c_addr_791, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7650 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_398 : Operation 7651 [1/2] (3.25ns)   --->   "%a_load_792 = load i32* %a_addr_792, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7651 'load' 'a_load_792' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_398 : Operation 7652 [1/2] (3.25ns)   --->   "%b_load_792 = load i32* %b_addr_792, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7652 'load' 'b_load_792' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_398 : Operation 7653 [1/1] (2.55ns)   --->   "%add_ln7_792 = add nsw i32 %a_load_792, %b_load_792" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7653 'add' 'add_ln7_792' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 7654 [1/2] (3.25ns)   --->   "%a_load_793 = load i32* %a_addr_793, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7654 'load' 'a_load_793' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_398 : Operation 7655 [1/2] (3.25ns)   --->   "%b_load_793 = load i32* %b_addr_793, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7655 'load' 'b_load_793' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_398 : Operation 7656 [1/1] (2.55ns)   --->   "%add_ln7_793 = add nsw i32 %a_load_793, %b_load_793" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7656 'add' 'add_ln7_793' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 7657 [1/1] (0.00ns)   --->   "%a_addr_794 = getelementptr [1024 x i32]* %a, i64 0, i64 794" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7657 'getelementptr' 'a_addr_794' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 7658 [2/2] (3.25ns)   --->   "%a_load_794 = load i32* %a_addr_794, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7658 'load' 'a_load_794' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_398 : Operation 7659 [1/1] (0.00ns)   --->   "%b_addr_794 = getelementptr [1024 x i32]* %b, i64 0, i64 794" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7659 'getelementptr' 'b_addr_794' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 7660 [2/2] (3.25ns)   --->   "%b_load_794 = load i32* %b_addr_794, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7660 'load' 'b_load_794' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_398 : Operation 7661 [1/1] (0.00ns)   --->   "%a_addr_795 = getelementptr [1024 x i32]* %a, i64 0, i64 795" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7661 'getelementptr' 'a_addr_795' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 7662 [2/2] (3.25ns)   --->   "%a_load_795 = load i32* %a_addr_795, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7662 'load' 'a_load_795' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_398 : Operation 7663 [1/1] (0.00ns)   --->   "%b_addr_795 = getelementptr [1024 x i32]* %b, i64 0, i64 795" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7663 'getelementptr' 'b_addr_795' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 7664 [2/2] (3.25ns)   --->   "%b_load_795 = load i32* %b_addr_795, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7664 'load' 'b_load_795' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 399 <SV = 398> <Delay = 5.80>
ST_399 : Operation 7665 [1/1] (0.00ns)   --->   "%c_addr_792 = getelementptr [1024 x i32]* %c, i64 0, i64 792" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7665 'getelementptr' 'c_addr_792' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 7666 [1/1] (3.25ns)   --->   "store i32 %add_ln7_792, i32* %c_addr_792, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7666 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_399 : Operation 7667 [1/1] (0.00ns)   --->   "%c_addr_793 = getelementptr [1024 x i32]* %c, i64 0, i64 793" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7667 'getelementptr' 'c_addr_793' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 7668 [1/1] (3.25ns)   --->   "store i32 %add_ln7_793, i32* %c_addr_793, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7668 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_399 : Operation 7669 [1/2] (3.25ns)   --->   "%a_load_794 = load i32* %a_addr_794, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7669 'load' 'a_load_794' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_399 : Operation 7670 [1/2] (3.25ns)   --->   "%b_load_794 = load i32* %b_addr_794, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7670 'load' 'b_load_794' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_399 : Operation 7671 [1/1] (2.55ns)   --->   "%add_ln7_794 = add nsw i32 %a_load_794, %b_load_794" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7671 'add' 'add_ln7_794' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 7672 [1/2] (3.25ns)   --->   "%a_load_795 = load i32* %a_addr_795, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7672 'load' 'a_load_795' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_399 : Operation 7673 [1/2] (3.25ns)   --->   "%b_load_795 = load i32* %b_addr_795, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7673 'load' 'b_load_795' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_399 : Operation 7674 [1/1] (2.55ns)   --->   "%add_ln7_795 = add nsw i32 %a_load_795, %b_load_795" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7674 'add' 'add_ln7_795' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 7675 [1/1] (0.00ns)   --->   "%a_addr_796 = getelementptr [1024 x i32]* %a, i64 0, i64 796" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7675 'getelementptr' 'a_addr_796' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 7676 [2/2] (3.25ns)   --->   "%a_load_796 = load i32* %a_addr_796, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7676 'load' 'a_load_796' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_399 : Operation 7677 [1/1] (0.00ns)   --->   "%b_addr_796 = getelementptr [1024 x i32]* %b, i64 0, i64 796" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7677 'getelementptr' 'b_addr_796' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 7678 [2/2] (3.25ns)   --->   "%b_load_796 = load i32* %b_addr_796, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7678 'load' 'b_load_796' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_399 : Operation 7679 [1/1] (0.00ns)   --->   "%a_addr_797 = getelementptr [1024 x i32]* %a, i64 0, i64 797" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7679 'getelementptr' 'a_addr_797' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 7680 [2/2] (3.25ns)   --->   "%a_load_797 = load i32* %a_addr_797, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7680 'load' 'a_load_797' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_399 : Operation 7681 [1/1] (0.00ns)   --->   "%b_addr_797 = getelementptr [1024 x i32]* %b, i64 0, i64 797" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7681 'getelementptr' 'b_addr_797' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 7682 [2/2] (3.25ns)   --->   "%b_load_797 = load i32* %b_addr_797, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7682 'load' 'b_load_797' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 400 <SV = 399> <Delay = 5.80>
ST_400 : Operation 7683 [1/1] (0.00ns)   --->   "%c_addr_794 = getelementptr [1024 x i32]* %c, i64 0, i64 794" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7683 'getelementptr' 'c_addr_794' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 7684 [1/1] (3.25ns)   --->   "store i32 %add_ln7_794, i32* %c_addr_794, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7684 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_400 : Operation 7685 [1/1] (0.00ns)   --->   "%c_addr_795 = getelementptr [1024 x i32]* %c, i64 0, i64 795" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7685 'getelementptr' 'c_addr_795' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 7686 [1/1] (3.25ns)   --->   "store i32 %add_ln7_795, i32* %c_addr_795, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7686 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_400 : Operation 7687 [1/2] (3.25ns)   --->   "%a_load_796 = load i32* %a_addr_796, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7687 'load' 'a_load_796' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_400 : Operation 7688 [1/2] (3.25ns)   --->   "%b_load_796 = load i32* %b_addr_796, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7688 'load' 'b_load_796' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_400 : Operation 7689 [1/1] (2.55ns)   --->   "%add_ln7_796 = add nsw i32 %a_load_796, %b_load_796" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7689 'add' 'add_ln7_796' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 7690 [1/2] (3.25ns)   --->   "%a_load_797 = load i32* %a_addr_797, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7690 'load' 'a_load_797' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_400 : Operation 7691 [1/2] (3.25ns)   --->   "%b_load_797 = load i32* %b_addr_797, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7691 'load' 'b_load_797' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_400 : Operation 7692 [1/1] (2.55ns)   --->   "%add_ln7_797 = add nsw i32 %a_load_797, %b_load_797" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7692 'add' 'add_ln7_797' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 7693 [1/1] (0.00ns)   --->   "%a_addr_798 = getelementptr [1024 x i32]* %a, i64 0, i64 798" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7693 'getelementptr' 'a_addr_798' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 7694 [2/2] (3.25ns)   --->   "%a_load_798 = load i32* %a_addr_798, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7694 'load' 'a_load_798' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_400 : Operation 7695 [1/1] (0.00ns)   --->   "%b_addr_798 = getelementptr [1024 x i32]* %b, i64 0, i64 798" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7695 'getelementptr' 'b_addr_798' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 7696 [2/2] (3.25ns)   --->   "%b_load_798 = load i32* %b_addr_798, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7696 'load' 'b_load_798' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_400 : Operation 7697 [1/1] (0.00ns)   --->   "%a_addr_799 = getelementptr [1024 x i32]* %a, i64 0, i64 799" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7697 'getelementptr' 'a_addr_799' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 7698 [2/2] (3.25ns)   --->   "%a_load_799 = load i32* %a_addr_799, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7698 'load' 'a_load_799' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_400 : Operation 7699 [1/1] (0.00ns)   --->   "%b_addr_799 = getelementptr [1024 x i32]* %b, i64 0, i64 799" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7699 'getelementptr' 'b_addr_799' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 7700 [2/2] (3.25ns)   --->   "%b_load_799 = load i32* %b_addr_799, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7700 'load' 'b_load_799' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 401 <SV = 400> <Delay = 5.80>
ST_401 : Operation 7701 [1/1] (0.00ns)   --->   "%c_addr_796 = getelementptr [1024 x i32]* %c, i64 0, i64 796" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7701 'getelementptr' 'c_addr_796' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 7702 [1/1] (3.25ns)   --->   "store i32 %add_ln7_796, i32* %c_addr_796, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7702 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_401 : Operation 7703 [1/1] (0.00ns)   --->   "%c_addr_797 = getelementptr [1024 x i32]* %c, i64 0, i64 797" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7703 'getelementptr' 'c_addr_797' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 7704 [1/1] (3.25ns)   --->   "store i32 %add_ln7_797, i32* %c_addr_797, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7704 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_401 : Operation 7705 [1/2] (3.25ns)   --->   "%a_load_798 = load i32* %a_addr_798, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7705 'load' 'a_load_798' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_401 : Operation 7706 [1/2] (3.25ns)   --->   "%b_load_798 = load i32* %b_addr_798, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7706 'load' 'b_load_798' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_401 : Operation 7707 [1/1] (2.55ns)   --->   "%add_ln7_798 = add nsw i32 %a_load_798, %b_load_798" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7707 'add' 'add_ln7_798' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 7708 [1/2] (3.25ns)   --->   "%a_load_799 = load i32* %a_addr_799, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7708 'load' 'a_load_799' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_401 : Operation 7709 [1/2] (3.25ns)   --->   "%b_load_799 = load i32* %b_addr_799, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7709 'load' 'b_load_799' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_401 : Operation 7710 [1/1] (2.55ns)   --->   "%add_ln7_799 = add nsw i32 %a_load_799, %b_load_799" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7710 'add' 'add_ln7_799' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 7711 [1/1] (0.00ns)   --->   "%a_addr_800 = getelementptr [1024 x i32]* %a, i64 0, i64 800" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7711 'getelementptr' 'a_addr_800' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 7712 [2/2] (3.25ns)   --->   "%a_load_800 = load i32* %a_addr_800, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7712 'load' 'a_load_800' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_401 : Operation 7713 [1/1] (0.00ns)   --->   "%b_addr_800 = getelementptr [1024 x i32]* %b, i64 0, i64 800" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7713 'getelementptr' 'b_addr_800' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 7714 [2/2] (3.25ns)   --->   "%b_load_800 = load i32* %b_addr_800, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7714 'load' 'b_load_800' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_401 : Operation 7715 [1/1] (0.00ns)   --->   "%a_addr_801 = getelementptr [1024 x i32]* %a, i64 0, i64 801" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7715 'getelementptr' 'a_addr_801' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 7716 [2/2] (3.25ns)   --->   "%a_load_801 = load i32* %a_addr_801, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7716 'load' 'a_load_801' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_401 : Operation 7717 [1/1] (0.00ns)   --->   "%b_addr_801 = getelementptr [1024 x i32]* %b, i64 0, i64 801" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7717 'getelementptr' 'b_addr_801' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 7718 [2/2] (3.25ns)   --->   "%b_load_801 = load i32* %b_addr_801, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7718 'load' 'b_load_801' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 402 <SV = 401> <Delay = 5.80>
ST_402 : Operation 7719 [1/1] (0.00ns)   --->   "%c_addr_798 = getelementptr [1024 x i32]* %c, i64 0, i64 798" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7719 'getelementptr' 'c_addr_798' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 7720 [1/1] (3.25ns)   --->   "store i32 %add_ln7_798, i32* %c_addr_798, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7720 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_402 : Operation 7721 [1/1] (0.00ns)   --->   "%c_addr_799 = getelementptr [1024 x i32]* %c, i64 0, i64 799" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7721 'getelementptr' 'c_addr_799' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 7722 [1/1] (3.25ns)   --->   "store i32 %add_ln7_799, i32* %c_addr_799, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7722 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_402 : Operation 7723 [1/2] (3.25ns)   --->   "%a_load_800 = load i32* %a_addr_800, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7723 'load' 'a_load_800' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_402 : Operation 7724 [1/2] (3.25ns)   --->   "%b_load_800 = load i32* %b_addr_800, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7724 'load' 'b_load_800' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_402 : Operation 7725 [1/1] (2.55ns)   --->   "%add_ln7_800 = add nsw i32 %a_load_800, %b_load_800" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7725 'add' 'add_ln7_800' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 7726 [1/2] (3.25ns)   --->   "%a_load_801 = load i32* %a_addr_801, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7726 'load' 'a_load_801' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_402 : Operation 7727 [1/2] (3.25ns)   --->   "%b_load_801 = load i32* %b_addr_801, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7727 'load' 'b_load_801' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_402 : Operation 7728 [1/1] (2.55ns)   --->   "%add_ln7_801 = add nsw i32 %a_load_801, %b_load_801" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7728 'add' 'add_ln7_801' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 7729 [1/1] (0.00ns)   --->   "%a_addr_802 = getelementptr [1024 x i32]* %a, i64 0, i64 802" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7729 'getelementptr' 'a_addr_802' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 7730 [2/2] (3.25ns)   --->   "%a_load_802 = load i32* %a_addr_802, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7730 'load' 'a_load_802' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_402 : Operation 7731 [1/1] (0.00ns)   --->   "%b_addr_802 = getelementptr [1024 x i32]* %b, i64 0, i64 802" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7731 'getelementptr' 'b_addr_802' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 7732 [2/2] (3.25ns)   --->   "%b_load_802 = load i32* %b_addr_802, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7732 'load' 'b_load_802' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_402 : Operation 7733 [1/1] (0.00ns)   --->   "%a_addr_803 = getelementptr [1024 x i32]* %a, i64 0, i64 803" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7733 'getelementptr' 'a_addr_803' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 7734 [2/2] (3.25ns)   --->   "%a_load_803 = load i32* %a_addr_803, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7734 'load' 'a_load_803' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_402 : Operation 7735 [1/1] (0.00ns)   --->   "%b_addr_803 = getelementptr [1024 x i32]* %b, i64 0, i64 803" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7735 'getelementptr' 'b_addr_803' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 7736 [2/2] (3.25ns)   --->   "%b_load_803 = load i32* %b_addr_803, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7736 'load' 'b_load_803' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 403 <SV = 402> <Delay = 5.80>
ST_403 : Operation 7737 [1/1] (0.00ns)   --->   "%c_addr_800 = getelementptr [1024 x i32]* %c, i64 0, i64 800" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7737 'getelementptr' 'c_addr_800' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 7738 [1/1] (3.25ns)   --->   "store i32 %add_ln7_800, i32* %c_addr_800, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7738 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_403 : Operation 7739 [1/1] (0.00ns)   --->   "%c_addr_801 = getelementptr [1024 x i32]* %c, i64 0, i64 801" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7739 'getelementptr' 'c_addr_801' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 7740 [1/1] (3.25ns)   --->   "store i32 %add_ln7_801, i32* %c_addr_801, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7740 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_403 : Operation 7741 [1/2] (3.25ns)   --->   "%a_load_802 = load i32* %a_addr_802, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7741 'load' 'a_load_802' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_403 : Operation 7742 [1/2] (3.25ns)   --->   "%b_load_802 = load i32* %b_addr_802, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7742 'load' 'b_load_802' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_403 : Operation 7743 [1/1] (2.55ns)   --->   "%add_ln7_802 = add nsw i32 %a_load_802, %b_load_802" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7743 'add' 'add_ln7_802' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 7744 [1/2] (3.25ns)   --->   "%a_load_803 = load i32* %a_addr_803, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7744 'load' 'a_load_803' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_403 : Operation 7745 [1/2] (3.25ns)   --->   "%b_load_803 = load i32* %b_addr_803, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7745 'load' 'b_load_803' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_403 : Operation 7746 [1/1] (2.55ns)   --->   "%add_ln7_803 = add nsw i32 %a_load_803, %b_load_803" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7746 'add' 'add_ln7_803' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 7747 [1/1] (0.00ns)   --->   "%a_addr_804 = getelementptr [1024 x i32]* %a, i64 0, i64 804" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7747 'getelementptr' 'a_addr_804' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 7748 [2/2] (3.25ns)   --->   "%a_load_804 = load i32* %a_addr_804, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7748 'load' 'a_load_804' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_403 : Operation 7749 [1/1] (0.00ns)   --->   "%b_addr_804 = getelementptr [1024 x i32]* %b, i64 0, i64 804" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7749 'getelementptr' 'b_addr_804' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 7750 [2/2] (3.25ns)   --->   "%b_load_804 = load i32* %b_addr_804, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7750 'load' 'b_load_804' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_403 : Operation 7751 [1/1] (0.00ns)   --->   "%a_addr_805 = getelementptr [1024 x i32]* %a, i64 0, i64 805" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7751 'getelementptr' 'a_addr_805' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 7752 [2/2] (3.25ns)   --->   "%a_load_805 = load i32* %a_addr_805, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7752 'load' 'a_load_805' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_403 : Operation 7753 [1/1] (0.00ns)   --->   "%b_addr_805 = getelementptr [1024 x i32]* %b, i64 0, i64 805" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7753 'getelementptr' 'b_addr_805' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 7754 [2/2] (3.25ns)   --->   "%b_load_805 = load i32* %b_addr_805, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7754 'load' 'b_load_805' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 404 <SV = 403> <Delay = 5.80>
ST_404 : Operation 7755 [1/1] (0.00ns)   --->   "%c_addr_802 = getelementptr [1024 x i32]* %c, i64 0, i64 802" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7755 'getelementptr' 'c_addr_802' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 7756 [1/1] (3.25ns)   --->   "store i32 %add_ln7_802, i32* %c_addr_802, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7756 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_404 : Operation 7757 [1/1] (0.00ns)   --->   "%c_addr_803 = getelementptr [1024 x i32]* %c, i64 0, i64 803" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7757 'getelementptr' 'c_addr_803' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 7758 [1/1] (3.25ns)   --->   "store i32 %add_ln7_803, i32* %c_addr_803, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7758 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_404 : Operation 7759 [1/2] (3.25ns)   --->   "%a_load_804 = load i32* %a_addr_804, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7759 'load' 'a_load_804' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_404 : Operation 7760 [1/2] (3.25ns)   --->   "%b_load_804 = load i32* %b_addr_804, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7760 'load' 'b_load_804' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_404 : Operation 7761 [1/1] (2.55ns)   --->   "%add_ln7_804 = add nsw i32 %a_load_804, %b_load_804" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7761 'add' 'add_ln7_804' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 7762 [1/2] (3.25ns)   --->   "%a_load_805 = load i32* %a_addr_805, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7762 'load' 'a_load_805' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_404 : Operation 7763 [1/2] (3.25ns)   --->   "%b_load_805 = load i32* %b_addr_805, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7763 'load' 'b_load_805' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_404 : Operation 7764 [1/1] (2.55ns)   --->   "%add_ln7_805 = add nsw i32 %a_load_805, %b_load_805" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7764 'add' 'add_ln7_805' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 7765 [1/1] (0.00ns)   --->   "%a_addr_806 = getelementptr [1024 x i32]* %a, i64 0, i64 806" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7765 'getelementptr' 'a_addr_806' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 7766 [2/2] (3.25ns)   --->   "%a_load_806 = load i32* %a_addr_806, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7766 'load' 'a_load_806' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_404 : Operation 7767 [1/1] (0.00ns)   --->   "%b_addr_806 = getelementptr [1024 x i32]* %b, i64 0, i64 806" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7767 'getelementptr' 'b_addr_806' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 7768 [2/2] (3.25ns)   --->   "%b_load_806 = load i32* %b_addr_806, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7768 'load' 'b_load_806' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_404 : Operation 7769 [1/1] (0.00ns)   --->   "%a_addr_807 = getelementptr [1024 x i32]* %a, i64 0, i64 807" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7769 'getelementptr' 'a_addr_807' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 7770 [2/2] (3.25ns)   --->   "%a_load_807 = load i32* %a_addr_807, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7770 'load' 'a_load_807' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_404 : Operation 7771 [1/1] (0.00ns)   --->   "%b_addr_807 = getelementptr [1024 x i32]* %b, i64 0, i64 807" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7771 'getelementptr' 'b_addr_807' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 7772 [2/2] (3.25ns)   --->   "%b_load_807 = load i32* %b_addr_807, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7772 'load' 'b_load_807' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 405 <SV = 404> <Delay = 5.80>
ST_405 : Operation 7773 [1/1] (0.00ns)   --->   "%c_addr_804 = getelementptr [1024 x i32]* %c, i64 0, i64 804" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7773 'getelementptr' 'c_addr_804' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 7774 [1/1] (3.25ns)   --->   "store i32 %add_ln7_804, i32* %c_addr_804, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7774 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_405 : Operation 7775 [1/1] (0.00ns)   --->   "%c_addr_805 = getelementptr [1024 x i32]* %c, i64 0, i64 805" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7775 'getelementptr' 'c_addr_805' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 7776 [1/1] (3.25ns)   --->   "store i32 %add_ln7_805, i32* %c_addr_805, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7776 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_405 : Operation 7777 [1/2] (3.25ns)   --->   "%a_load_806 = load i32* %a_addr_806, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7777 'load' 'a_load_806' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_405 : Operation 7778 [1/2] (3.25ns)   --->   "%b_load_806 = load i32* %b_addr_806, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7778 'load' 'b_load_806' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_405 : Operation 7779 [1/1] (2.55ns)   --->   "%add_ln7_806 = add nsw i32 %a_load_806, %b_load_806" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7779 'add' 'add_ln7_806' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 7780 [1/2] (3.25ns)   --->   "%a_load_807 = load i32* %a_addr_807, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7780 'load' 'a_load_807' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_405 : Operation 7781 [1/2] (3.25ns)   --->   "%b_load_807 = load i32* %b_addr_807, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7781 'load' 'b_load_807' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_405 : Operation 7782 [1/1] (2.55ns)   --->   "%add_ln7_807 = add nsw i32 %a_load_807, %b_load_807" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7782 'add' 'add_ln7_807' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 7783 [1/1] (0.00ns)   --->   "%a_addr_808 = getelementptr [1024 x i32]* %a, i64 0, i64 808" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7783 'getelementptr' 'a_addr_808' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 7784 [2/2] (3.25ns)   --->   "%a_load_808 = load i32* %a_addr_808, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7784 'load' 'a_load_808' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_405 : Operation 7785 [1/1] (0.00ns)   --->   "%b_addr_808 = getelementptr [1024 x i32]* %b, i64 0, i64 808" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7785 'getelementptr' 'b_addr_808' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 7786 [2/2] (3.25ns)   --->   "%b_load_808 = load i32* %b_addr_808, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7786 'load' 'b_load_808' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_405 : Operation 7787 [1/1] (0.00ns)   --->   "%a_addr_809 = getelementptr [1024 x i32]* %a, i64 0, i64 809" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7787 'getelementptr' 'a_addr_809' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 7788 [2/2] (3.25ns)   --->   "%a_load_809 = load i32* %a_addr_809, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7788 'load' 'a_load_809' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_405 : Operation 7789 [1/1] (0.00ns)   --->   "%b_addr_809 = getelementptr [1024 x i32]* %b, i64 0, i64 809" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7789 'getelementptr' 'b_addr_809' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 7790 [2/2] (3.25ns)   --->   "%b_load_809 = load i32* %b_addr_809, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7790 'load' 'b_load_809' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 406 <SV = 405> <Delay = 5.80>
ST_406 : Operation 7791 [1/1] (0.00ns)   --->   "%c_addr_806 = getelementptr [1024 x i32]* %c, i64 0, i64 806" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7791 'getelementptr' 'c_addr_806' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 7792 [1/1] (3.25ns)   --->   "store i32 %add_ln7_806, i32* %c_addr_806, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7792 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_406 : Operation 7793 [1/1] (0.00ns)   --->   "%c_addr_807 = getelementptr [1024 x i32]* %c, i64 0, i64 807" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7793 'getelementptr' 'c_addr_807' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 7794 [1/1] (3.25ns)   --->   "store i32 %add_ln7_807, i32* %c_addr_807, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7794 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_406 : Operation 7795 [1/2] (3.25ns)   --->   "%a_load_808 = load i32* %a_addr_808, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7795 'load' 'a_load_808' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_406 : Operation 7796 [1/2] (3.25ns)   --->   "%b_load_808 = load i32* %b_addr_808, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7796 'load' 'b_load_808' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_406 : Operation 7797 [1/1] (2.55ns)   --->   "%add_ln7_808 = add nsw i32 %a_load_808, %b_load_808" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7797 'add' 'add_ln7_808' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 7798 [1/2] (3.25ns)   --->   "%a_load_809 = load i32* %a_addr_809, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7798 'load' 'a_load_809' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_406 : Operation 7799 [1/2] (3.25ns)   --->   "%b_load_809 = load i32* %b_addr_809, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7799 'load' 'b_load_809' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_406 : Operation 7800 [1/1] (2.55ns)   --->   "%add_ln7_809 = add nsw i32 %a_load_809, %b_load_809" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7800 'add' 'add_ln7_809' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 7801 [1/1] (0.00ns)   --->   "%a_addr_810 = getelementptr [1024 x i32]* %a, i64 0, i64 810" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7801 'getelementptr' 'a_addr_810' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 7802 [2/2] (3.25ns)   --->   "%a_load_810 = load i32* %a_addr_810, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7802 'load' 'a_load_810' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_406 : Operation 7803 [1/1] (0.00ns)   --->   "%b_addr_810 = getelementptr [1024 x i32]* %b, i64 0, i64 810" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7803 'getelementptr' 'b_addr_810' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 7804 [2/2] (3.25ns)   --->   "%b_load_810 = load i32* %b_addr_810, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7804 'load' 'b_load_810' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_406 : Operation 7805 [1/1] (0.00ns)   --->   "%a_addr_811 = getelementptr [1024 x i32]* %a, i64 0, i64 811" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7805 'getelementptr' 'a_addr_811' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 7806 [2/2] (3.25ns)   --->   "%a_load_811 = load i32* %a_addr_811, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7806 'load' 'a_load_811' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_406 : Operation 7807 [1/1] (0.00ns)   --->   "%b_addr_811 = getelementptr [1024 x i32]* %b, i64 0, i64 811" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7807 'getelementptr' 'b_addr_811' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 7808 [2/2] (3.25ns)   --->   "%b_load_811 = load i32* %b_addr_811, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7808 'load' 'b_load_811' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 407 <SV = 406> <Delay = 5.80>
ST_407 : Operation 7809 [1/1] (0.00ns)   --->   "%c_addr_808 = getelementptr [1024 x i32]* %c, i64 0, i64 808" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7809 'getelementptr' 'c_addr_808' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 7810 [1/1] (3.25ns)   --->   "store i32 %add_ln7_808, i32* %c_addr_808, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7810 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_407 : Operation 7811 [1/1] (0.00ns)   --->   "%c_addr_809 = getelementptr [1024 x i32]* %c, i64 0, i64 809" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7811 'getelementptr' 'c_addr_809' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 7812 [1/1] (3.25ns)   --->   "store i32 %add_ln7_809, i32* %c_addr_809, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7812 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_407 : Operation 7813 [1/2] (3.25ns)   --->   "%a_load_810 = load i32* %a_addr_810, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7813 'load' 'a_load_810' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_407 : Operation 7814 [1/2] (3.25ns)   --->   "%b_load_810 = load i32* %b_addr_810, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7814 'load' 'b_load_810' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_407 : Operation 7815 [1/1] (2.55ns)   --->   "%add_ln7_810 = add nsw i32 %a_load_810, %b_load_810" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7815 'add' 'add_ln7_810' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 7816 [1/2] (3.25ns)   --->   "%a_load_811 = load i32* %a_addr_811, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7816 'load' 'a_load_811' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_407 : Operation 7817 [1/2] (3.25ns)   --->   "%b_load_811 = load i32* %b_addr_811, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7817 'load' 'b_load_811' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_407 : Operation 7818 [1/1] (2.55ns)   --->   "%add_ln7_811 = add nsw i32 %a_load_811, %b_load_811" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7818 'add' 'add_ln7_811' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 7819 [1/1] (0.00ns)   --->   "%a_addr_812 = getelementptr [1024 x i32]* %a, i64 0, i64 812" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7819 'getelementptr' 'a_addr_812' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 7820 [2/2] (3.25ns)   --->   "%a_load_812 = load i32* %a_addr_812, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7820 'load' 'a_load_812' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_407 : Operation 7821 [1/1] (0.00ns)   --->   "%b_addr_812 = getelementptr [1024 x i32]* %b, i64 0, i64 812" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7821 'getelementptr' 'b_addr_812' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 7822 [2/2] (3.25ns)   --->   "%b_load_812 = load i32* %b_addr_812, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7822 'load' 'b_load_812' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_407 : Operation 7823 [1/1] (0.00ns)   --->   "%a_addr_813 = getelementptr [1024 x i32]* %a, i64 0, i64 813" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7823 'getelementptr' 'a_addr_813' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 7824 [2/2] (3.25ns)   --->   "%a_load_813 = load i32* %a_addr_813, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7824 'load' 'a_load_813' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_407 : Operation 7825 [1/1] (0.00ns)   --->   "%b_addr_813 = getelementptr [1024 x i32]* %b, i64 0, i64 813" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7825 'getelementptr' 'b_addr_813' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 7826 [2/2] (3.25ns)   --->   "%b_load_813 = load i32* %b_addr_813, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7826 'load' 'b_load_813' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 408 <SV = 407> <Delay = 5.80>
ST_408 : Operation 7827 [1/1] (0.00ns)   --->   "%c_addr_810 = getelementptr [1024 x i32]* %c, i64 0, i64 810" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7827 'getelementptr' 'c_addr_810' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 7828 [1/1] (3.25ns)   --->   "store i32 %add_ln7_810, i32* %c_addr_810, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7828 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_408 : Operation 7829 [1/1] (0.00ns)   --->   "%c_addr_811 = getelementptr [1024 x i32]* %c, i64 0, i64 811" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7829 'getelementptr' 'c_addr_811' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 7830 [1/1] (3.25ns)   --->   "store i32 %add_ln7_811, i32* %c_addr_811, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7830 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_408 : Operation 7831 [1/2] (3.25ns)   --->   "%a_load_812 = load i32* %a_addr_812, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7831 'load' 'a_load_812' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_408 : Operation 7832 [1/2] (3.25ns)   --->   "%b_load_812 = load i32* %b_addr_812, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7832 'load' 'b_load_812' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_408 : Operation 7833 [1/1] (2.55ns)   --->   "%add_ln7_812 = add nsw i32 %a_load_812, %b_load_812" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7833 'add' 'add_ln7_812' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 7834 [1/2] (3.25ns)   --->   "%a_load_813 = load i32* %a_addr_813, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7834 'load' 'a_load_813' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_408 : Operation 7835 [1/2] (3.25ns)   --->   "%b_load_813 = load i32* %b_addr_813, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7835 'load' 'b_load_813' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_408 : Operation 7836 [1/1] (2.55ns)   --->   "%add_ln7_813 = add nsw i32 %a_load_813, %b_load_813" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7836 'add' 'add_ln7_813' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 7837 [1/1] (0.00ns)   --->   "%a_addr_814 = getelementptr [1024 x i32]* %a, i64 0, i64 814" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7837 'getelementptr' 'a_addr_814' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 7838 [2/2] (3.25ns)   --->   "%a_load_814 = load i32* %a_addr_814, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7838 'load' 'a_load_814' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_408 : Operation 7839 [1/1] (0.00ns)   --->   "%b_addr_814 = getelementptr [1024 x i32]* %b, i64 0, i64 814" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7839 'getelementptr' 'b_addr_814' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 7840 [2/2] (3.25ns)   --->   "%b_load_814 = load i32* %b_addr_814, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7840 'load' 'b_load_814' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_408 : Operation 7841 [1/1] (0.00ns)   --->   "%a_addr_815 = getelementptr [1024 x i32]* %a, i64 0, i64 815" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7841 'getelementptr' 'a_addr_815' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 7842 [2/2] (3.25ns)   --->   "%a_load_815 = load i32* %a_addr_815, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7842 'load' 'a_load_815' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_408 : Operation 7843 [1/1] (0.00ns)   --->   "%b_addr_815 = getelementptr [1024 x i32]* %b, i64 0, i64 815" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7843 'getelementptr' 'b_addr_815' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 7844 [2/2] (3.25ns)   --->   "%b_load_815 = load i32* %b_addr_815, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7844 'load' 'b_load_815' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 409 <SV = 408> <Delay = 5.80>
ST_409 : Operation 7845 [1/1] (0.00ns)   --->   "%c_addr_812 = getelementptr [1024 x i32]* %c, i64 0, i64 812" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7845 'getelementptr' 'c_addr_812' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 7846 [1/1] (3.25ns)   --->   "store i32 %add_ln7_812, i32* %c_addr_812, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7846 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_409 : Operation 7847 [1/1] (0.00ns)   --->   "%c_addr_813 = getelementptr [1024 x i32]* %c, i64 0, i64 813" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7847 'getelementptr' 'c_addr_813' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 7848 [1/1] (3.25ns)   --->   "store i32 %add_ln7_813, i32* %c_addr_813, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7848 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_409 : Operation 7849 [1/2] (3.25ns)   --->   "%a_load_814 = load i32* %a_addr_814, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7849 'load' 'a_load_814' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_409 : Operation 7850 [1/2] (3.25ns)   --->   "%b_load_814 = load i32* %b_addr_814, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7850 'load' 'b_load_814' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_409 : Operation 7851 [1/1] (2.55ns)   --->   "%add_ln7_814 = add nsw i32 %a_load_814, %b_load_814" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7851 'add' 'add_ln7_814' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 7852 [1/2] (3.25ns)   --->   "%a_load_815 = load i32* %a_addr_815, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7852 'load' 'a_load_815' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_409 : Operation 7853 [1/2] (3.25ns)   --->   "%b_load_815 = load i32* %b_addr_815, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7853 'load' 'b_load_815' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_409 : Operation 7854 [1/1] (2.55ns)   --->   "%add_ln7_815 = add nsw i32 %a_load_815, %b_load_815" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7854 'add' 'add_ln7_815' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 7855 [1/1] (0.00ns)   --->   "%a_addr_816 = getelementptr [1024 x i32]* %a, i64 0, i64 816" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7855 'getelementptr' 'a_addr_816' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 7856 [2/2] (3.25ns)   --->   "%a_load_816 = load i32* %a_addr_816, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7856 'load' 'a_load_816' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_409 : Operation 7857 [1/1] (0.00ns)   --->   "%b_addr_816 = getelementptr [1024 x i32]* %b, i64 0, i64 816" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7857 'getelementptr' 'b_addr_816' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 7858 [2/2] (3.25ns)   --->   "%b_load_816 = load i32* %b_addr_816, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7858 'load' 'b_load_816' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_409 : Operation 7859 [1/1] (0.00ns)   --->   "%a_addr_817 = getelementptr [1024 x i32]* %a, i64 0, i64 817" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7859 'getelementptr' 'a_addr_817' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 7860 [2/2] (3.25ns)   --->   "%a_load_817 = load i32* %a_addr_817, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7860 'load' 'a_load_817' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_409 : Operation 7861 [1/1] (0.00ns)   --->   "%b_addr_817 = getelementptr [1024 x i32]* %b, i64 0, i64 817" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7861 'getelementptr' 'b_addr_817' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 7862 [2/2] (3.25ns)   --->   "%b_load_817 = load i32* %b_addr_817, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7862 'load' 'b_load_817' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 410 <SV = 409> <Delay = 5.80>
ST_410 : Operation 7863 [1/1] (0.00ns)   --->   "%c_addr_814 = getelementptr [1024 x i32]* %c, i64 0, i64 814" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7863 'getelementptr' 'c_addr_814' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 7864 [1/1] (3.25ns)   --->   "store i32 %add_ln7_814, i32* %c_addr_814, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7864 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_410 : Operation 7865 [1/1] (0.00ns)   --->   "%c_addr_815 = getelementptr [1024 x i32]* %c, i64 0, i64 815" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7865 'getelementptr' 'c_addr_815' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 7866 [1/1] (3.25ns)   --->   "store i32 %add_ln7_815, i32* %c_addr_815, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7866 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_410 : Operation 7867 [1/2] (3.25ns)   --->   "%a_load_816 = load i32* %a_addr_816, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7867 'load' 'a_load_816' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_410 : Operation 7868 [1/2] (3.25ns)   --->   "%b_load_816 = load i32* %b_addr_816, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7868 'load' 'b_load_816' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_410 : Operation 7869 [1/1] (2.55ns)   --->   "%add_ln7_816 = add nsw i32 %a_load_816, %b_load_816" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7869 'add' 'add_ln7_816' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 7870 [1/2] (3.25ns)   --->   "%a_load_817 = load i32* %a_addr_817, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7870 'load' 'a_load_817' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_410 : Operation 7871 [1/2] (3.25ns)   --->   "%b_load_817 = load i32* %b_addr_817, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7871 'load' 'b_load_817' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_410 : Operation 7872 [1/1] (2.55ns)   --->   "%add_ln7_817 = add nsw i32 %a_load_817, %b_load_817" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7872 'add' 'add_ln7_817' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 7873 [1/1] (0.00ns)   --->   "%a_addr_818 = getelementptr [1024 x i32]* %a, i64 0, i64 818" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7873 'getelementptr' 'a_addr_818' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 7874 [2/2] (3.25ns)   --->   "%a_load_818 = load i32* %a_addr_818, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7874 'load' 'a_load_818' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_410 : Operation 7875 [1/1] (0.00ns)   --->   "%b_addr_818 = getelementptr [1024 x i32]* %b, i64 0, i64 818" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7875 'getelementptr' 'b_addr_818' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 7876 [2/2] (3.25ns)   --->   "%b_load_818 = load i32* %b_addr_818, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7876 'load' 'b_load_818' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_410 : Operation 7877 [1/1] (0.00ns)   --->   "%a_addr_819 = getelementptr [1024 x i32]* %a, i64 0, i64 819" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7877 'getelementptr' 'a_addr_819' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 7878 [2/2] (3.25ns)   --->   "%a_load_819 = load i32* %a_addr_819, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7878 'load' 'a_load_819' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_410 : Operation 7879 [1/1] (0.00ns)   --->   "%b_addr_819 = getelementptr [1024 x i32]* %b, i64 0, i64 819" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7879 'getelementptr' 'b_addr_819' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 7880 [2/2] (3.25ns)   --->   "%b_load_819 = load i32* %b_addr_819, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7880 'load' 'b_load_819' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 411 <SV = 410> <Delay = 5.80>
ST_411 : Operation 7881 [1/1] (0.00ns)   --->   "%c_addr_816 = getelementptr [1024 x i32]* %c, i64 0, i64 816" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7881 'getelementptr' 'c_addr_816' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 7882 [1/1] (3.25ns)   --->   "store i32 %add_ln7_816, i32* %c_addr_816, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7882 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_411 : Operation 7883 [1/1] (0.00ns)   --->   "%c_addr_817 = getelementptr [1024 x i32]* %c, i64 0, i64 817" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7883 'getelementptr' 'c_addr_817' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 7884 [1/1] (3.25ns)   --->   "store i32 %add_ln7_817, i32* %c_addr_817, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7884 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_411 : Operation 7885 [1/2] (3.25ns)   --->   "%a_load_818 = load i32* %a_addr_818, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7885 'load' 'a_load_818' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_411 : Operation 7886 [1/2] (3.25ns)   --->   "%b_load_818 = load i32* %b_addr_818, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7886 'load' 'b_load_818' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_411 : Operation 7887 [1/1] (2.55ns)   --->   "%add_ln7_818 = add nsw i32 %a_load_818, %b_load_818" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7887 'add' 'add_ln7_818' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 7888 [1/2] (3.25ns)   --->   "%a_load_819 = load i32* %a_addr_819, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7888 'load' 'a_load_819' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_411 : Operation 7889 [1/2] (3.25ns)   --->   "%b_load_819 = load i32* %b_addr_819, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7889 'load' 'b_load_819' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_411 : Operation 7890 [1/1] (2.55ns)   --->   "%add_ln7_819 = add nsw i32 %a_load_819, %b_load_819" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7890 'add' 'add_ln7_819' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 7891 [1/1] (0.00ns)   --->   "%a_addr_820 = getelementptr [1024 x i32]* %a, i64 0, i64 820" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7891 'getelementptr' 'a_addr_820' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 7892 [2/2] (3.25ns)   --->   "%a_load_820 = load i32* %a_addr_820, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7892 'load' 'a_load_820' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_411 : Operation 7893 [1/1] (0.00ns)   --->   "%b_addr_820 = getelementptr [1024 x i32]* %b, i64 0, i64 820" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7893 'getelementptr' 'b_addr_820' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 7894 [2/2] (3.25ns)   --->   "%b_load_820 = load i32* %b_addr_820, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7894 'load' 'b_load_820' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_411 : Operation 7895 [1/1] (0.00ns)   --->   "%a_addr_821 = getelementptr [1024 x i32]* %a, i64 0, i64 821" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7895 'getelementptr' 'a_addr_821' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 7896 [2/2] (3.25ns)   --->   "%a_load_821 = load i32* %a_addr_821, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7896 'load' 'a_load_821' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_411 : Operation 7897 [1/1] (0.00ns)   --->   "%b_addr_821 = getelementptr [1024 x i32]* %b, i64 0, i64 821" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7897 'getelementptr' 'b_addr_821' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 7898 [2/2] (3.25ns)   --->   "%b_load_821 = load i32* %b_addr_821, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7898 'load' 'b_load_821' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 412 <SV = 411> <Delay = 5.80>
ST_412 : Operation 7899 [1/1] (0.00ns)   --->   "%c_addr_818 = getelementptr [1024 x i32]* %c, i64 0, i64 818" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7899 'getelementptr' 'c_addr_818' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 7900 [1/1] (3.25ns)   --->   "store i32 %add_ln7_818, i32* %c_addr_818, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7900 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_412 : Operation 7901 [1/1] (0.00ns)   --->   "%c_addr_819 = getelementptr [1024 x i32]* %c, i64 0, i64 819" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7901 'getelementptr' 'c_addr_819' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 7902 [1/1] (3.25ns)   --->   "store i32 %add_ln7_819, i32* %c_addr_819, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7902 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_412 : Operation 7903 [1/2] (3.25ns)   --->   "%a_load_820 = load i32* %a_addr_820, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7903 'load' 'a_load_820' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_412 : Operation 7904 [1/2] (3.25ns)   --->   "%b_load_820 = load i32* %b_addr_820, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7904 'load' 'b_load_820' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_412 : Operation 7905 [1/1] (2.55ns)   --->   "%add_ln7_820 = add nsw i32 %a_load_820, %b_load_820" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7905 'add' 'add_ln7_820' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 7906 [1/2] (3.25ns)   --->   "%a_load_821 = load i32* %a_addr_821, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7906 'load' 'a_load_821' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_412 : Operation 7907 [1/2] (3.25ns)   --->   "%b_load_821 = load i32* %b_addr_821, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7907 'load' 'b_load_821' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_412 : Operation 7908 [1/1] (2.55ns)   --->   "%add_ln7_821 = add nsw i32 %a_load_821, %b_load_821" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7908 'add' 'add_ln7_821' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 7909 [1/1] (0.00ns)   --->   "%a_addr_822 = getelementptr [1024 x i32]* %a, i64 0, i64 822" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7909 'getelementptr' 'a_addr_822' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 7910 [2/2] (3.25ns)   --->   "%a_load_822 = load i32* %a_addr_822, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7910 'load' 'a_load_822' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_412 : Operation 7911 [1/1] (0.00ns)   --->   "%b_addr_822 = getelementptr [1024 x i32]* %b, i64 0, i64 822" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7911 'getelementptr' 'b_addr_822' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 7912 [2/2] (3.25ns)   --->   "%b_load_822 = load i32* %b_addr_822, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7912 'load' 'b_load_822' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_412 : Operation 7913 [1/1] (0.00ns)   --->   "%a_addr_823 = getelementptr [1024 x i32]* %a, i64 0, i64 823" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7913 'getelementptr' 'a_addr_823' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 7914 [2/2] (3.25ns)   --->   "%a_load_823 = load i32* %a_addr_823, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7914 'load' 'a_load_823' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_412 : Operation 7915 [1/1] (0.00ns)   --->   "%b_addr_823 = getelementptr [1024 x i32]* %b, i64 0, i64 823" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7915 'getelementptr' 'b_addr_823' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 7916 [2/2] (3.25ns)   --->   "%b_load_823 = load i32* %b_addr_823, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7916 'load' 'b_load_823' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 413 <SV = 412> <Delay = 5.80>
ST_413 : Operation 7917 [1/1] (0.00ns)   --->   "%c_addr_820 = getelementptr [1024 x i32]* %c, i64 0, i64 820" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7917 'getelementptr' 'c_addr_820' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 7918 [1/1] (3.25ns)   --->   "store i32 %add_ln7_820, i32* %c_addr_820, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7918 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_413 : Operation 7919 [1/1] (0.00ns)   --->   "%c_addr_821 = getelementptr [1024 x i32]* %c, i64 0, i64 821" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7919 'getelementptr' 'c_addr_821' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 7920 [1/1] (3.25ns)   --->   "store i32 %add_ln7_821, i32* %c_addr_821, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7920 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_413 : Operation 7921 [1/2] (3.25ns)   --->   "%a_load_822 = load i32* %a_addr_822, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7921 'load' 'a_load_822' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_413 : Operation 7922 [1/2] (3.25ns)   --->   "%b_load_822 = load i32* %b_addr_822, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7922 'load' 'b_load_822' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_413 : Operation 7923 [1/1] (2.55ns)   --->   "%add_ln7_822 = add nsw i32 %a_load_822, %b_load_822" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7923 'add' 'add_ln7_822' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 7924 [1/2] (3.25ns)   --->   "%a_load_823 = load i32* %a_addr_823, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7924 'load' 'a_load_823' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_413 : Operation 7925 [1/2] (3.25ns)   --->   "%b_load_823 = load i32* %b_addr_823, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7925 'load' 'b_load_823' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_413 : Operation 7926 [1/1] (2.55ns)   --->   "%add_ln7_823 = add nsw i32 %a_load_823, %b_load_823" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7926 'add' 'add_ln7_823' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 7927 [1/1] (0.00ns)   --->   "%a_addr_824 = getelementptr [1024 x i32]* %a, i64 0, i64 824" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7927 'getelementptr' 'a_addr_824' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 7928 [2/2] (3.25ns)   --->   "%a_load_824 = load i32* %a_addr_824, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7928 'load' 'a_load_824' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_413 : Operation 7929 [1/1] (0.00ns)   --->   "%b_addr_824 = getelementptr [1024 x i32]* %b, i64 0, i64 824" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7929 'getelementptr' 'b_addr_824' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 7930 [2/2] (3.25ns)   --->   "%b_load_824 = load i32* %b_addr_824, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7930 'load' 'b_load_824' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_413 : Operation 7931 [1/1] (0.00ns)   --->   "%a_addr_825 = getelementptr [1024 x i32]* %a, i64 0, i64 825" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7931 'getelementptr' 'a_addr_825' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 7932 [2/2] (3.25ns)   --->   "%a_load_825 = load i32* %a_addr_825, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7932 'load' 'a_load_825' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_413 : Operation 7933 [1/1] (0.00ns)   --->   "%b_addr_825 = getelementptr [1024 x i32]* %b, i64 0, i64 825" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7933 'getelementptr' 'b_addr_825' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 7934 [2/2] (3.25ns)   --->   "%b_load_825 = load i32* %b_addr_825, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7934 'load' 'b_load_825' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 414 <SV = 413> <Delay = 5.80>
ST_414 : Operation 7935 [1/1] (0.00ns)   --->   "%c_addr_822 = getelementptr [1024 x i32]* %c, i64 0, i64 822" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7935 'getelementptr' 'c_addr_822' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 7936 [1/1] (3.25ns)   --->   "store i32 %add_ln7_822, i32* %c_addr_822, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7936 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_414 : Operation 7937 [1/1] (0.00ns)   --->   "%c_addr_823 = getelementptr [1024 x i32]* %c, i64 0, i64 823" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7937 'getelementptr' 'c_addr_823' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 7938 [1/1] (3.25ns)   --->   "store i32 %add_ln7_823, i32* %c_addr_823, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7938 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_414 : Operation 7939 [1/2] (3.25ns)   --->   "%a_load_824 = load i32* %a_addr_824, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7939 'load' 'a_load_824' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_414 : Operation 7940 [1/2] (3.25ns)   --->   "%b_load_824 = load i32* %b_addr_824, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7940 'load' 'b_load_824' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_414 : Operation 7941 [1/1] (2.55ns)   --->   "%add_ln7_824 = add nsw i32 %a_load_824, %b_load_824" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7941 'add' 'add_ln7_824' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 7942 [1/2] (3.25ns)   --->   "%a_load_825 = load i32* %a_addr_825, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7942 'load' 'a_load_825' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_414 : Operation 7943 [1/2] (3.25ns)   --->   "%b_load_825 = load i32* %b_addr_825, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7943 'load' 'b_load_825' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_414 : Operation 7944 [1/1] (2.55ns)   --->   "%add_ln7_825 = add nsw i32 %a_load_825, %b_load_825" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7944 'add' 'add_ln7_825' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 7945 [1/1] (0.00ns)   --->   "%a_addr_826 = getelementptr [1024 x i32]* %a, i64 0, i64 826" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7945 'getelementptr' 'a_addr_826' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 7946 [2/2] (3.25ns)   --->   "%a_load_826 = load i32* %a_addr_826, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7946 'load' 'a_load_826' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_414 : Operation 7947 [1/1] (0.00ns)   --->   "%b_addr_826 = getelementptr [1024 x i32]* %b, i64 0, i64 826" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7947 'getelementptr' 'b_addr_826' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 7948 [2/2] (3.25ns)   --->   "%b_load_826 = load i32* %b_addr_826, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7948 'load' 'b_load_826' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_414 : Operation 7949 [1/1] (0.00ns)   --->   "%a_addr_827 = getelementptr [1024 x i32]* %a, i64 0, i64 827" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7949 'getelementptr' 'a_addr_827' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 7950 [2/2] (3.25ns)   --->   "%a_load_827 = load i32* %a_addr_827, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7950 'load' 'a_load_827' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_414 : Operation 7951 [1/1] (0.00ns)   --->   "%b_addr_827 = getelementptr [1024 x i32]* %b, i64 0, i64 827" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7951 'getelementptr' 'b_addr_827' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 7952 [2/2] (3.25ns)   --->   "%b_load_827 = load i32* %b_addr_827, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7952 'load' 'b_load_827' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 415 <SV = 414> <Delay = 5.80>
ST_415 : Operation 7953 [1/1] (0.00ns)   --->   "%c_addr_824 = getelementptr [1024 x i32]* %c, i64 0, i64 824" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7953 'getelementptr' 'c_addr_824' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 7954 [1/1] (3.25ns)   --->   "store i32 %add_ln7_824, i32* %c_addr_824, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7954 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_415 : Operation 7955 [1/1] (0.00ns)   --->   "%c_addr_825 = getelementptr [1024 x i32]* %c, i64 0, i64 825" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7955 'getelementptr' 'c_addr_825' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 7956 [1/1] (3.25ns)   --->   "store i32 %add_ln7_825, i32* %c_addr_825, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7956 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_415 : Operation 7957 [1/2] (3.25ns)   --->   "%a_load_826 = load i32* %a_addr_826, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7957 'load' 'a_load_826' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_415 : Operation 7958 [1/2] (3.25ns)   --->   "%b_load_826 = load i32* %b_addr_826, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7958 'load' 'b_load_826' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_415 : Operation 7959 [1/1] (2.55ns)   --->   "%add_ln7_826 = add nsw i32 %a_load_826, %b_load_826" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7959 'add' 'add_ln7_826' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 7960 [1/2] (3.25ns)   --->   "%a_load_827 = load i32* %a_addr_827, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7960 'load' 'a_load_827' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_415 : Operation 7961 [1/2] (3.25ns)   --->   "%b_load_827 = load i32* %b_addr_827, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7961 'load' 'b_load_827' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_415 : Operation 7962 [1/1] (2.55ns)   --->   "%add_ln7_827 = add nsw i32 %a_load_827, %b_load_827" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7962 'add' 'add_ln7_827' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 7963 [1/1] (0.00ns)   --->   "%a_addr_828 = getelementptr [1024 x i32]* %a, i64 0, i64 828" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7963 'getelementptr' 'a_addr_828' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 7964 [2/2] (3.25ns)   --->   "%a_load_828 = load i32* %a_addr_828, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7964 'load' 'a_load_828' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_415 : Operation 7965 [1/1] (0.00ns)   --->   "%b_addr_828 = getelementptr [1024 x i32]* %b, i64 0, i64 828" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7965 'getelementptr' 'b_addr_828' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 7966 [2/2] (3.25ns)   --->   "%b_load_828 = load i32* %b_addr_828, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7966 'load' 'b_load_828' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_415 : Operation 7967 [1/1] (0.00ns)   --->   "%a_addr_829 = getelementptr [1024 x i32]* %a, i64 0, i64 829" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7967 'getelementptr' 'a_addr_829' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 7968 [2/2] (3.25ns)   --->   "%a_load_829 = load i32* %a_addr_829, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7968 'load' 'a_load_829' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_415 : Operation 7969 [1/1] (0.00ns)   --->   "%b_addr_829 = getelementptr [1024 x i32]* %b, i64 0, i64 829" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7969 'getelementptr' 'b_addr_829' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 7970 [2/2] (3.25ns)   --->   "%b_load_829 = load i32* %b_addr_829, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7970 'load' 'b_load_829' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 416 <SV = 415> <Delay = 5.80>
ST_416 : Operation 7971 [1/1] (0.00ns)   --->   "%c_addr_826 = getelementptr [1024 x i32]* %c, i64 0, i64 826" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7971 'getelementptr' 'c_addr_826' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 7972 [1/1] (3.25ns)   --->   "store i32 %add_ln7_826, i32* %c_addr_826, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7972 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_416 : Operation 7973 [1/1] (0.00ns)   --->   "%c_addr_827 = getelementptr [1024 x i32]* %c, i64 0, i64 827" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7973 'getelementptr' 'c_addr_827' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 7974 [1/1] (3.25ns)   --->   "store i32 %add_ln7_827, i32* %c_addr_827, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7974 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_416 : Operation 7975 [1/2] (3.25ns)   --->   "%a_load_828 = load i32* %a_addr_828, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7975 'load' 'a_load_828' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_416 : Operation 7976 [1/2] (3.25ns)   --->   "%b_load_828 = load i32* %b_addr_828, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7976 'load' 'b_load_828' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_416 : Operation 7977 [1/1] (2.55ns)   --->   "%add_ln7_828 = add nsw i32 %a_load_828, %b_load_828" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7977 'add' 'add_ln7_828' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 7978 [1/2] (3.25ns)   --->   "%a_load_829 = load i32* %a_addr_829, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7978 'load' 'a_load_829' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_416 : Operation 7979 [1/2] (3.25ns)   --->   "%b_load_829 = load i32* %b_addr_829, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7979 'load' 'b_load_829' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_416 : Operation 7980 [1/1] (2.55ns)   --->   "%add_ln7_829 = add nsw i32 %a_load_829, %b_load_829" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7980 'add' 'add_ln7_829' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 7981 [1/1] (0.00ns)   --->   "%a_addr_830 = getelementptr [1024 x i32]* %a, i64 0, i64 830" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7981 'getelementptr' 'a_addr_830' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 7982 [2/2] (3.25ns)   --->   "%a_load_830 = load i32* %a_addr_830, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7982 'load' 'a_load_830' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_416 : Operation 7983 [1/1] (0.00ns)   --->   "%b_addr_830 = getelementptr [1024 x i32]* %b, i64 0, i64 830" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7983 'getelementptr' 'b_addr_830' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 7984 [2/2] (3.25ns)   --->   "%b_load_830 = load i32* %b_addr_830, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7984 'load' 'b_load_830' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_416 : Operation 7985 [1/1] (0.00ns)   --->   "%a_addr_831 = getelementptr [1024 x i32]* %a, i64 0, i64 831" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7985 'getelementptr' 'a_addr_831' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 7986 [2/2] (3.25ns)   --->   "%a_load_831 = load i32* %a_addr_831, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7986 'load' 'a_load_831' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_416 : Operation 7987 [1/1] (0.00ns)   --->   "%b_addr_831 = getelementptr [1024 x i32]* %b, i64 0, i64 831" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7987 'getelementptr' 'b_addr_831' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 7988 [2/2] (3.25ns)   --->   "%b_load_831 = load i32* %b_addr_831, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7988 'load' 'b_load_831' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 417 <SV = 416> <Delay = 5.80>
ST_417 : Operation 7989 [1/1] (0.00ns)   --->   "%c_addr_828 = getelementptr [1024 x i32]* %c, i64 0, i64 828" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7989 'getelementptr' 'c_addr_828' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 7990 [1/1] (3.25ns)   --->   "store i32 %add_ln7_828, i32* %c_addr_828, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7990 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_417 : Operation 7991 [1/1] (0.00ns)   --->   "%c_addr_829 = getelementptr [1024 x i32]* %c, i64 0, i64 829" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7991 'getelementptr' 'c_addr_829' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 7992 [1/1] (3.25ns)   --->   "store i32 %add_ln7_829, i32* %c_addr_829, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7992 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_417 : Operation 7993 [1/2] (3.25ns)   --->   "%a_load_830 = load i32* %a_addr_830, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7993 'load' 'a_load_830' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_417 : Operation 7994 [1/2] (3.25ns)   --->   "%b_load_830 = load i32* %b_addr_830, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7994 'load' 'b_load_830' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_417 : Operation 7995 [1/1] (2.55ns)   --->   "%add_ln7_830 = add nsw i32 %a_load_830, %b_load_830" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7995 'add' 'add_ln7_830' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 7996 [1/2] (3.25ns)   --->   "%a_load_831 = load i32* %a_addr_831, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7996 'load' 'a_load_831' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_417 : Operation 7997 [1/2] (3.25ns)   --->   "%b_load_831 = load i32* %b_addr_831, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7997 'load' 'b_load_831' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_417 : Operation 7998 [1/1] (2.55ns)   --->   "%add_ln7_831 = add nsw i32 %a_load_831, %b_load_831" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7998 'add' 'add_ln7_831' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 7999 [1/1] (0.00ns)   --->   "%a_addr_832 = getelementptr [1024 x i32]* %a, i64 0, i64 832" [vivado_hls_examples/array_addition.c:7]   --->   Operation 7999 'getelementptr' 'a_addr_832' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 8000 [2/2] (3.25ns)   --->   "%a_load_832 = load i32* %a_addr_832, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8000 'load' 'a_load_832' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_417 : Operation 8001 [1/1] (0.00ns)   --->   "%b_addr_832 = getelementptr [1024 x i32]* %b, i64 0, i64 832" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8001 'getelementptr' 'b_addr_832' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 8002 [2/2] (3.25ns)   --->   "%b_load_832 = load i32* %b_addr_832, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8002 'load' 'b_load_832' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_417 : Operation 8003 [1/1] (0.00ns)   --->   "%a_addr_833 = getelementptr [1024 x i32]* %a, i64 0, i64 833" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8003 'getelementptr' 'a_addr_833' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 8004 [2/2] (3.25ns)   --->   "%a_load_833 = load i32* %a_addr_833, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8004 'load' 'a_load_833' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_417 : Operation 8005 [1/1] (0.00ns)   --->   "%b_addr_833 = getelementptr [1024 x i32]* %b, i64 0, i64 833" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8005 'getelementptr' 'b_addr_833' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 8006 [2/2] (3.25ns)   --->   "%b_load_833 = load i32* %b_addr_833, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8006 'load' 'b_load_833' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 418 <SV = 417> <Delay = 5.80>
ST_418 : Operation 8007 [1/1] (0.00ns)   --->   "%c_addr_830 = getelementptr [1024 x i32]* %c, i64 0, i64 830" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8007 'getelementptr' 'c_addr_830' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 8008 [1/1] (3.25ns)   --->   "store i32 %add_ln7_830, i32* %c_addr_830, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8008 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_418 : Operation 8009 [1/1] (0.00ns)   --->   "%c_addr_831 = getelementptr [1024 x i32]* %c, i64 0, i64 831" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8009 'getelementptr' 'c_addr_831' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 8010 [1/1] (3.25ns)   --->   "store i32 %add_ln7_831, i32* %c_addr_831, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8010 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_418 : Operation 8011 [1/2] (3.25ns)   --->   "%a_load_832 = load i32* %a_addr_832, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8011 'load' 'a_load_832' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_418 : Operation 8012 [1/2] (3.25ns)   --->   "%b_load_832 = load i32* %b_addr_832, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8012 'load' 'b_load_832' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_418 : Operation 8013 [1/1] (2.55ns)   --->   "%add_ln7_832 = add nsw i32 %a_load_832, %b_load_832" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8013 'add' 'add_ln7_832' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 8014 [1/2] (3.25ns)   --->   "%a_load_833 = load i32* %a_addr_833, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8014 'load' 'a_load_833' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_418 : Operation 8015 [1/2] (3.25ns)   --->   "%b_load_833 = load i32* %b_addr_833, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8015 'load' 'b_load_833' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_418 : Operation 8016 [1/1] (2.55ns)   --->   "%add_ln7_833 = add nsw i32 %a_load_833, %b_load_833" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8016 'add' 'add_ln7_833' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 8017 [1/1] (0.00ns)   --->   "%a_addr_834 = getelementptr [1024 x i32]* %a, i64 0, i64 834" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8017 'getelementptr' 'a_addr_834' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 8018 [2/2] (3.25ns)   --->   "%a_load_834 = load i32* %a_addr_834, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8018 'load' 'a_load_834' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_418 : Operation 8019 [1/1] (0.00ns)   --->   "%b_addr_834 = getelementptr [1024 x i32]* %b, i64 0, i64 834" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8019 'getelementptr' 'b_addr_834' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 8020 [2/2] (3.25ns)   --->   "%b_load_834 = load i32* %b_addr_834, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8020 'load' 'b_load_834' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_418 : Operation 8021 [1/1] (0.00ns)   --->   "%a_addr_835 = getelementptr [1024 x i32]* %a, i64 0, i64 835" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8021 'getelementptr' 'a_addr_835' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 8022 [2/2] (3.25ns)   --->   "%a_load_835 = load i32* %a_addr_835, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8022 'load' 'a_load_835' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_418 : Operation 8023 [1/1] (0.00ns)   --->   "%b_addr_835 = getelementptr [1024 x i32]* %b, i64 0, i64 835" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8023 'getelementptr' 'b_addr_835' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 8024 [2/2] (3.25ns)   --->   "%b_load_835 = load i32* %b_addr_835, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8024 'load' 'b_load_835' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 419 <SV = 418> <Delay = 5.80>
ST_419 : Operation 8025 [1/1] (0.00ns)   --->   "%c_addr_832 = getelementptr [1024 x i32]* %c, i64 0, i64 832" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8025 'getelementptr' 'c_addr_832' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 8026 [1/1] (3.25ns)   --->   "store i32 %add_ln7_832, i32* %c_addr_832, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8026 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_419 : Operation 8027 [1/1] (0.00ns)   --->   "%c_addr_833 = getelementptr [1024 x i32]* %c, i64 0, i64 833" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8027 'getelementptr' 'c_addr_833' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 8028 [1/1] (3.25ns)   --->   "store i32 %add_ln7_833, i32* %c_addr_833, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8028 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_419 : Operation 8029 [1/2] (3.25ns)   --->   "%a_load_834 = load i32* %a_addr_834, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8029 'load' 'a_load_834' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_419 : Operation 8030 [1/2] (3.25ns)   --->   "%b_load_834 = load i32* %b_addr_834, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8030 'load' 'b_load_834' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_419 : Operation 8031 [1/1] (2.55ns)   --->   "%add_ln7_834 = add nsw i32 %a_load_834, %b_load_834" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8031 'add' 'add_ln7_834' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 8032 [1/2] (3.25ns)   --->   "%a_load_835 = load i32* %a_addr_835, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8032 'load' 'a_load_835' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_419 : Operation 8033 [1/2] (3.25ns)   --->   "%b_load_835 = load i32* %b_addr_835, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8033 'load' 'b_load_835' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_419 : Operation 8034 [1/1] (2.55ns)   --->   "%add_ln7_835 = add nsw i32 %a_load_835, %b_load_835" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8034 'add' 'add_ln7_835' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 8035 [1/1] (0.00ns)   --->   "%a_addr_836 = getelementptr [1024 x i32]* %a, i64 0, i64 836" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8035 'getelementptr' 'a_addr_836' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 8036 [2/2] (3.25ns)   --->   "%a_load_836 = load i32* %a_addr_836, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8036 'load' 'a_load_836' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_419 : Operation 8037 [1/1] (0.00ns)   --->   "%b_addr_836 = getelementptr [1024 x i32]* %b, i64 0, i64 836" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8037 'getelementptr' 'b_addr_836' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 8038 [2/2] (3.25ns)   --->   "%b_load_836 = load i32* %b_addr_836, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8038 'load' 'b_load_836' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_419 : Operation 8039 [1/1] (0.00ns)   --->   "%a_addr_837 = getelementptr [1024 x i32]* %a, i64 0, i64 837" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8039 'getelementptr' 'a_addr_837' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 8040 [2/2] (3.25ns)   --->   "%a_load_837 = load i32* %a_addr_837, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8040 'load' 'a_load_837' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_419 : Operation 8041 [1/1] (0.00ns)   --->   "%b_addr_837 = getelementptr [1024 x i32]* %b, i64 0, i64 837" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8041 'getelementptr' 'b_addr_837' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 8042 [2/2] (3.25ns)   --->   "%b_load_837 = load i32* %b_addr_837, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8042 'load' 'b_load_837' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 420 <SV = 419> <Delay = 5.80>
ST_420 : Operation 8043 [1/1] (0.00ns)   --->   "%c_addr_834 = getelementptr [1024 x i32]* %c, i64 0, i64 834" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8043 'getelementptr' 'c_addr_834' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 8044 [1/1] (3.25ns)   --->   "store i32 %add_ln7_834, i32* %c_addr_834, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8044 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_420 : Operation 8045 [1/1] (0.00ns)   --->   "%c_addr_835 = getelementptr [1024 x i32]* %c, i64 0, i64 835" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8045 'getelementptr' 'c_addr_835' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 8046 [1/1] (3.25ns)   --->   "store i32 %add_ln7_835, i32* %c_addr_835, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8046 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_420 : Operation 8047 [1/2] (3.25ns)   --->   "%a_load_836 = load i32* %a_addr_836, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8047 'load' 'a_load_836' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_420 : Operation 8048 [1/2] (3.25ns)   --->   "%b_load_836 = load i32* %b_addr_836, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8048 'load' 'b_load_836' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_420 : Operation 8049 [1/1] (2.55ns)   --->   "%add_ln7_836 = add nsw i32 %a_load_836, %b_load_836" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8049 'add' 'add_ln7_836' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 8050 [1/2] (3.25ns)   --->   "%a_load_837 = load i32* %a_addr_837, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8050 'load' 'a_load_837' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_420 : Operation 8051 [1/2] (3.25ns)   --->   "%b_load_837 = load i32* %b_addr_837, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8051 'load' 'b_load_837' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_420 : Operation 8052 [1/1] (2.55ns)   --->   "%add_ln7_837 = add nsw i32 %a_load_837, %b_load_837" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8052 'add' 'add_ln7_837' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 8053 [1/1] (0.00ns)   --->   "%a_addr_838 = getelementptr [1024 x i32]* %a, i64 0, i64 838" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8053 'getelementptr' 'a_addr_838' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 8054 [2/2] (3.25ns)   --->   "%a_load_838 = load i32* %a_addr_838, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8054 'load' 'a_load_838' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_420 : Operation 8055 [1/1] (0.00ns)   --->   "%b_addr_838 = getelementptr [1024 x i32]* %b, i64 0, i64 838" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8055 'getelementptr' 'b_addr_838' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 8056 [2/2] (3.25ns)   --->   "%b_load_838 = load i32* %b_addr_838, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8056 'load' 'b_load_838' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_420 : Operation 8057 [1/1] (0.00ns)   --->   "%a_addr_839 = getelementptr [1024 x i32]* %a, i64 0, i64 839" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8057 'getelementptr' 'a_addr_839' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 8058 [2/2] (3.25ns)   --->   "%a_load_839 = load i32* %a_addr_839, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8058 'load' 'a_load_839' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_420 : Operation 8059 [1/1] (0.00ns)   --->   "%b_addr_839 = getelementptr [1024 x i32]* %b, i64 0, i64 839" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8059 'getelementptr' 'b_addr_839' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 8060 [2/2] (3.25ns)   --->   "%b_load_839 = load i32* %b_addr_839, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8060 'load' 'b_load_839' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 421 <SV = 420> <Delay = 5.80>
ST_421 : Operation 8061 [1/1] (0.00ns)   --->   "%c_addr_836 = getelementptr [1024 x i32]* %c, i64 0, i64 836" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8061 'getelementptr' 'c_addr_836' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 8062 [1/1] (3.25ns)   --->   "store i32 %add_ln7_836, i32* %c_addr_836, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8062 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_421 : Operation 8063 [1/1] (0.00ns)   --->   "%c_addr_837 = getelementptr [1024 x i32]* %c, i64 0, i64 837" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8063 'getelementptr' 'c_addr_837' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 8064 [1/1] (3.25ns)   --->   "store i32 %add_ln7_837, i32* %c_addr_837, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8064 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_421 : Operation 8065 [1/2] (3.25ns)   --->   "%a_load_838 = load i32* %a_addr_838, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8065 'load' 'a_load_838' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_421 : Operation 8066 [1/2] (3.25ns)   --->   "%b_load_838 = load i32* %b_addr_838, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8066 'load' 'b_load_838' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_421 : Operation 8067 [1/1] (2.55ns)   --->   "%add_ln7_838 = add nsw i32 %a_load_838, %b_load_838" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8067 'add' 'add_ln7_838' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 8068 [1/2] (3.25ns)   --->   "%a_load_839 = load i32* %a_addr_839, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8068 'load' 'a_load_839' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_421 : Operation 8069 [1/2] (3.25ns)   --->   "%b_load_839 = load i32* %b_addr_839, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8069 'load' 'b_load_839' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_421 : Operation 8070 [1/1] (2.55ns)   --->   "%add_ln7_839 = add nsw i32 %a_load_839, %b_load_839" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8070 'add' 'add_ln7_839' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 8071 [1/1] (0.00ns)   --->   "%a_addr_840 = getelementptr [1024 x i32]* %a, i64 0, i64 840" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8071 'getelementptr' 'a_addr_840' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 8072 [2/2] (3.25ns)   --->   "%a_load_840 = load i32* %a_addr_840, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8072 'load' 'a_load_840' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_421 : Operation 8073 [1/1] (0.00ns)   --->   "%b_addr_840 = getelementptr [1024 x i32]* %b, i64 0, i64 840" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8073 'getelementptr' 'b_addr_840' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 8074 [2/2] (3.25ns)   --->   "%b_load_840 = load i32* %b_addr_840, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8074 'load' 'b_load_840' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_421 : Operation 8075 [1/1] (0.00ns)   --->   "%a_addr_841 = getelementptr [1024 x i32]* %a, i64 0, i64 841" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8075 'getelementptr' 'a_addr_841' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 8076 [2/2] (3.25ns)   --->   "%a_load_841 = load i32* %a_addr_841, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8076 'load' 'a_load_841' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_421 : Operation 8077 [1/1] (0.00ns)   --->   "%b_addr_841 = getelementptr [1024 x i32]* %b, i64 0, i64 841" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8077 'getelementptr' 'b_addr_841' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 8078 [2/2] (3.25ns)   --->   "%b_load_841 = load i32* %b_addr_841, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8078 'load' 'b_load_841' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 422 <SV = 421> <Delay = 5.80>
ST_422 : Operation 8079 [1/1] (0.00ns)   --->   "%c_addr_838 = getelementptr [1024 x i32]* %c, i64 0, i64 838" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8079 'getelementptr' 'c_addr_838' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 8080 [1/1] (3.25ns)   --->   "store i32 %add_ln7_838, i32* %c_addr_838, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8080 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_422 : Operation 8081 [1/1] (0.00ns)   --->   "%c_addr_839 = getelementptr [1024 x i32]* %c, i64 0, i64 839" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8081 'getelementptr' 'c_addr_839' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 8082 [1/1] (3.25ns)   --->   "store i32 %add_ln7_839, i32* %c_addr_839, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8082 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_422 : Operation 8083 [1/2] (3.25ns)   --->   "%a_load_840 = load i32* %a_addr_840, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8083 'load' 'a_load_840' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_422 : Operation 8084 [1/2] (3.25ns)   --->   "%b_load_840 = load i32* %b_addr_840, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8084 'load' 'b_load_840' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_422 : Operation 8085 [1/1] (2.55ns)   --->   "%add_ln7_840 = add nsw i32 %a_load_840, %b_load_840" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8085 'add' 'add_ln7_840' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 8086 [1/2] (3.25ns)   --->   "%a_load_841 = load i32* %a_addr_841, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8086 'load' 'a_load_841' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_422 : Operation 8087 [1/2] (3.25ns)   --->   "%b_load_841 = load i32* %b_addr_841, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8087 'load' 'b_load_841' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_422 : Operation 8088 [1/1] (2.55ns)   --->   "%add_ln7_841 = add nsw i32 %a_load_841, %b_load_841" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8088 'add' 'add_ln7_841' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 8089 [1/1] (0.00ns)   --->   "%a_addr_842 = getelementptr [1024 x i32]* %a, i64 0, i64 842" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8089 'getelementptr' 'a_addr_842' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 8090 [2/2] (3.25ns)   --->   "%a_load_842 = load i32* %a_addr_842, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8090 'load' 'a_load_842' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_422 : Operation 8091 [1/1] (0.00ns)   --->   "%b_addr_842 = getelementptr [1024 x i32]* %b, i64 0, i64 842" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8091 'getelementptr' 'b_addr_842' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 8092 [2/2] (3.25ns)   --->   "%b_load_842 = load i32* %b_addr_842, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8092 'load' 'b_load_842' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_422 : Operation 8093 [1/1] (0.00ns)   --->   "%a_addr_843 = getelementptr [1024 x i32]* %a, i64 0, i64 843" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8093 'getelementptr' 'a_addr_843' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 8094 [2/2] (3.25ns)   --->   "%a_load_843 = load i32* %a_addr_843, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8094 'load' 'a_load_843' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_422 : Operation 8095 [1/1] (0.00ns)   --->   "%b_addr_843 = getelementptr [1024 x i32]* %b, i64 0, i64 843" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8095 'getelementptr' 'b_addr_843' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 8096 [2/2] (3.25ns)   --->   "%b_load_843 = load i32* %b_addr_843, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8096 'load' 'b_load_843' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 423 <SV = 422> <Delay = 5.80>
ST_423 : Operation 8097 [1/1] (0.00ns)   --->   "%c_addr_840 = getelementptr [1024 x i32]* %c, i64 0, i64 840" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8097 'getelementptr' 'c_addr_840' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 8098 [1/1] (3.25ns)   --->   "store i32 %add_ln7_840, i32* %c_addr_840, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8098 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_423 : Operation 8099 [1/1] (0.00ns)   --->   "%c_addr_841 = getelementptr [1024 x i32]* %c, i64 0, i64 841" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8099 'getelementptr' 'c_addr_841' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 8100 [1/1] (3.25ns)   --->   "store i32 %add_ln7_841, i32* %c_addr_841, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8100 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_423 : Operation 8101 [1/2] (3.25ns)   --->   "%a_load_842 = load i32* %a_addr_842, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8101 'load' 'a_load_842' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_423 : Operation 8102 [1/2] (3.25ns)   --->   "%b_load_842 = load i32* %b_addr_842, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8102 'load' 'b_load_842' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_423 : Operation 8103 [1/1] (2.55ns)   --->   "%add_ln7_842 = add nsw i32 %a_load_842, %b_load_842" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8103 'add' 'add_ln7_842' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 8104 [1/2] (3.25ns)   --->   "%a_load_843 = load i32* %a_addr_843, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8104 'load' 'a_load_843' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_423 : Operation 8105 [1/2] (3.25ns)   --->   "%b_load_843 = load i32* %b_addr_843, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8105 'load' 'b_load_843' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_423 : Operation 8106 [1/1] (2.55ns)   --->   "%add_ln7_843 = add nsw i32 %a_load_843, %b_load_843" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8106 'add' 'add_ln7_843' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 8107 [1/1] (0.00ns)   --->   "%a_addr_844 = getelementptr [1024 x i32]* %a, i64 0, i64 844" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8107 'getelementptr' 'a_addr_844' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 8108 [2/2] (3.25ns)   --->   "%a_load_844 = load i32* %a_addr_844, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8108 'load' 'a_load_844' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_423 : Operation 8109 [1/1] (0.00ns)   --->   "%b_addr_844 = getelementptr [1024 x i32]* %b, i64 0, i64 844" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8109 'getelementptr' 'b_addr_844' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 8110 [2/2] (3.25ns)   --->   "%b_load_844 = load i32* %b_addr_844, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8110 'load' 'b_load_844' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_423 : Operation 8111 [1/1] (0.00ns)   --->   "%a_addr_845 = getelementptr [1024 x i32]* %a, i64 0, i64 845" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8111 'getelementptr' 'a_addr_845' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 8112 [2/2] (3.25ns)   --->   "%a_load_845 = load i32* %a_addr_845, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8112 'load' 'a_load_845' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_423 : Operation 8113 [1/1] (0.00ns)   --->   "%b_addr_845 = getelementptr [1024 x i32]* %b, i64 0, i64 845" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8113 'getelementptr' 'b_addr_845' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 8114 [2/2] (3.25ns)   --->   "%b_load_845 = load i32* %b_addr_845, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8114 'load' 'b_load_845' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 424 <SV = 423> <Delay = 5.80>
ST_424 : Operation 8115 [1/1] (0.00ns)   --->   "%c_addr_842 = getelementptr [1024 x i32]* %c, i64 0, i64 842" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8115 'getelementptr' 'c_addr_842' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 8116 [1/1] (3.25ns)   --->   "store i32 %add_ln7_842, i32* %c_addr_842, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8116 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_424 : Operation 8117 [1/1] (0.00ns)   --->   "%c_addr_843 = getelementptr [1024 x i32]* %c, i64 0, i64 843" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8117 'getelementptr' 'c_addr_843' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 8118 [1/1] (3.25ns)   --->   "store i32 %add_ln7_843, i32* %c_addr_843, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8118 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_424 : Operation 8119 [1/2] (3.25ns)   --->   "%a_load_844 = load i32* %a_addr_844, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8119 'load' 'a_load_844' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_424 : Operation 8120 [1/2] (3.25ns)   --->   "%b_load_844 = load i32* %b_addr_844, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8120 'load' 'b_load_844' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_424 : Operation 8121 [1/1] (2.55ns)   --->   "%add_ln7_844 = add nsw i32 %a_load_844, %b_load_844" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8121 'add' 'add_ln7_844' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 8122 [1/2] (3.25ns)   --->   "%a_load_845 = load i32* %a_addr_845, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8122 'load' 'a_load_845' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_424 : Operation 8123 [1/2] (3.25ns)   --->   "%b_load_845 = load i32* %b_addr_845, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8123 'load' 'b_load_845' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_424 : Operation 8124 [1/1] (2.55ns)   --->   "%add_ln7_845 = add nsw i32 %a_load_845, %b_load_845" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8124 'add' 'add_ln7_845' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 8125 [1/1] (0.00ns)   --->   "%a_addr_846 = getelementptr [1024 x i32]* %a, i64 0, i64 846" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8125 'getelementptr' 'a_addr_846' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 8126 [2/2] (3.25ns)   --->   "%a_load_846 = load i32* %a_addr_846, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8126 'load' 'a_load_846' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_424 : Operation 8127 [1/1] (0.00ns)   --->   "%b_addr_846 = getelementptr [1024 x i32]* %b, i64 0, i64 846" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8127 'getelementptr' 'b_addr_846' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 8128 [2/2] (3.25ns)   --->   "%b_load_846 = load i32* %b_addr_846, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8128 'load' 'b_load_846' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_424 : Operation 8129 [1/1] (0.00ns)   --->   "%a_addr_847 = getelementptr [1024 x i32]* %a, i64 0, i64 847" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8129 'getelementptr' 'a_addr_847' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 8130 [2/2] (3.25ns)   --->   "%a_load_847 = load i32* %a_addr_847, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8130 'load' 'a_load_847' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_424 : Operation 8131 [1/1] (0.00ns)   --->   "%b_addr_847 = getelementptr [1024 x i32]* %b, i64 0, i64 847" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8131 'getelementptr' 'b_addr_847' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 8132 [2/2] (3.25ns)   --->   "%b_load_847 = load i32* %b_addr_847, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8132 'load' 'b_load_847' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 425 <SV = 424> <Delay = 5.80>
ST_425 : Operation 8133 [1/1] (0.00ns)   --->   "%c_addr_844 = getelementptr [1024 x i32]* %c, i64 0, i64 844" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8133 'getelementptr' 'c_addr_844' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 8134 [1/1] (3.25ns)   --->   "store i32 %add_ln7_844, i32* %c_addr_844, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_425 : Operation 8135 [1/1] (0.00ns)   --->   "%c_addr_845 = getelementptr [1024 x i32]* %c, i64 0, i64 845" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8135 'getelementptr' 'c_addr_845' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 8136 [1/1] (3.25ns)   --->   "store i32 %add_ln7_845, i32* %c_addr_845, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_425 : Operation 8137 [1/2] (3.25ns)   --->   "%a_load_846 = load i32* %a_addr_846, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8137 'load' 'a_load_846' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_425 : Operation 8138 [1/2] (3.25ns)   --->   "%b_load_846 = load i32* %b_addr_846, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8138 'load' 'b_load_846' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_425 : Operation 8139 [1/1] (2.55ns)   --->   "%add_ln7_846 = add nsw i32 %a_load_846, %b_load_846" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8139 'add' 'add_ln7_846' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 8140 [1/2] (3.25ns)   --->   "%a_load_847 = load i32* %a_addr_847, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8140 'load' 'a_load_847' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_425 : Operation 8141 [1/2] (3.25ns)   --->   "%b_load_847 = load i32* %b_addr_847, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8141 'load' 'b_load_847' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_425 : Operation 8142 [1/1] (2.55ns)   --->   "%add_ln7_847 = add nsw i32 %a_load_847, %b_load_847" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8142 'add' 'add_ln7_847' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 8143 [1/1] (0.00ns)   --->   "%a_addr_848 = getelementptr [1024 x i32]* %a, i64 0, i64 848" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8143 'getelementptr' 'a_addr_848' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 8144 [2/2] (3.25ns)   --->   "%a_load_848 = load i32* %a_addr_848, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8144 'load' 'a_load_848' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_425 : Operation 8145 [1/1] (0.00ns)   --->   "%b_addr_848 = getelementptr [1024 x i32]* %b, i64 0, i64 848" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8145 'getelementptr' 'b_addr_848' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 8146 [2/2] (3.25ns)   --->   "%b_load_848 = load i32* %b_addr_848, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8146 'load' 'b_load_848' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_425 : Operation 8147 [1/1] (0.00ns)   --->   "%a_addr_849 = getelementptr [1024 x i32]* %a, i64 0, i64 849" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8147 'getelementptr' 'a_addr_849' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 8148 [2/2] (3.25ns)   --->   "%a_load_849 = load i32* %a_addr_849, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8148 'load' 'a_load_849' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_425 : Operation 8149 [1/1] (0.00ns)   --->   "%b_addr_849 = getelementptr [1024 x i32]* %b, i64 0, i64 849" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8149 'getelementptr' 'b_addr_849' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 8150 [2/2] (3.25ns)   --->   "%b_load_849 = load i32* %b_addr_849, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8150 'load' 'b_load_849' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 426 <SV = 425> <Delay = 5.80>
ST_426 : Operation 8151 [1/1] (0.00ns)   --->   "%c_addr_846 = getelementptr [1024 x i32]* %c, i64 0, i64 846" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8151 'getelementptr' 'c_addr_846' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 8152 [1/1] (3.25ns)   --->   "store i32 %add_ln7_846, i32* %c_addr_846, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8152 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_426 : Operation 8153 [1/1] (0.00ns)   --->   "%c_addr_847 = getelementptr [1024 x i32]* %c, i64 0, i64 847" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8153 'getelementptr' 'c_addr_847' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 8154 [1/1] (3.25ns)   --->   "store i32 %add_ln7_847, i32* %c_addr_847, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8154 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_426 : Operation 8155 [1/2] (3.25ns)   --->   "%a_load_848 = load i32* %a_addr_848, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8155 'load' 'a_load_848' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_426 : Operation 8156 [1/2] (3.25ns)   --->   "%b_load_848 = load i32* %b_addr_848, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8156 'load' 'b_load_848' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_426 : Operation 8157 [1/1] (2.55ns)   --->   "%add_ln7_848 = add nsw i32 %a_load_848, %b_load_848" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8157 'add' 'add_ln7_848' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 8158 [1/2] (3.25ns)   --->   "%a_load_849 = load i32* %a_addr_849, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8158 'load' 'a_load_849' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_426 : Operation 8159 [1/2] (3.25ns)   --->   "%b_load_849 = load i32* %b_addr_849, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8159 'load' 'b_load_849' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_426 : Operation 8160 [1/1] (2.55ns)   --->   "%add_ln7_849 = add nsw i32 %a_load_849, %b_load_849" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8160 'add' 'add_ln7_849' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 8161 [1/1] (0.00ns)   --->   "%a_addr_850 = getelementptr [1024 x i32]* %a, i64 0, i64 850" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8161 'getelementptr' 'a_addr_850' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 8162 [2/2] (3.25ns)   --->   "%a_load_850 = load i32* %a_addr_850, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8162 'load' 'a_load_850' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_426 : Operation 8163 [1/1] (0.00ns)   --->   "%b_addr_850 = getelementptr [1024 x i32]* %b, i64 0, i64 850" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8163 'getelementptr' 'b_addr_850' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 8164 [2/2] (3.25ns)   --->   "%b_load_850 = load i32* %b_addr_850, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8164 'load' 'b_load_850' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_426 : Operation 8165 [1/1] (0.00ns)   --->   "%a_addr_851 = getelementptr [1024 x i32]* %a, i64 0, i64 851" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8165 'getelementptr' 'a_addr_851' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 8166 [2/2] (3.25ns)   --->   "%a_load_851 = load i32* %a_addr_851, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8166 'load' 'a_load_851' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_426 : Operation 8167 [1/1] (0.00ns)   --->   "%b_addr_851 = getelementptr [1024 x i32]* %b, i64 0, i64 851" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8167 'getelementptr' 'b_addr_851' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 8168 [2/2] (3.25ns)   --->   "%b_load_851 = load i32* %b_addr_851, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8168 'load' 'b_load_851' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 427 <SV = 426> <Delay = 5.80>
ST_427 : Operation 8169 [1/1] (0.00ns)   --->   "%c_addr_848 = getelementptr [1024 x i32]* %c, i64 0, i64 848" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8169 'getelementptr' 'c_addr_848' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 8170 [1/1] (3.25ns)   --->   "store i32 %add_ln7_848, i32* %c_addr_848, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8170 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_427 : Operation 8171 [1/1] (0.00ns)   --->   "%c_addr_849 = getelementptr [1024 x i32]* %c, i64 0, i64 849" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8171 'getelementptr' 'c_addr_849' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 8172 [1/1] (3.25ns)   --->   "store i32 %add_ln7_849, i32* %c_addr_849, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8172 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_427 : Operation 8173 [1/2] (3.25ns)   --->   "%a_load_850 = load i32* %a_addr_850, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8173 'load' 'a_load_850' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_427 : Operation 8174 [1/2] (3.25ns)   --->   "%b_load_850 = load i32* %b_addr_850, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8174 'load' 'b_load_850' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_427 : Operation 8175 [1/1] (2.55ns)   --->   "%add_ln7_850 = add nsw i32 %a_load_850, %b_load_850" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8175 'add' 'add_ln7_850' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 8176 [1/2] (3.25ns)   --->   "%a_load_851 = load i32* %a_addr_851, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8176 'load' 'a_load_851' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_427 : Operation 8177 [1/2] (3.25ns)   --->   "%b_load_851 = load i32* %b_addr_851, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8177 'load' 'b_load_851' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_427 : Operation 8178 [1/1] (2.55ns)   --->   "%add_ln7_851 = add nsw i32 %a_load_851, %b_load_851" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8178 'add' 'add_ln7_851' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 8179 [1/1] (0.00ns)   --->   "%a_addr_852 = getelementptr [1024 x i32]* %a, i64 0, i64 852" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8179 'getelementptr' 'a_addr_852' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 8180 [2/2] (3.25ns)   --->   "%a_load_852 = load i32* %a_addr_852, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8180 'load' 'a_load_852' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_427 : Operation 8181 [1/1] (0.00ns)   --->   "%b_addr_852 = getelementptr [1024 x i32]* %b, i64 0, i64 852" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8181 'getelementptr' 'b_addr_852' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 8182 [2/2] (3.25ns)   --->   "%b_load_852 = load i32* %b_addr_852, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8182 'load' 'b_load_852' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_427 : Operation 8183 [1/1] (0.00ns)   --->   "%a_addr_853 = getelementptr [1024 x i32]* %a, i64 0, i64 853" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8183 'getelementptr' 'a_addr_853' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 8184 [2/2] (3.25ns)   --->   "%a_load_853 = load i32* %a_addr_853, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8184 'load' 'a_load_853' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_427 : Operation 8185 [1/1] (0.00ns)   --->   "%b_addr_853 = getelementptr [1024 x i32]* %b, i64 0, i64 853" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8185 'getelementptr' 'b_addr_853' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 8186 [2/2] (3.25ns)   --->   "%b_load_853 = load i32* %b_addr_853, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8186 'load' 'b_load_853' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 428 <SV = 427> <Delay = 5.80>
ST_428 : Operation 8187 [1/1] (0.00ns)   --->   "%c_addr_850 = getelementptr [1024 x i32]* %c, i64 0, i64 850" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8187 'getelementptr' 'c_addr_850' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 8188 [1/1] (3.25ns)   --->   "store i32 %add_ln7_850, i32* %c_addr_850, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8188 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_428 : Operation 8189 [1/1] (0.00ns)   --->   "%c_addr_851 = getelementptr [1024 x i32]* %c, i64 0, i64 851" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8189 'getelementptr' 'c_addr_851' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 8190 [1/1] (3.25ns)   --->   "store i32 %add_ln7_851, i32* %c_addr_851, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8190 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_428 : Operation 8191 [1/2] (3.25ns)   --->   "%a_load_852 = load i32* %a_addr_852, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8191 'load' 'a_load_852' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_428 : Operation 8192 [1/2] (3.25ns)   --->   "%b_load_852 = load i32* %b_addr_852, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8192 'load' 'b_load_852' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_428 : Operation 8193 [1/1] (2.55ns)   --->   "%add_ln7_852 = add nsw i32 %a_load_852, %b_load_852" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8193 'add' 'add_ln7_852' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 8194 [1/2] (3.25ns)   --->   "%a_load_853 = load i32* %a_addr_853, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8194 'load' 'a_load_853' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_428 : Operation 8195 [1/2] (3.25ns)   --->   "%b_load_853 = load i32* %b_addr_853, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8195 'load' 'b_load_853' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_428 : Operation 8196 [1/1] (2.55ns)   --->   "%add_ln7_853 = add nsw i32 %a_load_853, %b_load_853" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8196 'add' 'add_ln7_853' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 8197 [1/1] (0.00ns)   --->   "%a_addr_854 = getelementptr [1024 x i32]* %a, i64 0, i64 854" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8197 'getelementptr' 'a_addr_854' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 8198 [2/2] (3.25ns)   --->   "%a_load_854 = load i32* %a_addr_854, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8198 'load' 'a_load_854' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_428 : Operation 8199 [1/1] (0.00ns)   --->   "%b_addr_854 = getelementptr [1024 x i32]* %b, i64 0, i64 854" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8199 'getelementptr' 'b_addr_854' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 8200 [2/2] (3.25ns)   --->   "%b_load_854 = load i32* %b_addr_854, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8200 'load' 'b_load_854' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_428 : Operation 8201 [1/1] (0.00ns)   --->   "%a_addr_855 = getelementptr [1024 x i32]* %a, i64 0, i64 855" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8201 'getelementptr' 'a_addr_855' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 8202 [2/2] (3.25ns)   --->   "%a_load_855 = load i32* %a_addr_855, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8202 'load' 'a_load_855' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_428 : Operation 8203 [1/1] (0.00ns)   --->   "%b_addr_855 = getelementptr [1024 x i32]* %b, i64 0, i64 855" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8203 'getelementptr' 'b_addr_855' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 8204 [2/2] (3.25ns)   --->   "%b_load_855 = load i32* %b_addr_855, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8204 'load' 'b_load_855' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 429 <SV = 428> <Delay = 5.80>
ST_429 : Operation 8205 [1/1] (0.00ns)   --->   "%c_addr_852 = getelementptr [1024 x i32]* %c, i64 0, i64 852" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8205 'getelementptr' 'c_addr_852' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 8206 [1/1] (3.25ns)   --->   "store i32 %add_ln7_852, i32* %c_addr_852, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8206 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_429 : Operation 8207 [1/1] (0.00ns)   --->   "%c_addr_853 = getelementptr [1024 x i32]* %c, i64 0, i64 853" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8207 'getelementptr' 'c_addr_853' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 8208 [1/1] (3.25ns)   --->   "store i32 %add_ln7_853, i32* %c_addr_853, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8208 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_429 : Operation 8209 [1/2] (3.25ns)   --->   "%a_load_854 = load i32* %a_addr_854, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8209 'load' 'a_load_854' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_429 : Operation 8210 [1/2] (3.25ns)   --->   "%b_load_854 = load i32* %b_addr_854, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8210 'load' 'b_load_854' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_429 : Operation 8211 [1/1] (2.55ns)   --->   "%add_ln7_854 = add nsw i32 %a_load_854, %b_load_854" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8211 'add' 'add_ln7_854' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 8212 [1/2] (3.25ns)   --->   "%a_load_855 = load i32* %a_addr_855, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8212 'load' 'a_load_855' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_429 : Operation 8213 [1/2] (3.25ns)   --->   "%b_load_855 = load i32* %b_addr_855, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8213 'load' 'b_load_855' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_429 : Operation 8214 [1/1] (2.55ns)   --->   "%add_ln7_855 = add nsw i32 %a_load_855, %b_load_855" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8214 'add' 'add_ln7_855' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 8215 [1/1] (0.00ns)   --->   "%a_addr_856 = getelementptr [1024 x i32]* %a, i64 0, i64 856" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8215 'getelementptr' 'a_addr_856' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 8216 [2/2] (3.25ns)   --->   "%a_load_856 = load i32* %a_addr_856, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8216 'load' 'a_load_856' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_429 : Operation 8217 [1/1] (0.00ns)   --->   "%b_addr_856 = getelementptr [1024 x i32]* %b, i64 0, i64 856" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8217 'getelementptr' 'b_addr_856' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 8218 [2/2] (3.25ns)   --->   "%b_load_856 = load i32* %b_addr_856, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8218 'load' 'b_load_856' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_429 : Operation 8219 [1/1] (0.00ns)   --->   "%a_addr_857 = getelementptr [1024 x i32]* %a, i64 0, i64 857" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8219 'getelementptr' 'a_addr_857' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 8220 [2/2] (3.25ns)   --->   "%a_load_857 = load i32* %a_addr_857, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8220 'load' 'a_load_857' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_429 : Operation 8221 [1/1] (0.00ns)   --->   "%b_addr_857 = getelementptr [1024 x i32]* %b, i64 0, i64 857" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8221 'getelementptr' 'b_addr_857' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 8222 [2/2] (3.25ns)   --->   "%b_load_857 = load i32* %b_addr_857, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8222 'load' 'b_load_857' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 430 <SV = 429> <Delay = 5.80>
ST_430 : Operation 8223 [1/1] (0.00ns)   --->   "%c_addr_854 = getelementptr [1024 x i32]* %c, i64 0, i64 854" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8223 'getelementptr' 'c_addr_854' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 8224 [1/1] (3.25ns)   --->   "store i32 %add_ln7_854, i32* %c_addr_854, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8224 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_430 : Operation 8225 [1/1] (0.00ns)   --->   "%c_addr_855 = getelementptr [1024 x i32]* %c, i64 0, i64 855" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8225 'getelementptr' 'c_addr_855' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 8226 [1/1] (3.25ns)   --->   "store i32 %add_ln7_855, i32* %c_addr_855, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8226 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_430 : Operation 8227 [1/2] (3.25ns)   --->   "%a_load_856 = load i32* %a_addr_856, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8227 'load' 'a_load_856' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_430 : Operation 8228 [1/2] (3.25ns)   --->   "%b_load_856 = load i32* %b_addr_856, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8228 'load' 'b_load_856' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_430 : Operation 8229 [1/1] (2.55ns)   --->   "%add_ln7_856 = add nsw i32 %a_load_856, %b_load_856" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8229 'add' 'add_ln7_856' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 8230 [1/2] (3.25ns)   --->   "%a_load_857 = load i32* %a_addr_857, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8230 'load' 'a_load_857' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_430 : Operation 8231 [1/2] (3.25ns)   --->   "%b_load_857 = load i32* %b_addr_857, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8231 'load' 'b_load_857' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_430 : Operation 8232 [1/1] (2.55ns)   --->   "%add_ln7_857 = add nsw i32 %a_load_857, %b_load_857" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8232 'add' 'add_ln7_857' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 8233 [1/1] (0.00ns)   --->   "%a_addr_858 = getelementptr [1024 x i32]* %a, i64 0, i64 858" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8233 'getelementptr' 'a_addr_858' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 8234 [2/2] (3.25ns)   --->   "%a_load_858 = load i32* %a_addr_858, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8234 'load' 'a_load_858' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_430 : Operation 8235 [1/1] (0.00ns)   --->   "%b_addr_858 = getelementptr [1024 x i32]* %b, i64 0, i64 858" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8235 'getelementptr' 'b_addr_858' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 8236 [2/2] (3.25ns)   --->   "%b_load_858 = load i32* %b_addr_858, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8236 'load' 'b_load_858' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_430 : Operation 8237 [1/1] (0.00ns)   --->   "%a_addr_859 = getelementptr [1024 x i32]* %a, i64 0, i64 859" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8237 'getelementptr' 'a_addr_859' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 8238 [2/2] (3.25ns)   --->   "%a_load_859 = load i32* %a_addr_859, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8238 'load' 'a_load_859' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_430 : Operation 8239 [1/1] (0.00ns)   --->   "%b_addr_859 = getelementptr [1024 x i32]* %b, i64 0, i64 859" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8239 'getelementptr' 'b_addr_859' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 8240 [2/2] (3.25ns)   --->   "%b_load_859 = load i32* %b_addr_859, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8240 'load' 'b_load_859' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 431 <SV = 430> <Delay = 5.80>
ST_431 : Operation 8241 [1/1] (0.00ns)   --->   "%c_addr_856 = getelementptr [1024 x i32]* %c, i64 0, i64 856" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8241 'getelementptr' 'c_addr_856' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 8242 [1/1] (3.25ns)   --->   "store i32 %add_ln7_856, i32* %c_addr_856, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8242 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_431 : Operation 8243 [1/1] (0.00ns)   --->   "%c_addr_857 = getelementptr [1024 x i32]* %c, i64 0, i64 857" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8243 'getelementptr' 'c_addr_857' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 8244 [1/1] (3.25ns)   --->   "store i32 %add_ln7_857, i32* %c_addr_857, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8244 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_431 : Operation 8245 [1/2] (3.25ns)   --->   "%a_load_858 = load i32* %a_addr_858, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8245 'load' 'a_load_858' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_431 : Operation 8246 [1/2] (3.25ns)   --->   "%b_load_858 = load i32* %b_addr_858, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8246 'load' 'b_load_858' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_431 : Operation 8247 [1/1] (2.55ns)   --->   "%add_ln7_858 = add nsw i32 %a_load_858, %b_load_858" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8247 'add' 'add_ln7_858' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_431 : Operation 8248 [1/2] (3.25ns)   --->   "%a_load_859 = load i32* %a_addr_859, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8248 'load' 'a_load_859' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_431 : Operation 8249 [1/2] (3.25ns)   --->   "%b_load_859 = load i32* %b_addr_859, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8249 'load' 'b_load_859' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_431 : Operation 8250 [1/1] (2.55ns)   --->   "%add_ln7_859 = add nsw i32 %a_load_859, %b_load_859" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8250 'add' 'add_ln7_859' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_431 : Operation 8251 [1/1] (0.00ns)   --->   "%a_addr_860 = getelementptr [1024 x i32]* %a, i64 0, i64 860" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8251 'getelementptr' 'a_addr_860' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 8252 [2/2] (3.25ns)   --->   "%a_load_860 = load i32* %a_addr_860, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8252 'load' 'a_load_860' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_431 : Operation 8253 [1/1] (0.00ns)   --->   "%b_addr_860 = getelementptr [1024 x i32]* %b, i64 0, i64 860" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8253 'getelementptr' 'b_addr_860' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 8254 [2/2] (3.25ns)   --->   "%b_load_860 = load i32* %b_addr_860, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8254 'load' 'b_load_860' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_431 : Operation 8255 [1/1] (0.00ns)   --->   "%a_addr_861 = getelementptr [1024 x i32]* %a, i64 0, i64 861" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8255 'getelementptr' 'a_addr_861' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 8256 [2/2] (3.25ns)   --->   "%a_load_861 = load i32* %a_addr_861, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8256 'load' 'a_load_861' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_431 : Operation 8257 [1/1] (0.00ns)   --->   "%b_addr_861 = getelementptr [1024 x i32]* %b, i64 0, i64 861" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8257 'getelementptr' 'b_addr_861' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 8258 [2/2] (3.25ns)   --->   "%b_load_861 = load i32* %b_addr_861, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8258 'load' 'b_load_861' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 432 <SV = 431> <Delay = 5.80>
ST_432 : Operation 8259 [1/1] (0.00ns)   --->   "%c_addr_858 = getelementptr [1024 x i32]* %c, i64 0, i64 858" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8259 'getelementptr' 'c_addr_858' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 8260 [1/1] (3.25ns)   --->   "store i32 %add_ln7_858, i32* %c_addr_858, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8260 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_432 : Operation 8261 [1/1] (0.00ns)   --->   "%c_addr_859 = getelementptr [1024 x i32]* %c, i64 0, i64 859" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8261 'getelementptr' 'c_addr_859' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 8262 [1/1] (3.25ns)   --->   "store i32 %add_ln7_859, i32* %c_addr_859, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8262 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_432 : Operation 8263 [1/2] (3.25ns)   --->   "%a_load_860 = load i32* %a_addr_860, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8263 'load' 'a_load_860' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_432 : Operation 8264 [1/2] (3.25ns)   --->   "%b_load_860 = load i32* %b_addr_860, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8264 'load' 'b_load_860' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_432 : Operation 8265 [1/1] (2.55ns)   --->   "%add_ln7_860 = add nsw i32 %a_load_860, %b_load_860" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8265 'add' 'add_ln7_860' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_432 : Operation 8266 [1/2] (3.25ns)   --->   "%a_load_861 = load i32* %a_addr_861, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8266 'load' 'a_load_861' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_432 : Operation 8267 [1/2] (3.25ns)   --->   "%b_load_861 = load i32* %b_addr_861, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8267 'load' 'b_load_861' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_432 : Operation 8268 [1/1] (2.55ns)   --->   "%add_ln7_861 = add nsw i32 %a_load_861, %b_load_861" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8268 'add' 'add_ln7_861' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_432 : Operation 8269 [1/1] (0.00ns)   --->   "%a_addr_862 = getelementptr [1024 x i32]* %a, i64 0, i64 862" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8269 'getelementptr' 'a_addr_862' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 8270 [2/2] (3.25ns)   --->   "%a_load_862 = load i32* %a_addr_862, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8270 'load' 'a_load_862' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_432 : Operation 8271 [1/1] (0.00ns)   --->   "%b_addr_862 = getelementptr [1024 x i32]* %b, i64 0, i64 862" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8271 'getelementptr' 'b_addr_862' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 8272 [2/2] (3.25ns)   --->   "%b_load_862 = load i32* %b_addr_862, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8272 'load' 'b_load_862' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_432 : Operation 8273 [1/1] (0.00ns)   --->   "%a_addr_863 = getelementptr [1024 x i32]* %a, i64 0, i64 863" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8273 'getelementptr' 'a_addr_863' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 8274 [2/2] (3.25ns)   --->   "%a_load_863 = load i32* %a_addr_863, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8274 'load' 'a_load_863' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_432 : Operation 8275 [1/1] (0.00ns)   --->   "%b_addr_863 = getelementptr [1024 x i32]* %b, i64 0, i64 863" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8275 'getelementptr' 'b_addr_863' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 8276 [2/2] (3.25ns)   --->   "%b_load_863 = load i32* %b_addr_863, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8276 'load' 'b_load_863' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 433 <SV = 432> <Delay = 5.80>
ST_433 : Operation 8277 [1/1] (0.00ns)   --->   "%c_addr_860 = getelementptr [1024 x i32]* %c, i64 0, i64 860" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8277 'getelementptr' 'c_addr_860' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 8278 [1/1] (3.25ns)   --->   "store i32 %add_ln7_860, i32* %c_addr_860, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8278 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_433 : Operation 8279 [1/1] (0.00ns)   --->   "%c_addr_861 = getelementptr [1024 x i32]* %c, i64 0, i64 861" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8279 'getelementptr' 'c_addr_861' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 8280 [1/1] (3.25ns)   --->   "store i32 %add_ln7_861, i32* %c_addr_861, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8280 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_433 : Operation 8281 [1/2] (3.25ns)   --->   "%a_load_862 = load i32* %a_addr_862, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8281 'load' 'a_load_862' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_433 : Operation 8282 [1/2] (3.25ns)   --->   "%b_load_862 = load i32* %b_addr_862, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8282 'load' 'b_load_862' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_433 : Operation 8283 [1/1] (2.55ns)   --->   "%add_ln7_862 = add nsw i32 %a_load_862, %b_load_862" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8283 'add' 'add_ln7_862' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 8284 [1/2] (3.25ns)   --->   "%a_load_863 = load i32* %a_addr_863, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8284 'load' 'a_load_863' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_433 : Operation 8285 [1/2] (3.25ns)   --->   "%b_load_863 = load i32* %b_addr_863, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8285 'load' 'b_load_863' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_433 : Operation 8286 [1/1] (2.55ns)   --->   "%add_ln7_863 = add nsw i32 %a_load_863, %b_load_863" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8286 'add' 'add_ln7_863' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 8287 [1/1] (0.00ns)   --->   "%a_addr_864 = getelementptr [1024 x i32]* %a, i64 0, i64 864" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8287 'getelementptr' 'a_addr_864' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 8288 [2/2] (3.25ns)   --->   "%a_load_864 = load i32* %a_addr_864, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8288 'load' 'a_load_864' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_433 : Operation 8289 [1/1] (0.00ns)   --->   "%b_addr_864 = getelementptr [1024 x i32]* %b, i64 0, i64 864" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8289 'getelementptr' 'b_addr_864' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 8290 [2/2] (3.25ns)   --->   "%b_load_864 = load i32* %b_addr_864, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8290 'load' 'b_load_864' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_433 : Operation 8291 [1/1] (0.00ns)   --->   "%a_addr_865 = getelementptr [1024 x i32]* %a, i64 0, i64 865" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8291 'getelementptr' 'a_addr_865' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 8292 [2/2] (3.25ns)   --->   "%a_load_865 = load i32* %a_addr_865, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8292 'load' 'a_load_865' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_433 : Operation 8293 [1/1] (0.00ns)   --->   "%b_addr_865 = getelementptr [1024 x i32]* %b, i64 0, i64 865" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8293 'getelementptr' 'b_addr_865' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 8294 [2/2] (3.25ns)   --->   "%b_load_865 = load i32* %b_addr_865, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8294 'load' 'b_load_865' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 434 <SV = 433> <Delay = 5.80>
ST_434 : Operation 8295 [1/1] (0.00ns)   --->   "%c_addr_862 = getelementptr [1024 x i32]* %c, i64 0, i64 862" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8295 'getelementptr' 'c_addr_862' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 8296 [1/1] (3.25ns)   --->   "store i32 %add_ln7_862, i32* %c_addr_862, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8296 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_434 : Operation 8297 [1/1] (0.00ns)   --->   "%c_addr_863 = getelementptr [1024 x i32]* %c, i64 0, i64 863" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8297 'getelementptr' 'c_addr_863' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 8298 [1/1] (3.25ns)   --->   "store i32 %add_ln7_863, i32* %c_addr_863, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8298 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_434 : Operation 8299 [1/2] (3.25ns)   --->   "%a_load_864 = load i32* %a_addr_864, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8299 'load' 'a_load_864' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_434 : Operation 8300 [1/2] (3.25ns)   --->   "%b_load_864 = load i32* %b_addr_864, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8300 'load' 'b_load_864' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_434 : Operation 8301 [1/1] (2.55ns)   --->   "%add_ln7_864 = add nsw i32 %a_load_864, %b_load_864" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8301 'add' 'add_ln7_864' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_434 : Operation 8302 [1/2] (3.25ns)   --->   "%a_load_865 = load i32* %a_addr_865, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8302 'load' 'a_load_865' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_434 : Operation 8303 [1/2] (3.25ns)   --->   "%b_load_865 = load i32* %b_addr_865, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8303 'load' 'b_load_865' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_434 : Operation 8304 [1/1] (2.55ns)   --->   "%add_ln7_865 = add nsw i32 %a_load_865, %b_load_865" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8304 'add' 'add_ln7_865' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_434 : Operation 8305 [1/1] (0.00ns)   --->   "%a_addr_866 = getelementptr [1024 x i32]* %a, i64 0, i64 866" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8305 'getelementptr' 'a_addr_866' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 8306 [2/2] (3.25ns)   --->   "%a_load_866 = load i32* %a_addr_866, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8306 'load' 'a_load_866' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_434 : Operation 8307 [1/1] (0.00ns)   --->   "%b_addr_866 = getelementptr [1024 x i32]* %b, i64 0, i64 866" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8307 'getelementptr' 'b_addr_866' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 8308 [2/2] (3.25ns)   --->   "%b_load_866 = load i32* %b_addr_866, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8308 'load' 'b_load_866' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_434 : Operation 8309 [1/1] (0.00ns)   --->   "%a_addr_867 = getelementptr [1024 x i32]* %a, i64 0, i64 867" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8309 'getelementptr' 'a_addr_867' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 8310 [2/2] (3.25ns)   --->   "%a_load_867 = load i32* %a_addr_867, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8310 'load' 'a_load_867' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_434 : Operation 8311 [1/1] (0.00ns)   --->   "%b_addr_867 = getelementptr [1024 x i32]* %b, i64 0, i64 867" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8311 'getelementptr' 'b_addr_867' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 8312 [2/2] (3.25ns)   --->   "%b_load_867 = load i32* %b_addr_867, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8312 'load' 'b_load_867' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 435 <SV = 434> <Delay = 5.80>
ST_435 : Operation 8313 [1/1] (0.00ns)   --->   "%c_addr_864 = getelementptr [1024 x i32]* %c, i64 0, i64 864" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8313 'getelementptr' 'c_addr_864' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 8314 [1/1] (3.25ns)   --->   "store i32 %add_ln7_864, i32* %c_addr_864, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8314 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_435 : Operation 8315 [1/1] (0.00ns)   --->   "%c_addr_865 = getelementptr [1024 x i32]* %c, i64 0, i64 865" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8315 'getelementptr' 'c_addr_865' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 8316 [1/1] (3.25ns)   --->   "store i32 %add_ln7_865, i32* %c_addr_865, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8316 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_435 : Operation 8317 [1/2] (3.25ns)   --->   "%a_load_866 = load i32* %a_addr_866, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8317 'load' 'a_load_866' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_435 : Operation 8318 [1/2] (3.25ns)   --->   "%b_load_866 = load i32* %b_addr_866, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8318 'load' 'b_load_866' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_435 : Operation 8319 [1/1] (2.55ns)   --->   "%add_ln7_866 = add nsw i32 %a_load_866, %b_load_866" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8319 'add' 'add_ln7_866' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_435 : Operation 8320 [1/2] (3.25ns)   --->   "%a_load_867 = load i32* %a_addr_867, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8320 'load' 'a_load_867' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_435 : Operation 8321 [1/2] (3.25ns)   --->   "%b_load_867 = load i32* %b_addr_867, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8321 'load' 'b_load_867' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_435 : Operation 8322 [1/1] (2.55ns)   --->   "%add_ln7_867 = add nsw i32 %a_load_867, %b_load_867" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8322 'add' 'add_ln7_867' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_435 : Operation 8323 [1/1] (0.00ns)   --->   "%a_addr_868 = getelementptr [1024 x i32]* %a, i64 0, i64 868" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8323 'getelementptr' 'a_addr_868' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 8324 [2/2] (3.25ns)   --->   "%a_load_868 = load i32* %a_addr_868, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8324 'load' 'a_load_868' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_435 : Operation 8325 [1/1] (0.00ns)   --->   "%b_addr_868 = getelementptr [1024 x i32]* %b, i64 0, i64 868" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8325 'getelementptr' 'b_addr_868' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 8326 [2/2] (3.25ns)   --->   "%b_load_868 = load i32* %b_addr_868, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8326 'load' 'b_load_868' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_435 : Operation 8327 [1/1] (0.00ns)   --->   "%a_addr_869 = getelementptr [1024 x i32]* %a, i64 0, i64 869" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8327 'getelementptr' 'a_addr_869' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 8328 [2/2] (3.25ns)   --->   "%a_load_869 = load i32* %a_addr_869, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8328 'load' 'a_load_869' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_435 : Operation 8329 [1/1] (0.00ns)   --->   "%b_addr_869 = getelementptr [1024 x i32]* %b, i64 0, i64 869" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8329 'getelementptr' 'b_addr_869' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 8330 [2/2] (3.25ns)   --->   "%b_load_869 = load i32* %b_addr_869, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8330 'load' 'b_load_869' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 436 <SV = 435> <Delay = 5.80>
ST_436 : Operation 8331 [1/1] (0.00ns)   --->   "%c_addr_866 = getelementptr [1024 x i32]* %c, i64 0, i64 866" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8331 'getelementptr' 'c_addr_866' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 8332 [1/1] (3.25ns)   --->   "store i32 %add_ln7_866, i32* %c_addr_866, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8332 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_436 : Operation 8333 [1/1] (0.00ns)   --->   "%c_addr_867 = getelementptr [1024 x i32]* %c, i64 0, i64 867" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8333 'getelementptr' 'c_addr_867' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 8334 [1/1] (3.25ns)   --->   "store i32 %add_ln7_867, i32* %c_addr_867, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8334 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_436 : Operation 8335 [1/2] (3.25ns)   --->   "%a_load_868 = load i32* %a_addr_868, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8335 'load' 'a_load_868' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_436 : Operation 8336 [1/2] (3.25ns)   --->   "%b_load_868 = load i32* %b_addr_868, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8336 'load' 'b_load_868' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_436 : Operation 8337 [1/1] (2.55ns)   --->   "%add_ln7_868 = add nsw i32 %a_load_868, %b_load_868" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8337 'add' 'add_ln7_868' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 8338 [1/2] (3.25ns)   --->   "%a_load_869 = load i32* %a_addr_869, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8338 'load' 'a_load_869' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_436 : Operation 8339 [1/2] (3.25ns)   --->   "%b_load_869 = load i32* %b_addr_869, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8339 'load' 'b_load_869' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_436 : Operation 8340 [1/1] (2.55ns)   --->   "%add_ln7_869 = add nsw i32 %a_load_869, %b_load_869" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8340 'add' 'add_ln7_869' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 8341 [1/1] (0.00ns)   --->   "%a_addr_870 = getelementptr [1024 x i32]* %a, i64 0, i64 870" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8341 'getelementptr' 'a_addr_870' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 8342 [2/2] (3.25ns)   --->   "%a_load_870 = load i32* %a_addr_870, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8342 'load' 'a_load_870' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_436 : Operation 8343 [1/1] (0.00ns)   --->   "%b_addr_870 = getelementptr [1024 x i32]* %b, i64 0, i64 870" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8343 'getelementptr' 'b_addr_870' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 8344 [2/2] (3.25ns)   --->   "%b_load_870 = load i32* %b_addr_870, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8344 'load' 'b_load_870' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_436 : Operation 8345 [1/1] (0.00ns)   --->   "%a_addr_871 = getelementptr [1024 x i32]* %a, i64 0, i64 871" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8345 'getelementptr' 'a_addr_871' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 8346 [2/2] (3.25ns)   --->   "%a_load_871 = load i32* %a_addr_871, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8346 'load' 'a_load_871' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_436 : Operation 8347 [1/1] (0.00ns)   --->   "%b_addr_871 = getelementptr [1024 x i32]* %b, i64 0, i64 871" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8347 'getelementptr' 'b_addr_871' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 8348 [2/2] (3.25ns)   --->   "%b_load_871 = load i32* %b_addr_871, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8348 'load' 'b_load_871' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 437 <SV = 436> <Delay = 5.80>
ST_437 : Operation 8349 [1/1] (0.00ns)   --->   "%c_addr_868 = getelementptr [1024 x i32]* %c, i64 0, i64 868" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8349 'getelementptr' 'c_addr_868' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 8350 [1/1] (3.25ns)   --->   "store i32 %add_ln7_868, i32* %c_addr_868, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8350 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_437 : Operation 8351 [1/1] (0.00ns)   --->   "%c_addr_869 = getelementptr [1024 x i32]* %c, i64 0, i64 869" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8351 'getelementptr' 'c_addr_869' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 8352 [1/1] (3.25ns)   --->   "store i32 %add_ln7_869, i32* %c_addr_869, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8352 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_437 : Operation 8353 [1/2] (3.25ns)   --->   "%a_load_870 = load i32* %a_addr_870, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8353 'load' 'a_load_870' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_437 : Operation 8354 [1/2] (3.25ns)   --->   "%b_load_870 = load i32* %b_addr_870, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8354 'load' 'b_load_870' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_437 : Operation 8355 [1/1] (2.55ns)   --->   "%add_ln7_870 = add nsw i32 %a_load_870, %b_load_870" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8355 'add' 'add_ln7_870' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_437 : Operation 8356 [1/2] (3.25ns)   --->   "%a_load_871 = load i32* %a_addr_871, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8356 'load' 'a_load_871' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_437 : Operation 8357 [1/2] (3.25ns)   --->   "%b_load_871 = load i32* %b_addr_871, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8357 'load' 'b_load_871' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_437 : Operation 8358 [1/1] (2.55ns)   --->   "%add_ln7_871 = add nsw i32 %a_load_871, %b_load_871" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8358 'add' 'add_ln7_871' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_437 : Operation 8359 [1/1] (0.00ns)   --->   "%a_addr_872 = getelementptr [1024 x i32]* %a, i64 0, i64 872" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8359 'getelementptr' 'a_addr_872' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 8360 [2/2] (3.25ns)   --->   "%a_load_872 = load i32* %a_addr_872, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8360 'load' 'a_load_872' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_437 : Operation 8361 [1/1] (0.00ns)   --->   "%b_addr_872 = getelementptr [1024 x i32]* %b, i64 0, i64 872" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8361 'getelementptr' 'b_addr_872' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 8362 [2/2] (3.25ns)   --->   "%b_load_872 = load i32* %b_addr_872, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8362 'load' 'b_load_872' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_437 : Operation 8363 [1/1] (0.00ns)   --->   "%a_addr_873 = getelementptr [1024 x i32]* %a, i64 0, i64 873" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8363 'getelementptr' 'a_addr_873' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 8364 [2/2] (3.25ns)   --->   "%a_load_873 = load i32* %a_addr_873, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8364 'load' 'a_load_873' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_437 : Operation 8365 [1/1] (0.00ns)   --->   "%b_addr_873 = getelementptr [1024 x i32]* %b, i64 0, i64 873" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8365 'getelementptr' 'b_addr_873' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 8366 [2/2] (3.25ns)   --->   "%b_load_873 = load i32* %b_addr_873, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8366 'load' 'b_load_873' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 438 <SV = 437> <Delay = 5.80>
ST_438 : Operation 8367 [1/1] (0.00ns)   --->   "%c_addr_870 = getelementptr [1024 x i32]* %c, i64 0, i64 870" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8367 'getelementptr' 'c_addr_870' <Predicate = true> <Delay = 0.00>
ST_438 : Operation 8368 [1/1] (3.25ns)   --->   "store i32 %add_ln7_870, i32* %c_addr_870, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8368 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_438 : Operation 8369 [1/1] (0.00ns)   --->   "%c_addr_871 = getelementptr [1024 x i32]* %c, i64 0, i64 871" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8369 'getelementptr' 'c_addr_871' <Predicate = true> <Delay = 0.00>
ST_438 : Operation 8370 [1/1] (3.25ns)   --->   "store i32 %add_ln7_871, i32* %c_addr_871, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8370 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_438 : Operation 8371 [1/2] (3.25ns)   --->   "%a_load_872 = load i32* %a_addr_872, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8371 'load' 'a_load_872' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_438 : Operation 8372 [1/2] (3.25ns)   --->   "%b_load_872 = load i32* %b_addr_872, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8372 'load' 'b_load_872' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_438 : Operation 8373 [1/1] (2.55ns)   --->   "%add_ln7_872 = add nsw i32 %a_load_872, %b_load_872" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8373 'add' 'add_ln7_872' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 8374 [1/2] (3.25ns)   --->   "%a_load_873 = load i32* %a_addr_873, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8374 'load' 'a_load_873' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_438 : Operation 8375 [1/2] (3.25ns)   --->   "%b_load_873 = load i32* %b_addr_873, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8375 'load' 'b_load_873' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_438 : Operation 8376 [1/1] (2.55ns)   --->   "%add_ln7_873 = add nsw i32 %a_load_873, %b_load_873" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8376 'add' 'add_ln7_873' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 8377 [1/1] (0.00ns)   --->   "%a_addr_874 = getelementptr [1024 x i32]* %a, i64 0, i64 874" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8377 'getelementptr' 'a_addr_874' <Predicate = true> <Delay = 0.00>
ST_438 : Operation 8378 [2/2] (3.25ns)   --->   "%a_load_874 = load i32* %a_addr_874, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8378 'load' 'a_load_874' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_438 : Operation 8379 [1/1] (0.00ns)   --->   "%b_addr_874 = getelementptr [1024 x i32]* %b, i64 0, i64 874" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8379 'getelementptr' 'b_addr_874' <Predicate = true> <Delay = 0.00>
ST_438 : Operation 8380 [2/2] (3.25ns)   --->   "%b_load_874 = load i32* %b_addr_874, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8380 'load' 'b_load_874' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_438 : Operation 8381 [1/1] (0.00ns)   --->   "%a_addr_875 = getelementptr [1024 x i32]* %a, i64 0, i64 875" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8381 'getelementptr' 'a_addr_875' <Predicate = true> <Delay = 0.00>
ST_438 : Operation 8382 [2/2] (3.25ns)   --->   "%a_load_875 = load i32* %a_addr_875, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8382 'load' 'a_load_875' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_438 : Operation 8383 [1/1] (0.00ns)   --->   "%b_addr_875 = getelementptr [1024 x i32]* %b, i64 0, i64 875" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8383 'getelementptr' 'b_addr_875' <Predicate = true> <Delay = 0.00>
ST_438 : Operation 8384 [2/2] (3.25ns)   --->   "%b_load_875 = load i32* %b_addr_875, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8384 'load' 'b_load_875' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 439 <SV = 438> <Delay = 5.80>
ST_439 : Operation 8385 [1/1] (0.00ns)   --->   "%c_addr_872 = getelementptr [1024 x i32]* %c, i64 0, i64 872" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8385 'getelementptr' 'c_addr_872' <Predicate = true> <Delay = 0.00>
ST_439 : Operation 8386 [1/1] (3.25ns)   --->   "store i32 %add_ln7_872, i32* %c_addr_872, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8386 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_439 : Operation 8387 [1/1] (0.00ns)   --->   "%c_addr_873 = getelementptr [1024 x i32]* %c, i64 0, i64 873" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8387 'getelementptr' 'c_addr_873' <Predicate = true> <Delay = 0.00>
ST_439 : Operation 8388 [1/1] (3.25ns)   --->   "store i32 %add_ln7_873, i32* %c_addr_873, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8388 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_439 : Operation 8389 [1/2] (3.25ns)   --->   "%a_load_874 = load i32* %a_addr_874, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8389 'load' 'a_load_874' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_439 : Operation 8390 [1/2] (3.25ns)   --->   "%b_load_874 = load i32* %b_addr_874, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8390 'load' 'b_load_874' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_439 : Operation 8391 [1/1] (2.55ns)   --->   "%add_ln7_874 = add nsw i32 %a_load_874, %b_load_874" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8391 'add' 'add_ln7_874' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_439 : Operation 8392 [1/2] (3.25ns)   --->   "%a_load_875 = load i32* %a_addr_875, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8392 'load' 'a_load_875' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_439 : Operation 8393 [1/2] (3.25ns)   --->   "%b_load_875 = load i32* %b_addr_875, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8393 'load' 'b_load_875' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_439 : Operation 8394 [1/1] (2.55ns)   --->   "%add_ln7_875 = add nsw i32 %a_load_875, %b_load_875" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8394 'add' 'add_ln7_875' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_439 : Operation 8395 [1/1] (0.00ns)   --->   "%a_addr_876 = getelementptr [1024 x i32]* %a, i64 0, i64 876" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8395 'getelementptr' 'a_addr_876' <Predicate = true> <Delay = 0.00>
ST_439 : Operation 8396 [2/2] (3.25ns)   --->   "%a_load_876 = load i32* %a_addr_876, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8396 'load' 'a_load_876' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_439 : Operation 8397 [1/1] (0.00ns)   --->   "%b_addr_876 = getelementptr [1024 x i32]* %b, i64 0, i64 876" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8397 'getelementptr' 'b_addr_876' <Predicate = true> <Delay = 0.00>
ST_439 : Operation 8398 [2/2] (3.25ns)   --->   "%b_load_876 = load i32* %b_addr_876, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8398 'load' 'b_load_876' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_439 : Operation 8399 [1/1] (0.00ns)   --->   "%a_addr_877 = getelementptr [1024 x i32]* %a, i64 0, i64 877" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8399 'getelementptr' 'a_addr_877' <Predicate = true> <Delay = 0.00>
ST_439 : Operation 8400 [2/2] (3.25ns)   --->   "%a_load_877 = load i32* %a_addr_877, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8400 'load' 'a_load_877' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_439 : Operation 8401 [1/1] (0.00ns)   --->   "%b_addr_877 = getelementptr [1024 x i32]* %b, i64 0, i64 877" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8401 'getelementptr' 'b_addr_877' <Predicate = true> <Delay = 0.00>
ST_439 : Operation 8402 [2/2] (3.25ns)   --->   "%b_load_877 = load i32* %b_addr_877, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8402 'load' 'b_load_877' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 440 <SV = 439> <Delay = 5.80>
ST_440 : Operation 8403 [1/1] (0.00ns)   --->   "%c_addr_874 = getelementptr [1024 x i32]* %c, i64 0, i64 874" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8403 'getelementptr' 'c_addr_874' <Predicate = true> <Delay = 0.00>
ST_440 : Operation 8404 [1/1] (3.25ns)   --->   "store i32 %add_ln7_874, i32* %c_addr_874, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8404 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_440 : Operation 8405 [1/1] (0.00ns)   --->   "%c_addr_875 = getelementptr [1024 x i32]* %c, i64 0, i64 875" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8405 'getelementptr' 'c_addr_875' <Predicate = true> <Delay = 0.00>
ST_440 : Operation 8406 [1/1] (3.25ns)   --->   "store i32 %add_ln7_875, i32* %c_addr_875, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8406 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_440 : Operation 8407 [1/2] (3.25ns)   --->   "%a_load_876 = load i32* %a_addr_876, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8407 'load' 'a_load_876' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_440 : Operation 8408 [1/2] (3.25ns)   --->   "%b_load_876 = load i32* %b_addr_876, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8408 'load' 'b_load_876' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_440 : Operation 8409 [1/1] (2.55ns)   --->   "%add_ln7_876 = add nsw i32 %a_load_876, %b_load_876" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8409 'add' 'add_ln7_876' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 8410 [1/2] (3.25ns)   --->   "%a_load_877 = load i32* %a_addr_877, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8410 'load' 'a_load_877' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_440 : Operation 8411 [1/2] (3.25ns)   --->   "%b_load_877 = load i32* %b_addr_877, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8411 'load' 'b_load_877' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_440 : Operation 8412 [1/1] (2.55ns)   --->   "%add_ln7_877 = add nsw i32 %a_load_877, %b_load_877" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8412 'add' 'add_ln7_877' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 8413 [1/1] (0.00ns)   --->   "%a_addr_878 = getelementptr [1024 x i32]* %a, i64 0, i64 878" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8413 'getelementptr' 'a_addr_878' <Predicate = true> <Delay = 0.00>
ST_440 : Operation 8414 [2/2] (3.25ns)   --->   "%a_load_878 = load i32* %a_addr_878, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8414 'load' 'a_load_878' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_440 : Operation 8415 [1/1] (0.00ns)   --->   "%b_addr_878 = getelementptr [1024 x i32]* %b, i64 0, i64 878" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8415 'getelementptr' 'b_addr_878' <Predicate = true> <Delay = 0.00>
ST_440 : Operation 8416 [2/2] (3.25ns)   --->   "%b_load_878 = load i32* %b_addr_878, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8416 'load' 'b_load_878' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_440 : Operation 8417 [1/1] (0.00ns)   --->   "%a_addr_879 = getelementptr [1024 x i32]* %a, i64 0, i64 879" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8417 'getelementptr' 'a_addr_879' <Predicate = true> <Delay = 0.00>
ST_440 : Operation 8418 [2/2] (3.25ns)   --->   "%a_load_879 = load i32* %a_addr_879, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8418 'load' 'a_load_879' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_440 : Operation 8419 [1/1] (0.00ns)   --->   "%b_addr_879 = getelementptr [1024 x i32]* %b, i64 0, i64 879" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8419 'getelementptr' 'b_addr_879' <Predicate = true> <Delay = 0.00>
ST_440 : Operation 8420 [2/2] (3.25ns)   --->   "%b_load_879 = load i32* %b_addr_879, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8420 'load' 'b_load_879' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 441 <SV = 440> <Delay = 5.80>
ST_441 : Operation 8421 [1/1] (0.00ns)   --->   "%c_addr_876 = getelementptr [1024 x i32]* %c, i64 0, i64 876" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8421 'getelementptr' 'c_addr_876' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 8422 [1/1] (3.25ns)   --->   "store i32 %add_ln7_876, i32* %c_addr_876, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8422 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_441 : Operation 8423 [1/1] (0.00ns)   --->   "%c_addr_877 = getelementptr [1024 x i32]* %c, i64 0, i64 877" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8423 'getelementptr' 'c_addr_877' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 8424 [1/1] (3.25ns)   --->   "store i32 %add_ln7_877, i32* %c_addr_877, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8424 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_441 : Operation 8425 [1/2] (3.25ns)   --->   "%a_load_878 = load i32* %a_addr_878, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8425 'load' 'a_load_878' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_441 : Operation 8426 [1/2] (3.25ns)   --->   "%b_load_878 = load i32* %b_addr_878, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8426 'load' 'b_load_878' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_441 : Operation 8427 [1/1] (2.55ns)   --->   "%add_ln7_878 = add nsw i32 %a_load_878, %b_load_878" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8427 'add' 'add_ln7_878' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_441 : Operation 8428 [1/2] (3.25ns)   --->   "%a_load_879 = load i32* %a_addr_879, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8428 'load' 'a_load_879' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_441 : Operation 8429 [1/2] (3.25ns)   --->   "%b_load_879 = load i32* %b_addr_879, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8429 'load' 'b_load_879' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_441 : Operation 8430 [1/1] (2.55ns)   --->   "%add_ln7_879 = add nsw i32 %a_load_879, %b_load_879" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8430 'add' 'add_ln7_879' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_441 : Operation 8431 [1/1] (0.00ns)   --->   "%a_addr_880 = getelementptr [1024 x i32]* %a, i64 0, i64 880" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8431 'getelementptr' 'a_addr_880' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 8432 [2/2] (3.25ns)   --->   "%a_load_880 = load i32* %a_addr_880, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8432 'load' 'a_load_880' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_441 : Operation 8433 [1/1] (0.00ns)   --->   "%b_addr_880 = getelementptr [1024 x i32]* %b, i64 0, i64 880" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8433 'getelementptr' 'b_addr_880' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 8434 [2/2] (3.25ns)   --->   "%b_load_880 = load i32* %b_addr_880, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8434 'load' 'b_load_880' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_441 : Operation 8435 [1/1] (0.00ns)   --->   "%a_addr_881 = getelementptr [1024 x i32]* %a, i64 0, i64 881" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8435 'getelementptr' 'a_addr_881' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 8436 [2/2] (3.25ns)   --->   "%a_load_881 = load i32* %a_addr_881, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8436 'load' 'a_load_881' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_441 : Operation 8437 [1/1] (0.00ns)   --->   "%b_addr_881 = getelementptr [1024 x i32]* %b, i64 0, i64 881" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8437 'getelementptr' 'b_addr_881' <Predicate = true> <Delay = 0.00>
ST_441 : Operation 8438 [2/2] (3.25ns)   --->   "%b_load_881 = load i32* %b_addr_881, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8438 'load' 'b_load_881' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 442 <SV = 441> <Delay = 5.80>
ST_442 : Operation 8439 [1/1] (0.00ns)   --->   "%c_addr_878 = getelementptr [1024 x i32]* %c, i64 0, i64 878" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8439 'getelementptr' 'c_addr_878' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 8440 [1/1] (3.25ns)   --->   "store i32 %add_ln7_878, i32* %c_addr_878, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8440 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_442 : Operation 8441 [1/1] (0.00ns)   --->   "%c_addr_879 = getelementptr [1024 x i32]* %c, i64 0, i64 879" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8441 'getelementptr' 'c_addr_879' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 8442 [1/1] (3.25ns)   --->   "store i32 %add_ln7_879, i32* %c_addr_879, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8442 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_442 : Operation 8443 [1/2] (3.25ns)   --->   "%a_load_880 = load i32* %a_addr_880, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8443 'load' 'a_load_880' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_442 : Operation 8444 [1/2] (3.25ns)   --->   "%b_load_880 = load i32* %b_addr_880, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8444 'load' 'b_load_880' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_442 : Operation 8445 [1/1] (2.55ns)   --->   "%add_ln7_880 = add nsw i32 %a_load_880, %b_load_880" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8445 'add' 'add_ln7_880' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_442 : Operation 8446 [1/2] (3.25ns)   --->   "%a_load_881 = load i32* %a_addr_881, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8446 'load' 'a_load_881' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_442 : Operation 8447 [1/2] (3.25ns)   --->   "%b_load_881 = load i32* %b_addr_881, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8447 'load' 'b_load_881' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_442 : Operation 8448 [1/1] (2.55ns)   --->   "%add_ln7_881 = add nsw i32 %a_load_881, %b_load_881" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8448 'add' 'add_ln7_881' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_442 : Operation 8449 [1/1] (0.00ns)   --->   "%a_addr_882 = getelementptr [1024 x i32]* %a, i64 0, i64 882" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8449 'getelementptr' 'a_addr_882' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 8450 [2/2] (3.25ns)   --->   "%a_load_882 = load i32* %a_addr_882, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8450 'load' 'a_load_882' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_442 : Operation 8451 [1/1] (0.00ns)   --->   "%b_addr_882 = getelementptr [1024 x i32]* %b, i64 0, i64 882" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8451 'getelementptr' 'b_addr_882' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 8452 [2/2] (3.25ns)   --->   "%b_load_882 = load i32* %b_addr_882, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8452 'load' 'b_load_882' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_442 : Operation 8453 [1/1] (0.00ns)   --->   "%a_addr_883 = getelementptr [1024 x i32]* %a, i64 0, i64 883" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8453 'getelementptr' 'a_addr_883' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 8454 [2/2] (3.25ns)   --->   "%a_load_883 = load i32* %a_addr_883, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8454 'load' 'a_load_883' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_442 : Operation 8455 [1/1] (0.00ns)   --->   "%b_addr_883 = getelementptr [1024 x i32]* %b, i64 0, i64 883" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8455 'getelementptr' 'b_addr_883' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 8456 [2/2] (3.25ns)   --->   "%b_load_883 = load i32* %b_addr_883, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8456 'load' 'b_load_883' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 443 <SV = 442> <Delay = 5.80>
ST_443 : Operation 8457 [1/1] (0.00ns)   --->   "%c_addr_880 = getelementptr [1024 x i32]* %c, i64 0, i64 880" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8457 'getelementptr' 'c_addr_880' <Predicate = true> <Delay = 0.00>
ST_443 : Operation 8458 [1/1] (3.25ns)   --->   "store i32 %add_ln7_880, i32* %c_addr_880, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8458 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_443 : Operation 8459 [1/1] (0.00ns)   --->   "%c_addr_881 = getelementptr [1024 x i32]* %c, i64 0, i64 881" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8459 'getelementptr' 'c_addr_881' <Predicate = true> <Delay = 0.00>
ST_443 : Operation 8460 [1/1] (3.25ns)   --->   "store i32 %add_ln7_881, i32* %c_addr_881, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8460 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_443 : Operation 8461 [1/2] (3.25ns)   --->   "%a_load_882 = load i32* %a_addr_882, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8461 'load' 'a_load_882' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_443 : Operation 8462 [1/2] (3.25ns)   --->   "%b_load_882 = load i32* %b_addr_882, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8462 'load' 'b_load_882' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_443 : Operation 8463 [1/1] (2.55ns)   --->   "%add_ln7_882 = add nsw i32 %a_load_882, %b_load_882" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8463 'add' 'add_ln7_882' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_443 : Operation 8464 [1/2] (3.25ns)   --->   "%a_load_883 = load i32* %a_addr_883, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8464 'load' 'a_load_883' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_443 : Operation 8465 [1/2] (3.25ns)   --->   "%b_load_883 = load i32* %b_addr_883, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8465 'load' 'b_load_883' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_443 : Operation 8466 [1/1] (2.55ns)   --->   "%add_ln7_883 = add nsw i32 %a_load_883, %b_load_883" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8466 'add' 'add_ln7_883' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_443 : Operation 8467 [1/1] (0.00ns)   --->   "%a_addr_884 = getelementptr [1024 x i32]* %a, i64 0, i64 884" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8467 'getelementptr' 'a_addr_884' <Predicate = true> <Delay = 0.00>
ST_443 : Operation 8468 [2/2] (3.25ns)   --->   "%a_load_884 = load i32* %a_addr_884, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8468 'load' 'a_load_884' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_443 : Operation 8469 [1/1] (0.00ns)   --->   "%b_addr_884 = getelementptr [1024 x i32]* %b, i64 0, i64 884" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8469 'getelementptr' 'b_addr_884' <Predicate = true> <Delay = 0.00>
ST_443 : Operation 8470 [2/2] (3.25ns)   --->   "%b_load_884 = load i32* %b_addr_884, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8470 'load' 'b_load_884' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_443 : Operation 8471 [1/1] (0.00ns)   --->   "%a_addr_885 = getelementptr [1024 x i32]* %a, i64 0, i64 885" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8471 'getelementptr' 'a_addr_885' <Predicate = true> <Delay = 0.00>
ST_443 : Operation 8472 [2/2] (3.25ns)   --->   "%a_load_885 = load i32* %a_addr_885, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8472 'load' 'a_load_885' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_443 : Operation 8473 [1/1] (0.00ns)   --->   "%b_addr_885 = getelementptr [1024 x i32]* %b, i64 0, i64 885" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8473 'getelementptr' 'b_addr_885' <Predicate = true> <Delay = 0.00>
ST_443 : Operation 8474 [2/2] (3.25ns)   --->   "%b_load_885 = load i32* %b_addr_885, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8474 'load' 'b_load_885' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 444 <SV = 443> <Delay = 5.80>
ST_444 : Operation 8475 [1/1] (0.00ns)   --->   "%c_addr_882 = getelementptr [1024 x i32]* %c, i64 0, i64 882" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8475 'getelementptr' 'c_addr_882' <Predicate = true> <Delay = 0.00>
ST_444 : Operation 8476 [1/1] (3.25ns)   --->   "store i32 %add_ln7_882, i32* %c_addr_882, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8476 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_444 : Operation 8477 [1/1] (0.00ns)   --->   "%c_addr_883 = getelementptr [1024 x i32]* %c, i64 0, i64 883" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8477 'getelementptr' 'c_addr_883' <Predicate = true> <Delay = 0.00>
ST_444 : Operation 8478 [1/1] (3.25ns)   --->   "store i32 %add_ln7_883, i32* %c_addr_883, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8478 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_444 : Operation 8479 [1/2] (3.25ns)   --->   "%a_load_884 = load i32* %a_addr_884, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8479 'load' 'a_load_884' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_444 : Operation 8480 [1/2] (3.25ns)   --->   "%b_load_884 = load i32* %b_addr_884, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8480 'load' 'b_load_884' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_444 : Operation 8481 [1/1] (2.55ns)   --->   "%add_ln7_884 = add nsw i32 %a_load_884, %b_load_884" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8481 'add' 'add_ln7_884' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_444 : Operation 8482 [1/2] (3.25ns)   --->   "%a_load_885 = load i32* %a_addr_885, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8482 'load' 'a_load_885' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_444 : Operation 8483 [1/2] (3.25ns)   --->   "%b_load_885 = load i32* %b_addr_885, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8483 'load' 'b_load_885' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_444 : Operation 8484 [1/1] (2.55ns)   --->   "%add_ln7_885 = add nsw i32 %a_load_885, %b_load_885" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8484 'add' 'add_ln7_885' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_444 : Operation 8485 [1/1] (0.00ns)   --->   "%a_addr_886 = getelementptr [1024 x i32]* %a, i64 0, i64 886" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8485 'getelementptr' 'a_addr_886' <Predicate = true> <Delay = 0.00>
ST_444 : Operation 8486 [2/2] (3.25ns)   --->   "%a_load_886 = load i32* %a_addr_886, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8486 'load' 'a_load_886' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_444 : Operation 8487 [1/1] (0.00ns)   --->   "%b_addr_886 = getelementptr [1024 x i32]* %b, i64 0, i64 886" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8487 'getelementptr' 'b_addr_886' <Predicate = true> <Delay = 0.00>
ST_444 : Operation 8488 [2/2] (3.25ns)   --->   "%b_load_886 = load i32* %b_addr_886, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8488 'load' 'b_load_886' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_444 : Operation 8489 [1/1] (0.00ns)   --->   "%a_addr_887 = getelementptr [1024 x i32]* %a, i64 0, i64 887" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8489 'getelementptr' 'a_addr_887' <Predicate = true> <Delay = 0.00>
ST_444 : Operation 8490 [2/2] (3.25ns)   --->   "%a_load_887 = load i32* %a_addr_887, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8490 'load' 'a_load_887' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_444 : Operation 8491 [1/1] (0.00ns)   --->   "%b_addr_887 = getelementptr [1024 x i32]* %b, i64 0, i64 887" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8491 'getelementptr' 'b_addr_887' <Predicate = true> <Delay = 0.00>
ST_444 : Operation 8492 [2/2] (3.25ns)   --->   "%b_load_887 = load i32* %b_addr_887, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8492 'load' 'b_load_887' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 445 <SV = 444> <Delay = 5.80>
ST_445 : Operation 8493 [1/1] (0.00ns)   --->   "%c_addr_884 = getelementptr [1024 x i32]* %c, i64 0, i64 884" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8493 'getelementptr' 'c_addr_884' <Predicate = true> <Delay = 0.00>
ST_445 : Operation 8494 [1/1] (3.25ns)   --->   "store i32 %add_ln7_884, i32* %c_addr_884, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8494 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_445 : Operation 8495 [1/1] (0.00ns)   --->   "%c_addr_885 = getelementptr [1024 x i32]* %c, i64 0, i64 885" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8495 'getelementptr' 'c_addr_885' <Predicate = true> <Delay = 0.00>
ST_445 : Operation 8496 [1/1] (3.25ns)   --->   "store i32 %add_ln7_885, i32* %c_addr_885, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8496 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_445 : Operation 8497 [1/2] (3.25ns)   --->   "%a_load_886 = load i32* %a_addr_886, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8497 'load' 'a_load_886' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_445 : Operation 8498 [1/2] (3.25ns)   --->   "%b_load_886 = load i32* %b_addr_886, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8498 'load' 'b_load_886' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_445 : Operation 8499 [1/1] (2.55ns)   --->   "%add_ln7_886 = add nsw i32 %a_load_886, %b_load_886" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8499 'add' 'add_ln7_886' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_445 : Operation 8500 [1/2] (3.25ns)   --->   "%a_load_887 = load i32* %a_addr_887, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8500 'load' 'a_load_887' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_445 : Operation 8501 [1/2] (3.25ns)   --->   "%b_load_887 = load i32* %b_addr_887, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8501 'load' 'b_load_887' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_445 : Operation 8502 [1/1] (2.55ns)   --->   "%add_ln7_887 = add nsw i32 %a_load_887, %b_load_887" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8502 'add' 'add_ln7_887' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_445 : Operation 8503 [1/1] (0.00ns)   --->   "%a_addr_888 = getelementptr [1024 x i32]* %a, i64 0, i64 888" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8503 'getelementptr' 'a_addr_888' <Predicate = true> <Delay = 0.00>
ST_445 : Operation 8504 [2/2] (3.25ns)   --->   "%a_load_888 = load i32* %a_addr_888, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8504 'load' 'a_load_888' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_445 : Operation 8505 [1/1] (0.00ns)   --->   "%b_addr_888 = getelementptr [1024 x i32]* %b, i64 0, i64 888" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8505 'getelementptr' 'b_addr_888' <Predicate = true> <Delay = 0.00>
ST_445 : Operation 8506 [2/2] (3.25ns)   --->   "%b_load_888 = load i32* %b_addr_888, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8506 'load' 'b_load_888' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_445 : Operation 8507 [1/1] (0.00ns)   --->   "%a_addr_889 = getelementptr [1024 x i32]* %a, i64 0, i64 889" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8507 'getelementptr' 'a_addr_889' <Predicate = true> <Delay = 0.00>
ST_445 : Operation 8508 [2/2] (3.25ns)   --->   "%a_load_889 = load i32* %a_addr_889, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8508 'load' 'a_load_889' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_445 : Operation 8509 [1/1] (0.00ns)   --->   "%b_addr_889 = getelementptr [1024 x i32]* %b, i64 0, i64 889" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8509 'getelementptr' 'b_addr_889' <Predicate = true> <Delay = 0.00>
ST_445 : Operation 8510 [2/2] (3.25ns)   --->   "%b_load_889 = load i32* %b_addr_889, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8510 'load' 'b_load_889' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 446 <SV = 445> <Delay = 5.80>
ST_446 : Operation 8511 [1/1] (0.00ns)   --->   "%c_addr_886 = getelementptr [1024 x i32]* %c, i64 0, i64 886" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8511 'getelementptr' 'c_addr_886' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 8512 [1/1] (3.25ns)   --->   "store i32 %add_ln7_886, i32* %c_addr_886, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8512 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_446 : Operation 8513 [1/1] (0.00ns)   --->   "%c_addr_887 = getelementptr [1024 x i32]* %c, i64 0, i64 887" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8513 'getelementptr' 'c_addr_887' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 8514 [1/1] (3.25ns)   --->   "store i32 %add_ln7_887, i32* %c_addr_887, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8514 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_446 : Operation 8515 [1/2] (3.25ns)   --->   "%a_load_888 = load i32* %a_addr_888, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8515 'load' 'a_load_888' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_446 : Operation 8516 [1/2] (3.25ns)   --->   "%b_load_888 = load i32* %b_addr_888, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8516 'load' 'b_load_888' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_446 : Operation 8517 [1/1] (2.55ns)   --->   "%add_ln7_888 = add nsw i32 %a_load_888, %b_load_888" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8517 'add' 'add_ln7_888' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 8518 [1/2] (3.25ns)   --->   "%a_load_889 = load i32* %a_addr_889, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8518 'load' 'a_load_889' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_446 : Operation 8519 [1/2] (3.25ns)   --->   "%b_load_889 = load i32* %b_addr_889, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8519 'load' 'b_load_889' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_446 : Operation 8520 [1/1] (2.55ns)   --->   "%add_ln7_889 = add nsw i32 %a_load_889, %b_load_889" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8520 'add' 'add_ln7_889' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 8521 [1/1] (0.00ns)   --->   "%a_addr_890 = getelementptr [1024 x i32]* %a, i64 0, i64 890" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8521 'getelementptr' 'a_addr_890' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 8522 [2/2] (3.25ns)   --->   "%a_load_890 = load i32* %a_addr_890, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8522 'load' 'a_load_890' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_446 : Operation 8523 [1/1] (0.00ns)   --->   "%b_addr_890 = getelementptr [1024 x i32]* %b, i64 0, i64 890" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8523 'getelementptr' 'b_addr_890' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 8524 [2/2] (3.25ns)   --->   "%b_load_890 = load i32* %b_addr_890, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8524 'load' 'b_load_890' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_446 : Operation 8525 [1/1] (0.00ns)   --->   "%a_addr_891 = getelementptr [1024 x i32]* %a, i64 0, i64 891" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8525 'getelementptr' 'a_addr_891' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 8526 [2/2] (3.25ns)   --->   "%a_load_891 = load i32* %a_addr_891, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8526 'load' 'a_load_891' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_446 : Operation 8527 [1/1] (0.00ns)   --->   "%b_addr_891 = getelementptr [1024 x i32]* %b, i64 0, i64 891" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8527 'getelementptr' 'b_addr_891' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 8528 [2/2] (3.25ns)   --->   "%b_load_891 = load i32* %b_addr_891, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8528 'load' 'b_load_891' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 447 <SV = 446> <Delay = 5.80>
ST_447 : Operation 8529 [1/1] (0.00ns)   --->   "%c_addr_888 = getelementptr [1024 x i32]* %c, i64 0, i64 888" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8529 'getelementptr' 'c_addr_888' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 8530 [1/1] (3.25ns)   --->   "store i32 %add_ln7_888, i32* %c_addr_888, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8530 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_447 : Operation 8531 [1/1] (0.00ns)   --->   "%c_addr_889 = getelementptr [1024 x i32]* %c, i64 0, i64 889" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8531 'getelementptr' 'c_addr_889' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 8532 [1/1] (3.25ns)   --->   "store i32 %add_ln7_889, i32* %c_addr_889, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8532 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_447 : Operation 8533 [1/2] (3.25ns)   --->   "%a_load_890 = load i32* %a_addr_890, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8533 'load' 'a_load_890' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_447 : Operation 8534 [1/2] (3.25ns)   --->   "%b_load_890 = load i32* %b_addr_890, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8534 'load' 'b_load_890' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_447 : Operation 8535 [1/1] (2.55ns)   --->   "%add_ln7_890 = add nsw i32 %a_load_890, %b_load_890" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8535 'add' 'add_ln7_890' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 8536 [1/2] (3.25ns)   --->   "%a_load_891 = load i32* %a_addr_891, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8536 'load' 'a_load_891' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_447 : Operation 8537 [1/2] (3.25ns)   --->   "%b_load_891 = load i32* %b_addr_891, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8537 'load' 'b_load_891' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_447 : Operation 8538 [1/1] (2.55ns)   --->   "%add_ln7_891 = add nsw i32 %a_load_891, %b_load_891" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8538 'add' 'add_ln7_891' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 8539 [1/1] (0.00ns)   --->   "%a_addr_892 = getelementptr [1024 x i32]* %a, i64 0, i64 892" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8539 'getelementptr' 'a_addr_892' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 8540 [2/2] (3.25ns)   --->   "%a_load_892 = load i32* %a_addr_892, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8540 'load' 'a_load_892' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_447 : Operation 8541 [1/1] (0.00ns)   --->   "%b_addr_892 = getelementptr [1024 x i32]* %b, i64 0, i64 892" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8541 'getelementptr' 'b_addr_892' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 8542 [2/2] (3.25ns)   --->   "%b_load_892 = load i32* %b_addr_892, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8542 'load' 'b_load_892' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_447 : Operation 8543 [1/1] (0.00ns)   --->   "%a_addr_893 = getelementptr [1024 x i32]* %a, i64 0, i64 893" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8543 'getelementptr' 'a_addr_893' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 8544 [2/2] (3.25ns)   --->   "%a_load_893 = load i32* %a_addr_893, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8544 'load' 'a_load_893' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_447 : Operation 8545 [1/1] (0.00ns)   --->   "%b_addr_893 = getelementptr [1024 x i32]* %b, i64 0, i64 893" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8545 'getelementptr' 'b_addr_893' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 8546 [2/2] (3.25ns)   --->   "%b_load_893 = load i32* %b_addr_893, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8546 'load' 'b_load_893' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 448 <SV = 447> <Delay = 5.80>
ST_448 : Operation 8547 [1/1] (0.00ns)   --->   "%c_addr_890 = getelementptr [1024 x i32]* %c, i64 0, i64 890" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8547 'getelementptr' 'c_addr_890' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 8548 [1/1] (3.25ns)   --->   "store i32 %add_ln7_890, i32* %c_addr_890, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8548 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_448 : Operation 8549 [1/1] (0.00ns)   --->   "%c_addr_891 = getelementptr [1024 x i32]* %c, i64 0, i64 891" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8549 'getelementptr' 'c_addr_891' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 8550 [1/1] (3.25ns)   --->   "store i32 %add_ln7_891, i32* %c_addr_891, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8550 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_448 : Operation 8551 [1/2] (3.25ns)   --->   "%a_load_892 = load i32* %a_addr_892, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8551 'load' 'a_load_892' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_448 : Operation 8552 [1/2] (3.25ns)   --->   "%b_load_892 = load i32* %b_addr_892, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8552 'load' 'b_load_892' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_448 : Operation 8553 [1/1] (2.55ns)   --->   "%add_ln7_892 = add nsw i32 %a_load_892, %b_load_892" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8553 'add' 'add_ln7_892' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 8554 [1/2] (3.25ns)   --->   "%a_load_893 = load i32* %a_addr_893, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8554 'load' 'a_load_893' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_448 : Operation 8555 [1/2] (3.25ns)   --->   "%b_load_893 = load i32* %b_addr_893, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8555 'load' 'b_load_893' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_448 : Operation 8556 [1/1] (2.55ns)   --->   "%add_ln7_893 = add nsw i32 %a_load_893, %b_load_893" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8556 'add' 'add_ln7_893' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 8557 [1/1] (0.00ns)   --->   "%a_addr_894 = getelementptr [1024 x i32]* %a, i64 0, i64 894" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8557 'getelementptr' 'a_addr_894' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 8558 [2/2] (3.25ns)   --->   "%a_load_894 = load i32* %a_addr_894, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8558 'load' 'a_load_894' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_448 : Operation 8559 [1/1] (0.00ns)   --->   "%b_addr_894 = getelementptr [1024 x i32]* %b, i64 0, i64 894" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8559 'getelementptr' 'b_addr_894' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 8560 [2/2] (3.25ns)   --->   "%b_load_894 = load i32* %b_addr_894, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8560 'load' 'b_load_894' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_448 : Operation 8561 [1/1] (0.00ns)   --->   "%a_addr_895 = getelementptr [1024 x i32]* %a, i64 0, i64 895" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8561 'getelementptr' 'a_addr_895' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 8562 [2/2] (3.25ns)   --->   "%a_load_895 = load i32* %a_addr_895, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8562 'load' 'a_load_895' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_448 : Operation 8563 [1/1] (0.00ns)   --->   "%b_addr_895 = getelementptr [1024 x i32]* %b, i64 0, i64 895" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8563 'getelementptr' 'b_addr_895' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 8564 [2/2] (3.25ns)   --->   "%b_load_895 = load i32* %b_addr_895, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8564 'load' 'b_load_895' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 449 <SV = 448> <Delay = 5.80>
ST_449 : Operation 8565 [1/1] (0.00ns)   --->   "%c_addr_892 = getelementptr [1024 x i32]* %c, i64 0, i64 892" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8565 'getelementptr' 'c_addr_892' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 8566 [1/1] (3.25ns)   --->   "store i32 %add_ln7_892, i32* %c_addr_892, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8566 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_449 : Operation 8567 [1/1] (0.00ns)   --->   "%c_addr_893 = getelementptr [1024 x i32]* %c, i64 0, i64 893" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8567 'getelementptr' 'c_addr_893' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 8568 [1/1] (3.25ns)   --->   "store i32 %add_ln7_893, i32* %c_addr_893, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8568 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_449 : Operation 8569 [1/2] (3.25ns)   --->   "%a_load_894 = load i32* %a_addr_894, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8569 'load' 'a_load_894' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_449 : Operation 8570 [1/2] (3.25ns)   --->   "%b_load_894 = load i32* %b_addr_894, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8570 'load' 'b_load_894' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_449 : Operation 8571 [1/1] (2.55ns)   --->   "%add_ln7_894 = add nsw i32 %a_load_894, %b_load_894" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8571 'add' 'add_ln7_894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 8572 [1/2] (3.25ns)   --->   "%a_load_895 = load i32* %a_addr_895, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8572 'load' 'a_load_895' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_449 : Operation 8573 [1/2] (3.25ns)   --->   "%b_load_895 = load i32* %b_addr_895, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8573 'load' 'b_load_895' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_449 : Operation 8574 [1/1] (2.55ns)   --->   "%add_ln7_895 = add nsw i32 %a_load_895, %b_load_895" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8574 'add' 'add_ln7_895' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 8575 [1/1] (0.00ns)   --->   "%a_addr_896 = getelementptr [1024 x i32]* %a, i64 0, i64 896" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8575 'getelementptr' 'a_addr_896' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 8576 [2/2] (3.25ns)   --->   "%a_load_896 = load i32* %a_addr_896, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8576 'load' 'a_load_896' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_449 : Operation 8577 [1/1] (0.00ns)   --->   "%b_addr_896 = getelementptr [1024 x i32]* %b, i64 0, i64 896" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8577 'getelementptr' 'b_addr_896' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 8578 [2/2] (3.25ns)   --->   "%b_load_896 = load i32* %b_addr_896, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8578 'load' 'b_load_896' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_449 : Operation 8579 [1/1] (0.00ns)   --->   "%a_addr_897 = getelementptr [1024 x i32]* %a, i64 0, i64 897" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8579 'getelementptr' 'a_addr_897' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 8580 [2/2] (3.25ns)   --->   "%a_load_897 = load i32* %a_addr_897, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8580 'load' 'a_load_897' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_449 : Operation 8581 [1/1] (0.00ns)   --->   "%b_addr_897 = getelementptr [1024 x i32]* %b, i64 0, i64 897" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8581 'getelementptr' 'b_addr_897' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 8582 [2/2] (3.25ns)   --->   "%b_load_897 = load i32* %b_addr_897, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8582 'load' 'b_load_897' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 450 <SV = 449> <Delay = 5.80>
ST_450 : Operation 8583 [1/1] (0.00ns)   --->   "%c_addr_894 = getelementptr [1024 x i32]* %c, i64 0, i64 894" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8583 'getelementptr' 'c_addr_894' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 8584 [1/1] (3.25ns)   --->   "store i32 %add_ln7_894, i32* %c_addr_894, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8584 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_450 : Operation 8585 [1/1] (0.00ns)   --->   "%c_addr_895 = getelementptr [1024 x i32]* %c, i64 0, i64 895" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8585 'getelementptr' 'c_addr_895' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 8586 [1/1] (3.25ns)   --->   "store i32 %add_ln7_895, i32* %c_addr_895, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8586 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_450 : Operation 8587 [1/2] (3.25ns)   --->   "%a_load_896 = load i32* %a_addr_896, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8587 'load' 'a_load_896' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_450 : Operation 8588 [1/2] (3.25ns)   --->   "%b_load_896 = load i32* %b_addr_896, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8588 'load' 'b_load_896' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_450 : Operation 8589 [1/1] (2.55ns)   --->   "%add_ln7_896 = add nsw i32 %a_load_896, %b_load_896" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8589 'add' 'add_ln7_896' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 8590 [1/2] (3.25ns)   --->   "%a_load_897 = load i32* %a_addr_897, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8590 'load' 'a_load_897' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_450 : Operation 8591 [1/2] (3.25ns)   --->   "%b_load_897 = load i32* %b_addr_897, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8591 'load' 'b_load_897' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_450 : Operation 8592 [1/1] (2.55ns)   --->   "%add_ln7_897 = add nsw i32 %a_load_897, %b_load_897" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8592 'add' 'add_ln7_897' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 8593 [1/1] (0.00ns)   --->   "%a_addr_898 = getelementptr [1024 x i32]* %a, i64 0, i64 898" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8593 'getelementptr' 'a_addr_898' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 8594 [2/2] (3.25ns)   --->   "%a_load_898 = load i32* %a_addr_898, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8594 'load' 'a_load_898' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_450 : Operation 8595 [1/1] (0.00ns)   --->   "%b_addr_898 = getelementptr [1024 x i32]* %b, i64 0, i64 898" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8595 'getelementptr' 'b_addr_898' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 8596 [2/2] (3.25ns)   --->   "%b_load_898 = load i32* %b_addr_898, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8596 'load' 'b_load_898' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_450 : Operation 8597 [1/1] (0.00ns)   --->   "%a_addr_899 = getelementptr [1024 x i32]* %a, i64 0, i64 899" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8597 'getelementptr' 'a_addr_899' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 8598 [2/2] (3.25ns)   --->   "%a_load_899 = load i32* %a_addr_899, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8598 'load' 'a_load_899' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_450 : Operation 8599 [1/1] (0.00ns)   --->   "%b_addr_899 = getelementptr [1024 x i32]* %b, i64 0, i64 899" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8599 'getelementptr' 'b_addr_899' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 8600 [2/2] (3.25ns)   --->   "%b_load_899 = load i32* %b_addr_899, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8600 'load' 'b_load_899' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 451 <SV = 450> <Delay = 5.80>
ST_451 : Operation 8601 [1/1] (0.00ns)   --->   "%c_addr_896 = getelementptr [1024 x i32]* %c, i64 0, i64 896" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8601 'getelementptr' 'c_addr_896' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 8602 [1/1] (3.25ns)   --->   "store i32 %add_ln7_896, i32* %c_addr_896, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8602 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_451 : Operation 8603 [1/1] (0.00ns)   --->   "%c_addr_897 = getelementptr [1024 x i32]* %c, i64 0, i64 897" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8603 'getelementptr' 'c_addr_897' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 8604 [1/1] (3.25ns)   --->   "store i32 %add_ln7_897, i32* %c_addr_897, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8604 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_451 : Operation 8605 [1/2] (3.25ns)   --->   "%a_load_898 = load i32* %a_addr_898, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8605 'load' 'a_load_898' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_451 : Operation 8606 [1/2] (3.25ns)   --->   "%b_load_898 = load i32* %b_addr_898, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8606 'load' 'b_load_898' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_451 : Operation 8607 [1/1] (2.55ns)   --->   "%add_ln7_898 = add nsw i32 %a_load_898, %b_load_898" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8607 'add' 'add_ln7_898' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 8608 [1/2] (3.25ns)   --->   "%a_load_899 = load i32* %a_addr_899, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8608 'load' 'a_load_899' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_451 : Operation 8609 [1/2] (3.25ns)   --->   "%b_load_899 = load i32* %b_addr_899, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8609 'load' 'b_load_899' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_451 : Operation 8610 [1/1] (2.55ns)   --->   "%add_ln7_899 = add nsw i32 %a_load_899, %b_load_899" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8610 'add' 'add_ln7_899' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 8611 [1/1] (0.00ns)   --->   "%a_addr_900 = getelementptr [1024 x i32]* %a, i64 0, i64 900" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8611 'getelementptr' 'a_addr_900' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 8612 [2/2] (3.25ns)   --->   "%a_load_900 = load i32* %a_addr_900, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8612 'load' 'a_load_900' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_451 : Operation 8613 [1/1] (0.00ns)   --->   "%b_addr_900 = getelementptr [1024 x i32]* %b, i64 0, i64 900" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8613 'getelementptr' 'b_addr_900' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 8614 [2/2] (3.25ns)   --->   "%b_load_900 = load i32* %b_addr_900, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8614 'load' 'b_load_900' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_451 : Operation 8615 [1/1] (0.00ns)   --->   "%a_addr_901 = getelementptr [1024 x i32]* %a, i64 0, i64 901" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8615 'getelementptr' 'a_addr_901' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 8616 [2/2] (3.25ns)   --->   "%a_load_901 = load i32* %a_addr_901, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8616 'load' 'a_load_901' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_451 : Operation 8617 [1/1] (0.00ns)   --->   "%b_addr_901 = getelementptr [1024 x i32]* %b, i64 0, i64 901" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8617 'getelementptr' 'b_addr_901' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 8618 [2/2] (3.25ns)   --->   "%b_load_901 = load i32* %b_addr_901, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8618 'load' 'b_load_901' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 452 <SV = 451> <Delay = 5.80>
ST_452 : Operation 8619 [1/1] (0.00ns)   --->   "%c_addr_898 = getelementptr [1024 x i32]* %c, i64 0, i64 898" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8619 'getelementptr' 'c_addr_898' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 8620 [1/1] (3.25ns)   --->   "store i32 %add_ln7_898, i32* %c_addr_898, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8620 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_452 : Operation 8621 [1/1] (0.00ns)   --->   "%c_addr_899 = getelementptr [1024 x i32]* %c, i64 0, i64 899" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8621 'getelementptr' 'c_addr_899' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 8622 [1/1] (3.25ns)   --->   "store i32 %add_ln7_899, i32* %c_addr_899, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8622 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_452 : Operation 8623 [1/2] (3.25ns)   --->   "%a_load_900 = load i32* %a_addr_900, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8623 'load' 'a_load_900' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_452 : Operation 8624 [1/2] (3.25ns)   --->   "%b_load_900 = load i32* %b_addr_900, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8624 'load' 'b_load_900' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_452 : Operation 8625 [1/1] (2.55ns)   --->   "%add_ln7_900 = add nsw i32 %a_load_900, %b_load_900" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8625 'add' 'add_ln7_900' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 8626 [1/2] (3.25ns)   --->   "%a_load_901 = load i32* %a_addr_901, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8626 'load' 'a_load_901' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_452 : Operation 8627 [1/2] (3.25ns)   --->   "%b_load_901 = load i32* %b_addr_901, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8627 'load' 'b_load_901' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_452 : Operation 8628 [1/1] (2.55ns)   --->   "%add_ln7_901 = add nsw i32 %a_load_901, %b_load_901" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8628 'add' 'add_ln7_901' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 8629 [1/1] (0.00ns)   --->   "%a_addr_902 = getelementptr [1024 x i32]* %a, i64 0, i64 902" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8629 'getelementptr' 'a_addr_902' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 8630 [2/2] (3.25ns)   --->   "%a_load_902 = load i32* %a_addr_902, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8630 'load' 'a_load_902' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_452 : Operation 8631 [1/1] (0.00ns)   --->   "%b_addr_902 = getelementptr [1024 x i32]* %b, i64 0, i64 902" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8631 'getelementptr' 'b_addr_902' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 8632 [2/2] (3.25ns)   --->   "%b_load_902 = load i32* %b_addr_902, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8632 'load' 'b_load_902' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_452 : Operation 8633 [1/1] (0.00ns)   --->   "%a_addr_903 = getelementptr [1024 x i32]* %a, i64 0, i64 903" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8633 'getelementptr' 'a_addr_903' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 8634 [2/2] (3.25ns)   --->   "%a_load_903 = load i32* %a_addr_903, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8634 'load' 'a_load_903' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_452 : Operation 8635 [1/1] (0.00ns)   --->   "%b_addr_903 = getelementptr [1024 x i32]* %b, i64 0, i64 903" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8635 'getelementptr' 'b_addr_903' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 8636 [2/2] (3.25ns)   --->   "%b_load_903 = load i32* %b_addr_903, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8636 'load' 'b_load_903' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 453 <SV = 452> <Delay = 5.80>
ST_453 : Operation 8637 [1/1] (0.00ns)   --->   "%c_addr_900 = getelementptr [1024 x i32]* %c, i64 0, i64 900" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8637 'getelementptr' 'c_addr_900' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 8638 [1/1] (3.25ns)   --->   "store i32 %add_ln7_900, i32* %c_addr_900, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8638 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_453 : Operation 8639 [1/1] (0.00ns)   --->   "%c_addr_901 = getelementptr [1024 x i32]* %c, i64 0, i64 901" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8639 'getelementptr' 'c_addr_901' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 8640 [1/1] (3.25ns)   --->   "store i32 %add_ln7_901, i32* %c_addr_901, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8640 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_453 : Operation 8641 [1/2] (3.25ns)   --->   "%a_load_902 = load i32* %a_addr_902, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8641 'load' 'a_load_902' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_453 : Operation 8642 [1/2] (3.25ns)   --->   "%b_load_902 = load i32* %b_addr_902, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8642 'load' 'b_load_902' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_453 : Operation 8643 [1/1] (2.55ns)   --->   "%add_ln7_902 = add nsw i32 %a_load_902, %b_load_902" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8643 'add' 'add_ln7_902' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_453 : Operation 8644 [1/2] (3.25ns)   --->   "%a_load_903 = load i32* %a_addr_903, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8644 'load' 'a_load_903' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_453 : Operation 8645 [1/2] (3.25ns)   --->   "%b_load_903 = load i32* %b_addr_903, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8645 'load' 'b_load_903' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_453 : Operation 8646 [1/1] (2.55ns)   --->   "%add_ln7_903 = add nsw i32 %a_load_903, %b_load_903" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8646 'add' 'add_ln7_903' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_453 : Operation 8647 [1/1] (0.00ns)   --->   "%a_addr_904 = getelementptr [1024 x i32]* %a, i64 0, i64 904" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8647 'getelementptr' 'a_addr_904' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 8648 [2/2] (3.25ns)   --->   "%a_load_904 = load i32* %a_addr_904, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8648 'load' 'a_load_904' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_453 : Operation 8649 [1/1] (0.00ns)   --->   "%b_addr_904 = getelementptr [1024 x i32]* %b, i64 0, i64 904" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8649 'getelementptr' 'b_addr_904' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 8650 [2/2] (3.25ns)   --->   "%b_load_904 = load i32* %b_addr_904, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8650 'load' 'b_load_904' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_453 : Operation 8651 [1/1] (0.00ns)   --->   "%a_addr_905 = getelementptr [1024 x i32]* %a, i64 0, i64 905" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8651 'getelementptr' 'a_addr_905' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 8652 [2/2] (3.25ns)   --->   "%a_load_905 = load i32* %a_addr_905, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8652 'load' 'a_load_905' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_453 : Operation 8653 [1/1] (0.00ns)   --->   "%b_addr_905 = getelementptr [1024 x i32]* %b, i64 0, i64 905" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8653 'getelementptr' 'b_addr_905' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 8654 [2/2] (3.25ns)   --->   "%b_load_905 = load i32* %b_addr_905, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8654 'load' 'b_load_905' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 454 <SV = 453> <Delay = 5.80>
ST_454 : Operation 8655 [1/1] (0.00ns)   --->   "%c_addr_902 = getelementptr [1024 x i32]* %c, i64 0, i64 902" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8655 'getelementptr' 'c_addr_902' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 8656 [1/1] (3.25ns)   --->   "store i32 %add_ln7_902, i32* %c_addr_902, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8656 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_454 : Operation 8657 [1/1] (0.00ns)   --->   "%c_addr_903 = getelementptr [1024 x i32]* %c, i64 0, i64 903" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8657 'getelementptr' 'c_addr_903' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 8658 [1/1] (3.25ns)   --->   "store i32 %add_ln7_903, i32* %c_addr_903, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8658 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_454 : Operation 8659 [1/2] (3.25ns)   --->   "%a_load_904 = load i32* %a_addr_904, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8659 'load' 'a_load_904' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_454 : Operation 8660 [1/2] (3.25ns)   --->   "%b_load_904 = load i32* %b_addr_904, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8660 'load' 'b_load_904' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_454 : Operation 8661 [1/1] (2.55ns)   --->   "%add_ln7_904 = add nsw i32 %a_load_904, %b_load_904" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8661 'add' 'add_ln7_904' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 8662 [1/2] (3.25ns)   --->   "%a_load_905 = load i32* %a_addr_905, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8662 'load' 'a_load_905' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_454 : Operation 8663 [1/2] (3.25ns)   --->   "%b_load_905 = load i32* %b_addr_905, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8663 'load' 'b_load_905' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_454 : Operation 8664 [1/1] (2.55ns)   --->   "%add_ln7_905 = add nsw i32 %a_load_905, %b_load_905" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8664 'add' 'add_ln7_905' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 8665 [1/1] (0.00ns)   --->   "%a_addr_906 = getelementptr [1024 x i32]* %a, i64 0, i64 906" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8665 'getelementptr' 'a_addr_906' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 8666 [2/2] (3.25ns)   --->   "%a_load_906 = load i32* %a_addr_906, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8666 'load' 'a_load_906' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_454 : Operation 8667 [1/1] (0.00ns)   --->   "%b_addr_906 = getelementptr [1024 x i32]* %b, i64 0, i64 906" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8667 'getelementptr' 'b_addr_906' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 8668 [2/2] (3.25ns)   --->   "%b_load_906 = load i32* %b_addr_906, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8668 'load' 'b_load_906' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_454 : Operation 8669 [1/1] (0.00ns)   --->   "%a_addr_907 = getelementptr [1024 x i32]* %a, i64 0, i64 907" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8669 'getelementptr' 'a_addr_907' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 8670 [2/2] (3.25ns)   --->   "%a_load_907 = load i32* %a_addr_907, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8670 'load' 'a_load_907' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_454 : Operation 8671 [1/1] (0.00ns)   --->   "%b_addr_907 = getelementptr [1024 x i32]* %b, i64 0, i64 907" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8671 'getelementptr' 'b_addr_907' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 8672 [2/2] (3.25ns)   --->   "%b_load_907 = load i32* %b_addr_907, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8672 'load' 'b_load_907' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 455 <SV = 454> <Delay = 5.80>
ST_455 : Operation 8673 [1/1] (0.00ns)   --->   "%c_addr_904 = getelementptr [1024 x i32]* %c, i64 0, i64 904" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8673 'getelementptr' 'c_addr_904' <Predicate = true> <Delay = 0.00>
ST_455 : Operation 8674 [1/1] (3.25ns)   --->   "store i32 %add_ln7_904, i32* %c_addr_904, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8674 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_455 : Operation 8675 [1/1] (0.00ns)   --->   "%c_addr_905 = getelementptr [1024 x i32]* %c, i64 0, i64 905" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8675 'getelementptr' 'c_addr_905' <Predicate = true> <Delay = 0.00>
ST_455 : Operation 8676 [1/1] (3.25ns)   --->   "store i32 %add_ln7_905, i32* %c_addr_905, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8676 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_455 : Operation 8677 [1/2] (3.25ns)   --->   "%a_load_906 = load i32* %a_addr_906, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8677 'load' 'a_load_906' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_455 : Operation 8678 [1/2] (3.25ns)   --->   "%b_load_906 = load i32* %b_addr_906, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8678 'load' 'b_load_906' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_455 : Operation 8679 [1/1] (2.55ns)   --->   "%add_ln7_906 = add nsw i32 %a_load_906, %b_load_906" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8679 'add' 'add_ln7_906' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 8680 [1/2] (3.25ns)   --->   "%a_load_907 = load i32* %a_addr_907, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8680 'load' 'a_load_907' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_455 : Operation 8681 [1/2] (3.25ns)   --->   "%b_load_907 = load i32* %b_addr_907, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8681 'load' 'b_load_907' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_455 : Operation 8682 [1/1] (2.55ns)   --->   "%add_ln7_907 = add nsw i32 %a_load_907, %b_load_907" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8682 'add' 'add_ln7_907' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 8683 [1/1] (0.00ns)   --->   "%a_addr_908 = getelementptr [1024 x i32]* %a, i64 0, i64 908" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8683 'getelementptr' 'a_addr_908' <Predicate = true> <Delay = 0.00>
ST_455 : Operation 8684 [2/2] (3.25ns)   --->   "%a_load_908 = load i32* %a_addr_908, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8684 'load' 'a_load_908' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_455 : Operation 8685 [1/1] (0.00ns)   --->   "%b_addr_908 = getelementptr [1024 x i32]* %b, i64 0, i64 908" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8685 'getelementptr' 'b_addr_908' <Predicate = true> <Delay = 0.00>
ST_455 : Operation 8686 [2/2] (3.25ns)   --->   "%b_load_908 = load i32* %b_addr_908, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8686 'load' 'b_load_908' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_455 : Operation 8687 [1/1] (0.00ns)   --->   "%a_addr_909 = getelementptr [1024 x i32]* %a, i64 0, i64 909" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8687 'getelementptr' 'a_addr_909' <Predicate = true> <Delay = 0.00>
ST_455 : Operation 8688 [2/2] (3.25ns)   --->   "%a_load_909 = load i32* %a_addr_909, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8688 'load' 'a_load_909' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_455 : Operation 8689 [1/1] (0.00ns)   --->   "%b_addr_909 = getelementptr [1024 x i32]* %b, i64 0, i64 909" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8689 'getelementptr' 'b_addr_909' <Predicate = true> <Delay = 0.00>
ST_455 : Operation 8690 [2/2] (3.25ns)   --->   "%b_load_909 = load i32* %b_addr_909, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8690 'load' 'b_load_909' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 456 <SV = 455> <Delay = 5.80>
ST_456 : Operation 8691 [1/1] (0.00ns)   --->   "%c_addr_906 = getelementptr [1024 x i32]* %c, i64 0, i64 906" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8691 'getelementptr' 'c_addr_906' <Predicate = true> <Delay = 0.00>
ST_456 : Operation 8692 [1/1] (3.25ns)   --->   "store i32 %add_ln7_906, i32* %c_addr_906, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8692 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_456 : Operation 8693 [1/1] (0.00ns)   --->   "%c_addr_907 = getelementptr [1024 x i32]* %c, i64 0, i64 907" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8693 'getelementptr' 'c_addr_907' <Predicate = true> <Delay = 0.00>
ST_456 : Operation 8694 [1/1] (3.25ns)   --->   "store i32 %add_ln7_907, i32* %c_addr_907, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8694 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_456 : Operation 8695 [1/2] (3.25ns)   --->   "%a_load_908 = load i32* %a_addr_908, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8695 'load' 'a_load_908' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_456 : Operation 8696 [1/2] (3.25ns)   --->   "%b_load_908 = load i32* %b_addr_908, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8696 'load' 'b_load_908' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_456 : Operation 8697 [1/1] (2.55ns)   --->   "%add_ln7_908 = add nsw i32 %a_load_908, %b_load_908" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8697 'add' 'add_ln7_908' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 8698 [1/2] (3.25ns)   --->   "%a_load_909 = load i32* %a_addr_909, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8698 'load' 'a_load_909' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_456 : Operation 8699 [1/2] (3.25ns)   --->   "%b_load_909 = load i32* %b_addr_909, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8699 'load' 'b_load_909' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_456 : Operation 8700 [1/1] (2.55ns)   --->   "%add_ln7_909 = add nsw i32 %a_load_909, %b_load_909" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8700 'add' 'add_ln7_909' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 8701 [1/1] (0.00ns)   --->   "%a_addr_910 = getelementptr [1024 x i32]* %a, i64 0, i64 910" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8701 'getelementptr' 'a_addr_910' <Predicate = true> <Delay = 0.00>
ST_456 : Operation 8702 [2/2] (3.25ns)   --->   "%a_load_910 = load i32* %a_addr_910, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8702 'load' 'a_load_910' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_456 : Operation 8703 [1/1] (0.00ns)   --->   "%b_addr_910 = getelementptr [1024 x i32]* %b, i64 0, i64 910" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8703 'getelementptr' 'b_addr_910' <Predicate = true> <Delay = 0.00>
ST_456 : Operation 8704 [2/2] (3.25ns)   --->   "%b_load_910 = load i32* %b_addr_910, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8704 'load' 'b_load_910' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_456 : Operation 8705 [1/1] (0.00ns)   --->   "%a_addr_911 = getelementptr [1024 x i32]* %a, i64 0, i64 911" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8705 'getelementptr' 'a_addr_911' <Predicate = true> <Delay = 0.00>
ST_456 : Operation 8706 [2/2] (3.25ns)   --->   "%a_load_911 = load i32* %a_addr_911, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8706 'load' 'a_load_911' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_456 : Operation 8707 [1/1] (0.00ns)   --->   "%b_addr_911 = getelementptr [1024 x i32]* %b, i64 0, i64 911" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8707 'getelementptr' 'b_addr_911' <Predicate = true> <Delay = 0.00>
ST_456 : Operation 8708 [2/2] (3.25ns)   --->   "%b_load_911 = load i32* %b_addr_911, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8708 'load' 'b_load_911' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 457 <SV = 456> <Delay = 5.80>
ST_457 : Operation 8709 [1/1] (0.00ns)   --->   "%c_addr_908 = getelementptr [1024 x i32]* %c, i64 0, i64 908" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8709 'getelementptr' 'c_addr_908' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 8710 [1/1] (3.25ns)   --->   "store i32 %add_ln7_908, i32* %c_addr_908, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8710 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_457 : Operation 8711 [1/1] (0.00ns)   --->   "%c_addr_909 = getelementptr [1024 x i32]* %c, i64 0, i64 909" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8711 'getelementptr' 'c_addr_909' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 8712 [1/1] (3.25ns)   --->   "store i32 %add_ln7_909, i32* %c_addr_909, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8712 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_457 : Operation 8713 [1/2] (3.25ns)   --->   "%a_load_910 = load i32* %a_addr_910, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8713 'load' 'a_load_910' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_457 : Operation 8714 [1/2] (3.25ns)   --->   "%b_load_910 = load i32* %b_addr_910, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8714 'load' 'b_load_910' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_457 : Operation 8715 [1/1] (2.55ns)   --->   "%add_ln7_910 = add nsw i32 %a_load_910, %b_load_910" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8715 'add' 'add_ln7_910' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_457 : Operation 8716 [1/2] (3.25ns)   --->   "%a_load_911 = load i32* %a_addr_911, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8716 'load' 'a_load_911' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_457 : Operation 8717 [1/2] (3.25ns)   --->   "%b_load_911 = load i32* %b_addr_911, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8717 'load' 'b_load_911' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_457 : Operation 8718 [1/1] (2.55ns)   --->   "%add_ln7_911 = add nsw i32 %a_load_911, %b_load_911" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8718 'add' 'add_ln7_911' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_457 : Operation 8719 [1/1] (0.00ns)   --->   "%a_addr_912 = getelementptr [1024 x i32]* %a, i64 0, i64 912" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8719 'getelementptr' 'a_addr_912' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 8720 [2/2] (3.25ns)   --->   "%a_load_912 = load i32* %a_addr_912, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8720 'load' 'a_load_912' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_457 : Operation 8721 [1/1] (0.00ns)   --->   "%b_addr_912 = getelementptr [1024 x i32]* %b, i64 0, i64 912" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8721 'getelementptr' 'b_addr_912' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 8722 [2/2] (3.25ns)   --->   "%b_load_912 = load i32* %b_addr_912, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8722 'load' 'b_load_912' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_457 : Operation 8723 [1/1] (0.00ns)   --->   "%a_addr_913 = getelementptr [1024 x i32]* %a, i64 0, i64 913" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8723 'getelementptr' 'a_addr_913' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 8724 [2/2] (3.25ns)   --->   "%a_load_913 = load i32* %a_addr_913, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8724 'load' 'a_load_913' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_457 : Operation 8725 [1/1] (0.00ns)   --->   "%b_addr_913 = getelementptr [1024 x i32]* %b, i64 0, i64 913" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8725 'getelementptr' 'b_addr_913' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 8726 [2/2] (3.25ns)   --->   "%b_load_913 = load i32* %b_addr_913, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8726 'load' 'b_load_913' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 458 <SV = 457> <Delay = 5.80>
ST_458 : Operation 8727 [1/1] (0.00ns)   --->   "%c_addr_910 = getelementptr [1024 x i32]* %c, i64 0, i64 910" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8727 'getelementptr' 'c_addr_910' <Predicate = true> <Delay = 0.00>
ST_458 : Operation 8728 [1/1] (3.25ns)   --->   "store i32 %add_ln7_910, i32* %c_addr_910, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8728 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_458 : Operation 8729 [1/1] (0.00ns)   --->   "%c_addr_911 = getelementptr [1024 x i32]* %c, i64 0, i64 911" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8729 'getelementptr' 'c_addr_911' <Predicate = true> <Delay = 0.00>
ST_458 : Operation 8730 [1/1] (3.25ns)   --->   "store i32 %add_ln7_911, i32* %c_addr_911, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8730 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_458 : Operation 8731 [1/2] (3.25ns)   --->   "%a_load_912 = load i32* %a_addr_912, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8731 'load' 'a_load_912' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_458 : Operation 8732 [1/2] (3.25ns)   --->   "%b_load_912 = load i32* %b_addr_912, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8732 'load' 'b_load_912' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_458 : Operation 8733 [1/1] (2.55ns)   --->   "%add_ln7_912 = add nsw i32 %a_load_912, %b_load_912" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8733 'add' 'add_ln7_912' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_458 : Operation 8734 [1/2] (3.25ns)   --->   "%a_load_913 = load i32* %a_addr_913, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8734 'load' 'a_load_913' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_458 : Operation 8735 [1/2] (3.25ns)   --->   "%b_load_913 = load i32* %b_addr_913, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8735 'load' 'b_load_913' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_458 : Operation 8736 [1/1] (2.55ns)   --->   "%add_ln7_913 = add nsw i32 %a_load_913, %b_load_913" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8736 'add' 'add_ln7_913' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_458 : Operation 8737 [1/1] (0.00ns)   --->   "%a_addr_914 = getelementptr [1024 x i32]* %a, i64 0, i64 914" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8737 'getelementptr' 'a_addr_914' <Predicate = true> <Delay = 0.00>
ST_458 : Operation 8738 [2/2] (3.25ns)   --->   "%a_load_914 = load i32* %a_addr_914, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8738 'load' 'a_load_914' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_458 : Operation 8739 [1/1] (0.00ns)   --->   "%b_addr_914 = getelementptr [1024 x i32]* %b, i64 0, i64 914" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8739 'getelementptr' 'b_addr_914' <Predicate = true> <Delay = 0.00>
ST_458 : Operation 8740 [2/2] (3.25ns)   --->   "%b_load_914 = load i32* %b_addr_914, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8740 'load' 'b_load_914' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_458 : Operation 8741 [1/1] (0.00ns)   --->   "%a_addr_915 = getelementptr [1024 x i32]* %a, i64 0, i64 915" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8741 'getelementptr' 'a_addr_915' <Predicate = true> <Delay = 0.00>
ST_458 : Operation 8742 [2/2] (3.25ns)   --->   "%a_load_915 = load i32* %a_addr_915, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8742 'load' 'a_load_915' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_458 : Operation 8743 [1/1] (0.00ns)   --->   "%b_addr_915 = getelementptr [1024 x i32]* %b, i64 0, i64 915" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8743 'getelementptr' 'b_addr_915' <Predicate = true> <Delay = 0.00>
ST_458 : Operation 8744 [2/2] (3.25ns)   --->   "%b_load_915 = load i32* %b_addr_915, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8744 'load' 'b_load_915' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 459 <SV = 458> <Delay = 5.80>
ST_459 : Operation 8745 [1/1] (0.00ns)   --->   "%c_addr_912 = getelementptr [1024 x i32]* %c, i64 0, i64 912" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8745 'getelementptr' 'c_addr_912' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 8746 [1/1] (3.25ns)   --->   "store i32 %add_ln7_912, i32* %c_addr_912, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8746 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_459 : Operation 8747 [1/1] (0.00ns)   --->   "%c_addr_913 = getelementptr [1024 x i32]* %c, i64 0, i64 913" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8747 'getelementptr' 'c_addr_913' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 8748 [1/1] (3.25ns)   --->   "store i32 %add_ln7_913, i32* %c_addr_913, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8748 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_459 : Operation 8749 [1/2] (3.25ns)   --->   "%a_load_914 = load i32* %a_addr_914, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8749 'load' 'a_load_914' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_459 : Operation 8750 [1/2] (3.25ns)   --->   "%b_load_914 = load i32* %b_addr_914, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8750 'load' 'b_load_914' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_459 : Operation 8751 [1/1] (2.55ns)   --->   "%add_ln7_914 = add nsw i32 %a_load_914, %b_load_914" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8751 'add' 'add_ln7_914' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 8752 [1/2] (3.25ns)   --->   "%a_load_915 = load i32* %a_addr_915, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8752 'load' 'a_load_915' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_459 : Operation 8753 [1/2] (3.25ns)   --->   "%b_load_915 = load i32* %b_addr_915, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8753 'load' 'b_load_915' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_459 : Operation 8754 [1/1] (2.55ns)   --->   "%add_ln7_915 = add nsw i32 %a_load_915, %b_load_915" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8754 'add' 'add_ln7_915' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 8755 [1/1] (0.00ns)   --->   "%a_addr_916 = getelementptr [1024 x i32]* %a, i64 0, i64 916" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8755 'getelementptr' 'a_addr_916' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 8756 [2/2] (3.25ns)   --->   "%a_load_916 = load i32* %a_addr_916, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8756 'load' 'a_load_916' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_459 : Operation 8757 [1/1] (0.00ns)   --->   "%b_addr_916 = getelementptr [1024 x i32]* %b, i64 0, i64 916" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8757 'getelementptr' 'b_addr_916' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 8758 [2/2] (3.25ns)   --->   "%b_load_916 = load i32* %b_addr_916, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8758 'load' 'b_load_916' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_459 : Operation 8759 [1/1] (0.00ns)   --->   "%a_addr_917 = getelementptr [1024 x i32]* %a, i64 0, i64 917" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8759 'getelementptr' 'a_addr_917' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 8760 [2/2] (3.25ns)   --->   "%a_load_917 = load i32* %a_addr_917, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8760 'load' 'a_load_917' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_459 : Operation 8761 [1/1] (0.00ns)   --->   "%b_addr_917 = getelementptr [1024 x i32]* %b, i64 0, i64 917" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8761 'getelementptr' 'b_addr_917' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 8762 [2/2] (3.25ns)   --->   "%b_load_917 = load i32* %b_addr_917, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8762 'load' 'b_load_917' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 460 <SV = 459> <Delay = 5.80>
ST_460 : Operation 8763 [1/1] (0.00ns)   --->   "%c_addr_914 = getelementptr [1024 x i32]* %c, i64 0, i64 914" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8763 'getelementptr' 'c_addr_914' <Predicate = true> <Delay = 0.00>
ST_460 : Operation 8764 [1/1] (3.25ns)   --->   "store i32 %add_ln7_914, i32* %c_addr_914, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8764 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_460 : Operation 8765 [1/1] (0.00ns)   --->   "%c_addr_915 = getelementptr [1024 x i32]* %c, i64 0, i64 915" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8765 'getelementptr' 'c_addr_915' <Predicate = true> <Delay = 0.00>
ST_460 : Operation 8766 [1/1] (3.25ns)   --->   "store i32 %add_ln7_915, i32* %c_addr_915, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8766 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_460 : Operation 8767 [1/2] (3.25ns)   --->   "%a_load_916 = load i32* %a_addr_916, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8767 'load' 'a_load_916' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_460 : Operation 8768 [1/2] (3.25ns)   --->   "%b_load_916 = load i32* %b_addr_916, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8768 'load' 'b_load_916' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_460 : Operation 8769 [1/1] (2.55ns)   --->   "%add_ln7_916 = add nsw i32 %a_load_916, %b_load_916" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8769 'add' 'add_ln7_916' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_460 : Operation 8770 [1/2] (3.25ns)   --->   "%a_load_917 = load i32* %a_addr_917, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8770 'load' 'a_load_917' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_460 : Operation 8771 [1/2] (3.25ns)   --->   "%b_load_917 = load i32* %b_addr_917, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8771 'load' 'b_load_917' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_460 : Operation 8772 [1/1] (2.55ns)   --->   "%add_ln7_917 = add nsw i32 %a_load_917, %b_load_917" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8772 'add' 'add_ln7_917' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_460 : Operation 8773 [1/1] (0.00ns)   --->   "%a_addr_918 = getelementptr [1024 x i32]* %a, i64 0, i64 918" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8773 'getelementptr' 'a_addr_918' <Predicate = true> <Delay = 0.00>
ST_460 : Operation 8774 [2/2] (3.25ns)   --->   "%a_load_918 = load i32* %a_addr_918, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8774 'load' 'a_load_918' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_460 : Operation 8775 [1/1] (0.00ns)   --->   "%b_addr_918 = getelementptr [1024 x i32]* %b, i64 0, i64 918" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8775 'getelementptr' 'b_addr_918' <Predicate = true> <Delay = 0.00>
ST_460 : Operation 8776 [2/2] (3.25ns)   --->   "%b_load_918 = load i32* %b_addr_918, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8776 'load' 'b_load_918' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_460 : Operation 8777 [1/1] (0.00ns)   --->   "%a_addr_919 = getelementptr [1024 x i32]* %a, i64 0, i64 919" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8777 'getelementptr' 'a_addr_919' <Predicate = true> <Delay = 0.00>
ST_460 : Operation 8778 [2/2] (3.25ns)   --->   "%a_load_919 = load i32* %a_addr_919, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8778 'load' 'a_load_919' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_460 : Operation 8779 [1/1] (0.00ns)   --->   "%b_addr_919 = getelementptr [1024 x i32]* %b, i64 0, i64 919" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8779 'getelementptr' 'b_addr_919' <Predicate = true> <Delay = 0.00>
ST_460 : Operation 8780 [2/2] (3.25ns)   --->   "%b_load_919 = load i32* %b_addr_919, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8780 'load' 'b_load_919' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 461 <SV = 460> <Delay = 5.80>
ST_461 : Operation 8781 [1/1] (0.00ns)   --->   "%c_addr_916 = getelementptr [1024 x i32]* %c, i64 0, i64 916" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8781 'getelementptr' 'c_addr_916' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 8782 [1/1] (3.25ns)   --->   "store i32 %add_ln7_916, i32* %c_addr_916, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8782 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_461 : Operation 8783 [1/1] (0.00ns)   --->   "%c_addr_917 = getelementptr [1024 x i32]* %c, i64 0, i64 917" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8783 'getelementptr' 'c_addr_917' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 8784 [1/1] (3.25ns)   --->   "store i32 %add_ln7_917, i32* %c_addr_917, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8784 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_461 : Operation 8785 [1/2] (3.25ns)   --->   "%a_load_918 = load i32* %a_addr_918, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8785 'load' 'a_load_918' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_461 : Operation 8786 [1/2] (3.25ns)   --->   "%b_load_918 = load i32* %b_addr_918, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8786 'load' 'b_load_918' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_461 : Operation 8787 [1/1] (2.55ns)   --->   "%add_ln7_918 = add nsw i32 %a_load_918, %b_load_918" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8787 'add' 'add_ln7_918' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_461 : Operation 8788 [1/2] (3.25ns)   --->   "%a_load_919 = load i32* %a_addr_919, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8788 'load' 'a_load_919' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_461 : Operation 8789 [1/2] (3.25ns)   --->   "%b_load_919 = load i32* %b_addr_919, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8789 'load' 'b_load_919' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_461 : Operation 8790 [1/1] (2.55ns)   --->   "%add_ln7_919 = add nsw i32 %a_load_919, %b_load_919" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8790 'add' 'add_ln7_919' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_461 : Operation 8791 [1/1] (0.00ns)   --->   "%a_addr_920 = getelementptr [1024 x i32]* %a, i64 0, i64 920" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8791 'getelementptr' 'a_addr_920' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 8792 [2/2] (3.25ns)   --->   "%a_load_920 = load i32* %a_addr_920, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8792 'load' 'a_load_920' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_461 : Operation 8793 [1/1] (0.00ns)   --->   "%b_addr_920 = getelementptr [1024 x i32]* %b, i64 0, i64 920" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8793 'getelementptr' 'b_addr_920' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 8794 [2/2] (3.25ns)   --->   "%b_load_920 = load i32* %b_addr_920, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8794 'load' 'b_load_920' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_461 : Operation 8795 [1/1] (0.00ns)   --->   "%a_addr_921 = getelementptr [1024 x i32]* %a, i64 0, i64 921" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8795 'getelementptr' 'a_addr_921' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 8796 [2/2] (3.25ns)   --->   "%a_load_921 = load i32* %a_addr_921, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8796 'load' 'a_load_921' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_461 : Operation 8797 [1/1] (0.00ns)   --->   "%b_addr_921 = getelementptr [1024 x i32]* %b, i64 0, i64 921" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8797 'getelementptr' 'b_addr_921' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 8798 [2/2] (3.25ns)   --->   "%b_load_921 = load i32* %b_addr_921, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8798 'load' 'b_load_921' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 462 <SV = 461> <Delay = 5.80>
ST_462 : Operation 8799 [1/1] (0.00ns)   --->   "%c_addr_918 = getelementptr [1024 x i32]* %c, i64 0, i64 918" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8799 'getelementptr' 'c_addr_918' <Predicate = true> <Delay = 0.00>
ST_462 : Operation 8800 [1/1] (3.25ns)   --->   "store i32 %add_ln7_918, i32* %c_addr_918, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8800 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_462 : Operation 8801 [1/1] (0.00ns)   --->   "%c_addr_919 = getelementptr [1024 x i32]* %c, i64 0, i64 919" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8801 'getelementptr' 'c_addr_919' <Predicate = true> <Delay = 0.00>
ST_462 : Operation 8802 [1/1] (3.25ns)   --->   "store i32 %add_ln7_919, i32* %c_addr_919, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8802 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_462 : Operation 8803 [1/2] (3.25ns)   --->   "%a_load_920 = load i32* %a_addr_920, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8803 'load' 'a_load_920' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_462 : Operation 8804 [1/2] (3.25ns)   --->   "%b_load_920 = load i32* %b_addr_920, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8804 'load' 'b_load_920' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_462 : Operation 8805 [1/1] (2.55ns)   --->   "%add_ln7_920 = add nsw i32 %a_load_920, %b_load_920" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8805 'add' 'add_ln7_920' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_462 : Operation 8806 [1/2] (3.25ns)   --->   "%a_load_921 = load i32* %a_addr_921, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8806 'load' 'a_load_921' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_462 : Operation 8807 [1/2] (3.25ns)   --->   "%b_load_921 = load i32* %b_addr_921, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8807 'load' 'b_load_921' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_462 : Operation 8808 [1/1] (2.55ns)   --->   "%add_ln7_921 = add nsw i32 %a_load_921, %b_load_921" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8808 'add' 'add_ln7_921' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_462 : Operation 8809 [1/1] (0.00ns)   --->   "%a_addr_922 = getelementptr [1024 x i32]* %a, i64 0, i64 922" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8809 'getelementptr' 'a_addr_922' <Predicate = true> <Delay = 0.00>
ST_462 : Operation 8810 [2/2] (3.25ns)   --->   "%a_load_922 = load i32* %a_addr_922, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8810 'load' 'a_load_922' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_462 : Operation 8811 [1/1] (0.00ns)   --->   "%b_addr_922 = getelementptr [1024 x i32]* %b, i64 0, i64 922" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8811 'getelementptr' 'b_addr_922' <Predicate = true> <Delay = 0.00>
ST_462 : Operation 8812 [2/2] (3.25ns)   --->   "%b_load_922 = load i32* %b_addr_922, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8812 'load' 'b_load_922' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_462 : Operation 8813 [1/1] (0.00ns)   --->   "%a_addr_923 = getelementptr [1024 x i32]* %a, i64 0, i64 923" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8813 'getelementptr' 'a_addr_923' <Predicate = true> <Delay = 0.00>
ST_462 : Operation 8814 [2/2] (3.25ns)   --->   "%a_load_923 = load i32* %a_addr_923, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8814 'load' 'a_load_923' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_462 : Operation 8815 [1/1] (0.00ns)   --->   "%b_addr_923 = getelementptr [1024 x i32]* %b, i64 0, i64 923" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8815 'getelementptr' 'b_addr_923' <Predicate = true> <Delay = 0.00>
ST_462 : Operation 8816 [2/2] (3.25ns)   --->   "%b_load_923 = load i32* %b_addr_923, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8816 'load' 'b_load_923' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 463 <SV = 462> <Delay = 5.80>
ST_463 : Operation 8817 [1/1] (0.00ns)   --->   "%c_addr_920 = getelementptr [1024 x i32]* %c, i64 0, i64 920" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8817 'getelementptr' 'c_addr_920' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 8818 [1/1] (3.25ns)   --->   "store i32 %add_ln7_920, i32* %c_addr_920, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8818 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_463 : Operation 8819 [1/1] (0.00ns)   --->   "%c_addr_921 = getelementptr [1024 x i32]* %c, i64 0, i64 921" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8819 'getelementptr' 'c_addr_921' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 8820 [1/1] (3.25ns)   --->   "store i32 %add_ln7_921, i32* %c_addr_921, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8820 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_463 : Operation 8821 [1/2] (3.25ns)   --->   "%a_load_922 = load i32* %a_addr_922, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8821 'load' 'a_load_922' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_463 : Operation 8822 [1/2] (3.25ns)   --->   "%b_load_922 = load i32* %b_addr_922, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8822 'load' 'b_load_922' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_463 : Operation 8823 [1/1] (2.55ns)   --->   "%add_ln7_922 = add nsw i32 %a_load_922, %b_load_922" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8823 'add' 'add_ln7_922' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 8824 [1/2] (3.25ns)   --->   "%a_load_923 = load i32* %a_addr_923, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8824 'load' 'a_load_923' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_463 : Operation 8825 [1/2] (3.25ns)   --->   "%b_load_923 = load i32* %b_addr_923, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8825 'load' 'b_load_923' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_463 : Operation 8826 [1/1] (2.55ns)   --->   "%add_ln7_923 = add nsw i32 %a_load_923, %b_load_923" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8826 'add' 'add_ln7_923' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 8827 [1/1] (0.00ns)   --->   "%a_addr_924 = getelementptr [1024 x i32]* %a, i64 0, i64 924" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8827 'getelementptr' 'a_addr_924' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 8828 [2/2] (3.25ns)   --->   "%a_load_924 = load i32* %a_addr_924, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8828 'load' 'a_load_924' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_463 : Operation 8829 [1/1] (0.00ns)   --->   "%b_addr_924 = getelementptr [1024 x i32]* %b, i64 0, i64 924" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8829 'getelementptr' 'b_addr_924' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 8830 [2/2] (3.25ns)   --->   "%b_load_924 = load i32* %b_addr_924, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8830 'load' 'b_load_924' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_463 : Operation 8831 [1/1] (0.00ns)   --->   "%a_addr_925 = getelementptr [1024 x i32]* %a, i64 0, i64 925" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8831 'getelementptr' 'a_addr_925' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 8832 [2/2] (3.25ns)   --->   "%a_load_925 = load i32* %a_addr_925, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8832 'load' 'a_load_925' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_463 : Operation 8833 [1/1] (0.00ns)   --->   "%b_addr_925 = getelementptr [1024 x i32]* %b, i64 0, i64 925" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8833 'getelementptr' 'b_addr_925' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 8834 [2/2] (3.25ns)   --->   "%b_load_925 = load i32* %b_addr_925, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8834 'load' 'b_load_925' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 464 <SV = 463> <Delay = 5.80>
ST_464 : Operation 8835 [1/1] (0.00ns)   --->   "%c_addr_922 = getelementptr [1024 x i32]* %c, i64 0, i64 922" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8835 'getelementptr' 'c_addr_922' <Predicate = true> <Delay = 0.00>
ST_464 : Operation 8836 [1/1] (3.25ns)   --->   "store i32 %add_ln7_922, i32* %c_addr_922, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8836 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_464 : Operation 8837 [1/1] (0.00ns)   --->   "%c_addr_923 = getelementptr [1024 x i32]* %c, i64 0, i64 923" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8837 'getelementptr' 'c_addr_923' <Predicate = true> <Delay = 0.00>
ST_464 : Operation 8838 [1/1] (3.25ns)   --->   "store i32 %add_ln7_923, i32* %c_addr_923, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8838 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_464 : Operation 8839 [1/2] (3.25ns)   --->   "%a_load_924 = load i32* %a_addr_924, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8839 'load' 'a_load_924' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_464 : Operation 8840 [1/2] (3.25ns)   --->   "%b_load_924 = load i32* %b_addr_924, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8840 'load' 'b_load_924' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_464 : Operation 8841 [1/1] (2.55ns)   --->   "%add_ln7_924 = add nsw i32 %a_load_924, %b_load_924" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8841 'add' 'add_ln7_924' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 8842 [1/2] (3.25ns)   --->   "%a_load_925 = load i32* %a_addr_925, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8842 'load' 'a_load_925' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_464 : Operation 8843 [1/2] (3.25ns)   --->   "%b_load_925 = load i32* %b_addr_925, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8843 'load' 'b_load_925' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_464 : Operation 8844 [1/1] (2.55ns)   --->   "%add_ln7_925 = add nsw i32 %a_load_925, %b_load_925" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8844 'add' 'add_ln7_925' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 8845 [1/1] (0.00ns)   --->   "%a_addr_926 = getelementptr [1024 x i32]* %a, i64 0, i64 926" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8845 'getelementptr' 'a_addr_926' <Predicate = true> <Delay = 0.00>
ST_464 : Operation 8846 [2/2] (3.25ns)   --->   "%a_load_926 = load i32* %a_addr_926, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8846 'load' 'a_load_926' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_464 : Operation 8847 [1/1] (0.00ns)   --->   "%b_addr_926 = getelementptr [1024 x i32]* %b, i64 0, i64 926" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8847 'getelementptr' 'b_addr_926' <Predicate = true> <Delay = 0.00>
ST_464 : Operation 8848 [2/2] (3.25ns)   --->   "%b_load_926 = load i32* %b_addr_926, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8848 'load' 'b_load_926' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_464 : Operation 8849 [1/1] (0.00ns)   --->   "%a_addr_927 = getelementptr [1024 x i32]* %a, i64 0, i64 927" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8849 'getelementptr' 'a_addr_927' <Predicate = true> <Delay = 0.00>
ST_464 : Operation 8850 [2/2] (3.25ns)   --->   "%a_load_927 = load i32* %a_addr_927, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8850 'load' 'a_load_927' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_464 : Operation 8851 [1/1] (0.00ns)   --->   "%b_addr_927 = getelementptr [1024 x i32]* %b, i64 0, i64 927" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8851 'getelementptr' 'b_addr_927' <Predicate = true> <Delay = 0.00>
ST_464 : Operation 8852 [2/2] (3.25ns)   --->   "%b_load_927 = load i32* %b_addr_927, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8852 'load' 'b_load_927' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 465 <SV = 464> <Delay = 5.80>
ST_465 : Operation 8853 [1/1] (0.00ns)   --->   "%c_addr_924 = getelementptr [1024 x i32]* %c, i64 0, i64 924" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8853 'getelementptr' 'c_addr_924' <Predicate = true> <Delay = 0.00>
ST_465 : Operation 8854 [1/1] (3.25ns)   --->   "store i32 %add_ln7_924, i32* %c_addr_924, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8854 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_465 : Operation 8855 [1/1] (0.00ns)   --->   "%c_addr_925 = getelementptr [1024 x i32]* %c, i64 0, i64 925" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8855 'getelementptr' 'c_addr_925' <Predicate = true> <Delay = 0.00>
ST_465 : Operation 8856 [1/1] (3.25ns)   --->   "store i32 %add_ln7_925, i32* %c_addr_925, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8856 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_465 : Operation 8857 [1/2] (3.25ns)   --->   "%a_load_926 = load i32* %a_addr_926, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8857 'load' 'a_load_926' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_465 : Operation 8858 [1/2] (3.25ns)   --->   "%b_load_926 = load i32* %b_addr_926, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8858 'load' 'b_load_926' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_465 : Operation 8859 [1/1] (2.55ns)   --->   "%add_ln7_926 = add nsw i32 %a_load_926, %b_load_926" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8859 'add' 'add_ln7_926' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_465 : Operation 8860 [1/2] (3.25ns)   --->   "%a_load_927 = load i32* %a_addr_927, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8860 'load' 'a_load_927' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_465 : Operation 8861 [1/2] (3.25ns)   --->   "%b_load_927 = load i32* %b_addr_927, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8861 'load' 'b_load_927' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_465 : Operation 8862 [1/1] (2.55ns)   --->   "%add_ln7_927 = add nsw i32 %a_load_927, %b_load_927" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8862 'add' 'add_ln7_927' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_465 : Operation 8863 [1/1] (0.00ns)   --->   "%a_addr_928 = getelementptr [1024 x i32]* %a, i64 0, i64 928" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8863 'getelementptr' 'a_addr_928' <Predicate = true> <Delay = 0.00>
ST_465 : Operation 8864 [2/2] (3.25ns)   --->   "%a_load_928 = load i32* %a_addr_928, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8864 'load' 'a_load_928' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_465 : Operation 8865 [1/1] (0.00ns)   --->   "%b_addr_928 = getelementptr [1024 x i32]* %b, i64 0, i64 928" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8865 'getelementptr' 'b_addr_928' <Predicate = true> <Delay = 0.00>
ST_465 : Operation 8866 [2/2] (3.25ns)   --->   "%b_load_928 = load i32* %b_addr_928, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8866 'load' 'b_load_928' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_465 : Operation 8867 [1/1] (0.00ns)   --->   "%a_addr_929 = getelementptr [1024 x i32]* %a, i64 0, i64 929" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8867 'getelementptr' 'a_addr_929' <Predicate = true> <Delay = 0.00>
ST_465 : Operation 8868 [2/2] (3.25ns)   --->   "%a_load_929 = load i32* %a_addr_929, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8868 'load' 'a_load_929' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_465 : Operation 8869 [1/1] (0.00ns)   --->   "%b_addr_929 = getelementptr [1024 x i32]* %b, i64 0, i64 929" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8869 'getelementptr' 'b_addr_929' <Predicate = true> <Delay = 0.00>
ST_465 : Operation 8870 [2/2] (3.25ns)   --->   "%b_load_929 = load i32* %b_addr_929, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8870 'load' 'b_load_929' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 466 <SV = 465> <Delay = 5.80>
ST_466 : Operation 8871 [1/1] (0.00ns)   --->   "%c_addr_926 = getelementptr [1024 x i32]* %c, i64 0, i64 926" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8871 'getelementptr' 'c_addr_926' <Predicate = true> <Delay = 0.00>
ST_466 : Operation 8872 [1/1] (3.25ns)   --->   "store i32 %add_ln7_926, i32* %c_addr_926, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8872 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_466 : Operation 8873 [1/1] (0.00ns)   --->   "%c_addr_927 = getelementptr [1024 x i32]* %c, i64 0, i64 927" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8873 'getelementptr' 'c_addr_927' <Predicate = true> <Delay = 0.00>
ST_466 : Operation 8874 [1/1] (3.25ns)   --->   "store i32 %add_ln7_927, i32* %c_addr_927, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8874 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_466 : Operation 8875 [1/2] (3.25ns)   --->   "%a_load_928 = load i32* %a_addr_928, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8875 'load' 'a_load_928' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_466 : Operation 8876 [1/2] (3.25ns)   --->   "%b_load_928 = load i32* %b_addr_928, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8876 'load' 'b_load_928' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_466 : Operation 8877 [1/1] (2.55ns)   --->   "%add_ln7_928 = add nsw i32 %a_load_928, %b_load_928" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8877 'add' 'add_ln7_928' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_466 : Operation 8878 [1/2] (3.25ns)   --->   "%a_load_929 = load i32* %a_addr_929, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8878 'load' 'a_load_929' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_466 : Operation 8879 [1/2] (3.25ns)   --->   "%b_load_929 = load i32* %b_addr_929, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8879 'load' 'b_load_929' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_466 : Operation 8880 [1/1] (2.55ns)   --->   "%add_ln7_929 = add nsw i32 %a_load_929, %b_load_929" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8880 'add' 'add_ln7_929' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_466 : Operation 8881 [1/1] (0.00ns)   --->   "%a_addr_930 = getelementptr [1024 x i32]* %a, i64 0, i64 930" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8881 'getelementptr' 'a_addr_930' <Predicate = true> <Delay = 0.00>
ST_466 : Operation 8882 [2/2] (3.25ns)   --->   "%a_load_930 = load i32* %a_addr_930, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8882 'load' 'a_load_930' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_466 : Operation 8883 [1/1] (0.00ns)   --->   "%b_addr_930 = getelementptr [1024 x i32]* %b, i64 0, i64 930" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8883 'getelementptr' 'b_addr_930' <Predicate = true> <Delay = 0.00>
ST_466 : Operation 8884 [2/2] (3.25ns)   --->   "%b_load_930 = load i32* %b_addr_930, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8884 'load' 'b_load_930' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_466 : Operation 8885 [1/1] (0.00ns)   --->   "%a_addr_931 = getelementptr [1024 x i32]* %a, i64 0, i64 931" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8885 'getelementptr' 'a_addr_931' <Predicate = true> <Delay = 0.00>
ST_466 : Operation 8886 [2/2] (3.25ns)   --->   "%a_load_931 = load i32* %a_addr_931, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8886 'load' 'a_load_931' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_466 : Operation 8887 [1/1] (0.00ns)   --->   "%b_addr_931 = getelementptr [1024 x i32]* %b, i64 0, i64 931" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8887 'getelementptr' 'b_addr_931' <Predicate = true> <Delay = 0.00>
ST_466 : Operation 8888 [2/2] (3.25ns)   --->   "%b_load_931 = load i32* %b_addr_931, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8888 'load' 'b_load_931' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 467 <SV = 466> <Delay = 5.80>
ST_467 : Operation 8889 [1/1] (0.00ns)   --->   "%c_addr_928 = getelementptr [1024 x i32]* %c, i64 0, i64 928" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8889 'getelementptr' 'c_addr_928' <Predicate = true> <Delay = 0.00>
ST_467 : Operation 8890 [1/1] (3.25ns)   --->   "store i32 %add_ln7_928, i32* %c_addr_928, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8890 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_467 : Operation 8891 [1/1] (0.00ns)   --->   "%c_addr_929 = getelementptr [1024 x i32]* %c, i64 0, i64 929" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8891 'getelementptr' 'c_addr_929' <Predicate = true> <Delay = 0.00>
ST_467 : Operation 8892 [1/1] (3.25ns)   --->   "store i32 %add_ln7_929, i32* %c_addr_929, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8892 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_467 : Operation 8893 [1/2] (3.25ns)   --->   "%a_load_930 = load i32* %a_addr_930, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8893 'load' 'a_load_930' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_467 : Operation 8894 [1/2] (3.25ns)   --->   "%b_load_930 = load i32* %b_addr_930, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8894 'load' 'b_load_930' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_467 : Operation 8895 [1/1] (2.55ns)   --->   "%add_ln7_930 = add nsw i32 %a_load_930, %b_load_930" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8895 'add' 'add_ln7_930' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_467 : Operation 8896 [1/2] (3.25ns)   --->   "%a_load_931 = load i32* %a_addr_931, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8896 'load' 'a_load_931' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_467 : Operation 8897 [1/2] (3.25ns)   --->   "%b_load_931 = load i32* %b_addr_931, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8897 'load' 'b_load_931' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_467 : Operation 8898 [1/1] (2.55ns)   --->   "%add_ln7_931 = add nsw i32 %a_load_931, %b_load_931" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8898 'add' 'add_ln7_931' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_467 : Operation 8899 [1/1] (0.00ns)   --->   "%a_addr_932 = getelementptr [1024 x i32]* %a, i64 0, i64 932" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8899 'getelementptr' 'a_addr_932' <Predicate = true> <Delay = 0.00>
ST_467 : Operation 8900 [2/2] (3.25ns)   --->   "%a_load_932 = load i32* %a_addr_932, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8900 'load' 'a_load_932' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_467 : Operation 8901 [1/1] (0.00ns)   --->   "%b_addr_932 = getelementptr [1024 x i32]* %b, i64 0, i64 932" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8901 'getelementptr' 'b_addr_932' <Predicate = true> <Delay = 0.00>
ST_467 : Operation 8902 [2/2] (3.25ns)   --->   "%b_load_932 = load i32* %b_addr_932, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8902 'load' 'b_load_932' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_467 : Operation 8903 [1/1] (0.00ns)   --->   "%a_addr_933 = getelementptr [1024 x i32]* %a, i64 0, i64 933" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8903 'getelementptr' 'a_addr_933' <Predicate = true> <Delay = 0.00>
ST_467 : Operation 8904 [2/2] (3.25ns)   --->   "%a_load_933 = load i32* %a_addr_933, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8904 'load' 'a_load_933' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_467 : Operation 8905 [1/1] (0.00ns)   --->   "%b_addr_933 = getelementptr [1024 x i32]* %b, i64 0, i64 933" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8905 'getelementptr' 'b_addr_933' <Predicate = true> <Delay = 0.00>
ST_467 : Operation 8906 [2/2] (3.25ns)   --->   "%b_load_933 = load i32* %b_addr_933, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8906 'load' 'b_load_933' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 468 <SV = 467> <Delay = 5.80>
ST_468 : Operation 8907 [1/1] (0.00ns)   --->   "%c_addr_930 = getelementptr [1024 x i32]* %c, i64 0, i64 930" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8907 'getelementptr' 'c_addr_930' <Predicate = true> <Delay = 0.00>
ST_468 : Operation 8908 [1/1] (3.25ns)   --->   "store i32 %add_ln7_930, i32* %c_addr_930, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8908 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_468 : Operation 8909 [1/1] (0.00ns)   --->   "%c_addr_931 = getelementptr [1024 x i32]* %c, i64 0, i64 931" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8909 'getelementptr' 'c_addr_931' <Predicate = true> <Delay = 0.00>
ST_468 : Operation 8910 [1/1] (3.25ns)   --->   "store i32 %add_ln7_931, i32* %c_addr_931, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8910 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_468 : Operation 8911 [1/2] (3.25ns)   --->   "%a_load_932 = load i32* %a_addr_932, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8911 'load' 'a_load_932' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_468 : Operation 8912 [1/2] (3.25ns)   --->   "%b_load_932 = load i32* %b_addr_932, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8912 'load' 'b_load_932' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_468 : Operation 8913 [1/1] (2.55ns)   --->   "%add_ln7_932 = add nsw i32 %a_load_932, %b_load_932" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8913 'add' 'add_ln7_932' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_468 : Operation 8914 [1/2] (3.25ns)   --->   "%a_load_933 = load i32* %a_addr_933, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8914 'load' 'a_load_933' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_468 : Operation 8915 [1/2] (3.25ns)   --->   "%b_load_933 = load i32* %b_addr_933, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8915 'load' 'b_load_933' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_468 : Operation 8916 [1/1] (2.55ns)   --->   "%add_ln7_933 = add nsw i32 %a_load_933, %b_load_933" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8916 'add' 'add_ln7_933' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_468 : Operation 8917 [1/1] (0.00ns)   --->   "%a_addr_934 = getelementptr [1024 x i32]* %a, i64 0, i64 934" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8917 'getelementptr' 'a_addr_934' <Predicate = true> <Delay = 0.00>
ST_468 : Operation 8918 [2/2] (3.25ns)   --->   "%a_load_934 = load i32* %a_addr_934, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8918 'load' 'a_load_934' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_468 : Operation 8919 [1/1] (0.00ns)   --->   "%b_addr_934 = getelementptr [1024 x i32]* %b, i64 0, i64 934" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8919 'getelementptr' 'b_addr_934' <Predicate = true> <Delay = 0.00>
ST_468 : Operation 8920 [2/2] (3.25ns)   --->   "%b_load_934 = load i32* %b_addr_934, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8920 'load' 'b_load_934' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_468 : Operation 8921 [1/1] (0.00ns)   --->   "%a_addr_935 = getelementptr [1024 x i32]* %a, i64 0, i64 935" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8921 'getelementptr' 'a_addr_935' <Predicate = true> <Delay = 0.00>
ST_468 : Operation 8922 [2/2] (3.25ns)   --->   "%a_load_935 = load i32* %a_addr_935, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8922 'load' 'a_load_935' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_468 : Operation 8923 [1/1] (0.00ns)   --->   "%b_addr_935 = getelementptr [1024 x i32]* %b, i64 0, i64 935" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8923 'getelementptr' 'b_addr_935' <Predicate = true> <Delay = 0.00>
ST_468 : Operation 8924 [2/2] (3.25ns)   --->   "%b_load_935 = load i32* %b_addr_935, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8924 'load' 'b_load_935' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 469 <SV = 468> <Delay = 5.80>
ST_469 : Operation 8925 [1/1] (0.00ns)   --->   "%c_addr_932 = getelementptr [1024 x i32]* %c, i64 0, i64 932" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8925 'getelementptr' 'c_addr_932' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 8926 [1/1] (3.25ns)   --->   "store i32 %add_ln7_932, i32* %c_addr_932, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8926 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_469 : Operation 8927 [1/1] (0.00ns)   --->   "%c_addr_933 = getelementptr [1024 x i32]* %c, i64 0, i64 933" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8927 'getelementptr' 'c_addr_933' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 8928 [1/1] (3.25ns)   --->   "store i32 %add_ln7_933, i32* %c_addr_933, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8928 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_469 : Operation 8929 [1/2] (3.25ns)   --->   "%a_load_934 = load i32* %a_addr_934, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8929 'load' 'a_load_934' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_469 : Operation 8930 [1/2] (3.25ns)   --->   "%b_load_934 = load i32* %b_addr_934, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8930 'load' 'b_load_934' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_469 : Operation 8931 [1/1] (2.55ns)   --->   "%add_ln7_934 = add nsw i32 %a_load_934, %b_load_934" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8931 'add' 'add_ln7_934' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_469 : Operation 8932 [1/2] (3.25ns)   --->   "%a_load_935 = load i32* %a_addr_935, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8932 'load' 'a_load_935' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_469 : Operation 8933 [1/2] (3.25ns)   --->   "%b_load_935 = load i32* %b_addr_935, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8933 'load' 'b_load_935' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_469 : Operation 8934 [1/1] (2.55ns)   --->   "%add_ln7_935 = add nsw i32 %a_load_935, %b_load_935" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8934 'add' 'add_ln7_935' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_469 : Operation 8935 [1/1] (0.00ns)   --->   "%a_addr_936 = getelementptr [1024 x i32]* %a, i64 0, i64 936" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8935 'getelementptr' 'a_addr_936' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 8936 [2/2] (3.25ns)   --->   "%a_load_936 = load i32* %a_addr_936, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8936 'load' 'a_load_936' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_469 : Operation 8937 [1/1] (0.00ns)   --->   "%b_addr_936 = getelementptr [1024 x i32]* %b, i64 0, i64 936" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8937 'getelementptr' 'b_addr_936' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 8938 [2/2] (3.25ns)   --->   "%b_load_936 = load i32* %b_addr_936, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8938 'load' 'b_load_936' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_469 : Operation 8939 [1/1] (0.00ns)   --->   "%a_addr_937 = getelementptr [1024 x i32]* %a, i64 0, i64 937" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8939 'getelementptr' 'a_addr_937' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 8940 [2/2] (3.25ns)   --->   "%a_load_937 = load i32* %a_addr_937, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8940 'load' 'a_load_937' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_469 : Operation 8941 [1/1] (0.00ns)   --->   "%b_addr_937 = getelementptr [1024 x i32]* %b, i64 0, i64 937" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8941 'getelementptr' 'b_addr_937' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 8942 [2/2] (3.25ns)   --->   "%b_load_937 = load i32* %b_addr_937, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8942 'load' 'b_load_937' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 470 <SV = 469> <Delay = 5.80>
ST_470 : Operation 8943 [1/1] (0.00ns)   --->   "%c_addr_934 = getelementptr [1024 x i32]* %c, i64 0, i64 934" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8943 'getelementptr' 'c_addr_934' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 8944 [1/1] (3.25ns)   --->   "store i32 %add_ln7_934, i32* %c_addr_934, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8944 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_470 : Operation 8945 [1/1] (0.00ns)   --->   "%c_addr_935 = getelementptr [1024 x i32]* %c, i64 0, i64 935" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8945 'getelementptr' 'c_addr_935' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 8946 [1/1] (3.25ns)   --->   "store i32 %add_ln7_935, i32* %c_addr_935, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8946 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_470 : Operation 8947 [1/2] (3.25ns)   --->   "%a_load_936 = load i32* %a_addr_936, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8947 'load' 'a_load_936' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_470 : Operation 8948 [1/2] (3.25ns)   --->   "%b_load_936 = load i32* %b_addr_936, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8948 'load' 'b_load_936' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_470 : Operation 8949 [1/1] (2.55ns)   --->   "%add_ln7_936 = add nsw i32 %a_load_936, %b_load_936" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8949 'add' 'add_ln7_936' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_470 : Operation 8950 [1/2] (3.25ns)   --->   "%a_load_937 = load i32* %a_addr_937, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8950 'load' 'a_load_937' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_470 : Operation 8951 [1/2] (3.25ns)   --->   "%b_load_937 = load i32* %b_addr_937, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8951 'load' 'b_load_937' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_470 : Operation 8952 [1/1] (2.55ns)   --->   "%add_ln7_937 = add nsw i32 %a_load_937, %b_load_937" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8952 'add' 'add_ln7_937' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_470 : Operation 8953 [1/1] (0.00ns)   --->   "%a_addr_938 = getelementptr [1024 x i32]* %a, i64 0, i64 938" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8953 'getelementptr' 'a_addr_938' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 8954 [2/2] (3.25ns)   --->   "%a_load_938 = load i32* %a_addr_938, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8954 'load' 'a_load_938' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_470 : Operation 8955 [1/1] (0.00ns)   --->   "%b_addr_938 = getelementptr [1024 x i32]* %b, i64 0, i64 938" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8955 'getelementptr' 'b_addr_938' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 8956 [2/2] (3.25ns)   --->   "%b_load_938 = load i32* %b_addr_938, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8956 'load' 'b_load_938' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_470 : Operation 8957 [1/1] (0.00ns)   --->   "%a_addr_939 = getelementptr [1024 x i32]* %a, i64 0, i64 939" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8957 'getelementptr' 'a_addr_939' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 8958 [2/2] (3.25ns)   --->   "%a_load_939 = load i32* %a_addr_939, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8958 'load' 'a_load_939' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_470 : Operation 8959 [1/1] (0.00ns)   --->   "%b_addr_939 = getelementptr [1024 x i32]* %b, i64 0, i64 939" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8959 'getelementptr' 'b_addr_939' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 8960 [2/2] (3.25ns)   --->   "%b_load_939 = load i32* %b_addr_939, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8960 'load' 'b_load_939' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 471 <SV = 470> <Delay = 5.80>
ST_471 : Operation 8961 [1/1] (0.00ns)   --->   "%c_addr_936 = getelementptr [1024 x i32]* %c, i64 0, i64 936" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8961 'getelementptr' 'c_addr_936' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 8962 [1/1] (3.25ns)   --->   "store i32 %add_ln7_936, i32* %c_addr_936, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8962 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_471 : Operation 8963 [1/1] (0.00ns)   --->   "%c_addr_937 = getelementptr [1024 x i32]* %c, i64 0, i64 937" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8963 'getelementptr' 'c_addr_937' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 8964 [1/1] (3.25ns)   --->   "store i32 %add_ln7_937, i32* %c_addr_937, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8964 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_471 : Operation 8965 [1/2] (3.25ns)   --->   "%a_load_938 = load i32* %a_addr_938, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8965 'load' 'a_load_938' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_471 : Operation 8966 [1/2] (3.25ns)   --->   "%b_load_938 = load i32* %b_addr_938, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8966 'load' 'b_load_938' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_471 : Operation 8967 [1/1] (2.55ns)   --->   "%add_ln7_938 = add nsw i32 %a_load_938, %b_load_938" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8967 'add' 'add_ln7_938' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 8968 [1/2] (3.25ns)   --->   "%a_load_939 = load i32* %a_addr_939, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8968 'load' 'a_load_939' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_471 : Operation 8969 [1/2] (3.25ns)   --->   "%b_load_939 = load i32* %b_addr_939, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8969 'load' 'b_load_939' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_471 : Operation 8970 [1/1] (2.55ns)   --->   "%add_ln7_939 = add nsw i32 %a_load_939, %b_load_939" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8970 'add' 'add_ln7_939' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 8971 [1/1] (0.00ns)   --->   "%a_addr_940 = getelementptr [1024 x i32]* %a, i64 0, i64 940" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8971 'getelementptr' 'a_addr_940' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 8972 [2/2] (3.25ns)   --->   "%a_load_940 = load i32* %a_addr_940, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8972 'load' 'a_load_940' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_471 : Operation 8973 [1/1] (0.00ns)   --->   "%b_addr_940 = getelementptr [1024 x i32]* %b, i64 0, i64 940" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8973 'getelementptr' 'b_addr_940' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 8974 [2/2] (3.25ns)   --->   "%b_load_940 = load i32* %b_addr_940, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8974 'load' 'b_load_940' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_471 : Operation 8975 [1/1] (0.00ns)   --->   "%a_addr_941 = getelementptr [1024 x i32]* %a, i64 0, i64 941" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8975 'getelementptr' 'a_addr_941' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 8976 [2/2] (3.25ns)   --->   "%a_load_941 = load i32* %a_addr_941, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8976 'load' 'a_load_941' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_471 : Operation 8977 [1/1] (0.00ns)   --->   "%b_addr_941 = getelementptr [1024 x i32]* %b, i64 0, i64 941" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8977 'getelementptr' 'b_addr_941' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 8978 [2/2] (3.25ns)   --->   "%b_load_941 = load i32* %b_addr_941, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8978 'load' 'b_load_941' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 472 <SV = 471> <Delay = 5.80>
ST_472 : Operation 8979 [1/1] (0.00ns)   --->   "%c_addr_938 = getelementptr [1024 x i32]* %c, i64 0, i64 938" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8979 'getelementptr' 'c_addr_938' <Predicate = true> <Delay = 0.00>
ST_472 : Operation 8980 [1/1] (3.25ns)   --->   "store i32 %add_ln7_938, i32* %c_addr_938, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8980 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_472 : Operation 8981 [1/1] (0.00ns)   --->   "%c_addr_939 = getelementptr [1024 x i32]* %c, i64 0, i64 939" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8981 'getelementptr' 'c_addr_939' <Predicate = true> <Delay = 0.00>
ST_472 : Operation 8982 [1/1] (3.25ns)   --->   "store i32 %add_ln7_939, i32* %c_addr_939, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8982 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_472 : Operation 8983 [1/2] (3.25ns)   --->   "%a_load_940 = load i32* %a_addr_940, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8983 'load' 'a_load_940' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_472 : Operation 8984 [1/2] (3.25ns)   --->   "%b_load_940 = load i32* %b_addr_940, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8984 'load' 'b_load_940' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_472 : Operation 8985 [1/1] (2.55ns)   --->   "%add_ln7_940 = add nsw i32 %a_load_940, %b_load_940" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8985 'add' 'add_ln7_940' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 8986 [1/2] (3.25ns)   --->   "%a_load_941 = load i32* %a_addr_941, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8986 'load' 'a_load_941' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_472 : Operation 8987 [1/2] (3.25ns)   --->   "%b_load_941 = load i32* %b_addr_941, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8987 'load' 'b_load_941' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_472 : Operation 8988 [1/1] (2.55ns)   --->   "%add_ln7_941 = add nsw i32 %a_load_941, %b_load_941" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8988 'add' 'add_ln7_941' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 8989 [1/1] (0.00ns)   --->   "%a_addr_942 = getelementptr [1024 x i32]* %a, i64 0, i64 942" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8989 'getelementptr' 'a_addr_942' <Predicate = true> <Delay = 0.00>
ST_472 : Operation 8990 [2/2] (3.25ns)   --->   "%a_load_942 = load i32* %a_addr_942, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8990 'load' 'a_load_942' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_472 : Operation 8991 [1/1] (0.00ns)   --->   "%b_addr_942 = getelementptr [1024 x i32]* %b, i64 0, i64 942" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8991 'getelementptr' 'b_addr_942' <Predicate = true> <Delay = 0.00>
ST_472 : Operation 8992 [2/2] (3.25ns)   --->   "%b_load_942 = load i32* %b_addr_942, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8992 'load' 'b_load_942' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_472 : Operation 8993 [1/1] (0.00ns)   --->   "%a_addr_943 = getelementptr [1024 x i32]* %a, i64 0, i64 943" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8993 'getelementptr' 'a_addr_943' <Predicate = true> <Delay = 0.00>
ST_472 : Operation 8994 [2/2] (3.25ns)   --->   "%a_load_943 = load i32* %a_addr_943, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8994 'load' 'a_load_943' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_472 : Operation 8995 [1/1] (0.00ns)   --->   "%b_addr_943 = getelementptr [1024 x i32]* %b, i64 0, i64 943" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8995 'getelementptr' 'b_addr_943' <Predicate = true> <Delay = 0.00>
ST_472 : Operation 8996 [2/2] (3.25ns)   --->   "%b_load_943 = load i32* %b_addr_943, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8996 'load' 'b_load_943' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 473 <SV = 472> <Delay = 5.80>
ST_473 : Operation 8997 [1/1] (0.00ns)   --->   "%c_addr_940 = getelementptr [1024 x i32]* %c, i64 0, i64 940" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8997 'getelementptr' 'c_addr_940' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 8998 [1/1] (3.25ns)   --->   "store i32 %add_ln7_940, i32* %c_addr_940, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8998 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_473 : Operation 8999 [1/1] (0.00ns)   --->   "%c_addr_941 = getelementptr [1024 x i32]* %c, i64 0, i64 941" [vivado_hls_examples/array_addition.c:7]   --->   Operation 8999 'getelementptr' 'c_addr_941' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 9000 [1/1] (3.25ns)   --->   "store i32 %add_ln7_941, i32* %c_addr_941, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9000 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_473 : Operation 9001 [1/2] (3.25ns)   --->   "%a_load_942 = load i32* %a_addr_942, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9001 'load' 'a_load_942' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_473 : Operation 9002 [1/2] (3.25ns)   --->   "%b_load_942 = load i32* %b_addr_942, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9002 'load' 'b_load_942' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_473 : Operation 9003 [1/1] (2.55ns)   --->   "%add_ln7_942 = add nsw i32 %a_load_942, %b_load_942" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9003 'add' 'add_ln7_942' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_473 : Operation 9004 [1/2] (3.25ns)   --->   "%a_load_943 = load i32* %a_addr_943, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9004 'load' 'a_load_943' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_473 : Operation 9005 [1/2] (3.25ns)   --->   "%b_load_943 = load i32* %b_addr_943, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9005 'load' 'b_load_943' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_473 : Operation 9006 [1/1] (2.55ns)   --->   "%add_ln7_943 = add nsw i32 %a_load_943, %b_load_943" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9006 'add' 'add_ln7_943' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_473 : Operation 9007 [1/1] (0.00ns)   --->   "%a_addr_944 = getelementptr [1024 x i32]* %a, i64 0, i64 944" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9007 'getelementptr' 'a_addr_944' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 9008 [2/2] (3.25ns)   --->   "%a_load_944 = load i32* %a_addr_944, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9008 'load' 'a_load_944' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_473 : Operation 9009 [1/1] (0.00ns)   --->   "%b_addr_944 = getelementptr [1024 x i32]* %b, i64 0, i64 944" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9009 'getelementptr' 'b_addr_944' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 9010 [2/2] (3.25ns)   --->   "%b_load_944 = load i32* %b_addr_944, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9010 'load' 'b_load_944' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_473 : Operation 9011 [1/1] (0.00ns)   --->   "%a_addr_945 = getelementptr [1024 x i32]* %a, i64 0, i64 945" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9011 'getelementptr' 'a_addr_945' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 9012 [2/2] (3.25ns)   --->   "%a_load_945 = load i32* %a_addr_945, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9012 'load' 'a_load_945' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_473 : Operation 9013 [1/1] (0.00ns)   --->   "%b_addr_945 = getelementptr [1024 x i32]* %b, i64 0, i64 945" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9013 'getelementptr' 'b_addr_945' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 9014 [2/2] (3.25ns)   --->   "%b_load_945 = load i32* %b_addr_945, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9014 'load' 'b_load_945' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 474 <SV = 473> <Delay = 5.80>
ST_474 : Operation 9015 [1/1] (0.00ns)   --->   "%c_addr_942 = getelementptr [1024 x i32]* %c, i64 0, i64 942" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9015 'getelementptr' 'c_addr_942' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 9016 [1/1] (3.25ns)   --->   "store i32 %add_ln7_942, i32* %c_addr_942, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9016 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_474 : Operation 9017 [1/1] (0.00ns)   --->   "%c_addr_943 = getelementptr [1024 x i32]* %c, i64 0, i64 943" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9017 'getelementptr' 'c_addr_943' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 9018 [1/1] (3.25ns)   --->   "store i32 %add_ln7_943, i32* %c_addr_943, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9018 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_474 : Operation 9019 [1/2] (3.25ns)   --->   "%a_load_944 = load i32* %a_addr_944, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9019 'load' 'a_load_944' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_474 : Operation 9020 [1/2] (3.25ns)   --->   "%b_load_944 = load i32* %b_addr_944, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9020 'load' 'b_load_944' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_474 : Operation 9021 [1/1] (2.55ns)   --->   "%add_ln7_944 = add nsw i32 %a_load_944, %b_load_944" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9021 'add' 'add_ln7_944' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 9022 [1/2] (3.25ns)   --->   "%a_load_945 = load i32* %a_addr_945, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9022 'load' 'a_load_945' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_474 : Operation 9023 [1/2] (3.25ns)   --->   "%b_load_945 = load i32* %b_addr_945, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9023 'load' 'b_load_945' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_474 : Operation 9024 [1/1] (2.55ns)   --->   "%add_ln7_945 = add nsw i32 %a_load_945, %b_load_945" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9024 'add' 'add_ln7_945' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 9025 [1/1] (0.00ns)   --->   "%a_addr_946 = getelementptr [1024 x i32]* %a, i64 0, i64 946" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9025 'getelementptr' 'a_addr_946' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 9026 [2/2] (3.25ns)   --->   "%a_load_946 = load i32* %a_addr_946, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9026 'load' 'a_load_946' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_474 : Operation 9027 [1/1] (0.00ns)   --->   "%b_addr_946 = getelementptr [1024 x i32]* %b, i64 0, i64 946" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9027 'getelementptr' 'b_addr_946' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 9028 [2/2] (3.25ns)   --->   "%b_load_946 = load i32* %b_addr_946, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9028 'load' 'b_load_946' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_474 : Operation 9029 [1/1] (0.00ns)   --->   "%a_addr_947 = getelementptr [1024 x i32]* %a, i64 0, i64 947" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9029 'getelementptr' 'a_addr_947' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 9030 [2/2] (3.25ns)   --->   "%a_load_947 = load i32* %a_addr_947, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9030 'load' 'a_load_947' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_474 : Operation 9031 [1/1] (0.00ns)   --->   "%b_addr_947 = getelementptr [1024 x i32]* %b, i64 0, i64 947" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9031 'getelementptr' 'b_addr_947' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 9032 [2/2] (3.25ns)   --->   "%b_load_947 = load i32* %b_addr_947, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9032 'load' 'b_load_947' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 475 <SV = 474> <Delay = 5.80>
ST_475 : Operation 9033 [1/1] (0.00ns)   --->   "%c_addr_944 = getelementptr [1024 x i32]* %c, i64 0, i64 944" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9033 'getelementptr' 'c_addr_944' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 9034 [1/1] (3.25ns)   --->   "store i32 %add_ln7_944, i32* %c_addr_944, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9034 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_475 : Operation 9035 [1/1] (0.00ns)   --->   "%c_addr_945 = getelementptr [1024 x i32]* %c, i64 0, i64 945" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9035 'getelementptr' 'c_addr_945' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 9036 [1/1] (3.25ns)   --->   "store i32 %add_ln7_945, i32* %c_addr_945, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9036 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_475 : Operation 9037 [1/2] (3.25ns)   --->   "%a_load_946 = load i32* %a_addr_946, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9037 'load' 'a_load_946' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_475 : Operation 9038 [1/2] (3.25ns)   --->   "%b_load_946 = load i32* %b_addr_946, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9038 'load' 'b_load_946' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_475 : Operation 9039 [1/1] (2.55ns)   --->   "%add_ln7_946 = add nsw i32 %a_load_946, %b_load_946" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9039 'add' 'add_ln7_946' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 9040 [1/2] (3.25ns)   --->   "%a_load_947 = load i32* %a_addr_947, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9040 'load' 'a_load_947' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_475 : Operation 9041 [1/2] (3.25ns)   --->   "%b_load_947 = load i32* %b_addr_947, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9041 'load' 'b_load_947' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_475 : Operation 9042 [1/1] (2.55ns)   --->   "%add_ln7_947 = add nsw i32 %a_load_947, %b_load_947" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9042 'add' 'add_ln7_947' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 9043 [1/1] (0.00ns)   --->   "%a_addr_948 = getelementptr [1024 x i32]* %a, i64 0, i64 948" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9043 'getelementptr' 'a_addr_948' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 9044 [2/2] (3.25ns)   --->   "%a_load_948 = load i32* %a_addr_948, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9044 'load' 'a_load_948' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_475 : Operation 9045 [1/1] (0.00ns)   --->   "%b_addr_948 = getelementptr [1024 x i32]* %b, i64 0, i64 948" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9045 'getelementptr' 'b_addr_948' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 9046 [2/2] (3.25ns)   --->   "%b_load_948 = load i32* %b_addr_948, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9046 'load' 'b_load_948' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_475 : Operation 9047 [1/1] (0.00ns)   --->   "%a_addr_949 = getelementptr [1024 x i32]* %a, i64 0, i64 949" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9047 'getelementptr' 'a_addr_949' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 9048 [2/2] (3.25ns)   --->   "%a_load_949 = load i32* %a_addr_949, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9048 'load' 'a_load_949' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_475 : Operation 9049 [1/1] (0.00ns)   --->   "%b_addr_949 = getelementptr [1024 x i32]* %b, i64 0, i64 949" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9049 'getelementptr' 'b_addr_949' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 9050 [2/2] (3.25ns)   --->   "%b_load_949 = load i32* %b_addr_949, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9050 'load' 'b_load_949' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 476 <SV = 475> <Delay = 5.80>
ST_476 : Operation 9051 [1/1] (0.00ns)   --->   "%c_addr_946 = getelementptr [1024 x i32]* %c, i64 0, i64 946" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9051 'getelementptr' 'c_addr_946' <Predicate = true> <Delay = 0.00>
ST_476 : Operation 9052 [1/1] (3.25ns)   --->   "store i32 %add_ln7_946, i32* %c_addr_946, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9052 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_476 : Operation 9053 [1/1] (0.00ns)   --->   "%c_addr_947 = getelementptr [1024 x i32]* %c, i64 0, i64 947" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9053 'getelementptr' 'c_addr_947' <Predicate = true> <Delay = 0.00>
ST_476 : Operation 9054 [1/1] (3.25ns)   --->   "store i32 %add_ln7_947, i32* %c_addr_947, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9054 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_476 : Operation 9055 [1/2] (3.25ns)   --->   "%a_load_948 = load i32* %a_addr_948, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9055 'load' 'a_load_948' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_476 : Operation 9056 [1/2] (3.25ns)   --->   "%b_load_948 = load i32* %b_addr_948, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9056 'load' 'b_load_948' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_476 : Operation 9057 [1/1] (2.55ns)   --->   "%add_ln7_948 = add nsw i32 %a_load_948, %b_load_948" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9057 'add' 'add_ln7_948' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 9058 [1/2] (3.25ns)   --->   "%a_load_949 = load i32* %a_addr_949, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9058 'load' 'a_load_949' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_476 : Operation 9059 [1/2] (3.25ns)   --->   "%b_load_949 = load i32* %b_addr_949, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9059 'load' 'b_load_949' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_476 : Operation 9060 [1/1] (2.55ns)   --->   "%add_ln7_949 = add nsw i32 %a_load_949, %b_load_949" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9060 'add' 'add_ln7_949' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 9061 [1/1] (0.00ns)   --->   "%a_addr_950 = getelementptr [1024 x i32]* %a, i64 0, i64 950" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9061 'getelementptr' 'a_addr_950' <Predicate = true> <Delay = 0.00>
ST_476 : Operation 9062 [2/2] (3.25ns)   --->   "%a_load_950 = load i32* %a_addr_950, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9062 'load' 'a_load_950' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_476 : Operation 9063 [1/1] (0.00ns)   --->   "%b_addr_950 = getelementptr [1024 x i32]* %b, i64 0, i64 950" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9063 'getelementptr' 'b_addr_950' <Predicate = true> <Delay = 0.00>
ST_476 : Operation 9064 [2/2] (3.25ns)   --->   "%b_load_950 = load i32* %b_addr_950, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9064 'load' 'b_load_950' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_476 : Operation 9065 [1/1] (0.00ns)   --->   "%a_addr_951 = getelementptr [1024 x i32]* %a, i64 0, i64 951" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9065 'getelementptr' 'a_addr_951' <Predicate = true> <Delay = 0.00>
ST_476 : Operation 9066 [2/2] (3.25ns)   --->   "%a_load_951 = load i32* %a_addr_951, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9066 'load' 'a_load_951' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_476 : Operation 9067 [1/1] (0.00ns)   --->   "%b_addr_951 = getelementptr [1024 x i32]* %b, i64 0, i64 951" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9067 'getelementptr' 'b_addr_951' <Predicate = true> <Delay = 0.00>
ST_476 : Operation 9068 [2/2] (3.25ns)   --->   "%b_load_951 = load i32* %b_addr_951, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9068 'load' 'b_load_951' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 477 <SV = 476> <Delay = 5.80>
ST_477 : Operation 9069 [1/1] (0.00ns)   --->   "%c_addr_948 = getelementptr [1024 x i32]* %c, i64 0, i64 948" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9069 'getelementptr' 'c_addr_948' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 9070 [1/1] (3.25ns)   --->   "store i32 %add_ln7_948, i32* %c_addr_948, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9070 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_477 : Operation 9071 [1/1] (0.00ns)   --->   "%c_addr_949 = getelementptr [1024 x i32]* %c, i64 0, i64 949" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9071 'getelementptr' 'c_addr_949' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 9072 [1/1] (3.25ns)   --->   "store i32 %add_ln7_949, i32* %c_addr_949, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9072 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_477 : Operation 9073 [1/2] (3.25ns)   --->   "%a_load_950 = load i32* %a_addr_950, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9073 'load' 'a_load_950' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_477 : Operation 9074 [1/2] (3.25ns)   --->   "%b_load_950 = load i32* %b_addr_950, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9074 'load' 'b_load_950' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_477 : Operation 9075 [1/1] (2.55ns)   --->   "%add_ln7_950 = add nsw i32 %a_load_950, %b_load_950" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9075 'add' 'add_ln7_950' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_477 : Operation 9076 [1/2] (3.25ns)   --->   "%a_load_951 = load i32* %a_addr_951, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9076 'load' 'a_load_951' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_477 : Operation 9077 [1/2] (3.25ns)   --->   "%b_load_951 = load i32* %b_addr_951, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9077 'load' 'b_load_951' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_477 : Operation 9078 [1/1] (2.55ns)   --->   "%add_ln7_951 = add nsw i32 %a_load_951, %b_load_951" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9078 'add' 'add_ln7_951' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_477 : Operation 9079 [1/1] (0.00ns)   --->   "%a_addr_952 = getelementptr [1024 x i32]* %a, i64 0, i64 952" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9079 'getelementptr' 'a_addr_952' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 9080 [2/2] (3.25ns)   --->   "%a_load_952 = load i32* %a_addr_952, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9080 'load' 'a_load_952' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_477 : Operation 9081 [1/1] (0.00ns)   --->   "%b_addr_952 = getelementptr [1024 x i32]* %b, i64 0, i64 952" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9081 'getelementptr' 'b_addr_952' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 9082 [2/2] (3.25ns)   --->   "%b_load_952 = load i32* %b_addr_952, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9082 'load' 'b_load_952' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_477 : Operation 9083 [1/1] (0.00ns)   --->   "%a_addr_953 = getelementptr [1024 x i32]* %a, i64 0, i64 953" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9083 'getelementptr' 'a_addr_953' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 9084 [2/2] (3.25ns)   --->   "%a_load_953 = load i32* %a_addr_953, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9084 'load' 'a_load_953' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_477 : Operation 9085 [1/1] (0.00ns)   --->   "%b_addr_953 = getelementptr [1024 x i32]* %b, i64 0, i64 953" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9085 'getelementptr' 'b_addr_953' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 9086 [2/2] (3.25ns)   --->   "%b_load_953 = load i32* %b_addr_953, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9086 'load' 'b_load_953' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 478 <SV = 477> <Delay = 5.80>
ST_478 : Operation 9087 [1/1] (0.00ns)   --->   "%c_addr_950 = getelementptr [1024 x i32]* %c, i64 0, i64 950" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9087 'getelementptr' 'c_addr_950' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 9088 [1/1] (3.25ns)   --->   "store i32 %add_ln7_950, i32* %c_addr_950, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9088 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_478 : Operation 9089 [1/1] (0.00ns)   --->   "%c_addr_951 = getelementptr [1024 x i32]* %c, i64 0, i64 951" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9089 'getelementptr' 'c_addr_951' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 9090 [1/1] (3.25ns)   --->   "store i32 %add_ln7_951, i32* %c_addr_951, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9090 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_478 : Operation 9091 [1/2] (3.25ns)   --->   "%a_load_952 = load i32* %a_addr_952, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9091 'load' 'a_load_952' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_478 : Operation 9092 [1/2] (3.25ns)   --->   "%b_load_952 = load i32* %b_addr_952, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9092 'load' 'b_load_952' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_478 : Operation 9093 [1/1] (2.55ns)   --->   "%add_ln7_952 = add nsw i32 %a_load_952, %b_load_952" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9093 'add' 'add_ln7_952' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 9094 [1/2] (3.25ns)   --->   "%a_load_953 = load i32* %a_addr_953, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9094 'load' 'a_load_953' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_478 : Operation 9095 [1/2] (3.25ns)   --->   "%b_load_953 = load i32* %b_addr_953, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9095 'load' 'b_load_953' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_478 : Operation 9096 [1/1] (2.55ns)   --->   "%add_ln7_953 = add nsw i32 %a_load_953, %b_load_953" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9096 'add' 'add_ln7_953' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 9097 [1/1] (0.00ns)   --->   "%a_addr_954 = getelementptr [1024 x i32]* %a, i64 0, i64 954" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9097 'getelementptr' 'a_addr_954' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 9098 [2/2] (3.25ns)   --->   "%a_load_954 = load i32* %a_addr_954, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9098 'load' 'a_load_954' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_478 : Operation 9099 [1/1] (0.00ns)   --->   "%b_addr_954 = getelementptr [1024 x i32]* %b, i64 0, i64 954" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9099 'getelementptr' 'b_addr_954' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 9100 [2/2] (3.25ns)   --->   "%b_load_954 = load i32* %b_addr_954, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9100 'load' 'b_load_954' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_478 : Operation 9101 [1/1] (0.00ns)   --->   "%a_addr_955 = getelementptr [1024 x i32]* %a, i64 0, i64 955" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9101 'getelementptr' 'a_addr_955' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 9102 [2/2] (3.25ns)   --->   "%a_load_955 = load i32* %a_addr_955, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9102 'load' 'a_load_955' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_478 : Operation 9103 [1/1] (0.00ns)   --->   "%b_addr_955 = getelementptr [1024 x i32]* %b, i64 0, i64 955" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9103 'getelementptr' 'b_addr_955' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 9104 [2/2] (3.25ns)   --->   "%b_load_955 = load i32* %b_addr_955, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9104 'load' 'b_load_955' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 479 <SV = 478> <Delay = 5.80>
ST_479 : Operation 9105 [1/1] (0.00ns)   --->   "%c_addr_952 = getelementptr [1024 x i32]* %c, i64 0, i64 952" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9105 'getelementptr' 'c_addr_952' <Predicate = true> <Delay = 0.00>
ST_479 : Operation 9106 [1/1] (3.25ns)   --->   "store i32 %add_ln7_952, i32* %c_addr_952, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9106 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_479 : Operation 9107 [1/1] (0.00ns)   --->   "%c_addr_953 = getelementptr [1024 x i32]* %c, i64 0, i64 953" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9107 'getelementptr' 'c_addr_953' <Predicate = true> <Delay = 0.00>
ST_479 : Operation 9108 [1/1] (3.25ns)   --->   "store i32 %add_ln7_953, i32* %c_addr_953, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9108 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_479 : Operation 9109 [1/2] (3.25ns)   --->   "%a_load_954 = load i32* %a_addr_954, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9109 'load' 'a_load_954' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_479 : Operation 9110 [1/2] (3.25ns)   --->   "%b_load_954 = load i32* %b_addr_954, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9110 'load' 'b_load_954' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_479 : Operation 9111 [1/1] (2.55ns)   --->   "%add_ln7_954 = add nsw i32 %a_load_954, %b_load_954" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9111 'add' 'add_ln7_954' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 9112 [1/2] (3.25ns)   --->   "%a_load_955 = load i32* %a_addr_955, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9112 'load' 'a_load_955' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_479 : Operation 9113 [1/2] (3.25ns)   --->   "%b_load_955 = load i32* %b_addr_955, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9113 'load' 'b_load_955' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_479 : Operation 9114 [1/1] (2.55ns)   --->   "%add_ln7_955 = add nsw i32 %a_load_955, %b_load_955" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9114 'add' 'add_ln7_955' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 9115 [1/1] (0.00ns)   --->   "%a_addr_956 = getelementptr [1024 x i32]* %a, i64 0, i64 956" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9115 'getelementptr' 'a_addr_956' <Predicate = true> <Delay = 0.00>
ST_479 : Operation 9116 [2/2] (3.25ns)   --->   "%a_load_956 = load i32* %a_addr_956, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9116 'load' 'a_load_956' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_479 : Operation 9117 [1/1] (0.00ns)   --->   "%b_addr_956 = getelementptr [1024 x i32]* %b, i64 0, i64 956" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9117 'getelementptr' 'b_addr_956' <Predicate = true> <Delay = 0.00>
ST_479 : Operation 9118 [2/2] (3.25ns)   --->   "%b_load_956 = load i32* %b_addr_956, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9118 'load' 'b_load_956' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_479 : Operation 9119 [1/1] (0.00ns)   --->   "%a_addr_957 = getelementptr [1024 x i32]* %a, i64 0, i64 957" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9119 'getelementptr' 'a_addr_957' <Predicate = true> <Delay = 0.00>
ST_479 : Operation 9120 [2/2] (3.25ns)   --->   "%a_load_957 = load i32* %a_addr_957, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9120 'load' 'a_load_957' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_479 : Operation 9121 [1/1] (0.00ns)   --->   "%b_addr_957 = getelementptr [1024 x i32]* %b, i64 0, i64 957" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9121 'getelementptr' 'b_addr_957' <Predicate = true> <Delay = 0.00>
ST_479 : Operation 9122 [2/2] (3.25ns)   --->   "%b_load_957 = load i32* %b_addr_957, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9122 'load' 'b_load_957' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 480 <SV = 479> <Delay = 5.80>
ST_480 : Operation 9123 [1/1] (0.00ns)   --->   "%c_addr_954 = getelementptr [1024 x i32]* %c, i64 0, i64 954" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9123 'getelementptr' 'c_addr_954' <Predicate = true> <Delay = 0.00>
ST_480 : Operation 9124 [1/1] (3.25ns)   --->   "store i32 %add_ln7_954, i32* %c_addr_954, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9124 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_480 : Operation 9125 [1/1] (0.00ns)   --->   "%c_addr_955 = getelementptr [1024 x i32]* %c, i64 0, i64 955" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9125 'getelementptr' 'c_addr_955' <Predicate = true> <Delay = 0.00>
ST_480 : Operation 9126 [1/1] (3.25ns)   --->   "store i32 %add_ln7_955, i32* %c_addr_955, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9126 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_480 : Operation 9127 [1/2] (3.25ns)   --->   "%a_load_956 = load i32* %a_addr_956, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9127 'load' 'a_load_956' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_480 : Operation 9128 [1/2] (3.25ns)   --->   "%b_load_956 = load i32* %b_addr_956, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9128 'load' 'b_load_956' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_480 : Operation 9129 [1/1] (2.55ns)   --->   "%add_ln7_956 = add nsw i32 %a_load_956, %b_load_956" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9129 'add' 'add_ln7_956' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 9130 [1/2] (3.25ns)   --->   "%a_load_957 = load i32* %a_addr_957, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9130 'load' 'a_load_957' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_480 : Operation 9131 [1/2] (3.25ns)   --->   "%b_load_957 = load i32* %b_addr_957, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9131 'load' 'b_load_957' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_480 : Operation 9132 [1/1] (2.55ns)   --->   "%add_ln7_957 = add nsw i32 %a_load_957, %b_load_957" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9132 'add' 'add_ln7_957' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 9133 [1/1] (0.00ns)   --->   "%a_addr_958 = getelementptr [1024 x i32]* %a, i64 0, i64 958" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9133 'getelementptr' 'a_addr_958' <Predicate = true> <Delay = 0.00>
ST_480 : Operation 9134 [2/2] (3.25ns)   --->   "%a_load_958 = load i32* %a_addr_958, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9134 'load' 'a_load_958' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_480 : Operation 9135 [1/1] (0.00ns)   --->   "%b_addr_958 = getelementptr [1024 x i32]* %b, i64 0, i64 958" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9135 'getelementptr' 'b_addr_958' <Predicate = true> <Delay = 0.00>
ST_480 : Operation 9136 [2/2] (3.25ns)   --->   "%b_load_958 = load i32* %b_addr_958, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9136 'load' 'b_load_958' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_480 : Operation 9137 [1/1] (0.00ns)   --->   "%a_addr_959 = getelementptr [1024 x i32]* %a, i64 0, i64 959" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9137 'getelementptr' 'a_addr_959' <Predicate = true> <Delay = 0.00>
ST_480 : Operation 9138 [2/2] (3.25ns)   --->   "%a_load_959 = load i32* %a_addr_959, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9138 'load' 'a_load_959' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_480 : Operation 9139 [1/1] (0.00ns)   --->   "%b_addr_959 = getelementptr [1024 x i32]* %b, i64 0, i64 959" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9139 'getelementptr' 'b_addr_959' <Predicate = true> <Delay = 0.00>
ST_480 : Operation 9140 [2/2] (3.25ns)   --->   "%b_load_959 = load i32* %b_addr_959, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9140 'load' 'b_load_959' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 481 <SV = 480> <Delay = 5.80>
ST_481 : Operation 9141 [1/1] (0.00ns)   --->   "%c_addr_956 = getelementptr [1024 x i32]* %c, i64 0, i64 956" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9141 'getelementptr' 'c_addr_956' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 9142 [1/1] (3.25ns)   --->   "store i32 %add_ln7_956, i32* %c_addr_956, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9142 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_481 : Operation 9143 [1/1] (0.00ns)   --->   "%c_addr_957 = getelementptr [1024 x i32]* %c, i64 0, i64 957" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9143 'getelementptr' 'c_addr_957' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 9144 [1/1] (3.25ns)   --->   "store i32 %add_ln7_957, i32* %c_addr_957, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9144 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_481 : Operation 9145 [1/2] (3.25ns)   --->   "%a_load_958 = load i32* %a_addr_958, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9145 'load' 'a_load_958' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_481 : Operation 9146 [1/2] (3.25ns)   --->   "%b_load_958 = load i32* %b_addr_958, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9146 'load' 'b_load_958' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_481 : Operation 9147 [1/1] (2.55ns)   --->   "%add_ln7_958 = add nsw i32 %a_load_958, %b_load_958" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9147 'add' 'add_ln7_958' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 9148 [1/2] (3.25ns)   --->   "%a_load_959 = load i32* %a_addr_959, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9148 'load' 'a_load_959' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_481 : Operation 9149 [1/2] (3.25ns)   --->   "%b_load_959 = load i32* %b_addr_959, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9149 'load' 'b_load_959' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_481 : Operation 9150 [1/1] (2.55ns)   --->   "%add_ln7_959 = add nsw i32 %a_load_959, %b_load_959" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9150 'add' 'add_ln7_959' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 9151 [1/1] (0.00ns)   --->   "%a_addr_960 = getelementptr [1024 x i32]* %a, i64 0, i64 960" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9151 'getelementptr' 'a_addr_960' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 9152 [2/2] (3.25ns)   --->   "%a_load_960 = load i32* %a_addr_960, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9152 'load' 'a_load_960' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_481 : Operation 9153 [1/1] (0.00ns)   --->   "%b_addr_960 = getelementptr [1024 x i32]* %b, i64 0, i64 960" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9153 'getelementptr' 'b_addr_960' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 9154 [2/2] (3.25ns)   --->   "%b_load_960 = load i32* %b_addr_960, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9154 'load' 'b_load_960' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_481 : Operation 9155 [1/1] (0.00ns)   --->   "%a_addr_961 = getelementptr [1024 x i32]* %a, i64 0, i64 961" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9155 'getelementptr' 'a_addr_961' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 9156 [2/2] (3.25ns)   --->   "%a_load_961 = load i32* %a_addr_961, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9156 'load' 'a_load_961' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_481 : Operation 9157 [1/1] (0.00ns)   --->   "%b_addr_961 = getelementptr [1024 x i32]* %b, i64 0, i64 961" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9157 'getelementptr' 'b_addr_961' <Predicate = true> <Delay = 0.00>
ST_481 : Operation 9158 [2/2] (3.25ns)   --->   "%b_load_961 = load i32* %b_addr_961, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9158 'load' 'b_load_961' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 482 <SV = 481> <Delay = 5.80>
ST_482 : Operation 9159 [1/1] (0.00ns)   --->   "%c_addr_958 = getelementptr [1024 x i32]* %c, i64 0, i64 958" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9159 'getelementptr' 'c_addr_958' <Predicate = true> <Delay = 0.00>
ST_482 : Operation 9160 [1/1] (3.25ns)   --->   "store i32 %add_ln7_958, i32* %c_addr_958, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9160 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_482 : Operation 9161 [1/1] (0.00ns)   --->   "%c_addr_959 = getelementptr [1024 x i32]* %c, i64 0, i64 959" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9161 'getelementptr' 'c_addr_959' <Predicate = true> <Delay = 0.00>
ST_482 : Operation 9162 [1/1] (3.25ns)   --->   "store i32 %add_ln7_959, i32* %c_addr_959, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9162 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_482 : Operation 9163 [1/2] (3.25ns)   --->   "%a_load_960 = load i32* %a_addr_960, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9163 'load' 'a_load_960' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_482 : Operation 9164 [1/2] (3.25ns)   --->   "%b_load_960 = load i32* %b_addr_960, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9164 'load' 'b_load_960' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_482 : Operation 9165 [1/1] (2.55ns)   --->   "%add_ln7_960 = add nsw i32 %a_load_960, %b_load_960" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9165 'add' 'add_ln7_960' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 9166 [1/2] (3.25ns)   --->   "%a_load_961 = load i32* %a_addr_961, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9166 'load' 'a_load_961' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_482 : Operation 9167 [1/2] (3.25ns)   --->   "%b_load_961 = load i32* %b_addr_961, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9167 'load' 'b_load_961' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_482 : Operation 9168 [1/1] (2.55ns)   --->   "%add_ln7_961 = add nsw i32 %a_load_961, %b_load_961" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9168 'add' 'add_ln7_961' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 9169 [1/1] (0.00ns)   --->   "%a_addr_962 = getelementptr [1024 x i32]* %a, i64 0, i64 962" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9169 'getelementptr' 'a_addr_962' <Predicate = true> <Delay = 0.00>
ST_482 : Operation 9170 [2/2] (3.25ns)   --->   "%a_load_962 = load i32* %a_addr_962, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9170 'load' 'a_load_962' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_482 : Operation 9171 [1/1] (0.00ns)   --->   "%b_addr_962 = getelementptr [1024 x i32]* %b, i64 0, i64 962" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9171 'getelementptr' 'b_addr_962' <Predicate = true> <Delay = 0.00>
ST_482 : Operation 9172 [2/2] (3.25ns)   --->   "%b_load_962 = load i32* %b_addr_962, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9172 'load' 'b_load_962' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_482 : Operation 9173 [1/1] (0.00ns)   --->   "%a_addr_963 = getelementptr [1024 x i32]* %a, i64 0, i64 963" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9173 'getelementptr' 'a_addr_963' <Predicate = true> <Delay = 0.00>
ST_482 : Operation 9174 [2/2] (3.25ns)   --->   "%a_load_963 = load i32* %a_addr_963, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9174 'load' 'a_load_963' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_482 : Operation 9175 [1/1] (0.00ns)   --->   "%b_addr_963 = getelementptr [1024 x i32]* %b, i64 0, i64 963" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9175 'getelementptr' 'b_addr_963' <Predicate = true> <Delay = 0.00>
ST_482 : Operation 9176 [2/2] (3.25ns)   --->   "%b_load_963 = load i32* %b_addr_963, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9176 'load' 'b_load_963' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 483 <SV = 482> <Delay = 5.80>
ST_483 : Operation 9177 [1/1] (0.00ns)   --->   "%c_addr_960 = getelementptr [1024 x i32]* %c, i64 0, i64 960" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9177 'getelementptr' 'c_addr_960' <Predicate = true> <Delay = 0.00>
ST_483 : Operation 9178 [1/1] (3.25ns)   --->   "store i32 %add_ln7_960, i32* %c_addr_960, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_483 : Operation 9179 [1/1] (0.00ns)   --->   "%c_addr_961 = getelementptr [1024 x i32]* %c, i64 0, i64 961" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9179 'getelementptr' 'c_addr_961' <Predicate = true> <Delay = 0.00>
ST_483 : Operation 9180 [1/1] (3.25ns)   --->   "store i32 %add_ln7_961, i32* %c_addr_961, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9180 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_483 : Operation 9181 [1/2] (3.25ns)   --->   "%a_load_962 = load i32* %a_addr_962, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9181 'load' 'a_load_962' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_483 : Operation 9182 [1/2] (3.25ns)   --->   "%b_load_962 = load i32* %b_addr_962, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9182 'load' 'b_load_962' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_483 : Operation 9183 [1/1] (2.55ns)   --->   "%add_ln7_962 = add nsw i32 %a_load_962, %b_load_962" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9183 'add' 'add_ln7_962' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 9184 [1/2] (3.25ns)   --->   "%a_load_963 = load i32* %a_addr_963, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9184 'load' 'a_load_963' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_483 : Operation 9185 [1/2] (3.25ns)   --->   "%b_load_963 = load i32* %b_addr_963, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9185 'load' 'b_load_963' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_483 : Operation 9186 [1/1] (2.55ns)   --->   "%add_ln7_963 = add nsw i32 %a_load_963, %b_load_963" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9186 'add' 'add_ln7_963' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 9187 [1/1] (0.00ns)   --->   "%a_addr_964 = getelementptr [1024 x i32]* %a, i64 0, i64 964" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9187 'getelementptr' 'a_addr_964' <Predicate = true> <Delay = 0.00>
ST_483 : Operation 9188 [2/2] (3.25ns)   --->   "%a_load_964 = load i32* %a_addr_964, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9188 'load' 'a_load_964' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_483 : Operation 9189 [1/1] (0.00ns)   --->   "%b_addr_964 = getelementptr [1024 x i32]* %b, i64 0, i64 964" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9189 'getelementptr' 'b_addr_964' <Predicate = true> <Delay = 0.00>
ST_483 : Operation 9190 [2/2] (3.25ns)   --->   "%b_load_964 = load i32* %b_addr_964, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9190 'load' 'b_load_964' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_483 : Operation 9191 [1/1] (0.00ns)   --->   "%a_addr_965 = getelementptr [1024 x i32]* %a, i64 0, i64 965" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9191 'getelementptr' 'a_addr_965' <Predicate = true> <Delay = 0.00>
ST_483 : Operation 9192 [2/2] (3.25ns)   --->   "%a_load_965 = load i32* %a_addr_965, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9192 'load' 'a_load_965' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_483 : Operation 9193 [1/1] (0.00ns)   --->   "%b_addr_965 = getelementptr [1024 x i32]* %b, i64 0, i64 965" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9193 'getelementptr' 'b_addr_965' <Predicate = true> <Delay = 0.00>
ST_483 : Operation 9194 [2/2] (3.25ns)   --->   "%b_load_965 = load i32* %b_addr_965, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9194 'load' 'b_load_965' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 484 <SV = 483> <Delay = 5.80>
ST_484 : Operation 9195 [1/1] (0.00ns)   --->   "%c_addr_962 = getelementptr [1024 x i32]* %c, i64 0, i64 962" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9195 'getelementptr' 'c_addr_962' <Predicate = true> <Delay = 0.00>
ST_484 : Operation 9196 [1/1] (3.25ns)   --->   "store i32 %add_ln7_962, i32* %c_addr_962, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9196 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_484 : Operation 9197 [1/1] (0.00ns)   --->   "%c_addr_963 = getelementptr [1024 x i32]* %c, i64 0, i64 963" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9197 'getelementptr' 'c_addr_963' <Predicate = true> <Delay = 0.00>
ST_484 : Operation 9198 [1/1] (3.25ns)   --->   "store i32 %add_ln7_963, i32* %c_addr_963, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9198 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_484 : Operation 9199 [1/2] (3.25ns)   --->   "%a_load_964 = load i32* %a_addr_964, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9199 'load' 'a_load_964' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_484 : Operation 9200 [1/2] (3.25ns)   --->   "%b_load_964 = load i32* %b_addr_964, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9200 'load' 'b_load_964' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_484 : Operation 9201 [1/1] (2.55ns)   --->   "%add_ln7_964 = add nsw i32 %a_load_964, %b_load_964" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9201 'add' 'add_ln7_964' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 9202 [1/2] (3.25ns)   --->   "%a_load_965 = load i32* %a_addr_965, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9202 'load' 'a_load_965' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_484 : Operation 9203 [1/2] (3.25ns)   --->   "%b_load_965 = load i32* %b_addr_965, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9203 'load' 'b_load_965' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_484 : Operation 9204 [1/1] (2.55ns)   --->   "%add_ln7_965 = add nsw i32 %a_load_965, %b_load_965" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9204 'add' 'add_ln7_965' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 9205 [1/1] (0.00ns)   --->   "%a_addr_966 = getelementptr [1024 x i32]* %a, i64 0, i64 966" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9205 'getelementptr' 'a_addr_966' <Predicate = true> <Delay = 0.00>
ST_484 : Operation 9206 [2/2] (3.25ns)   --->   "%a_load_966 = load i32* %a_addr_966, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9206 'load' 'a_load_966' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_484 : Operation 9207 [1/1] (0.00ns)   --->   "%b_addr_966 = getelementptr [1024 x i32]* %b, i64 0, i64 966" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9207 'getelementptr' 'b_addr_966' <Predicate = true> <Delay = 0.00>
ST_484 : Operation 9208 [2/2] (3.25ns)   --->   "%b_load_966 = load i32* %b_addr_966, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9208 'load' 'b_load_966' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_484 : Operation 9209 [1/1] (0.00ns)   --->   "%a_addr_967 = getelementptr [1024 x i32]* %a, i64 0, i64 967" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9209 'getelementptr' 'a_addr_967' <Predicate = true> <Delay = 0.00>
ST_484 : Operation 9210 [2/2] (3.25ns)   --->   "%a_load_967 = load i32* %a_addr_967, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9210 'load' 'a_load_967' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_484 : Operation 9211 [1/1] (0.00ns)   --->   "%b_addr_967 = getelementptr [1024 x i32]* %b, i64 0, i64 967" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9211 'getelementptr' 'b_addr_967' <Predicate = true> <Delay = 0.00>
ST_484 : Operation 9212 [2/2] (3.25ns)   --->   "%b_load_967 = load i32* %b_addr_967, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9212 'load' 'b_load_967' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 485 <SV = 484> <Delay = 5.80>
ST_485 : Operation 9213 [1/1] (0.00ns)   --->   "%c_addr_964 = getelementptr [1024 x i32]* %c, i64 0, i64 964" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9213 'getelementptr' 'c_addr_964' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 9214 [1/1] (3.25ns)   --->   "store i32 %add_ln7_964, i32* %c_addr_964, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9214 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_485 : Operation 9215 [1/1] (0.00ns)   --->   "%c_addr_965 = getelementptr [1024 x i32]* %c, i64 0, i64 965" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9215 'getelementptr' 'c_addr_965' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 9216 [1/1] (3.25ns)   --->   "store i32 %add_ln7_965, i32* %c_addr_965, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_485 : Operation 9217 [1/2] (3.25ns)   --->   "%a_load_966 = load i32* %a_addr_966, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9217 'load' 'a_load_966' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_485 : Operation 9218 [1/2] (3.25ns)   --->   "%b_load_966 = load i32* %b_addr_966, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9218 'load' 'b_load_966' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_485 : Operation 9219 [1/1] (2.55ns)   --->   "%add_ln7_966 = add nsw i32 %a_load_966, %b_load_966" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9219 'add' 'add_ln7_966' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 9220 [1/2] (3.25ns)   --->   "%a_load_967 = load i32* %a_addr_967, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9220 'load' 'a_load_967' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_485 : Operation 9221 [1/2] (3.25ns)   --->   "%b_load_967 = load i32* %b_addr_967, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9221 'load' 'b_load_967' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_485 : Operation 9222 [1/1] (2.55ns)   --->   "%add_ln7_967 = add nsw i32 %a_load_967, %b_load_967" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9222 'add' 'add_ln7_967' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 9223 [1/1] (0.00ns)   --->   "%a_addr_968 = getelementptr [1024 x i32]* %a, i64 0, i64 968" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9223 'getelementptr' 'a_addr_968' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 9224 [2/2] (3.25ns)   --->   "%a_load_968 = load i32* %a_addr_968, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9224 'load' 'a_load_968' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_485 : Operation 9225 [1/1] (0.00ns)   --->   "%b_addr_968 = getelementptr [1024 x i32]* %b, i64 0, i64 968" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9225 'getelementptr' 'b_addr_968' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 9226 [2/2] (3.25ns)   --->   "%b_load_968 = load i32* %b_addr_968, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9226 'load' 'b_load_968' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_485 : Operation 9227 [1/1] (0.00ns)   --->   "%a_addr_969 = getelementptr [1024 x i32]* %a, i64 0, i64 969" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9227 'getelementptr' 'a_addr_969' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 9228 [2/2] (3.25ns)   --->   "%a_load_969 = load i32* %a_addr_969, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9228 'load' 'a_load_969' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_485 : Operation 9229 [1/1] (0.00ns)   --->   "%b_addr_969 = getelementptr [1024 x i32]* %b, i64 0, i64 969" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9229 'getelementptr' 'b_addr_969' <Predicate = true> <Delay = 0.00>
ST_485 : Operation 9230 [2/2] (3.25ns)   --->   "%b_load_969 = load i32* %b_addr_969, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9230 'load' 'b_load_969' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 486 <SV = 485> <Delay = 5.80>
ST_486 : Operation 9231 [1/1] (0.00ns)   --->   "%c_addr_966 = getelementptr [1024 x i32]* %c, i64 0, i64 966" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9231 'getelementptr' 'c_addr_966' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 9232 [1/1] (3.25ns)   --->   "store i32 %add_ln7_966, i32* %c_addr_966, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9232 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_486 : Operation 9233 [1/1] (0.00ns)   --->   "%c_addr_967 = getelementptr [1024 x i32]* %c, i64 0, i64 967" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9233 'getelementptr' 'c_addr_967' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 9234 [1/1] (3.25ns)   --->   "store i32 %add_ln7_967, i32* %c_addr_967, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9234 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_486 : Operation 9235 [1/2] (3.25ns)   --->   "%a_load_968 = load i32* %a_addr_968, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9235 'load' 'a_load_968' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_486 : Operation 9236 [1/2] (3.25ns)   --->   "%b_load_968 = load i32* %b_addr_968, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9236 'load' 'b_load_968' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_486 : Operation 9237 [1/1] (2.55ns)   --->   "%add_ln7_968 = add nsw i32 %a_load_968, %b_load_968" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9237 'add' 'add_ln7_968' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 9238 [1/2] (3.25ns)   --->   "%a_load_969 = load i32* %a_addr_969, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9238 'load' 'a_load_969' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_486 : Operation 9239 [1/2] (3.25ns)   --->   "%b_load_969 = load i32* %b_addr_969, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9239 'load' 'b_load_969' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_486 : Operation 9240 [1/1] (2.55ns)   --->   "%add_ln7_969 = add nsw i32 %a_load_969, %b_load_969" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9240 'add' 'add_ln7_969' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 9241 [1/1] (0.00ns)   --->   "%a_addr_970 = getelementptr [1024 x i32]* %a, i64 0, i64 970" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9241 'getelementptr' 'a_addr_970' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 9242 [2/2] (3.25ns)   --->   "%a_load_970 = load i32* %a_addr_970, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9242 'load' 'a_load_970' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_486 : Operation 9243 [1/1] (0.00ns)   --->   "%b_addr_970 = getelementptr [1024 x i32]* %b, i64 0, i64 970" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9243 'getelementptr' 'b_addr_970' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 9244 [2/2] (3.25ns)   --->   "%b_load_970 = load i32* %b_addr_970, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9244 'load' 'b_load_970' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_486 : Operation 9245 [1/1] (0.00ns)   --->   "%a_addr_971 = getelementptr [1024 x i32]* %a, i64 0, i64 971" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9245 'getelementptr' 'a_addr_971' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 9246 [2/2] (3.25ns)   --->   "%a_load_971 = load i32* %a_addr_971, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9246 'load' 'a_load_971' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_486 : Operation 9247 [1/1] (0.00ns)   --->   "%b_addr_971 = getelementptr [1024 x i32]* %b, i64 0, i64 971" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9247 'getelementptr' 'b_addr_971' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 9248 [2/2] (3.25ns)   --->   "%b_load_971 = load i32* %b_addr_971, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9248 'load' 'b_load_971' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 487 <SV = 486> <Delay = 5.80>
ST_487 : Operation 9249 [1/1] (0.00ns)   --->   "%c_addr_968 = getelementptr [1024 x i32]* %c, i64 0, i64 968" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9249 'getelementptr' 'c_addr_968' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 9250 [1/1] (3.25ns)   --->   "store i32 %add_ln7_968, i32* %c_addr_968, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9250 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_487 : Operation 9251 [1/1] (0.00ns)   --->   "%c_addr_969 = getelementptr [1024 x i32]* %c, i64 0, i64 969" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9251 'getelementptr' 'c_addr_969' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 9252 [1/1] (3.25ns)   --->   "store i32 %add_ln7_969, i32* %c_addr_969, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9252 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_487 : Operation 9253 [1/2] (3.25ns)   --->   "%a_load_970 = load i32* %a_addr_970, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9253 'load' 'a_load_970' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_487 : Operation 9254 [1/2] (3.25ns)   --->   "%b_load_970 = load i32* %b_addr_970, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9254 'load' 'b_load_970' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_487 : Operation 9255 [1/1] (2.55ns)   --->   "%add_ln7_970 = add nsw i32 %a_load_970, %b_load_970" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9255 'add' 'add_ln7_970' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_487 : Operation 9256 [1/2] (3.25ns)   --->   "%a_load_971 = load i32* %a_addr_971, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9256 'load' 'a_load_971' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_487 : Operation 9257 [1/2] (3.25ns)   --->   "%b_load_971 = load i32* %b_addr_971, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9257 'load' 'b_load_971' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_487 : Operation 9258 [1/1] (2.55ns)   --->   "%add_ln7_971 = add nsw i32 %a_load_971, %b_load_971" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9258 'add' 'add_ln7_971' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_487 : Operation 9259 [1/1] (0.00ns)   --->   "%a_addr_972 = getelementptr [1024 x i32]* %a, i64 0, i64 972" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9259 'getelementptr' 'a_addr_972' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 9260 [2/2] (3.25ns)   --->   "%a_load_972 = load i32* %a_addr_972, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9260 'load' 'a_load_972' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_487 : Operation 9261 [1/1] (0.00ns)   --->   "%b_addr_972 = getelementptr [1024 x i32]* %b, i64 0, i64 972" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9261 'getelementptr' 'b_addr_972' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 9262 [2/2] (3.25ns)   --->   "%b_load_972 = load i32* %b_addr_972, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9262 'load' 'b_load_972' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_487 : Operation 9263 [1/1] (0.00ns)   --->   "%a_addr_973 = getelementptr [1024 x i32]* %a, i64 0, i64 973" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9263 'getelementptr' 'a_addr_973' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 9264 [2/2] (3.25ns)   --->   "%a_load_973 = load i32* %a_addr_973, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9264 'load' 'a_load_973' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_487 : Operation 9265 [1/1] (0.00ns)   --->   "%b_addr_973 = getelementptr [1024 x i32]* %b, i64 0, i64 973" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9265 'getelementptr' 'b_addr_973' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 9266 [2/2] (3.25ns)   --->   "%b_load_973 = load i32* %b_addr_973, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9266 'load' 'b_load_973' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 488 <SV = 487> <Delay = 5.80>
ST_488 : Operation 9267 [1/1] (0.00ns)   --->   "%c_addr_970 = getelementptr [1024 x i32]* %c, i64 0, i64 970" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9267 'getelementptr' 'c_addr_970' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 9268 [1/1] (3.25ns)   --->   "store i32 %add_ln7_970, i32* %c_addr_970, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9268 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_488 : Operation 9269 [1/1] (0.00ns)   --->   "%c_addr_971 = getelementptr [1024 x i32]* %c, i64 0, i64 971" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9269 'getelementptr' 'c_addr_971' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 9270 [1/1] (3.25ns)   --->   "store i32 %add_ln7_971, i32* %c_addr_971, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9270 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_488 : Operation 9271 [1/2] (3.25ns)   --->   "%a_load_972 = load i32* %a_addr_972, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9271 'load' 'a_load_972' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_488 : Operation 9272 [1/2] (3.25ns)   --->   "%b_load_972 = load i32* %b_addr_972, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9272 'load' 'b_load_972' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_488 : Operation 9273 [1/1] (2.55ns)   --->   "%add_ln7_972 = add nsw i32 %a_load_972, %b_load_972" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9273 'add' 'add_ln7_972' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 9274 [1/2] (3.25ns)   --->   "%a_load_973 = load i32* %a_addr_973, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9274 'load' 'a_load_973' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_488 : Operation 9275 [1/2] (3.25ns)   --->   "%b_load_973 = load i32* %b_addr_973, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9275 'load' 'b_load_973' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_488 : Operation 9276 [1/1] (2.55ns)   --->   "%add_ln7_973 = add nsw i32 %a_load_973, %b_load_973" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9276 'add' 'add_ln7_973' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 9277 [1/1] (0.00ns)   --->   "%a_addr_974 = getelementptr [1024 x i32]* %a, i64 0, i64 974" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9277 'getelementptr' 'a_addr_974' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 9278 [2/2] (3.25ns)   --->   "%a_load_974 = load i32* %a_addr_974, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9278 'load' 'a_load_974' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_488 : Operation 9279 [1/1] (0.00ns)   --->   "%b_addr_974 = getelementptr [1024 x i32]* %b, i64 0, i64 974" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9279 'getelementptr' 'b_addr_974' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 9280 [2/2] (3.25ns)   --->   "%b_load_974 = load i32* %b_addr_974, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9280 'load' 'b_load_974' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_488 : Operation 9281 [1/1] (0.00ns)   --->   "%a_addr_975 = getelementptr [1024 x i32]* %a, i64 0, i64 975" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9281 'getelementptr' 'a_addr_975' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 9282 [2/2] (3.25ns)   --->   "%a_load_975 = load i32* %a_addr_975, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9282 'load' 'a_load_975' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_488 : Operation 9283 [1/1] (0.00ns)   --->   "%b_addr_975 = getelementptr [1024 x i32]* %b, i64 0, i64 975" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9283 'getelementptr' 'b_addr_975' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 9284 [2/2] (3.25ns)   --->   "%b_load_975 = load i32* %b_addr_975, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9284 'load' 'b_load_975' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 489 <SV = 488> <Delay = 5.80>
ST_489 : Operation 9285 [1/1] (0.00ns)   --->   "%c_addr_972 = getelementptr [1024 x i32]* %c, i64 0, i64 972" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9285 'getelementptr' 'c_addr_972' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 9286 [1/1] (3.25ns)   --->   "store i32 %add_ln7_972, i32* %c_addr_972, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9286 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_489 : Operation 9287 [1/1] (0.00ns)   --->   "%c_addr_973 = getelementptr [1024 x i32]* %c, i64 0, i64 973" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9287 'getelementptr' 'c_addr_973' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 9288 [1/1] (3.25ns)   --->   "store i32 %add_ln7_973, i32* %c_addr_973, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9288 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_489 : Operation 9289 [1/2] (3.25ns)   --->   "%a_load_974 = load i32* %a_addr_974, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9289 'load' 'a_load_974' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_489 : Operation 9290 [1/2] (3.25ns)   --->   "%b_load_974 = load i32* %b_addr_974, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9290 'load' 'b_load_974' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_489 : Operation 9291 [1/1] (2.55ns)   --->   "%add_ln7_974 = add nsw i32 %a_load_974, %b_load_974" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9291 'add' 'add_ln7_974' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_489 : Operation 9292 [1/2] (3.25ns)   --->   "%a_load_975 = load i32* %a_addr_975, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9292 'load' 'a_load_975' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_489 : Operation 9293 [1/2] (3.25ns)   --->   "%b_load_975 = load i32* %b_addr_975, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9293 'load' 'b_load_975' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_489 : Operation 9294 [1/1] (2.55ns)   --->   "%add_ln7_975 = add nsw i32 %a_load_975, %b_load_975" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9294 'add' 'add_ln7_975' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_489 : Operation 9295 [1/1] (0.00ns)   --->   "%a_addr_976 = getelementptr [1024 x i32]* %a, i64 0, i64 976" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9295 'getelementptr' 'a_addr_976' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 9296 [2/2] (3.25ns)   --->   "%a_load_976 = load i32* %a_addr_976, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9296 'load' 'a_load_976' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_489 : Operation 9297 [1/1] (0.00ns)   --->   "%b_addr_976 = getelementptr [1024 x i32]* %b, i64 0, i64 976" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9297 'getelementptr' 'b_addr_976' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 9298 [2/2] (3.25ns)   --->   "%b_load_976 = load i32* %b_addr_976, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9298 'load' 'b_load_976' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_489 : Operation 9299 [1/1] (0.00ns)   --->   "%a_addr_977 = getelementptr [1024 x i32]* %a, i64 0, i64 977" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9299 'getelementptr' 'a_addr_977' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 9300 [2/2] (3.25ns)   --->   "%a_load_977 = load i32* %a_addr_977, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9300 'load' 'a_load_977' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_489 : Operation 9301 [1/1] (0.00ns)   --->   "%b_addr_977 = getelementptr [1024 x i32]* %b, i64 0, i64 977" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9301 'getelementptr' 'b_addr_977' <Predicate = true> <Delay = 0.00>
ST_489 : Operation 9302 [2/2] (3.25ns)   --->   "%b_load_977 = load i32* %b_addr_977, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9302 'load' 'b_load_977' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 490 <SV = 489> <Delay = 5.80>
ST_490 : Operation 9303 [1/1] (0.00ns)   --->   "%c_addr_974 = getelementptr [1024 x i32]* %c, i64 0, i64 974" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9303 'getelementptr' 'c_addr_974' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 9304 [1/1] (3.25ns)   --->   "store i32 %add_ln7_974, i32* %c_addr_974, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9304 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_490 : Operation 9305 [1/1] (0.00ns)   --->   "%c_addr_975 = getelementptr [1024 x i32]* %c, i64 0, i64 975" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9305 'getelementptr' 'c_addr_975' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 9306 [1/1] (3.25ns)   --->   "store i32 %add_ln7_975, i32* %c_addr_975, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9306 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_490 : Operation 9307 [1/2] (3.25ns)   --->   "%a_load_976 = load i32* %a_addr_976, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9307 'load' 'a_load_976' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_490 : Operation 9308 [1/2] (3.25ns)   --->   "%b_load_976 = load i32* %b_addr_976, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9308 'load' 'b_load_976' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_490 : Operation 9309 [1/1] (2.55ns)   --->   "%add_ln7_976 = add nsw i32 %a_load_976, %b_load_976" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9309 'add' 'add_ln7_976' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_490 : Operation 9310 [1/2] (3.25ns)   --->   "%a_load_977 = load i32* %a_addr_977, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9310 'load' 'a_load_977' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_490 : Operation 9311 [1/2] (3.25ns)   --->   "%b_load_977 = load i32* %b_addr_977, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9311 'load' 'b_load_977' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_490 : Operation 9312 [1/1] (2.55ns)   --->   "%add_ln7_977 = add nsw i32 %a_load_977, %b_load_977" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9312 'add' 'add_ln7_977' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_490 : Operation 9313 [1/1] (0.00ns)   --->   "%a_addr_978 = getelementptr [1024 x i32]* %a, i64 0, i64 978" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9313 'getelementptr' 'a_addr_978' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 9314 [2/2] (3.25ns)   --->   "%a_load_978 = load i32* %a_addr_978, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9314 'load' 'a_load_978' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_490 : Operation 9315 [1/1] (0.00ns)   --->   "%b_addr_978 = getelementptr [1024 x i32]* %b, i64 0, i64 978" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9315 'getelementptr' 'b_addr_978' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 9316 [2/2] (3.25ns)   --->   "%b_load_978 = load i32* %b_addr_978, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9316 'load' 'b_load_978' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_490 : Operation 9317 [1/1] (0.00ns)   --->   "%a_addr_979 = getelementptr [1024 x i32]* %a, i64 0, i64 979" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9317 'getelementptr' 'a_addr_979' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 9318 [2/2] (3.25ns)   --->   "%a_load_979 = load i32* %a_addr_979, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9318 'load' 'a_load_979' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_490 : Operation 9319 [1/1] (0.00ns)   --->   "%b_addr_979 = getelementptr [1024 x i32]* %b, i64 0, i64 979" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9319 'getelementptr' 'b_addr_979' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 9320 [2/2] (3.25ns)   --->   "%b_load_979 = load i32* %b_addr_979, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9320 'load' 'b_load_979' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 491 <SV = 490> <Delay = 5.80>
ST_491 : Operation 9321 [1/1] (0.00ns)   --->   "%c_addr_976 = getelementptr [1024 x i32]* %c, i64 0, i64 976" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9321 'getelementptr' 'c_addr_976' <Predicate = true> <Delay = 0.00>
ST_491 : Operation 9322 [1/1] (3.25ns)   --->   "store i32 %add_ln7_976, i32* %c_addr_976, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9322 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_491 : Operation 9323 [1/1] (0.00ns)   --->   "%c_addr_977 = getelementptr [1024 x i32]* %c, i64 0, i64 977" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9323 'getelementptr' 'c_addr_977' <Predicate = true> <Delay = 0.00>
ST_491 : Operation 9324 [1/1] (3.25ns)   --->   "store i32 %add_ln7_977, i32* %c_addr_977, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9324 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_491 : Operation 9325 [1/2] (3.25ns)   --->   "%a_load_978 = load i32* %a_addr_978, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9325 'load' 'a_load_978' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_491 : Operation 9326 [1/2] (3.25ns)   --->   "%b_load_978 = load i32* %b_addr_978, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9326 'load' 'b_load_978' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_491 : Operation 9327 [1/1] (2.55ns)   --->   "%add_ln7_978 = add nsw i32 %a_load_978, %b_load_978" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9327 'add' 'add_ln7_978' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_491 : Operation 9328 [1/2] (3.25ns)   --->   "%a_load_979 = load i32* %a_addr_979, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9328 'load' 'a_load_979' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_491 : Operation 9329 [1/2] (3.25ns)   --->   "%b_load_979 = load i32* %b_addr_979, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9329 'load' 'b_load_979' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_491 : Operation 9330 [1/1] (2.55ns)   --->   "%add_ln7_979 = add nsw i32 %a_load_979, %b_load_979" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9330 'add' 'add_ln7_979' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_491 : Operation 9331 [1/1] (0.00ns)   --->   "%a_addr_980 = getelementptr [1024 x i32]* %a, i64 0, i64 980" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9331 'getelementptr' 'a_addr_980' <Predicate = true> <Delay = 0.00>
ST_491 : Operation 9332 [2/2] (3.25ns)   --->   "%a_load_980 = load i32* %a_addr_980, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9332 'load' 'a_load_980' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_491 : Operation 9333 [1/1] (0.00ns)   --->   "%b_addr_980 = getelementptr [1024 x i32]* %b, i64 0, i64 980" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9333 'getelementptr' 'b_addr_980' <Predicate = true> <Delay = 0.00>
ST_491 : Operation 9334 [2/2] (3.25ns)   --->   "%b_load_980 = load i32* %b_addr_980, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9334 'load' 'b_load_980' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_491 : Operation 9335 [1/1] (0.00ns)   --->   "%a_addr_981 = getelementptr [1024 x i32]* %a, i64 0, i64 981" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9335 'getelementptr' 'a_addr_981' <Predicate = true> <Delay = 0.00>
ST_491 : Operation 9336 [2/2] (3.25ns)   --->   "%a_load_981 = load i32* %a_addr_981, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9336 'load' 'a_load_981' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_491 : Operation 9337 [1/1] (0.00ns)   --->   "%b_addr_981 = getelementptr [1024 x i32]* %b, i64 0, i64 981" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9337 'getelementptr' 'b_addr_981' <Predicate = true> <Delay = 0.00>
ST_491 : Operation 9338 [2/2] (3.25ns)   --->   "%b_load_981 = load i32* %b_addr_981, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9338 'load' 'b_load_981' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 492 <SV = 491> <Delay = 5.80>
ST_492 : Operation 9339 [1/1] (0.00ns)   --->   "%c_addr_978 = getelementptr [1024 x i32]* %c, i64 0, i64 978" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9339 'getelementptr' 'c_addr_978' <Predicate = true> <Delay = 0.00>
ST_492 : Operation 9340 [1/1] (3.25ns)   --->   "store i32 %add_ln7_978, i32* %c_addr_978, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9340 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_492 : Operation 9341 [1/1] (0.00ns)   --->   "%c_addr_979 = getelementptr [1024 x i32]* %c, i64 0, i64 979" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9341 'getelementptr' 'c_addr_979' <Predicate = true> <Delay = 0.00>
ST_492 : Operation 9342 [1/1] (3.25ns)   --->   "store i32 %add_ln7_979, i32* %c_addr_979, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9342 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_492 : Operation 9343 [1/2] (3.25ns)   --->   "%a_load_980 = load i32* %a_addr_980, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9343 'load' 'a_load_980' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_492 : Operation 9344 [1/2] (3.25ns)   --->   "%b_load_980 = load i32* %b_addr_980, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9344 'load' 'b_load_980' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_492 : Operation 9345 [1/1] (2.55ns)   --->   "%add_ln7_980 = add nsw i32 %a_load_980, %b_load_980" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9345 'add' 'add_ln7_980' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 9346 [1/2] (3.25ns)   --->   "%a_load_981 = load i32* %a_addr_981, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9346 'load' 'a_load_981' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_492 : Operation 9347 [1/2] (3.25ns)   --->   "%b_load_981 = load i32* %b_addr_981, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9347 'load' 'b_load_981' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_492 : Operation 9348 [1/1] (2.55ns)   --->   "%add_ln7_981 = add nsw i32 %a_load_981, %b_load_981" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9348 'add' 'add_ln7_981' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 9349 [1/1] (0.00ns)   --->   "%a_addr_982 = getelementptr [1024 x i32]* %a, i64 0, i64 982" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9349 'getelementptr' 'a_addr_982' <Predicate = true> <Delay = 0.00>
ST_492 : Operation 9350 [2/2] (3.25ns)   --->   "%a_load_982 = load i32* %a_addr_982, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9350 'load' 'a_load_982' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_492 : Operation 9351 [1/1] (0.00ns)   --->   "%b_addr_982 = getelementptr [1024 x i32]* %b, i64 0, i64 982" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9351 'getelementptr' 'b_addr_982' <Predicate = true> <Delay = 0.00>
ST_492 : Operation 9352 [2/2] (3.25ns)   --->   "%b_load_982 = load i32* %b_addr_982, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9352 'load' 'b_load_982' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_492 : Operation 9353 [1/1] (0.00ns)   --->   "%a_addr_983 = getelementptr [1024 x i32]* %a, i64 0, i64 983" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9353 'getelementptr' 'a_addr_983' <Predicate = true> <Delay = 0.00>
ST_492 : Operation 9354 [2/2] (3.25ns)   --->   "%a_load_983 = load i32* %a_addr_983, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9354 'load' 'a_load_983' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_492 : Operation 9355 [1/1] (0.00ns)   --->   "%b_addr_983 = getelementptr [1024 x i32]* %b, i64 0, i64 983" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9355 'getelementptr' 'b_addr_983' <Predicate = true> <Delay = 0.00>
ST_492 : Operation 9356 [2/2] (3.25ns)   --->   "%b_load_983 = load i32* %b_addr_983, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9356 'load' 'b_load_983' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 493 <SV = 492> <Delay = 5.80>
ST_493 : Operation 9357 [1/1] (0.00ns)   --->   "%c_addr_980 = getelementptr [1024 x i32]* %c, i64 0, i64 980" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9357 'getelementptr' 'c_addr_980' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 9358 [1/1] (3.25ns)   --->   "store i32 %add_ln7_980, i32* %c_addr_980, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9358 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_493 : Operation 9359 [1/1] (0.00ns)   --->   "%c_addr_981 = getelementptr [1024 x i32]* %c, i64 0, i64 981" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9359 'getelementptr' 'c_addr_981' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 9360 [1/1] (3.25ns)   --->   "store i32 %add_ln7_981, i32* %c_addr_981, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9360 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_493 : Operation 9361 [1/2] (3.25ns)   --->   "%a_load_982 = load i32* %a_addr_982, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9361 'load' 'a_load_982' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_493 : Operation 9362 [1/2] (3.25ns)   --->   "%b_load_982 = load i32* %b_addr_982, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9362 'load' 'b_load_982' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_493 : Operation 9363 [1/1] (2.55ns)   --->   "%add_ln7_982 = add nsw i32 %a_load_982, %b_load_982" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9363 'add' 'add_ln7_982' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_493 : Operation 9364 [1/2] (3.25ns)   --->   "%a_load_983 = load i32* %a_addr_983, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9364 'load' 'a_load_983' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_493 : Operation 9365 [1/2] (3.25ns)   --->   "%b_load_983 = load i32* %b_addr_983, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9365 'load' 'b_load_983' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_493 : Operation 9366 [1/1] (2.55ns)   --->   "%add_ln7_983 = add nsw i32 %a_load_983, %b_load_983" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9366 'add' 'add_ln7_983' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_493 : Operation 9367 [1/1] (0.00ns)   --->   "%a_addr_984 = getelementptr [1024 x i32]* %a, i64 0, i64 984" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9367 'getelementptr' 'a_addr_984' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 9368 [2/2] (3.25ns)   --->   "%a_load_984 = load i32* %a_addr_984, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9368 'load' 'a_load_984' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_493 : Operation 9369 [1/1] (0.00ns)   --->   "%b_addr_984 = getelementptr [1024 x i32]* %b, i64 0, i64 984" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9369 'getelementptr' 'b_addr_984' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 9370 [2/2] (3.25ns)   --->   "%b_load_984 = load i32* %b_addr_984, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9370 'load' 'b_load_984' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_493 : Operation 9371 [1/1] (0.00ns)   --->   "%a_addr_985 = getelementptr [1024 x i32]* %a, i64 0, i64 985" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9371 'getelementptr' 'a_addr_985' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 9372 [2/2] (3.25ns)   --->   "%a_load_985 = load i32* %a_addr_985, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9372 'load' 'a_load_985' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_493 : Operation 9373 [1/1] (0.00ns)   --->   "%b_addr_985 = getelementptr [1024 x i32]* %b, i64 0, i64 985" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9373 'getelementptr' 'b_addr_985' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 9374 [2/2] (3.25ns)   --->   "%b_load_985 = load i32* %b_addr_985, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9374 'load' 'b_load_985' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 494 <SV = 493> <Delay = 5.80>
ST_494 : Operation 9375 [1/1] (0.00ns)   --->   "%c_addr_982 = getelementptr [1024 x i32]* %c, i64 0, i64 982" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9375 'getelementptr' 'c_addr_982' <Predicate = true> <Delay = 0.00>
ST_494 : Operation 9376 [1/1] (3.25ns)   --->   "store i32 %add_ln7_982, i32* %c_addr_982, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9376 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_494 : Operation 9377 [1/1] (0.00ns)   --->   "%c_addr_983 = getelementptr [1024 x i32]* %c, i64 0, i64 983" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9377 'getelementptr' 'c_addr_983' <Predicate = true> <Delay = 0.00>
ST_494 : Operation 9378 [1/1] (3.25ns)   --->   "store i32 %add_ln7_983, i32* %c_addr_983, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9378 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_494 : Operation 9379 [1/2] (3.25ns)   --->   "%a_load_984 = load i32* %a_addr_984, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9379 'load' 'a_load_984' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_494 : Operation 9380 [1/2] (3.25ns)   --->   "%b_load_984 = load i32* %b_addr_984, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9380 'load' 'b_load_984' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_494 : Operation 9381 [1/1] (2.55ns)   --->   "%add_ln7_984 = add nsw i32 %a_load_984, %b_load_984" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9381 'add' 'add_ln7_984' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_494 : Operation 9382 [1/2] (3.25ns)   --->   "%a_load_985 = load i32* %a_addr_985, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9382 'load' 'a_load_985' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_494 : Operation 9383 [1/2] (3.25ns)   --->   "%b_load_985 = load i32* %b_addr_985, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9383 'load' 'b_load_985' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_494 : Operation 9384 [1/1] (2.55ns)   --->   "%add_ln7_985 = add nsw i32 %a_load_985, %b_load_985" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9384 'add' 'add_ln7_985' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_494 : Operation 9385 [1/1] (0.00ns)   --->   "%a_addr_986 = getelementptr [1024 x i32]* %a, i64 0, i64 986" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9385 'getelementptr' 'a_addr_986' <Predicate = true> <Delay = 0.00>
ST_494 : Operation 9386 [2/2] (3.25ns)   --->   "%a_load_986 = load i32* %a_addr_986, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9386 'load' 'a_load_986' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_494 : Operation 9387 [1/1] (0.00ns)   --->   "%b_addr_986 = getelementptr [1024 x i32]* %b, i64 0, i64 986" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9387 'getelementptr' 'b_addr_986' <Predicate = true> <Delay = 0.00>
ST_494 : Operation 9388 [2/2] (3.25ns)   --->   "%b_load_986 = load i32* %b_addr_986, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9388 'load' 'b_load_986' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_494 : Operation 9389 [1/1] (0.00ns)   --->   "%a_addr_987 = getelementptr [1024 x i32]* %a, i64 0, i64 987" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9389 'getelementptr' 'a_addr_987' <Predicate = true> <Delay = 0.00>
ST_494 : Operation 9390 [2/2] (3.25ns)   --->   "%a_load_987 = load i32* %a_addr_987, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9390 'load' 'a_load_987' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_494 : Operation 9391 [1/1] (0.00ns)   --->   "%b_addr_987 = getelementptr [1024 x i32]* %b, i64 0, i64 987" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9391 'getelementptr' 'b_addr_987' <Predicate = true> <Delay = 0.00>
ST_494 : Operation 9392 [2/2] (3.25ns)   --->   "%b_load_987 = load i32* %b_addr_987, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9392 'load' 'b_load_987' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 495 <SV = 494> <Delay = 5.80>
ST_495 : Operation 9393 [1/1] (0.00ns)   --->   "%c_addr_984 = getelementptr [1024 x i32]* %c, i64 0, i64 984" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9393 'getelementptr' 'c_addr_984' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 9394 [1/1] (3.25ns)   --->   "store i32 %add_ln7_984, i32* %c_addr_984, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9394 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_495 : Operation 9395 [1/1] (0.00ns)   --->   "%c_addr_985 = getelementptr [1024 x i32]* %c, i64 0, i64 985" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9395 'getelementptr' 'c_addr_985' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 9396 [1/1] (3.25ns)   --->   "store i32 %add_ln7_985, i32* %c_addr_985, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9396 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_495 : Operation 9397 [1/2] (3.25ns)   --->   "%a_load_986 = load i32* %a_addr_986, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9397 'load' 'a_load_986' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_495 : Operation 9398 [1/2] (3.25ns)   --->   "%b_load_986 = load i32* %b_addr_986, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9398 'load' 'b_load_986' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_495 : Operation 9399 [1/1] (2.55ns)   --->   "%add_ln7_986 = add nsw i32 %a_load_986, %b_load_986" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9399 'add' 'add_ln7_986' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 9400 [1/2] (3.25ns)   --->   "%a_load_987 = load i32* %a_addr_987, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9400 'load' 'a_load_987' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_495 : Operation 9401 [1/2] (3.25ns)   --->   "%b_load_987 = load i32* %b_addr_987, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9401 'load' 'b_load_987' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_495 : Operation 9402 [1/1] (2.55ns)   --->   "%add_ln7_987 = add nsw i32 %a_load_987, %b_load_987" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9402 'add' 'add_ln7_987' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 9403 [1/1] (0.00ns)   --->   "%a_addr_988 = getelementptr [1024 x i32]* %a, i64 0, i64 988" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9403 'getelementptr' 'a_addr_988' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 9404 [2/2] (3.25ns)   --->   "%a_load_988 = load i32* %a_addr_988, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9404 'load' 'a_load_988' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_495 : Operation 9405 [1/1] (0.00ns)   --->   "%b_addr_988 = getelementptr [1024 x i32]* %b, i64 0, i64 988" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9405 'getelementptr' 'b_addr_988' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 9406 [2/2] (3.25ns)   --->   "%b_load_988 = load i32* %b_addr_988, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9406 'load' 'b_load_988' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_495 : Operation 9407 [1/1] (0.00ns)   --->   "%a_addr_989 = getelementptr [1024 x i32]* %a, i64 0, i64 989" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9407 'getelementptr' 'a_addr_989' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 9408 [2/2] (3.25ns)   --->   "%a_load_989 = load i32* %a_addr_989, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9408 'load' 'a_load_989' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_495 : Operation 9409 [1/1] (0.00ns)   --->   "%b_addr_989 = getelementptr [1024 x i32]* %b, i64 0, i64 989" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9409 'getelementptr' 'b_addr_989' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 9410 [2/2] (3.25ns)   --->   "%b_load_989 = load i32* %b_addr_989, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9410 'load' 'b_load_989' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 496 <SV = 495> <Delay = 5.80>
ST_496 : Operation 9411 [1/1] (0.00ns)   --->   "%c_addr_986 = getelementptr [1024 x i32]* %c, i64 0, i64 986" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9411 'getelementptr' 'c_addr_986' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 9412 [1/1] (3.25ns)   --->   "store i32 %add_ln7_986, i32* %c_addr_986, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9412 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_496 : Operation 9413 [1/1] (0.00ns)   --->   "%c_addr_987 = getelementptr [1024 x i32]* %c, i64 0, i64 987" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9413 'getelementptr' 'c_addr_987' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 9414 [1/1] (3.25ns)   --->   "store i32 %add_ln7_987, i32* %c_addr_987, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9414 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_496 : Operation 9415 [1/2] (3.25ns)   --->   "%a_load_988 = load i32* %a_addr_988, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9415 'load' 'a_load_988' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_496 : Operation 9416 [1/2] (3.25ns)   --->   "%b_load_988 = load i32* %b_addr_988, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9416 'load' 'b_load_988' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_496 : Operation 9417 [1/1] (2.55ns)   --->   "%add_ln7_988 = add nsw i32 %a_load_988, %b_load_988" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9417 'add' 'add_ln7_988' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 9418 [1/2] (3.25ns)   --->   "%a_load_989 = load i32* %a_addr_989, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9418 'load' 'a_load_989' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_496 : Operation 9419 [1/2] (3.25ns)   --->   "%b_load_989 = load i32* %b_addr_989, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9419 'load' 'b_load_989' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_496 : Operation 9420 [1/1] (2.55ns)   --->   "%add_ln7_989 = add nsw i32 %a_load_989, %b_load_989" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9420 'add' 'add_ln7_989' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 9421 [1/1] (0.00ns)   --->   "%a_addr_990 = getelementptr [1024 x i32]* %a, i64 0, i64 990" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9421 'getelementptr' 'a_addr_990' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 9422 [2/2] (3.25ns)   --->   "%a_load_990 = load i32* %a_addr_990, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9422 'load' 'a_load_990' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_496 : Operation 9423 [1/1] (0.00ns)   --->   "%b_addr_990 = getelementptr [1024 x i32]* %b, i64 0, i64 990" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9423 'getelementptr' 'b_addr_990' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 9424 [2/2] (3.25ns)   --->   "%b_load_990 = load i32* %b_addr_990, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9424 'load' 'b_load_990' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_496 : Operation 9425 [1/1] (0.00ns)   --->   "%a_addr_991 = getelementptr [1024 x i32]* %a, i64 0, i64 991" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9425 'getelementptr' 'a_addr_991' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 9426 [2/2] (3.25ns)   --->   "%a_load_991 = load i32* %a_addr_991, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9426 'load' 'a_load_991' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_496 : Operation 9427 [1/1] (0.00ns)   --->   "%b_addr_991 = getelementptr [1024 x i32]* %b, i64 0, i64 991" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9427 'getelementptr' 'b_addr_991' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 9428 [2/2] (3.25ns)   --->   "%b_load_991 = load i32* %b_addr_991, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9428 'load' 'b_load_991' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 497 <SV = 496> <Delay = 5.80>
ST_497 : Operation 9429 [1/1] (0.00ns)   --->   "%c_addr_988 = getelementptr [1024 x i32]* %c, i64 0, i64 988" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9429 'getelementptr' 'c_addr_988' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 9430 [1/1] (3.25ns)   --->   "store i32 %add_ln7_988, i32* %c_addr_988, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9430 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_497 : Operation 9431 [1/1] (0.00ns)   --->   "%c_addr_989 = getelementptr [1024 x i32]* %c, i64 0, i64 989" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9431 'getelementptr' 'c_addr_989' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 9432 [1/1] (3.25ns)   --->   "store i32 %add_ln7_989, i32* %c_addr_989, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9432 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_497 : Operation 9433 [1/2] (3.25ns)   --->   "%a_load_990 = load i32* %a_addr_990, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9433 'load' 'a_load_990' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_497 : Operation 9434 [1/2] (3.25ns)   --->   "%b_load_990 = load i32* %b_addr_990, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9434 'load' 'b_load_990' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_497 : Operation 9435 [1/1] (2.55ns)   --->   "%add_ln7_990 = add nsw i32 %a_load_990, %b_load_990" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9435 'add' 'add_ln7_990' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 9436 [1/2] (3.25ns)   --->   "%a_load_991 = load i32* %a_addr_991, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9436 'load' 'a_load_991' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_497 : Operation 9437 [1/2] (3.25ns)   --->   "%b_load_991 = load i32* %b_addr_991, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9437 'load' 'b_load_991' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_497 : Operation 9438 [1/1] (2.55ns)   --->   "%add_ln7_991 = add nsw i32 %a_load_991, %b_load_991" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9438 'add' 'add_ln7_991' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 9439 [1/1] (0.00ns)   --->   "%a_addr_992 = getelementptr [1024 x i32]* %a, i64 0, i64 992" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9439 'getelementptr' 'a_addr_992' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 9440 [2/2] (3.25ns)   --->   "%a_load_992 = load i32* %a_addr_992, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9440 'load' 'a_load_992' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_497 : Operation 9441 [1/1] (0.00ns)   --->   "%b_addr_992 = getelementptr [1024 x i32]* %b, i64 0, i64 992" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9441 'getelementptr' 'b_addr_992' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 9442 [2/2] (3.25ns)   --->   "%b_load_992 = load i32* %b_addr_992, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9442 'load' 'b_load_992' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_497 : Operation 9443 [1/1] (0.00ns)   --->   "%a_addr_993 = getelementptr [1024 x i32]* %a, i64 0, i64 993" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9443 'getelementptr' 'a_addr_993' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 9444 [2/2] (3.25ns)   --->   "%a_load_993 = load i32* %a_addr_993, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9444 'load' 'a_load_993' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_497 : Operation 9445 [1/1] (0.00ns)   --->   "%b_addr_993 = getelementptr [1024 x i32]* %b, i64 0, i64 993" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9445 'getelementptr' 'b_addr_993' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 9446 [2/2] (3.25ns)   --->   "%b_load_993 = load i32* %b_addr_993, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9446 'load' 'b_load_993' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 498 <SV = 497> <Delay = 5.80>
ST_498 : Operation 9447 [1/1] (0.00ns)   --->   "%c_addr_990 = getelementptr [1024 x i32]* %c, i64 0, i64 990" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9447 'getelementptr' 'c_addr_990' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 9448 [1/1] (3.25ns)   --->   "store i32 %add_ln7_990, i32* %c_addr_990, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9448 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_498 : Operation 9449 [1/1] (0.00ns)   --->   "%c_addr_991 = getelementptr [1024 x i32]* %c, i64 0, i64 991" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9449 'getelementptr' 'c_addr_991' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 9450 [1/1] (3.25ns)   --->   "store i32 %add_ln7_991, i32* %c_addr_991, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9450 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_498 : Operation 9451 [1/2] (3.25ns)   --->   "%a_load_992 = load i32* %a_addr_992, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9451 'load' 'a_load_992' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_498 : Operation 9452 [1/2] (3.25ns)   --->   "%b_load_992 = load i32* %b_addr_992, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9452 'load' 'b_load_992' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_498 : Operation 9453 [1/1] (2.55ns)   --->   "%add_ln7_992 = add nsw i32 %a_load_992, %b_load_992" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9453 'add' 'add_ln7_992' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 9454 [1/2] (3.25ns)   --->   "%a_load_993 = load i32* %a_addr_993, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9454 'load' 'a_load_993' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_498 : Operation 9455 [1/2] (3.25ns)   --->   "%b_load_993 = load i32* %b_addr_993, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9455 'load' 'b_load_993' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_498 : Operation 9456 [1/1] (2.55ns)   --->   "%add_ln7_993 = add nsw i32 %a_load_993, %b_load_993" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9456 'add' 'add_ln7_993' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 9457 [1/1] (0.00ns)   --->   "%a_addr_994 = getelementptr [1024 x i32]* %a, i64 0, i64 994" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9457 'getelementptr' 'a_addr_994' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 9458 [2/2] (3.25ns)   --->   "%a_load_994 = load i32* %a_addr_994, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9458 'load' 'a_load_994' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_498 : Operation 9459 [1/1] (0.00ns)   --->   "%b_addr_994 = getelementptr [1024 x i32]* %b, i64 0, i64 994" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9459 'getelementptr' 'b_addr_994' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 9460 [2/2] (3.25ns)   --->   "%b_load_994 = load i32* %b_addr_994, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9460 'load' 'b_load_994' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_498 : Operation 9461 [1/1] (0.00ns)   --->   "%a_addr_995 = getelementptr [1024 x i32]* %a, i64 0, i64 995" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9461 'getelementptr' 'a_addr_995' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 9462 [2/2] (3.25ns)   --->   "%a_load_995 = load i32* %a_addr_995, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9462 'load' 'a_load_995' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_498 : Operation 9463 [1/1] (0.00ns)   --->   "%b_addr_995 = getelementptr [1024 x i32]* %b, i64 0, i64 995" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9463 'getelementptr' 'b_addr_995' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 9464 [2/2] (3.25ns)   --->   "%b_load_995 = load i32* %b_addr_995, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9464 'load' 'b_load_995' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 499 <SV = 498> <Delay = 5.80>
ST_499 : Operation 9465 [1/1] (0.00ns)   --->   "%c_addr_992 = getelementptr [1024 x i32]* %c, i64 0, i64 992" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9465 'getelementptr' 'c_addr_992' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 9466 [1/1] (3.25ns)   --->   "store i32 %add_ln7_992, i32* %c_addr_992, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9466 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_499 : Operation 9467 [1/1] (0.00ns)   --->   "%c_addr_993 = getelementptr [1024 x i32]* %c, i64 0, i64 993" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9467 'getelementptr' 'c_addr_993' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 9468 [1/1] (3.25ns)   --->   "store i32 %add_ln7_993, i32* %c_addr_993, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9468 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_499 : Operation 9469 [1/2] (3.25ns)   --->   "%a_load_994 = load i32* %a_addr_994, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9469 'load' 'a_load_994' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_499 : Operation 9470 [1/2] (3.25ns)   --->   "%b_load_994 = load i32* %b_addr_994, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9470 'load' 'b_load_994' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_499 : Operation 9471 [1/1] (2.55ns)   --->   "%add_ln7_994 = add nsw i32 %a_load_994, %b_load_994" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9471 'add' 'add_ln7_994' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 9472 [1/2] (3.25ns)   --->   "%a_load_995 = load i32* %a_addr_995, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9472 'load' 'a_load_995' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_499 : Operation 9473 [1/2] (3.25ns)   --->   "%b_load_995 = load i32* %b_addr_995, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9473 'load' 'b_load_995' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_499 : Operation 9474 [1/1] (2.55ns)   --->   "%add_ln7_995 = add nsw i32 %a_load_995, %b_load_995" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9474 'add' 'add_ln7_995' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 9475 [1/1] (0.00ns)   --->   "%a_addr_996 = getelementptr [1024 x i32]* %a, i64 0, i64 996" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9475 'getelementptr' 'a_addr_996' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 9476 [2/2] (3.25ns)   --->   "%a_load_996 = load i32* %a_addr_996, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9476 'load' 'a_load_996' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_499 : Operation 9477 [1/1] (0.00ns)   --->   "%b_addr_996 = getelementptr [1024 x i32]* %b, i64 0, i64 996" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9477 'getelementptr' 'b_addr_996' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 9478 [2/2] (3.25ns)   --->   "%b_load_996 = load i32* %b_addr_996, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9478 'load' 'b_load_996' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_499 : Operation 9479 [1/1] (0.00ns)   --->   "%a_addr_997 = getelementptr [1024 x i32]* %a, i64 0, i64 997" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9479 'getelementptr' 'a_addr_997' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 9480 [2/2] (3.25ns)   --->   "%a_load_997 = load i32* %a_addr_997, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9480 'load' 'a_load_997' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_499 : Operation 9481 [1/1] (0.00ns)   --->   "%b_addr_997 = getelementptr [1024 x i32]* %b, i64 0, i64 997" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9481 'getelementptr' 'b_addr_997' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 9482 [2/2] (3.25ns)   --->   "%b_load_997 = load i32* %b_addr_997, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9482 'load' 'b_load_997' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 500 <SV = 499> <Delay = 5.80>
ST_500 : Operation 9483 [1/1] (0.00ns)   --->   "%c_addr_994 = getelementptr [1024 x i32]* %c, i64 0, i64 994" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9483 'getelementptr' 'c_addr_994' <Predicate = true> <Delay = 0.00>
ST_500 : Operation 9484 [1/1] (3.25ns)   --->   "store i32 %add_ln7_994, i32* %c_addr_994, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9484 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_500 : Operation 9485 [1/1] (0.00ns)   --->   "%c_addr_995 = getelementptr [1024 x i32]* %c, i64 0, i64 995" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9485 'getelementptr' 'c_addr_995' <Predicate = true> <Delay = 0.00>
ST_500 : Operation 9486 [1/1] (3.25ns)   --->   "store i32 %add_ln7_995, i32* %c_addr_995, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9486 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_500 : Operation 9487 [1/2] (3.25ns)   --->   "%a_load_996 = load i32* %a_addr_996, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9487 'load' 'a_load_996' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_500 : Operation 9488 [1/2] (3.25ns)   --->   "%b_load_996 = load i32* %b_addr_996, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9488 'load' 'b_load_996' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_500 : Operation 9489 [1/1] (2.55ns)   --->   "%add_ln7_996 = add nsw i32 %a_load_996, %b_load_996" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9489 'add' 'add_ln7_996' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 9490 [1/2] (3.25ns)   --->   "%a_load_997 = load i32* %a_addr_997, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9490 'load' 'a_load_997' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_500 : Operation 9491 [1/2] (3.25ns)   --->   "%b_load_997 = load i32* %b_addr_997, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9491 'load' 'b_load_997' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_500 : Operation 9492 [1/1] (2.55ns)   --->   "%add_ln7_997 = add nsw i32 %a_load_997, %b_load_997" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9492 'add' 'add_ln7_997' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 9493 [1/1] (0.00ns)   --->   "%a_addr_998 = getelementptr [1024 x i32]* %a, i64 0, i64 998" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9493 'getelementptr' 'a_addr_998' <Predicate = true> <Delay = 0.00>
ST_500 : Operation 9494 [2/2] (3.25ns)   --->   "%a_load_998 = load i32* %a_addr_998, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9494 'load' 'a_load_998' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_500 : Operation 9495 [1/1] (0.00ns)   --->   "%b_addr_998 = getelementptr [1024 x i32]* %b, i64 0, i64 998" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9495 'getelementptr' 'b_addr_998' <Predicate = true> <Delay = 0.00>
ST_500 : Operation 9496 [2/2] (3.25ns)   --->   "%b_load_998 = load i32* %b_addr_998, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9496 'load' 'b_load_998' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_500 : Operation 9497 [1/1] (0.00ns)   --->   "%a_addr_999 = getelementptr [1024 x i32]* %a, i64 0, i64 999" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9497 'getelementptr' 'a_addr_999' <Predicate = true> <Delay = 0.00>
ST_500 : Operation 9498 [2/2] (3.25ns)   --->   "%a_load_999 = load i32* %a_addr_999, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9498 'load' 'a_load_999' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_500 : Operation 9499 [1/1] (0.00ns)   --->   "%b_addr_999 = getelementptr [1024 x i32]* %b, i64 0, i64 999" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9499 'getelementptr' 'b_addr_999' <Predicate = true> <Delay = 0.00>
ST_500 : Operation 9500 [2/2] (3.25ns)   --->   "%b_load_999 = load i32* %b_addr_999, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9500 'load' 'b_load_999' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 501 <SV = 500> <Delay = 5.80>
ST_501 : Operation 9501 [1/1] (0.00ns)   --->   "%c_addr_996 = getelementptr [1024 x i32]* %c, i64 0, i64 996" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9501 'getelementptr' 'c_addr_996' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 9502 [1/1] (3.25ns)   --->   "store i32 %add_ln7_996, i32* %c_addr_996, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9502 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_501 : Operation 9503 [1/1] (0.00ns)   --->   "%c_addr_997 = getelementptr [1024 x i32]* %c, i64 0, i64 997" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9503 'getelementptr' 'c_addr_997' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 9504 [1/1] (3.25ns)   --->   "store i32 %add_ln7_997, i32* %c_addr_997, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9504 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_501 : Operation 9505 [1/2] (3.25ns)   --->   "%a_load_998 = load i32* %a_addr_998, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9505 'load' 'a_load_998' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_501 : Operation 9506 [1/2] (3.25ns)   --->   "%b_load_998 = load i32* %b_addr_998, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9506 'load' 'b_load_998' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_501 : Operation 9507 [1/1] (2.55ns)   --->   "%add_ln7_998 = add nsw i32 %a_load_998, %b_load_998" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9507 'add' 'add_ln7_998' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 9508 [1/2] (3.25ns)   --->   "%a_load_999 = load i32* %a_addr_999, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9508 'load' 'a_load_999' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_501 : Operation 9509 [1/2] (3.25ns)   --->   "%b_load_999 = load i32* %b_addr_999, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9509 'load' 'b_load_999' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_501 : Operation 9510 [1/1] (2.55ns)   --->   "%add_ln7_999 = add nsw i32 %a_load_999, %b_load_999" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9510 'add' 'add_ln7_999' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 9511 [1/1] (0.00ns)   --->   "%a_addr_1000 = getelementptr [1024 x i32]* %a, i64 0, i64 1000" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9511 'getelementptr' 'a_addr_1000' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 9512 [2/2] (3.25ns)   --->   "%a_load_1000 = load i32* %a_addr_1000, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9512 'load' 'a_load_1000' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_501 : Operation 9513 [1/1] (0.00ns)   --->   "%b_addr_1000 = getelementptr [1024 x i32]* %b, i64 0, i64 1000" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9513 'getelementptr' 'b_addr_1000' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 9514 [2/2] (3.25ns)   --->   "%b_load_1000 = load i32* %b_addr_1000, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9514 'load' 'b_load_1000' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_501 : Operation 9515 [1/1] (0.00ns)   --->   "%a_addr_1001 = getelementptr [1024 x i32]* %a, i64 0, i64 1001" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9515 'getelementptr' 'a_addr_1001' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 9516 [2/2] (3.25ns)   --->   "%a_load_1001 = load i32* %a_addr_1001, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9516 'load' 'a_load_1001' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_501 : Operation 9517 [1/1] (0.00ns)   --->   "%b_addr_1001 = getelementptr [1024 x i32]* %b, i64 0, i64 1001" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9517 'getelementptr' 'b_addr_1001' <Predicate = true> <Delay = 0.00>
ST_501 : Operation 9518 [2/2] (3.25ns)   --->   "%b_load_1001 = load i32* %b_addr_1001, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9518 'load' 'b_load_1001' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 502 <SV = 501> <Delay = 5.80>
ST_502 : Operation 9519 [1/1] (0.00ns)   --->   "%c_addr_998 = getelementptr [1024 x i32]* %c, i64 0, i64 998" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9519 'getelementptr' 'c_addr_998' <Predicate = true> <Delay = 0.00>
ST_502 : Operation 9520 [1/1] (3.25ns)   --->   "store i32 %add_ln7_998, i32* %c_addr_998, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9520 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_502 : Operation 9521 [1/1] (0.00ns)   --->   "%c_addr_999 = getelementptr [1024 x i32]* %c, i64 0, i64 999" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9521 'getelementptr' 'c_addr_999' <Predicate = true> <Delay = 0.00>
ST_502 : Operation 9522 [1/1] (3.25ns)   --->   "store i32 %add_ln7_999, i32* %c_addr_999, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9522 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_502 : Operation 9523 [1/2] (3.25ns)   --->   "%a_load_1000 = load i32* %a_addr_1000, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9523 'load' 'a_load_1000' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_502 : Operation 9524 [1/2] (3.25ns)   --->   "%b_load_1000 = load i32* %b_addr_1000, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9524 'load' 'b_load_1000' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_502 : Operation 9525 [1/1] (2.55ns)   --->   "%add_ln7_1000 = add nsw i32 %a_load_1000, %b_load_1000" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9525 'add' 'add_ln7_1000' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_502 : Operation 9526 [1/2] (3.25ns)   --->   "%a_load_1001 = load i32* %a_addr_1001, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9526 'load' 'a_load_1001' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_502 : Operation 9527 [1/2] (3.25ns)   --->   "%b_load_1001 = load i32* %b_addr_1001, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9527 'load' 'b_load_1001' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_502 : Operation 9528 [1/1] (2.55ns)   --->   "%add_ln7_1001 = add nsw i32 %a_load_1001, %b_load_1001" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9528 'add' 'add_ln7_1001' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_502 : Operation 9529 [1/1] (0.00ns)   --->   "%a_addr_1002 = getelementptr [1024 x i32]* %a, i64 0, i64 1002" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9529 'getelementptr' 'a_addr_1002' <Predicate = true> <Delay = 0.00>
ST_502 : Operation 9530 [2/2] (3.25ns)   --->   "%a_load_1002 = load i32* %a_addr_1002, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9530 'load' 'a_load_1002' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_502 : Operation 9531 [1/1] (0.00ns)   --->   "%b_addr_1002 = getelementptr [1024 x i32]* %b, i64 0, i64 1002" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9531 'getelementptr' 'b_addr_1002' <Predicate = true> <Delay = 0.00>
ST_502 : Operation 9532 [2/2] (3.25ns)   --->   "%b_load_1002 = load i32* %b_addr_1002, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9532 'load' 'b_load_1002' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_502 : Operation 9533 [1/1] (0.00ns)   --->   "%a_addr_1003 = getelementptr [1024 x i32]* %a, i64 0, i64 1003" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9533 'getelementptr' 'a_addr_1003' <Predicate = true> <Delay = 0.00>
ST_502 : Operation 9534 [2/2] (3.25ns)   --->   "%a_load_1003 = load i32* %a_addr_1003, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9534 'load' 'a_load_1003' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_502 : Operation 9535 [1/1] (0.00ns)   --->   "%b_addr_1003 = getelementptr [1024 x i32]* %b, i64 0, i64 1003" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9535 'getelementptr' 'b_addr_1003' <Predicate = true> <Delay = 0.00>
ST_502 : Operation 9536 [2/2] (3.25ns)   --->   "%b_load_1003 = load i32* %b_addr_1003, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9536 'load' 'b_load_1003' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 503 <SV = 502> <Delay = 5.80>
ST_503 : Operation 9537 [1/1] (0.00ns)   --->   "%c_addr_1000 = getelementptr [1024 x i32]* %c, i64 0, i64 1000" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9537 'getelementptr' 'c_addr_1000' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 9538 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1000, i32* %c_addr_1000, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9538 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_503 : Operation 9539 [1/1] (0.00ns)   --->   "%c_addr_1001 = getelementptr [1024 x i32]* %c, i64 0, i64 1001" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9539 'getelementptr' 'c_addr_1001' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 9540 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1001, i32* %c_addr_1001, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9540 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_503 : Operation 9541 [1/2] (3.25ns)   --->   "%a_load_1002 = load i32* %a_addr_1002, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9541 'load' 'a_load_1002' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_503 : Operation 9542 [1/2] (3.25ns)   --->   "%b_load_1002 = load i32* %b_addr_1002, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9542 'load' 'b_load_1002' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_503 : Operation 9543 [1/1] (2.55ns)   --->   "%add_ln7_1002 = add nsw i32 %a_load_1002, %b_load_1002" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9543 'add' 'add_ln7_1002' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 9544 [1/2] (3.25ns)   --->   "%a_load_1003 = load i32* %a_addr_1003, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9544 'load' 'a_load_1003' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_503 : Operation 9545 [1/2] (3.25ns)   --->   "%b_load_1003 = load i32* %b_addr_1003, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9545 'load' 'b_load_1003' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_503 : Operation 9546 [1/1] (2.55ns)   --->   "%add_ln7_1003 = add nsw i32 %a_load_1003, %b_load_1003" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9546 'add' 'add_ln7_1003' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 9547 [1/1] (0.00ns)   --->   "%a_addr_1004 = getelementptr [1024 x i32]* %a, i64 0, i64 1004" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9547 'getelementptr' 'a_addr_1004' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 9548 [2/2] (3.25ns)   --->   "%a_load_1004 = load i32* %a_addr_1004, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9548 'load' 'a_load_1004' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_503 : Operation 9549 [1/1] (0.00ns)   --->   "%b_addr_1004 = getelementptr [1024 x i32]* %b, i64 0, i64 1004" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9549 'getelementptr' 'b_addr_1004' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 9550 [2/2] (3.25ns)   --->   "%b_load_1004 = load i32* %b_addr_1004, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9550 'load' 'b_load_1004' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_503 : Operation 9551 [1/1] (0.00ns)   --->   "%a_addr_1005 = getelementptr [1024 x i32]* %a, i64 0, i64 1005" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9551 'getelementptr' 'a_addr_1005' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 9552 [2/2] (3.25ns)   --->   "%a_load_1005 = load i32* %a_addr_1005, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9552 'load' 'a_load_1005' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_503 : Operation 9553 [1/1] (0.00ns)   --->   "%b_addr_1005 = getelementptr [1024 x i32]* %b, i64 0, i64 1005" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9553 'getelementptr' 'b_addr_1005' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 9554 [2/2] (3.25ns)   --->   "%b_load_1005 = load i32* %b_addr_1005, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9554 'load' 'b_load_1005' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 504 <SV = 503> <Delay = 5.80>
ST_504 : Operation 9555 [1/1] (0.00ns)   --->   "%c_addr_1002 = getelementptr [1024 x i32]* %c, i64 0, i64 1002" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9555 'getelementptr' 'c_addr_1002' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 9556 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1002, i32* %c_addr_1002, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9556 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_504 : Operation 9557 [1/1] (0.00ns)   --->   "%c_addr_1003 = getelementptr [1024 x i32]* %c, i64 0, i64 1003" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9557 'getelementptr' 'c_addr_1003' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 9558 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1003, i32* %c_addr_1003, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9558 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_504 : Operation 9559 [1/2] (3.25ns)   --->   "%a_load_1004 = load i32* %a_addr_1004, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9559 'load' 'a_load_1004' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_504 : Operation 9560 [1/2] (3.25ns)   --->   "%b_load_1004 = load i32* %b_addr_1004, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9560 'load' 'b_load_1004' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_504 : Operation 9561 [1/1] (2.55ns)   --->   "%add_ln7_1004 = add nsw i32 %a_load_1004, %b_load_1004" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9561 'add' 'add_ln7_1004' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 9562 [1/2] (3.25ns)   --->   "%a_load_1005 = load i32* %a_addr_1005, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9562 'load' 'a_load_1005' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_504 : Operation 9563 [1/2] (3.25ns)   --->   "%b_load_1005 = load i32* %b_addr_1005, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9563 'load' 'b_load_1005' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_504 : Operation 9564 [1/1] (2.55ns)   --->   "%add_ln7_1005 = add nsw i32 %a_load_1005, %b_load_1005" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9564 'add' 'add_ln7_1005' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 9565 [1/1] (0.00ns)   --->   "%a_addr_1006 = getelementptr [1024 x i32]* %a, i64 0, i64 1006" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9565 'getelementptr' 'a_addr_1006' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 9566 [2/2] (3.25ns)   --->   "%a_load_1006 = load i32* %a_addr_1006, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9566 'load' 'a_load_1006' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_504 : Operation 9567 [1/1] (0.00ns)   --->   "%b_addr_1006 = getelementptr [1024 x i32]* %b, i64 0, i64 1006" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9567 'getelementptr' 'b_addr_1006' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 9568 [2/2] (3.25ns)   --->   "%b_load_1006 = load i32* %b_addr_1006, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9568 'load' 'b_load_1006' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_504 : Operation 9569 [1/1] (0.00ns)   --->   "%a_addr_1007 = getelementptr [1024 x i32]* %a, i64 0, i64 1007" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9569 'getelementptr' 'a_addr_1007' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 9570 [2/2] (3.25ns)   --->   "%a_load_1007 = load i32* %a_addr_1007, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9570 'load' 'a_load_1007' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_504 : Operation 9571 [1/1] (0.00ns)   --->   "%b_addr_1007 = getelementptr [1024 x i32]* %b, i64 0, i64 1007" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9571 'getelementptr' 'b_addr_1007' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 9572 [2/2] (3.25ns)   --->   "%b_load_1007 = load i32* %b_addr_1007, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9572 'load' 'b_load_1007' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 505 <SV = 504> <Delay = 5.80>
ST_505 : Operation 9573 [1/1] (0.00ns)   --->   "%c_addr_1004 = getelementptr [1024 x i32]* %c, i64 0, i64 1004" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9573 'getelementptr' 'c_addr_1004' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 9574 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1004, i32* %c_addr_1004, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9574 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_505 : Operation 9575 [1/1] (0.00ns)   --->   "%c_addr_1005 = getelementptr [1024 x i32]* %c, i64 0, i64 1005" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9575 'getelementptr' 'c_addr_1005' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 9576 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1005, i32* %c_addr_1005, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9576 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_505 : Operation 9577 [1/2] (3.25ns)   --->   "%a_load_1006 = load i32* %a_addr_1006, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9577 'load' 'a_load_1006' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_505 : Operation 9578 [1/2] (3.25ns)   --->   "%b_load_1006 = load i32* %b_addr_1006, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9578 'load' 'b_load_1006' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_505 : Operation 9579 [1/1] (2.55ns)   --->   "%add_ln7_1006 = add nsw i32 %a_load_1006, %b_load_1006" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9579 'add' 'add_ln7_1006' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 9580 [1/2] (3.25ns)   --->   "%a_load_1007 = load i32* %a_addr_1007, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9580 'load' 'a_load_1007' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_505 : Operation 9581 [1/2] (3.25ns)   --->   "%b_load_1007 = load i32* %b_addr_1007, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9581 'load' 'b_load_1007' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_505 : Operation 9582 [1/1] (2.55ns)   --->   "%add_ln7_1007 = add nsw i32 %a_load_1007, %b_load_1007" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9582 'add' 'add_ln7_1007' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 9583 [1/1] (0.00ns)   --->   "%a_addr_1008 = getelementptr [1024 x i32]* %a, i64 0, i64 1008" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9583 'getelementptr' 'a_addr_1008' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 9584 [2/2] (3.25ns)   --->   "%a_load_1008 = load i32* %a_addr_1008, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9584 'load' 'a_load_1008' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_505 : Operation 9585 [1/1] (0.00ns)   --->   "%b_addr_1008 = getelementptr [1024 x i32]* %b, i64 0, i64 1008" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9585 'getelementptr' 'b_addr_1008' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 9586 [2/2] (3.25ns)   --->   "%b_load_1008 = load i32* %b_addr_1008, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9586 'load' 'b_load_1008' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_505 : Operation 9587 [1/1] (0.00ns)   --->   "%a_addr_1009 = getelementptr [1024 x i32]* %a, i64 0, i64 1009" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9587 'getelementptr' 'a_addr_1009' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 9588 [2/2] (3.25ns)   --->   "%a_load_1009 = load i32* %a_addr_1009, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9588 'load' 'a_load_1009' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_505 : Operation 9589 [1/1] (0.00ns)   --->   "%b_addr_1009 = getelementptr [1024 x i32]* %b, i64 0, i64 1009" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9589 'getelementptr' 'b_addr_1009' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 9590 [2/2] (3.25ns)   --->   "%b_load_1009 = load i32* %b_addr_1009, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9590 'load' 'b_load_1009' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 506 <SV = 505> <Delay = 5.80>
ST_506 : Operation 9591 [1/1] (0.00ns)   --->   "%c_addr_1006 = getelementptr [1024 x i32]* %c, i64 0, i64 1006" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9591 'getelementptr' 'c_addr_1006' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 9592 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1006, i32* %c_addr_1006, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9592 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_506 : Operation 9593 [1/1] (0.00ns)   --->   "%c_addr_1007 = getelementptr [1024 x i32]* %c, i64 0, i64 1007" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9593 'getelementptr' 'c_addr_1007' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 9594 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1007, i32* %c_addr_1007, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9594 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_506 : Operation 9595 [1/2] (3.25ns)   --->   "%a_load_1008 = load i32* %a_addr_1008, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9595 'load' 'a_load_1008' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_506 : Operation 9596 [1/2] (3.25ns)   --->   "%b_load_1008 = load i32* %b_addr_1008, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9596 'load' 'b_load_1008' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_506 : Operation 9597 [1/1] (2.55ns)   --->   "%add_ln7_1008 = add nsw i32 %a_load_1008, %b_load_1008" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9597 'add' 'add_ln7_1008' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 9598 [1/2] (3.25ns)   --->   "%a_load_1009 = load i32* %a_addr_1009, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9598 'load' 'a_load_1009' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_506 : Operation 9599 [1/2] (3.25ns)   --->   "%b_load_1009 = load i32* %b_addr_1009, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9599 'load' 'b_load_1009' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_506 : Operation 9600 [1/1] (2.55ns)   --->   "%add_ln7_1009 = add nsw i32 %a_load_1009, %b_load_1009" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9600 'add' 'add_ln7_1009' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 9601 [1/1] (0.00ns)   --->   "%a_addr_1010 = getelementptr [1024 x i32]* %a, i64 0, i64 1010" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9601 'getelementptr' 'a_addr_1010' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 9602 [2/2] (3.25ns)   --->   "%a_load_1010 = load i32* %a_addr_1010, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9602 'load' 'a_load_1010' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_506 : Operation 9603 [1/1] (0.00ns)   --->   "%b_addr_1010 = getelementptr [1024 x i32]* %b, i64 0, i64 1010" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9603 'getelementptr' 'b_addr_1010' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 9604 [2/2] (3.25ns)   --->   "%b_load_1010 = load i32* %b_addr_1010, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9604 'load' 'b_load_1010' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_506 : Operation 9605 [1/1] (0.00ns)   --->   "%a_addr_1011 = getelementptr [1024 x i32]* %a, i64 0, i64 1011" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9605 'getelementptr' 'a_addr_1011' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 9606 [2/2] (3.25ns)   --->   "%a_load_1011 = load i32* %a_addr_1011, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9606 'load' 'a_load_1011' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_506 : Operation 9607 [1/1] (0.00ns)   --->   "%b_addr_1011 = getelementptr [1024 x i32]* %b, i64 0, i64 1011" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9607 'getelementptr' 'b_addr_1011' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 9608 [2/2] (3.25ns)   --->   "%b_load_1011 = load i32* %b_addr_1011, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9608 'load' 'b_load_1011' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 507 <SV = 506> <Delay = 5.80>
ST_507 : Operation 9609 [1/1] (0.00ns)   --->   "%c_addr_1008 = getelementptr [1024 x i32]* %c, i64 0, i64 1008" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9609 'getelementptr' 'c_addr_1008' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 9610 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1008, i32* %c_addr_1008, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9610 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_507 : Operation 9611 [1/1] (0.00ns)   --->   "%c_addr_1009 = getelementptr [1024 x i32]* %c, i64 0, i64 1009" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9611 'getelementptr' 'c_addr_1009' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 9612 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1009, i32* %c_addr_1009, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9612 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_507 : Operation 9613 [1/2] (3.25ns)   --->   "%a_load_1010 = load i32* %a_addr_1010, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9613 'load' 'a_load_1010' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_507 : Operation 9614 [1/2] (3.25ns)   --->   "%b_load_1010 = load i32* %b_addr_1010, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9614 'load' 'b_load_1010' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_507 : Operation 9615 [1/1] (2.55ns)   --->   "%add_ln7_1010 = add nsw i32 %a_load_1010, %b_load_1010" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9615 'add' 'add_ln7_1010' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 9616 [1/2] (3.25ns)   --->   "%a_load_1011 = load i32* %a_addr_1011, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9616 'load' 'a_load_1011' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_507 : Operation 9617 [1/2] (3.25ns)   --->   "%b_load_1011 = load i32* %b_addr_1011, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9617 'load' 'b_load_1011' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_507 : Operation 9618 [1/1] (2.55ns)   --->   "%add_ln7_1011 = add nsw i32 %a_load_1011, %b_load_1011" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9618 'add' 'add_ln7_1011' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 9619 [1/1] (0.00ns)   --->   "%a_addr_1012 = getelementptr [1024 x i32]* %a, i64 0, i64 1012" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9619 'getelementptr' 'a_addr_1012' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 9620 [2/2] (3.25ns)   --->   "%a_load_1012 = load i32* %a_addr_1012, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9620 'load' 'a_load_1012' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_507 : Operation 9621 [1/1] (0.00ns)   --->   "%b_addr_1012 = getelementptr [1024 x i32]* %b, i64 0, i64 1012" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9621 'getelementptr' 'b_addr_1012' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 9622 [2/2] (3.25ns)   --->   "%b_load_1012 = load i32* %b_addr_1012, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9622 'load' 'b_load_1012' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_507 : Operation 9623 [1/1] (0.00ns)   --->   "%a_addr_1013 = getelementptr [1024 x i32]* %a, i64 0, i64 1013" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9623 'getelementptr' 'a_addr_1013' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 9624 [2/2] (3.25ns)   --->   "%a_load_1013 = load i32* %a_addr_1013, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9624 'load' 'a_load_1013' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_507 : Operation 9625 [1/1] (0.00ns)   --->   "%b_addr_1013 = getelementptr [1024 x i32]* %b, i64 0, i64 1013" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9625 'getelementptr' 'b_addr_1013' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 9626 [2/2] (3.25ns)   --->   "%b_load_1013 = load i32* %b_addr_1013, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9626 'load' 'b_load_1013' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 508 <SV = 507> <Delay = 5.80>
ST_508 : Operation 9627 [1/1] (0.00ns)   --->   "%c_addr_1010 = getelementptr [1024 x i32]* %c, i64 0, i64 1010" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9627 'getelementptr' 'c_addr_1010' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 9628 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1010, i32* %c_addr_1010, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_508 : Operation 9629 [1/1] (0.00ns)   --->   "%c_addr_1011 = getelementptr [1024 x i32]* %c, i64 0, i64 1011" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9629 'getelementptr' 'c_addr_1011' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 9630 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1011, i32* %c_addr_1011, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9630 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_508 : Operation 9631 [1/2] (3.25ns)   --->   "%a_load_1012 = load i32* %a_addr_1012, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9631 'load' 'a_load_1012' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_508 : Operation 9632 [1/2] (3.25ns)   --->   "%b_load_1012 = load i32* %b_addr_1012, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9632 'load' 'b_load_1012' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_508 : Operation 9633 [1/1] (2.55ns)   --->   "%add_ln7_1012 = add nsw i32 %a_load_1012, %b_load_1012" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9633 'add' 'add_ln7_1012' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 9634 [1/2] (3.25ns)   --->   "%a_load_1013 = load i32* %a_addr_1013, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9634 'load' 'a_load_1013' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_508 : Operation 9635 [1/2] (3.25ns)   --->   "%b_load_1013 = load i32* %b_addr_1013, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9635 'load' 'b_load_1013' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_508 : Operation 9636 [1/1] (2.55ns)   --->   "%add_ln7_1013 = add nsw i32 %a_load_1013, %b_load_1013" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9636 'add' 'add_ln7_1013' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 9637 [1/1] (0.00ns)   --->   "%a_addr_1014 = getelementptr [1024 x i32]* %a, i64 0, i64 1014" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9637 'getelementptr' 'a_addr_1014' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 9638 [2/2] (3.25ns)   --->   "%a_load_1014 = load i32* %a_addr_1014, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9638 'load' 'a_load_1014' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_508 : Operation 9639 [1/1] (0.00ns)   --->   "%b_addr_1014 = getelementptr [1024 x i32]* %b, i64 0, i64 1014" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9639 'getelementptr' 'b_addr_1014' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 9640 [2/2] (3.25ns)   --->   "%b_load_1014 = load i32* %b_addr_1014, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9640 'load' 'b_load_1014' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_508 : Operation 9641 [1/1] (0.00ns)   --->   "%a_addr_1015 = getelementptr [1024 x i32]* %a, i64 0, i64 1015" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9641 'getelementptr' 'a_addr_1015' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 9642 [2/2] (3.25ns)   --->   "%a_load_1015 = load i32* %a_addr_1015, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9642 'load' 'a_load_1015' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_508 : Operation 9643 [1/1] (0.00ns)   --->   "%b_addr_1015 = getelementptr [1024 x i32]* %b, i64 0, i64 1015" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9643 'getelementptr' 'b_addr_1015' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 9644 [2/2] (3.25ns)   --->   "%b_load_1015 = load i32* %b_addr_1015, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9644 'load' 'b_load_1015' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 509 <SV = 508> <Delay = 5.80>
ST_509 : Operation 9645 [1/1] (0.00ns)   --->   "%c_addr_1012 = getelementptr [1024 x i32]* %c, i64 0, i64 1012" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9645 'getelementptr' 'c_addr_1012' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 9646 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1012, i32* %c_addr_1012, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9646 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_509 : Operation 9647 [1/1] (0.00ns)   --->   "%c_addr_1013 = getelementptr [1024 x i32]* %c, i64 0, i64 1013" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9647 'getelementptr' 'c_addr_1013' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 9648 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1013, i32* %c_addr_1013, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9648 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_509 : Operation 9649 [1/2] (3.25ns)   --->   "%a_load_1014 = load i32* %a_addr_1014, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9649 'load' 'a_load_1014' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_509 : Operation 9650 [1/2] (3.25ns)   --->   "%b_load_1014 = load i32* %b_addr_1014, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9650 'load' 'b_load_1014' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_509 : Operation 9651 [1/1] (2.55ns)   --->   "%add_ln7_1014 = add nsw i32 %a_load_1014, %b_load_1014" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9651 'add' 'add_ln7_1014' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_509 : Operation 9652 [1/2] (3.25ns)   --->   "%a_load_1015 = load i32* %a_addr_1015, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9652 'load' 'a_load_1015' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_509 : Operation 9653 [1/2] (3.25ns)   --->   "%b_load_1015 = load i32* %b_addr_1015, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9653 'load' 'b_load_1015' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_509 : Operation 9654 [1/1] (2.55ns)   --->   "%add_ln7_1015 = add nsw i32 %a_load_1015, %b_load_1015" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9654 'add' 'add_ln7_1015' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_509 : Operation 9655 [1/1] (0.00ns)   --->   "%a_addr_1016 = getelementptr [1024 x i32]* %a, i64 0, i64 1016" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9655 'getelementptr' 'a_addr_1016' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 9656 [2/2] (3.25ns)   --->   "%a_load_1016 = load i32* %a_addr_1016, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9656 'load' 'a_load_1016' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_509 : Operation 9657 [1/1] (0.00ns)   --->   "%b_addr_1016 = getelementptr [1024 x i32]* %b, i64 0, i64 1016" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9657 'getelementptr' 'b_addr_1016' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 9658 [2/2] (3.25ns)   --->   "%b_load_1016 = load i32* %b_addr_1016, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9658 'load' 'b_load_1016' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_509 : Operation 9659 [1/1] (0.00ns)   --->   "%a_addr_1017 = getelementptr [1024 x i32]* %a, i64 0, i64 1017" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9659 'getelementptr' 'a_addr_1017' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 9660 [2/2] (3.25ns)   --->   "%a_load_1017 = load i32* %a_addr_1017, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9660 'load' 'a_load_1017' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_509 : Operation 9661 [1/1] (0.00ns)   --->   "%b_addr_1017 = getelementptr [1024 x i32]* %b, i64 0, i64 1017" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9661 'getelementptr' 'b_addr_1017' <Predicate = true> <Delay = 0.00>
ST_509 : Operation 9662 [2/2] (3.25ns)   --->   "%b_load_1017 = load i32* %b_addr_1017, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9662 'load' 'b_load_1017' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 510 <SV = 509> <Delay = 5.80>
ST_510 : Operation 9663 [1/1] (0.00ns)   --->   "%c_addr_1014 = getelementptr [1024 x i32]* %c, i64 0, i64 1014" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9663 'getelementptr' 'c_addr_1014' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 9664 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1014, i32* %c_addr_1014, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9664 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_510 : Operation 9665 [1/1] (0.00ns)   --->   "%c_addr_1015 = getelementptr [1024 x i32]* %c, i64 0, i64 1015" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9665 'getelementptr' 'c_addr_1015' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 9666 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1015, i32* %c_addr_1015, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9666 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_510 : Operation 9667 [1/2] (3.25ns)   --->   "%a_load_1016 = load i32* %a_addr_1016, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9667 'load' 'a_load_1016' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_510 : Operation 9668 [1/2] (3.25ns)   --->   "%b_load_1016 = load i32* %b_addr_1016, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9668 'load' 'b_load_1016' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_510 : Operation 9669 [1/1] (2.55ns)   --->   "%add_ln7_1016 = add nsw i32 %a_load_1016, %b_load_1016" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9669 'add' 'add_ln7_1016' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_510 : Operation 9670 [1/2] (3.25ns)   --->   "%a_load_1017 = load i32* %a_addr_1017, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9670 'load' 'a_load_1017' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_510 : Operation 9671 [1/2] (3.25ns)   --->   "%b_load_1017 = load i32* %b_addr_1017, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9671 'load' 'b_load_1017' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_510 : Operation 9672 [1/1] (2.55ns)   --->   "%add_ln7_1017 = add nsw i32 %a_load_1017, %b_load_1017" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9672 'add' 'add_ln7_1017' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_510 : Operation 9673 [1/1] (0.00ns)   --->   "%a_addr_1018 = getelementptr [1024 x i32]* %a, i64 0, i64 1018" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9673 'getelementptr' 'a_addr_1018' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 9674 [2/2] (3.25ns)   --->   "%a_load_1018 = load i32* %a_addr_1018, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9674 'load' 'a_load_1018' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_510 : Operation 9675 [1/1] (0.00ns)   --->   "%b_addr_1018 = getelementptr [1024 x i32]* %b, i64 0, i64 1018" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9675 'getelementptr' 'b_addr_1018' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 9676 [2/2] (3.25ns)   --->   "%b_load_1018 = load i32* %b_addr_1018, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9676 'load' 'b_load_1018' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_510 : Operation 9677 [1/1] (0.00ns)   --->   "%a_addr_1019 = getelementptr [1024 x i32]* %a, i64 0, i64 1019" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9677 'getelementptr' 'a_addr_1019' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 9678 [2/2] (3.25ns)   --->   "%a_load_1019 = load i32* %a_addr_1019, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9678 'load' 'a_load_1019' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_510 : Operation 9679 [1/1] (0.00ns)   --->   "%b_addr_1019 = getelementptr [1024 x i32]* %b, i64 0, i64 1019" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9679 'getelementptr' 'b_addr_1019' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 9680 [2/2] (3.25ns)   --->   "%b_load_1019 = load i32* %b_addr_1019, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9680 'load' 'b_load_1019' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 511 <SV = 510> <Delay = 5.80>
ST_511 : Operation 9681 [1/1] (0.00ns)   --->   "%c_addr_1016 = getelementptr [1024 x i32]* %c, i64 0, i64 1016" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9681 'getelementptr' 'c_addr_1016' <Predicate = true> <Delay = 0.00>
ST_511 : Operation 9682 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1016, i32* %c_addr_1016, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9682 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_511 : Operation 9683 [1/1] (0.00ns)   --->   "%c_addr_1017 = getelementptr [1024 x i32]* %c, i64 0, i64 1017" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9683 'getelementptr' 'c_addr_1017' <Predicate = true> <Delay = 0.00>
ST_511 : Operation 9684 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1017, i32* %c_addr_1017, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9684 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_511 : Operation 9685 [1/2] (3.25ns)   --->   "%a_load_1018 = load i32* %a_addr_1018, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9685 'load' 'a_load_1018' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_511 : Operation 9686 [1/2] (3.25ns)   --->   "%b_load_1018 = load i32* %b_addr_1018, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9686 'load' 'b_load_1018' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_511 : Operation 9687 [1/1] (2.55ns)   --->   "%add_ln7_1018 = add nsw i32 %a_load_1018, %b_load_1018" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9687 'add' 'add_ln7_1018' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_511 : Operation 9688 [1/2] (3.25ns)   --->   "%a_load_1019 = load i32* %a_addr_1019, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9688 'load' 'a_load_1019' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_511 : Operation 9689 [1/2] (3.25ns)   --->   "%b_load_1019 = load i32* %b_addr_1019, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9689 'load' 'b_load_1019' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_511 : Operation 9690 [1/1] (2.55ns)   --->   "%add_ln7_1019 = add nsw i32 %a_load_1019, %b_load_1019" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9690 'add' 'add_ln7_1019' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_511 : Operation 9691 [1/1] (0.00ns)   --->   "%a_addr_1020 = getelementptr [1024 x i32]* %a, i64 0, i64 1020" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9691 'getelementptr' 'a_addr_1020' <Predicate = true> <Delay = 0.00>
ST_511 : Operation 9692 [2/2] (3.25ns)   --->   "%a_load_1020 = load i32* %a_addr_1020, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9692 'load' 'a_load_1020' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_511 : Operation 9693 [1/1] (0.00ns)   --->   "%b_addr_1020 = getelementptr [1024 x i32]* %b, i64 0, i64 1020" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9693 'getelementptr' 'b_addr_1020' <Predicate = true> <Delay = 0.00>
ST_511 : Operation 9694 [2/2] (3.25ns)   --->   "%b_load_1020 = load i32* %b_addr_1020, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9694 'load' 'b_load_1020' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_511 : Operation 9695 [1/1] (0.00ns)   --->   "%a_addr_1021 = getelementptr [1024 x i32]* %a, i64 0, i64 1021" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9695 'getelementptr' 'a_addr_1021' <Predicate = true> <Delay = 0.00>
ST_511 : Operation 9696 [2/2] (3.25ns)   --->   "%a_load_1021 = load i32* %a_addr_1021, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9696 'load' 'a_load_1021' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_511 : Operation 9697 [1/1] (0.00ns)   --->   "%b_addr_1021 = getelementptr [1024 x i32]* %b, i64 0, i64 1021" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9697 'getelementptr' 'b_addr_1021' <Predicate = true> <Delay = 0.00>
ST_511 : Operation 9698 [2/2] (3.25ns)   --->   "%b_load_1021 = load i32* %b_addr_1021, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9698 'load' 'b_load_1021' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 512 <SV = 511> <Delay = 5.80>
ST_512 : Operation 9699 [1/1] (0.00ns)   --->   "%c_addr_1018 = getelementptr [1024 x i32]* %c, i64 0, i64 1018" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9699 'getelementptr' 'c_addr_1018' <Predicate = true> <Delay = 0.00>
ST_512 : Operation 9700 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1018, i32* %c_addr_1018, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9700 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_512 : Operation 9701 [1/1] (0.00ns)   --->   "%c_addr_1019 = getelementptr [1024 x i32]* %c, i64 0, i64 1019" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9701 'getelementptr' 'c_addr_1019' <Predicate = true> <Delay = 0.00>
ST_512 : Operation 9702 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1019, i32* %c_addr_1019, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9702 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_512 : Operation 9703 [1/2] (3.25ns)   --->   "%a_load_1020 = load i32* %a_addr_1020, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9703 'load' 'a_load_1020' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_512 : Operation 9704 [1/2] (3.25ns)   --->   "%b_load_1020 = load i32* %b_addr_1020, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9704 'load' 'b_load_1020' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_512 : Operation 9705 [1/1] (2.55ns)   --->   "%add_ln7_1020 = add nsw i32 %a_load_1020, %b_load_1020" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9705 'add' 'add_ln7_1020' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 9706 [1/2] (3.25ns)   --->   "%a_load_1021 = load i32* %a_addr_1021, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9706 'load' 'a_load_1021' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_512 : Operation 9707 [1/2] (3.25ns)   --->   "%b_load_1021 = load i32* %b_addr_1021, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9707 'load' 'b_load_1021' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_512 : Operation 9708 [1/1] (2.55ns)   --->   "%add_ln7_1021 = add nsw i32 %a_load_1021, %b_load_1021" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9708 'add' 'add_ln7_1021' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 9709 [1/1] (0.00ns)   --->   "%a_addr_1022 = getelementptr [1024 x i32]* %a, i64 0, i64 1022" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9709 'getelementptr' 'a_addr_1022' <Predicate = true> <Delay = 0.00>
ST_512 : Operation 9710 [2/2] (3.25ns)   --->   "%a_load_1022 = load i32* %a_addr_1022, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9710 'load' 'a_load_1022' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_512 : Operation 9711 [1/1] (0.00ns)   --->   "%b_addr_1022 = getelementptr [1024 x i32]* %b, i64 0, i64 1022" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9711 'getelementptr' 'b_addr_1022' <Predicate = true> <Delay = 0.00>
ST_512 : Operation 9712 [2/2] (3.25ns)   --->   "%b_load_1022 = load i32* %b_addr_1022, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9712 'load' 'b_load_1022' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_512 : Operation 9713 [1/1] (0.00ns)   --->   "%a_addr_1023 = getelementptr [1024 x i32]* %a, i64 0, i64 1023" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9713 'getelementptr' 'a_addr_1023' <Predicate = true> <Delay = 0.00>
ST_512 : Operation 9714 [2/2] (3.25ns)   --->   "%a_load_1023 = load i32* %a_addr_1023, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9714 'load' 'a_load_1023' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_512 : Operation 9715 [1/1] (0.00ns)   --->   "%b_addr_1023 = getelementptr [1024 x i32]* %b, i64 0, i64 1023" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9715 'getelementptr' 'b_addr_1023' <Predicate = true> <Delay = 0.00>
ST_512 : Operation 9716 [2/2] (3.25ns)   --->   "%b_load_1023 = load i32* %b_addr_1023, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9716 'load' 'b_load_1023' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 513 <SV = 512> <Delay = 5.80>
ST_513 : Operation 9717 [1/1] (0.00ns)   --->   "%c_addr_1020 = getelementptr [1024 x i32]* %c, i64 0, i64 1020" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9717 'getelementptr' 'c_addr_1020' <Predicate = true> <Delay = 0.00>
ST_513 : Operation 9718 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1020, i32* %c_addr_1020, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9718 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_513 : Operation 9719 [1/1] (0.00ns)   --->   "%c_addr_1021 = getelementptr [1024 x i32]* %c, i64 0, i64 1021" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9719 'getelementptr' 'c_addr_1021' <Predicate = true> <Delay = 0.00>
ST_513 : Operation 9720 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1021, i32* %c_addr_1021, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9720 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_513 : Operation 9721 [1/2] (3.25ns)   --->   "%a_load_1022 = load i32* %a_addr_1022, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9721 'load' 'a_load_1022' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_513 : Operation 9722 [1/2] (3.25ns)   --->   "%b_load_1022 = load i32* %b_addr_1022, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9722 'load' 'b_load_1022' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_513 : Operation 9723 [1/1] (2.55ns)   --->   "%add_ln7_1022 = add nsw i32 %a_load_1022, %b_load_1022" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9723 'add' 'add_ln7_1022' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 9724 [1/2] (3.25ns)   --->   "%a_load_1023 = load i32* %a_addr_1023, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9724 'load' 'a_load_1023' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_513 : Operation 9725 [1/2] (3.25ns)   --->   "%b_load_1023 = load i32* %b_addr_1023, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9725 'load' 'b_load_1023' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_513 : Operation 9726 [1/1] (2.55ns)   --->   "%add_ln7_1023 = add nsw i32 %a_load_1023, %b_load_1023" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9726 'add' 'add_ln7_1023' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 513> <Delay = 3.25>
ST_514 : Operation 9727 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %a) nounwind, !map !7"   --->   Operation 9727 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_514 : Operation 9728 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %b) nounwind, !map !13"   --->   Operation 9728 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_514 : Operation 9729 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %c) nounwind, !map !17"   --->   Operation 9729 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_514 : Operation 9730 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @array_addition_str) nounwind"   --->   Operation 9730 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_514 : Operation 9731 [1/1] (0.00ns)   --->   "%c_addr_1022 = getelementptr [1024 x i32]* %c, i64 0, i64 1022" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9731 'getelementptr' 'c_addr_1022' <Predicate = true> <Delay = 0.00>
ST_514 : Operation 9732 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1022, i32* %c_addr_1022, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9732 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_514 : Operation 9733 [1/1] (0.00ns)   --->   "%c_addr_1023 = getelementptr [1024 x i32]* %c, i64 0, i64 1023" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9733 'getelementptr' 'c_addr_1023' <Predicate = true> <Delay = 0.00>
ST_514 : Operation 9734 [1/1] (3.25ns)   --->   "store i32 %add_ln7_1023, i32* %c_addr_1023, align 4" [vivado_hls_examples/array_addition.c:7]   --->   Operation 9734 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_514 : Operation 9735 [1/1] (0.00ns)   --->   "ret void" [vivado_hls_examples/array_addition.c:9]   --->   Operation 9735 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('a_addr', vivado_hls_examples/array_addition.c:7) [8]  (0 ns)
	'load' operation ('a_load', vivado_hls_examples/array_addition.c:7) on array 'a' [9]  (3.25 ns)

 <State 2>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load', vivado_hls_examples/array_addition.c:7) on array 'a' [9]  (3.25 ns)
	'add' operation ('add_ln7', vivado_hls_examples/array_addition.c:7) [12]  (2.55 ns)

 <State 3>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_2', vivado_hls_examples/array_addition.c:7) on array 'a' [23]  (3.25 ns)
	'add' operation ('add_ln7_2', vivado_hls_examples/array_addition.c:7) [26]  (2.55 ns)

 <State 4>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_4', vivado_hls_examples/array_addition.c:7) on array 'a' [37]  (3.25 ns)
	'add' operation ('add_ln7_4', vivado_hls_examples/array_addition.c:7) [40]  (2.55 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_6', vivado_hls_examples/array_addition.c:7) on array 'a' [51]  (3.25 ns)
	'add' operation ('add_ln7_6', vivado_hls_examples/array_addition.c:7) [54]  (2.55 ns)

 <State 6>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_8', vivado_hls_examples/array_addition.c:7) on array 'a' [65]  (3.25 ns)
	'add' operation ('add_ln7_8', vivado_hls_examples/array_addition.c:7) [68]  (2.55 ns)

 <State 7>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_10', vivado_hls_examples/array_addition.c:7) on array 'a' [79]  (3.25 ns)
	'add' operation ('add_ln7_10', vivado_hls_examples/array_addition.c:7) [82]  (2.55 ns)

 <State 8>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_12', vivado_hls_examples/array_addition.c:7) on array 'a' [93]  (3.25 ns)
	'add' operation ('add_ln7_12', vivado_hls_examples/array_addition.c:7) [96]  (2.55 ns)

 <State 9>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_14', vivado_hls_examples/array_addition.c:7) on array 'a' [107]  (3.25 ns)
	'add' operation ('add_ln7_14', vivado_hls_examples/array_addition.c:7) [110]  (2.55 ns)

 <State 10>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_16', vivado_hls_examples/array_addition.c:7) on array 'a' [121]  (3.25 ns)
	'add' operation ('add_ln7_16', vivado_hls_examples/array_addition.c:7) [124]  (2.55 ns)

 <State 11>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_18', vivado_hls_examples/array_addition.c:7) on array 'a' [135]  (3.25 ns)
	'add' operation ('add_ln7_18', vivado_hls_examples/array_addition.c:7) [138]  (2.55 ns)

 <State 12>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_20', vivado_hls_examples/array_addition.c:7) on array 'a' [149]  (3.25 ns)
	'add' operation ('add_ln7_20', vivado_hls_examples/array_addition.c:7) [152]  (2.55 ns)

 <State 13>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_22', vivado_hls_examples/array_addition.c:7) on array 'a' [163]  (3.25 ns)
	'add' operation ('add_ln7_22', vivado_hls_examples/array_addition.c:7) [166]  (2.55 ns)

 <State 14>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_24', vivado_hls_examples/array_addition.c:7) on array 'a' [177]  (3.25 ns)
	'add' operation ('add_ln7_24', vivado_hls_examples/array_addition.c:7) [180]  (2.55 ns)

 <State 15>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_26', vivado_hls_examples/array_addition.c:7) on array 'a' [191]  (3.25 ns)
	'add' operation ('add_ln7_26', vivado_hls_examples/array_addition.c:7) [194]  (2.55 ns)

 <State 16>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_28', vivado_hls_examples/array_addition.c:7) on array 'a' [205]  (3.25 ns)
	'add' operation ('add_ln7_28', vivado_hls_examples/array_addition.c:7) [208]  (2.55 ns)

 <State 17>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_30', vivado_hls_examples/array_addition.c:7) on array 'a' [219]  (3.25 ns)
	'add' operation ('add_ln7_30', vivado_hls_examples/array_addition.c:7) [222]  (2.55 ns)

 <State 18>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_32', vivado_hls_examples/array_addition.c:7) on array 'a' [233]  (3.25 ns)
	'add' operation ('add_ln7_32', vivado_hls_examples/array_addition.c:7) [236]  (2.55 ns)

 <State 19>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_34', vivado_hls_examples/array_addition.c:7) on array 'a' [247]  (3.25 ns)
	'add' operation ('add_ln7_34', vivado_hls_examples/array_addition.c:7) [250]  (2.55 ns)

 <State 20>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_36', vivado_hls_examples/array_addition.c:7) on array 'a' [261]  (3.25 ns)
	'add' operation ('add_ln7_36', vivado_hls_examples/array_addition.c:7) [264]  (2.55 ns)

 <State 21>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_38', vivado_hls_examples/array_addition.c:7) on array 'a' [275]  (3.25 ns)
	'add' operation ('add_ln7_38', vivado_hls_examples/array_addition.c:7) [278]  (2.55 ns)

 <State 22>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_40', vivado_hls_examples/array_addition.c:7) on array 'a' [289]  (3.25 ns)
	'add' operation ('add_ln7_40', vivado_hls_examples/array_addition.c:7) [292]  (2.55 ns)

 <State 23>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_42', vivado_hls_examples/array_addition.c:7) on array 'a' [303]  (3.25 ns)
	'add' operation ('add_ln7_42', vivado_hls_examples/array_addition.c:7) [306]  (2.55 ns)

 <State 24>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_44', vivado_hls_examples/array_addition.c:7) on array 'a' [317]  (3.25 ns)
	'add' operation ('add_ln7_44', vivado_hls_examples/array_addition.c:7) [320]  (2.55 ns)

 <State 25>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_46', vivado_hls_examples/array_addition.c:7) on array 'a' [331]  (3.25 ns)
	'add' operation ('add_ln7_46', vivado_hls_examples/array_addition.c:7) [334]  (2.55 ns)

 <State 26>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_48', vivado_hls_examples/array_addition.c:7) on array 'a' [345]  (3.25 ns)
	'add' operation ('add_ln7_48', vivado_hls_examples/array_addition.c:7) [348]  (2.55 ns)

 <State 27>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_50', vivado_hls_examples/array_addition.c:7) on array 'a' [359]  (3.25 ns)
	'add' operation ('add_ln7_50', vivado_hls_examples/array_addition.c:7) [362]  (2.55 ns)

 <State 28>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_52', vivado_hls_examples/array_addition.c:7) on array 'a' [373]  (3.25 ns)
	'add' operation ('add_ln7_52', vivado_hls_examples/array_addition.c:7) [376]  (2.55 ns)

 <State 29>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_54', vivado_hls_examples/array_addition.c:7) on array 'a' [387]  (3.25 ns)
	'add' operation ('add_ln7_54', vivado_hls_examples/array_addition.c:7) [390]  (2.55 ns)

 <State 30>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_56', vivado_hls_examples/array_addition.c:7) on array 'a' [401]  (3.25 ns)
	'add' operation ('add_ln7_56', vivado_hls_examples/array_addition.c:7) [404]  (2.55 ns)

 <State 31>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_58', vivado_hls_examples/array_addition.c:7) on array 'a' [415]  (3.25 ns)
	'add' operation ('add_ln7_58', vivado_hls_examples/array_addition.c:7) [418]  (2.55 ns)

 <State 32>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_60', vivado_hls_examples/array_addition.c:7) on array 'a' [429]  (3.25 ns)
	'add' operation ('add_ln7_60', vivado_hls_examples/array_addition.c:7) [432]  (2.55 ns)

 <State 33>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_62', vivado_hls_examples/array_addition.c:7) on array 'a' [443]  (3.25 ns)
	'add' operation ('add_ln7_62', vivado_hls_examples/array_addition.c:7) [446]  (2.55 ns)

 <State 34>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_64', vivado_hls_examples/array_addition.c:7) on array 'a' [457]  (3.25 ns)
	'add' operation ('add_ln7_64', vivado_hls_examples/array_addition.c:7) [460]  (2.55 ns)

 <State 35>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_66', vivado_hls_examples/array_addition.c:7) on array 'a' [471]  (3.25 ns)
	'add' operation ('add_ln7_66', vivado_hls_examples/array_addition.c:7) [474]  (2.55 ns)

 <State 36>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_68', vivado_hls_examples/array_addition.c:7) on array 'a' [485]  (3.25 ns)
	'add' operation ('add_ln7_68', vivado_hls_examples/array_addition.c:7) [488]  (2.55 ns)

 <State 37>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_70', vivado_hls_examples/array_addition.c:7) on array 'a' [499]  (3.25 ns)
	'add' operation ('add_ln7_70', vivado_hls_examples/array_addition.c:7) [502]  (2.55 ns)

 <State 38>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_72', vivado_hls_examples/array_addition.c:7) on array 'a' [513]  (3.25 ns)
	'add' operation ('add_ln7_72', vivado_hls_examples/array_addition.c:7) [516]  (2.55 ns)

 <State 39>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_74', vivado_hls_examples/array_addition.c:7) on array 'a' [527]  (3.25 ns)
	'add' operation ('add_ln7_74', vivado_hls_examples/array_addition.c:7) [530]  (2.55 ns)

 <State 40>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_76', vivado_hls_examples/array_addition.c:7) on array 'a' [541]  (3.25 ns)
	'add' operation ('add_ln7_76', vivado_hls_examples/array_addition.c:7) [544]  (2.55 ns)

 <State 41>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_78', vivado_hls_examples/array_addition.c:7) on array 'a' [555]  (3.25 ns)
	'add' operation ('add_ln7_78', vivado_hls_examples/array_addition.c:7) [558]  (2.55 ns)

 <State 42>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_80', vivado_hls_examples/array_addition.c:7) on array 'a' [569]  (3.25 ns)
	'add' operation ('add_ln7_80', vivado_hls_examples/array_addition.c:7) [572]  (2.55 ns)

 <State 43>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_82', vivado_hls_examples/array_addition.c:7) on array 'a' [583]  (3.25 ns)
	'add' operation ('add_ln7_82', vivado_hls_examples/array_addition.c:7) [586]  (2.55 ns)

 <State 44>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_84', vivado_hls_examples/array_addition.c:7) on array 'a' [597]  (3.25 ns)
	'add' operation ('add_ln7_84', vivado_hls_examples/array_addition.c:7) [600]  (2.55 ns)

 <State 45>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_86', vivado_hls_examples/array_addition.c:7) on array 'a' [611]  (3.25 ns)
	'add' operation ('add_ln7_86', vivado_hls_examples/array_addition.c:7) [614]  (2.55 ns)

 <State 46>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_88', vivado_hls_examples/array_addition.c:7) on array 'a' [625]  (3.25 ns)
	'add' operation ('add_ln7_88', vivado_hls_examples/array_addition.c:7) [628]  (2.55 ns)

 <State 47>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_90', vivado_hls_examples/array_addition.c:7) on array 'a' [639]  (3.25 ns)
	'add' operation ('add_ln7_90', vivado_hls_examples/array_addition.c:7) [642]  (2.55 ns)

 <State 48>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_92', vivado_hls_examples/array_addition.c:7) on array 'a' [653]  (3.25 ns)
	'add' operation ('add_ln7_92', vivado_hls_examples/array_addition.c:7) [656]  (2.55 ns)

 <State 49>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_94', vivado_hls_examples/array_addition.c:7) on array 'a' [667]  (3.25 ns)
	'add' operation ('add_ln7_94', vivado_hls_examples/array_addition.c:7) [670]  (2.55 ns)

 <State 50>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_96', vivado_hls_examples/array_addition.c:7) on array 'a' [681]  (3.25 ns)
	'add' operation ('add_ln7_96', vivado_hls_examples/array_addition.c:7) [684]  (2.55 ns)

 <State 51>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_98', vivado_hls_examples/array_addition.c:7) on array 'a' [695]  (3.25 ns)
	'add' operation ('add_ln7_98', vivado_hls_examples/array_addition.c:7) [698]  (2.55 ns)

 <State 52>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_100', vivado_hls_examples/array_addition.c:7) on array 'a' [709]  (3.25 ns)
	'add' operation ('add_ln7_100', vivado_hls_examples/array_addition.c:7) [712]  (2.55 ns)

 <State 53>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_102', vivado_hls_examples/array_addition.c:7) on array 'a' [723]  (3.25 ns)
	'add' operation ('add_ln7_102', vivado_hls_examples/array_addition.c:7) [726]  (2.55 ns)

 <State 54>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_104', vivado_hls_examples/array_addition.c:7) on array 'a' [737]  (3.25 ns)
	'add' operation ('add_ln7_104', vivado_hls_examples/array_addition.c:7) [740]  (2.55 ns)

 <State 55>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_106', vivado_hls_examples/array_addition.c:7) on array 'a' [751]  (3.25 ns)
	'add' operation ('add_ln7_106', vivado_hls_examples/array_addition.c:7) [754]  (2.55 ns)

 <State 56>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_108', vivado_hls_examples/array_addition.c:7) on array 'a' [765]  (3.25 ns)
	'add' operation ('add_ln7_108', vivado_hls_examples/array_addition.c:7) [768]  (2.55 ns)

 <State 57>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_110', vivado_hls_examples/array_addition.c:7) on array 'a' [779]  (3.25 ns)
	'add' operation ('add_ln7_110', vivado_hls_examples/array_addition.c:7) [782]  (2.55 ns)

 <State 58>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_112', vivado_hls_examples/array_addition.c:7) on array 'a' [793]  (3.25 ns)
	'add' operation ('add_ln7_112', vivado_hls_examples/array_addition.c:7) [796]  (2.55 ns)

 <State 59>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_114', vivado_hls_examples/array_addition.c:7) on array 'a' [807]  (3.25 ns)
	'add' operation ('add_ln7_114', vivado_hls_examples/array_addition.c:7) [810]  (2.55 ns)

 <State 60>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_116', vivado_hls_examples/array_addition.c:7) on array 'a' [821]  (3.25 ns)
	'add' operation ('add_ln7_116', vivado_hls_examples/array_addition.c:7) [824]  (2.55 ns)

 <State 61>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_118', vivado_hls_examples/array_addition.c:7) on array 'a' [835]  (3.25 ns)
	'add' operation ('add_ln7_118', vivado_hls_examples/array_addition.c:7) [838]  (2.55 ns)

 <State 62>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_120', vivado_hls_examples/array_addition.c:7) on array 'a' [849]  (3.25 ns)
	'add' operation ('add_ln7_120', vivado_hls_examples/array_addition.c:7) [852]  (2.55 ns)

 <State 63>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_122', vivado_hls_examples/array_addition.c:7) on array 'a' [863]  (3.25 ns)
	'add' operation ('add_ln7_122', vivado_hls_examples/array_addition.c:7) [866]  (2.55 ns)

 <State 64>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_124', vivado_hls_examples/array_addition.c:7) on array 'a' [877]  (3.25 ns)
	'add' operation ('add_ln7_124', vivado_hls_examples/array_addition.c:7) [880]  (2.55 ns)

 <State 65>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_126', vivado_hls_examples/array_addition.c:7) on array 'a' [891]  (3.25 ns)
	'add' operation ('add_ln7_126', vivado_hls_examples/array_addition.c:7) [894]  (2.55 ns)

 <State 66>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_128', vivado_hls_examples/array_addition.c:7) on array 'a' [905]  (3.25 ns)
	'add' operation ('add_ln7_128', vivado_hls_examples/array_addition.c:7) [908]  (2.55 ns)

 <State 67>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_130', vivado_hls_examples/array_addition.c:7) on array 'a' [919]  (3.25 ns)
	'add' operation ('add_ln7_130', vivado_hls_examples/array_addition.c:7) [922]  (2.55 ns)

 <State 68>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_132', vivado_hls_examples/array_addition.c:7) on array 'a' [933]  (3.25 ns)
	'add' operation ('add_ln7_132', vivado_hls_examples/array_addition.c:7) [936]  (2.55 ns)

 <State 69>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_134', vivado_hls_examples/array_addition.c:7) on array 'a' [947]  (3.25 ns)
	'add' operation ('add_ln7_134', vivado_hls_examples/array_addition.c:7) [950]  (2.55 ns)

 <State 70>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_136', vivado_hls_examples/array_addition.c:7) on array 'a' [961]  (3.25 ns)
	'add' operation ('add_ln7_136', vivado_hls_examples/array_addition.c:7) [964]  (2.55 ns)

 <State 71>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_138', vivado_hls_examples/array_addition.c:7) on array 'a' [975]  (3.25 ns)
	'add' operation ('add_ln7_138', vivado_hls_examples/array_addition.c:7) [978]  (2.55 ns)

 <State 72>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_140', vivado_hls_examples/array_addition.c:7) on array 'a' [989]  (3.25 ns)
	'add' operation ('add_ln7_140', vivado_hls_examples/array_addition.c:7) [992]  (2.55 ns)

 <State 73>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_142', vivado_hls_examples/array_addition.c:7) on array 'a' [1003]  (3.25 ns)
	'add' operation ('add_ln7_142', vivado_hls_examples/array_addition.c:7) [1006]  (2.55 ns)

 <State 74>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_144', vivado_hls_examples/array_addition.c:7) on array 'a' [1017]  (3.25 ns)
	'add' operation ('add_ln7_144', vivado_hls_examples/array_addition.c:7) [1020]  (2.55 ns)

 <State 75>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_146', vivado_hls_examples/array_addition.c:7) on array 'a' [1031]  (3.25 ns)
	'add' operation ('add_ln7_146', vivado_hls_examples/array_addition.c:7) [1034]  (2.55 ns)

 <State 76>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_148', vivado_hls_examples/array_addition.c:7) on array 'a' [1045]  (3.25 ns)
	'add' operation ('add_ln7_148', vivado_hls_examples/array_addition.c:7) [1048]  (2.55 ns)

 <State 77>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_150', vivado_hls_examples/array_addition.c:7) on array 'a' [1059]  (3.25 ns)
	'add' operation ('add_ln7_150', vivado_hls_examples/array_addition.c:7) [1062]  (2.55 ns)

 <State 78>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_152', vivado_hls_examples/array_addition.c:7) on array 'a' [1073]  (3.25 ns)
	'add' operation ('add_ln7_152', vivado_hls_examples/array_addition.c:7) [1076]  (2.55 ns)

 <State 79>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_154', vivado_hls_examples/array_addition.c:7) on array 'a' [1087]  (3.25 ns)
	'add' operation ('add_ln7_154', vivado_hls_examples/array_addition.c:7) [1090]  (2.55 ns)

 <State 80>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_156', vivado_hls_examples/array_addition.c:7) on array 'a' [1101]  (3.25 ns)
	'add' operation ('add_ln7_156', vivado_hls_examples/array_addition.c:7) [1104]  (2.55 ns)

 <State 81>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_158', vivado_hls_examples/array_addition.c:7) on array 'a' [1115]  (3.25 ns)
	'add' operation ('add_ln7_158', vivado_hls_examples/array_addition.c:7) [1118]  (2.55 ns)

 <State 82>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_160', vivado_hls_examples/array_addition.c:7) on array 'a' [1129]  (3.25 ns)
	'add' operation ('add_ln7_160', vivado_hls_examples/array_addition.c:7) [1132]  (2.55 ns)

 <State 83>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_162', vivado_hls_examples/array_addition.c:7) on array 'a' [1143]  (3.25 ns)
	'add' operation ('add_ln7_162', vivado_hls_examples/array_addition.c:7) [1146]  (2.55 ns)

 <State 84>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_164', vivado_hls_examples/array_addition.c:7) on array 'a' [1157]  (3.25 ns)
	'add' operation ('add_ln7_164', vivado_hls_examples/array_addition.c:7) [1160]  (2.55 ns)

 <State 85>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_166', vivado_hls_examples/array_addition.c:7) on array 'a' [1171]  (3.25 ns)
	'add' operation ('add_ln7_166', vivado_hls_examples/array_addition.c:7) [1174]  (2.55 ns)

 <State 86>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_168', vivado_hls_examples/array_addition.c:7) on array 'a' [1185]  (3.25 ns)
	'add' operation ('add_ln7_168', vivado_hls_examples/array_addition.c:7) [1188]  (2.55 ns)

 <State 87>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_170', vivado_hls_examples/array_addition.c:7) on array 'a' [1199]  (3.25 ns)
	'add' operation ('add_ln7_170', vivado_hls_examples/array_addition.c:7) [1202]  (2.55 ns)

 <State 88>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_172', vivado_hls_examples/array_addition.c:7) on array 'a' [1213]  (3.25 ns)
	'add' operation ('add_ln7_172', vivado_hls_examples/array_addition.c:7) [1216]  (2.55 ns)

 <State 89>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_174', vivado_hls_examples/array_addition.c:7) on array 'a' [1227]  (3.25 ns)
	'add' operation ('add_ln7_174', vivado_hls_examples/array_addition.c:7) [1230]  (2.55 ns)

 <State 90>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_176', vivado_hls_examples/array_addition.c:7) on array 'a' [1241]  (3.25 ns)
	'add' operation ('add_ln7_176', vivado_hls_examples/array_addition.c:7) [1244]  (2.55 ns)

 <State 91>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_178', vivado_hls_examples/array_addition.c:7) on array 'a' [1255]  (3.25 ns)
	'add' operation ('add_ln7_178', vivado_hls_examples/array_addition.c:7) [1258]  (2.55 ns)

 <State 92>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_180', vivado_hls_examples/array_addition.c:7) on array 'a' [1269]  (3.25 ns)
	'add' operation ('add_ln7_180', vivado_hls_examples/array_addition.c:7) [1272]  (2.55 ns)

 <State 93>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_182', vivado_hls_examples/array_addition.c:7) on array 'a' [1283]  (3.25 ns)
	'add' operation ('add_ln7_182', vivado_hls_examples/array_addition.c:7) [1286]  (2.55 ns)

 <State 94>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_184', vivado_hls_examples/array_addition.c:7) on array 'a' [1297]  (3.25 ns)
	'add' operation ('add_ln7_184', vivado_hls_examples/array_addition.c:7) [1300]  (2.55 ns)

 <State 95>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_186', vivado_hls_examples/array_addition.c:7) on array 'a' [1311]  (3.25 ns)
	'add' operation ('add_ln7_186', vivado_hls_examples/array_addition.c:7) [1314]  (2.55 ns)

 <State 96>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_188', vivado_hls_examples/array_addition.c:7) on array 'a' [1325]  (3.25 ns)
	'add' operation ('add_ln7_188', vivado_hls_examples/array_addition.c:7) [1328]  (2.55 ns)

 <State 97>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_190', vivado_hls_examples/array_addition.c:7) on array 'a' [1339]  (3.25 ns)
	'add' operation ('add_ln7_190', vivado_hls_examples/array_addition.c:7) [1342]  (2.55 ns)

 <State 98>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_192', vivado_hls_examples/array_addition.c:7) on array 'a' [1353]  (3.25 ns)
	'add' operation ('add_ln7_192', vivado_hls_examples/array_addition.c:7) [1356]  (2.55 ns)

 <State 99>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_194', vivado_hls_examples/array_addition.c:7) on array 'a' [1367]  (3.25 ns)
	'add' operation ('add_ln7_194', vivado_hls_examples/array_addition.c:7) [1370]  (2.55 ns)

 <State 100>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_196', vivado_hls_examples/array_addition.c:7) on array 'a' [1381]  (3.25 ns)
	'add' operation ('add_ln7_196', vivado_hls_examples/array_addition.c:7) [1384]  (2.55 ns)

 <State 101>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_198', vivado_hls_examples/array_addition.c:7) on array 'a' [1395]  (3.25 ns)
	'add' operation ('add_ln7_198', vivado_hls_examples/array_addition.c:7) [1398]  (2.55 ns)

 <State 102>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_200', vivado_hls_examples/array_addition.c:7) on array 'a' [1409]  (3.25 ns)
	'add' operation ('add_ln7_200', vivado_hls_examples/array_addition.c:7) [1412]  (2.55 ns)

 <State 103>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_202', vivado_hls_examples/array_addition.c:7) on array 'a' [1423]  (3.25 ns)
	'add' operation ('add_ln7_202', vivado_hls_examples/array_addition.c:7) [1426]  (2.55 ns)

 <State 104>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_204', vivado_hls_examples/array_addition.c:7) on array 'a' [1437]  (3.25 ns)
	'add' operation ('add_ln7_204', vivado_hls_examples/array_addition.c:7) [1440]  (2.55 ns)

 <State 105>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_206', vivado_hls_examples/array_addition.c:7) on array 'a' [1451]  (3.25 ns)
	'add' operation ('add_ln7_206', vivado_hls_examples/array_addition.c:7) [1454]  (2.55 ns)

 <State 106>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_208', vivado_hls_examples/array_addition.c:7) on array 'a' [1465]  (3.25 ns)
	'add' operation ('add_ln7_208', vivado_hls_examples/array_addition.c:7) [1468]  (2.55 ns)

 <State 107>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_210', vivado_hls_examples/array_addition.c:7) on array 'a' [1479]  (3.25 ns)
	'add' operation ('add_ln7_210', vivado_hls_examples/array_addition.c:7) [1482]  (2.55 ns)

 <State 108>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_212', vivado_hls_examples/array_addition.c:7) on array 'a' [1493]  (3.25 ns)
	'add' operation ('add_ln7_212', vivado_hls_examples/array_addition.c:7) [1496]  (2.55 ns)

 <State 109>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_214', vivado_hls_examples/array_addition.c:7) on array 'a' [1507]  (3.25 ns)
	'add' operation ('add_ln7_214', vivado_hls_examples/array_addition.c:7) [1510]  (2.55 ns)

 <State 110>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_216', vivado_hls_examples/array_addition.c:7) on array 'a' [1521]  (3.25 ns)
	'add' operation ('add_ln7_216', vivado_hls_examples/array_addition.c:7) [1524]  (2.55 ns)

 <State 111>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_218', vivado_hls_examples/array_addition.c:7) on array 'a' [1535]  (3.25 ns)
	'add' operation ('add_ln7_218', vivado_hls_examples/array_addition.c:7) [1538]  (2.55 ns)

 <State 112>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_220', vivado_hls_examples/array_addition.c:7) on array 'a' [1549]  (3.25 ns)
	'add' operation ('add_ln7_220', vivado_hls_examples/array_addition.c:7) [1552]  (2.55 ns)

 <State 113>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_222', vivado_hls_examples/array_addition.c:7) on array 'a' [1563]  (3.25 ns)
	'add' operation ('add_ln7_222', vivado_hls_examples/array_addition.c:7) [1566]  (2.55 ns)

 <State 114>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_224', vivado_hls_examples/array_addition.c:7) on array 'a' [1577]  (3.25 ns)
	'add' operation ('add_ln7_224', vivado_hls_examples/array_addition.c:7) [1580]  (2.55 ns)

 <State 115>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_226', vivado_hls_examples/array_addition.c:7) on array 'a' [1591]  (3.25 ns)
	'add' operation ('add_ln7_226', vivado_hls_examples/array_addition.c:7) [1594]  (2.55 ns)

 <State 116>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_228', vivado_hls_examples/array_addition.c:7) on array 'a' [1605]  (3.25 ns)
	'add' operation ('add_ln7_228', vivado_hls_examples/array_addition.c:7) [1608]  (2.55 ns)

 <State 117>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_230', vivado_hls_examples/array_addition.c:7) on array 'a' [1619]  (3.25 ns)
	'add' operation ('add_ln7_230', vivado_hls_examples/array_addition.c:7) [1622]  (2.55 ns)

 <State 118>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_232', vivado_hls_examples/array_addition.c:7) on array 'a' [1633]  (3.25 ns)
	'add' operation ('add_ln7_232', vivado_hls_examples/array_addition.c:7) [1636]  (2.55 ns)

 <State 119>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_234', vivado_hls_examples/array_addition.c:7) on array 'a' [1647]  (3.25 ns)
	'add' operation ('add_ln7_234', vivado_hls_examples/array_addition.c:7) [1650]  (2.55 ns)

 <State 120>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_236', vivado_hls_examples/array_addition.c:7) on array 'a' [1661]  (3.25 ns)
	'add' operation ('add_ln7_236', vivado_hls_examples/array_addition.c:7) [1664]  (2.55 ns)

 <State 121>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_238', vivado_hls_examples/array_addition.c:7) on array 'a' [1675]  (3.25 ns)
	'add' operation ('add_ln7_238', vivado_hls_examples/array_addition.c:7) [1678]  (2.55 ns)

 <State 122>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_240', vivado_hls_examples/array_addition.c:7) on array 'a' [1689]  (3.25 ns)
	'add' operation ('add_ln7_240', vivado_hls_examples/array_addition.c:7) [1692]  (2.55 ns)

 <State 123>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_242', vivado_hls_examples/array_addition.c:7) on array 'a' [1703]  (3.25 ns)
	'add' operation ('add_ln7_242', vivado_hls_examples/array_addition.c:7) [1706]  (2.55 ns)

 <State 124>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_244', vivado_hls_examples/array_addition.c:7) on array 'a' [1717]  (3.25 ns)
	'add' operation ('add_ln7_244', vivado_hls_examples/array_addition.c:7) [1720]  (2.55 ns)

 <State 125>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_246', vivado_hls_examples/array_addition.c:7) on array 'a' [1731]  (3.25 ns)
	'add' operation ('add_ln7_246', vivado_hls_examples/array_addition.c:7) [1734]  (2.55 ns)

 <State 126>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_248', vivado_hls_examples/array_addition.c:7) on array 'a' [1745]  (3.25 ns)
	'add' operation ('add_ln7_248', vivado_hls_examples/array_addition.c:7) [1748]  (2.55 ns)

 <State 127>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_250', vivado_hls_examples/array_addition.c:7) on array 'a' [1759]  (3.25 ns)
	'add' operation ('add_ln7_250', vivado_hls_examples/array_addition.c:7) [1762]  (2.55 ns)

 <State 128>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_252', vivado_hls_examples/array_addition.c:7) on array 'a' [1773]  (3.25 ns)
	'add' operation ('add_ln7_252', vivado_hls_examples/array_addition.c:7) [1776]  (2.55 ns)

 <State 129>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_254', vivado_hls_examples/array_addition.c:7) on array 'a' [1787]  (3.25 ns)
	'add' operation ('add_ln7_254', vivado_hls_examples/array_addition.c:7) [1790]  (2.55 ns)

 <State 130>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_256', vivado_hls_examples/array_addition.c:7) on array 'a' [1801]  (3.25 ns)
	'add' operation ('add_ln7_256', vivado_hls_examples/array_addition.c:7) [1804]  (2.55 ns)

 <State 131>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_258', vivado_hls_examples/array_addition.c:7) on array 'a' [1815]  (3.25 ns)
	'add' operation ('add_ln7_258', vivado_hls_examples/array_addition.c:7) [1818]  (2.55 ns)

 <State 132>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_260', vivado_hls_examples/array_addition.c:7) on array 'a' [1829]  (3.25 ns)
	'add' operation ('add_ln7_260', vivado_hls_examples/array_addition.c:7) [1832]  (2.55 ns)

 <State 133>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_262', vivado_hls_examples/array_addition.c:7) on array 'a' [1843]  (3.25 ns)
	'add' operation ('add_ln7_262', vivado_hls_examples/array_addition.c:7) [1846]  (2.55 ns)

 <State 134>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_264', vivado_hls_examples/array_addition.c:7) on array 'a' [1857]  (3.25 ns)
	'add' operation ('add_ln7_264', vivado_hls_examples/array_addition.c:7) [1860]  (2.55 ns)

 <State 135>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_266', vivado_hls_examples/array_addition.c:7) on array 'a' [1871]  (3.25 ns)
	'add' operation ('add_ln7_266', vivado_hls_examples/array_addition.c:7) [1874]  (2.55 ns)

 <State 136>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_268', vivado_hls_examples/array_addition.c:7) on array 'a' [1885]  (3.25 ns)
	'add' operation ('add_ln7_268', vivado_hls_examples/array_addition.c:7) [1888]  (2.55 ns)

 <State 137>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_270', vivado_hls_examples/array_addition.c:7) on array 'a' [1899]  (3.25 ns)
	'add' operation ('add_ln7_270', vivado_hls_examples/array_addition.c:7) [1902]  (2.55 ns)

 <State 138>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_272', vivado_hls_examples/array_addition.c:7) on array 'a' [1913]  (3.25 ns)
	'add' operation ('add_ln7_272', vivado_hls_examples/array_addition.c:7) [1916]  (2.55 ns)

 <State 139>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_274', vivado_hls_examples/array_addition.c:7) on array 'a' [1927]  (3.25 ns)
	'add' operation ('add_ln7_274', vivado_hls_examples/array_addition.c:7) [1930]  (2.55 ns)

 <State 140>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_276', vivado_hls_examples/array_addition.c:7) on array 'a' [1941]  (3.25 ns)
	'add' operation ('add_ln7_276', vivado_hls_examples/array_addition.c:7) [1944]  (2.55 ns)

 <State 141>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_278', vivado_hls_examples/array_addition.c:7) on array 'a' [1955]  (3.25 ns)
	'add' operation ('add_ln7_278', vivado_hls_examples/array_addition.c:7) [1958]  (2.55 ns)

 <State 142>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_280', vivado_hls_examples/array_addition.c:7) on array 'a' [1969]  (3.25 ns)
	'add' operation ('add_ln7_280', vivado_hls_examples/array_addition.c:7) [1972]  (2.55 ns)

 <State 143>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_282', vivado_hls_examples/array_addition.c:7) on array 'a' [1983]  (3.25 ns)
	'add' operation ('add_ln7_282', vivado_hls_examples/array_addition.c:7) [1986]  (2.55 ns)

 <State 144>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_284', vivado_hls_examples/array_addition.c:7) on array 'a' [1997]  (3.25 ns)
	'add' operation ('add_ln7_284', vivado_hls_examples/array_addition.c:7) [2000]  (2.55 ns)

 <State 145>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_286', vivado_hls_examples/array_addition.c:7) on array 'a' [2011]  (3.25 ns)
	'add' operation ('add_ln7_286', vivado_hls_examples/array_addition.c:7) [2014]  (2.55 ns)

 <State 146>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_288', vivado_hls_examples/array_addition.c:7) on array 'a' [2025]  (3.25 ns)
	'add' operation ('add_ln7_288', vivado_hls_examples/array_addition.c:7) [2028]  (2.55 ns)

 <State 147>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_290', vivado_hls_examples/array_addition.c:7) on array 'a' [2039]  (3.25 ns)
	'add' operation ('add_ln7_290', vivado_hls_examples/array_addition.c:7) [2042]  (2.55 ns)

 <State 148>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_292', vivado_hls_examples/array_addition.c:7) on array 'a' [2053]  (3.25 ns)
	'add' operation ('add_ln7_292', vivado_hls_examples/array_addition.c:7) [2056]  (2.55 ns)

 <State 149>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_294', vivado_hls_examples/array_addition.c:7) on array 'a' [2067]  (3.25 ns)
	'add' operation ('add_ln7_294', vivado_hls_examples/array_addition.c:7) [2070]  (2.55 ns)

 <State 150>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_296', vivado_hls_examples/array_addition.c:7) on array 'a' [2081]  (3.25 ns)
	'add' operation ('add_ln7_296', vivado_hls_examples/array_addition.c:7) [2084]  (2.55 ns)

 <State 151>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_298', vivado_hls_examples/array_addition.c:7) on array 'a' [2095]  (3.25 ns)
	'add' operation ('add_ln7_298', vivado_hls_examples/array_addition.c:7) [2098]  (2.55 ns)

 <State 152>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_300', vivado_hls_examples/array_addition.c:7) on array 'a' [2109]  (3.25 ns)
	'add' operation ('add_ln7_300', vivado_hls_examples/array_addition.c:7) [2112]  (2.55 ns)

 <State 153>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_302', vivado_hls_examples/array_addition.c:7) on array 'a' [2123]  (3.25 ns)
	'add' operation ('add_ln7_302', vivado_hls_examples/array_addition.c:7) [2126]  (2.55 ns)

 <State 154>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_304', vivado_hls_examples/array_addition.c:7) on array 'a' [2137]  (3.25 ns)
	'add' operation ('add_ln7_304', vivado_hls_examples/array_addition.c:7) [2140]  (2.55 ns)

 <State 155>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_306', vivado_hls_examples/array_addition.c:7) on array 'a' [2151]  (3.25 ns)
	'add' operation ('add_ln7_306', vivado_hls_examples/array_addition.c:7) [2154]  (2.55 ns)

 <State 156>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_308', vivado_hls_examples/array_addition.c:7) on array 'a' [2165]  (3.25 ns)
	'add' operation ('add_ln7_308', vivado_hls_examples/array_addition.c:7) [2168]  (2.55 ns)

 <State 157>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_310', vivado_hls_examples/array_addition.c:7) on array 'a' [2179]  (3.25 ns)
	'add' operation ('add_ln7_310', vivado_hls_examples/array_addition.c:7) [2182]  (2.55 ns)

 <State 158>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_312', vivado_hls_examples/array_addition.c:7) on array 'a' [2193]  (3.25 ns)
	'add' operation ('add_ln7_312', vivado_hls_examples/array_addition.c:7) [2196]  (2.55 ns)

 <State 159>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_314', vivado_hls_examples/array_addition.c:7) on array 'a' [2207]  (3.25 ns)
	'add' operation ('add_ln7_314', vivado_hls_examples/array_addition.c:7) [2210]  (2.55 ns)

 <State 160>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_316', vivado_hls_examples/array_addition.c:7) on array 'a' [2221]  (3.25 ns)
	'add' operation ('add_ln7_316', vivado_hls_examples/array_addition.c:7) [2224]  (2.55 ns)

 <State 161>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_318', vivado_hls_examples/array_addition.c:7) on array 'a' [2235]  (3.25 ns)
	'add' operation ('add_ln7_318', vivado_hls_examples/array_addition.c:7) [2238]  (2.55 ns)

 <State 162>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_320', vivado_hls_examples/array_addition.c:7) on array 'a' [2249]  (3.25 ns)
	'add' operation ('add_ln7_320', vivado_hls_examples/array_addition.c:7) [2252]  (2.55 ns)

 <State 163>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_322', vivado_hls_examples/array_addition.c:7) on array 'a' [2263]  (3.25 ns)
	'add' operation ('add_ln7_322', vivado_hls_examples/array_addition.c:7) [2266]  (2.55 ns)

 <State 164>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_324', vivado_hls_examples/array_addition.c:7) on array 'a' [2277]  (3.25 ns)
	'add' operation ('add_ln7_324', vivado_hls_examples/array_addition.c:7) [2280]  (2.55 ns)

 <State 165>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_326', vivado_hls_examples/array_addition.c:7) on array 'a' [2291]  (3.25 ns)
	'add' operation ('add_ln7_326', vivado_hls_examples/array_addition.c:7) [2294]  (2.55 ns)

 <State 166>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_328', vivado_hls_examples/array_addition.c:7) on array 'a' [2305]  (3.25 ns)
	'add' operation ('add_ln7_328', vivado_hls_examples/array_addition.c:7) [2308]  (2.55 ns)

 <State 167>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_330', vivado_hls_examples/array_addition.c:7) on array 'a' [2319]  (3.25 ns)
	'add' operation ('add_ln7_330', vivado_hls_examples/array_addition.c:7) [2322]  (2.55 ns)

 <State 168>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_332', vivado_hls_examples/array_addition.c:7) on array 'a' [2333]  (3.25 ns)
	'add' operation ('add_ln7_332', vivado_hls_examples/array_addition.c:7) [2336]  (2.55 ns)

 <State 169>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_334', vivado_hls_examples/array_addition.c:7) on array 'a' [2347]  (3.25 ns)
	'add' operation ('add_ln7_334', vivado_hls_examples/array_addition.c:7) [2350]  (2.55 ns)

 <State 170>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_336', vivado_hls_examples/array_addition.c:7) on array 'a' [2361]  (3.25 ns)
	'add' operation ('add_ln7_336', vivado_hls_examples/array_addition.c:7) [2364]  (2.55 ns)

 <State 171>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_338', vivado_hls_examples/array_addition.c:7) on array 'a' [2375]  (3.25 ns)
	'add' operation ('add_ln7_338', vivado_hls_examples/array_addition.c:7) [2378]  (2.55 ns)

 <State 172>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_340', vivado_hls_examples/array_addition.c:7) on array 'a' [2389]  (3.25 ns)
	'add' operation ('add_ln7_340', vivado_hls_examples/array_addition.c:7) [2392]  (2.55 ns)

 <State 173>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_342', vivado_hls_examples/array_addition.c:7) on array 'a' [2403]  (3.25 ns)
	'add' operation ('add_ln7_342', vivado_hls_examples/array_addition.c:7) [2406]  (2.55 ns)

 <State 174>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_344', vivado_hls_examples/array_addition.c:7) on array 'a' [2417]  (3.25 ns)
	'add' operation ('add_ln7_344', vivado_hls_examples/array_addition.c:7) [2420]  (2.55 ns)

 <State 175>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_346', vivado_hls_examples/array_addition.c:7) on array 'a' [2431]  (3.25 ns)
	'add' operation ('add_ln7_346', vivado_hls_examples/array_addition.c:7) [2434]  (2.55 ns)

 <State 176>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_348', vivado_hls_examples/array_addition.c:7) on array 'a' [2445]  (3.25 ns)
	'add' operation ('add_ln7_348', vivado_hls_examples/array_addition.c:7) [2448]  (2.55 ns)

 <State 177>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_350', vivado_hls_examples/array_addition.c:7) on array 'a' [2459]  (3.25 ns)
	'add' operation ('add_ln7_350', vivado_hls_examples/array_addition.c:7) [2462]  (2.55 ns)

 <State 178>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_352', vivado_hls_examples/array_addition.c:7) on array 'a' [2473]  (3.25 ns)
	'add' operation ('add_ln7_352', vivado_hls_examples/array_addition.c:7) [2476]  (2.55 ns)

 <State 179>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_354', vivado_hls_examples/array_addition.c:7) on array 'a' [2487]  (3.25 ns)
	'add' operation ('add_ln7_354', vivado_hls_examples/array_addition.c:7) [2490]  (2.55 ns)

 <State 180>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_356', vivado_hls_examples/array_addition.c:7) on array 'a' [2501]  (3.25 ns)
	'add' operation ('add_ln7_356', vivado_hls_examples/array_addition.c:7) [2504]  (2.55 ns)

 <State 181>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_358', vivado_hls_examples/array_addition.c:7) on array 'a' [2515]  (3.25 ns)
	'add' operation ('add_ln7_358', vivado_hls_examples/array_addition.c:7) [2518]  (2.55 ns)

 <State 182>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_360', vivado_hls_examples/array_addition.c:7) on array 'a' [2529]  (3.25 ns)
	'add' operation ('add_ln7_360', vivado_hls_examples/array_addition.c:7) [2532]  (2.55 ns)

 <State 183>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_362', vivado_hls_examples/array_addition.c:7) on array 'a' [2543]  (3.25 ns)
	'add' operation ('add_ln7_362', vivado_hls_examples/array_addition.c:7) [2546]  (2.55 ns)

 <State 184>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_364', vivado_hls_examples/array_addition.c:7) on array 'a' [2557]  (3.25 ns)
	'add' operation ('add_ln7_364', vivado_hls_examples/array_addition.c:7) [2560]  (2.55 ns)

 <State 185>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_366', vivado_hls_examples/array_addition.c:7) on array 'a' [2571]  (3.25 ns)
	'add' operation ('add_ln7_366', vivado_hls_examples/array_addition.c:7) [2574]  (2.55 ns)

 <State 186>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_368', vivado_hls_examples/array_addition.c:7) on array 'a' [2585]  (3.25 ns)
	'add' operation ('add_ln7_368', vivado_hls_examples/array_addition.c:7) [2588]  (2.55 ns)

 <State 187>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_370', vivado_hls_examples/array_addition.c:7) on array 'a' [2599]  (3.25 ns)
	'add' operation ('add_ln7_370', vivado_hls_examples/array_addition.c:7) [2602]  (2.55 ns)

 <State 188>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_372', vivado_hls_examples/array_addition.c:7) on array 'a' [2613]  (3.25 ns)
	'add' operation ('add_ln7_372', vivado_hls_examples/array_addition.c:7) [2616]  (2.55 ns)

 <State 189>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_374', vivado_hls_examples/array_addition.c:7) on array 'a' [2627]  (3.25 ns)
	'add' operation ('add_ln7_374', vivado_hls_examples/array_addition.c:7) [2630]  (2.55 ns)

 <State 190>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_376', vivado_hls_examples/array_addition.c:7) on array 'a' [2641]  (3.25 ns)
	'add' operation ('add_ln7_376', vivado_hls_examples/array_addition.c:7) [2644]  (2.55 ns)

 <State 191>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_378', vivado_hls_examples/array_addition.c:7) on array 'a' [2655]  (3.25 ns)
	'add' operation ('add_ln7_378', vivado_hls_examples/array_addition.c:7) [2658]  (2.55 ns)

 <State 192>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_380', vivado_hls_examples/array_addition.c:7) on array 'a' [2669]  (3.25 ns)
	'add' operation ('add_ln7_380', vivado_hls_examples/array_addition.c:7) [2672]  (2.55 ns)

 <State 193>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_382', vivado_hls_examples/array_addition.c:7) on array 'a' [2683]  (3.25 ns)
	'add' operation ('add_ln7_382', vivado_hls_examples/array_addition.c:7) [2686]  (2.55 ns)

 <State 194>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_384', vivado_hls_examples/array_addition.c:7) on array 'a' [2697]  (3.25 ns)
	'add' operation ('add_ln7_384', vivado_hls_examples/array_addition.c:7) [2700]  (2.55 ns)

 <State 195>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_386', vivado_hls_examples/array_addition.c:7) on array 'a' [2711]  (3.25 ns)
	'add' operation ('add_ln7_386', vivado_hls_examples/array_addition.c:7) [2714]  (2.55 ns)

 <State 196>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_388', vivado_hls_examples/array_addition.c:7) on array 'a' [2725]  (3.25 ns)
	'add' operation ('add_ln7_388', vivado_hls_examples/array_addition.c:7) [2728]  (2.55 ns)

 <State 197>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_390', vivado_hls_examples/array_addition.c:7) on array 'a' [2739]  (3.25 ns)
	'add' operation ('add_ln7_390', vivado_hls_examples/array_addition.c:7) [2742]  (2.55 ns)

 <State 198>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_392', vivado_hls_examples/array_addition.c:7) on array 'a' [2753]  (3.25 ns)
	'add' operation ('add_ln7_392', vivado_hls_examples/array_addition.c:7) [2756]  (2.55 ns)

 <State 199>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_394', vivado_hls_examples/array_addition.c:7) on array 'a' [2767]  (3.25 ns)
	'add' operation ('add_ln7_394', vivado_hls_examples/array_addition.c:7) [2770]  (2.55 ns)

 <State 200>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_396', vivado_hls_examples/array_addition.c:7) on array 'a' [2781]  (3.25 ns)
	'add' operation ('add_ln7_396', vivado_hls_examples/array_addition.c:7) [2784]  (2.55 ns)

 <State 201>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_398', vivado_hls_examples/array_addition.c:7) on array 'a' [2795]  (3.25 ns)
	'add' operation ('add_ln7_398', vivado_hls_examples/array_addition.c:7) [2798]  (2.55 ns)

 <State 202>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_400', vivado_hls_examples/array_addition.c:7) on array 'a' [2809]  (3.25 ns)
	'add' operation ('add_ln7_400', vivado_hls_examples/array_addition.c:7) [2812]  (2.55 ns)

 <State 203>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_402', vivado_hls_examples/array_addition.c:7) on array 'a' [2823]  (3.25 ns)
	'add' operation ('add_ln7_402', vivado_hls_examples/array_addition.c:7) [2826]  (2.55 ns)

 <State 204>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_404', vivado_hls_examples/array_addition.c:7) on array 'a' [2837]  (3.25 ns)
	'add' operation ('add_ln7_404', vivado_hls_examples/array_addition.c:7) [2840]  (2.55 ns)

 <State 205>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_406', vivado_hls_examples/array_addition.c:7) on array 'a' [2851]  (3.25 ns)
	'add' operation ('add_ln7_406', vivado_hls_examples/array_addition.c:7) [2854]  (2.55 ns)

 <State 206>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_408', vivado_hls_examples/array_addition.c:7) on array 'a' [2865]  (3.25 ns)
	'add' operation ('add_ln7_408', vivado_hls_examples/array_addition.c:7) [2868]  (2.55 ns)

 <State 207>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_410', vivado_hls_examples/array_addition.c:7) on array 'a' [2879]  (3.25 ns)
	'add' operation ('add_ln7_410', vivado_hls_examples/array_addition.c:7) [2882]  (2.55 ns)

 <State 208>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_412', vivado_hls_examples/array_addition.c:7) on array 'a' [2893]  (3.25 ns)
	'add' operation ('add_ln7_412', vivado_hls_examples/array_addition.c:7) [2896]  (2.55 ns)

 <State 209>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_414', vivado_hls_examples/array_addition.c:7) on array 'a' [2907]  (3.25 ns)
	'add' operation ('add_ln7_414', vivado_hls_examples/array_addition.c:7) [2910]  (2.55 ns)

 <State 210>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_416', vivado_hls_examples/array_addition.c:7) on array 'a' [2921]  (3.25 ns)
	'add' operation ('add_ln7_416', vivado_hls_examples/array_addition.c:7) [2924]  (2.55 ns)

 <State 211>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_418', vivado_hls_examples/array_addition.c:7) on array 'a' [2935]  (3.25 ns)
	'add' operation ('add_ln7_418', vivado_hls_examples/array_addition.c:7) [2938]  (2.55 ns)

 <State 212>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_420', vivado_hls_examples/array_addition.c:7) on array 'a' [2949]  (3.25 ns)
	'add' operation ('add_ln7_420', vivado_hls_examples/array_addition.c:7) [2952]  (2.55 ns)

 <State 213>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_422', vivado_hls_examples/array_addition.c:7) on array 'a' [2963]  (3.25 ns)
	'add' operation ('add_ln7_422', vivado_hls_examples/array_addition.c:7) [2966]  (2.55 ns)

 <State 214>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_424', vivado_hls_examples/array_addition.c:7) on array 'a' [2977]  (3.25 ns)
	'add' operation ('add_ln7_424', vivado_hls_examples/array_addition.c:7) [2980]  (2.55 ns)

 <State 215>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_426', vivado_hls_examples/array_addition.c:7) on array 'a' [2991]  (3.25 ns)
	'add' operation ('add_ln7_426', vivado_hls_examples/array_addition.c:7) [2994]  (2.55 ns)

 <State 216>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_428', vivado_hls_examples/array_addition.c:7) on array 'a' [3005]  (3.25 ns)
	'add' operation ('add_ln7_428', vivado_hls_examples/array_addition.c:7) [3008]  (2.55 ns)

 <State 217>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_430', vivado_hls_examples/array_addition.c:7) on array 'a' [3019]  (3.25 ns)
	'add' operation ('add_ln7_430', vivado_hls_examples/array_addition.c:7) [3022]  (2.55 ns)

 <State 218>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_432', vivado_hls_examples/array_addition.c:7) on array 'a' [3033]  (3.25 ns)
	'add' operation ('add_ln7_432', vivado_hls_examples/array_addition.c:7) [3036]  (2.55 ns)

 <State 219>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_434', vivado_hls_examples/array_addition.c:7) on array 'a' [3047]  (3.25 ns)
	'add' operation ('add_ln7_434', vivado_hls_examples/array_addition.c:7) [3050]  (2.55 ns)

 <State 220>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_436', vivado_hls_examples/array_addition.c:7) on array 'a' [3061]  (3.25 ns)
	'add' operation ('add_ln7_436', vivado_hls_examples/array_addition.c:7) [3064]  (2.55 ns)

 <State 221>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_438', vivado_hls_examples/array_addition.c:7) on array 'a' [3075]  (3.25 ns)
	'add' operation ('add_ln7_438', vivado_hls_examples/array_addition.c:7) [3078]  (2.55 ns)

 <State 222>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_440', vivado_hls_examples/array_addition.c:7) on array 'a' [3089]  (3.25 ns)
	'add' operation ('add_ln7_440', vivado_hls_examples/array_addition.c:7) [3092]  (2.55 ns)

 <State 223>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_442', vivado_hls_examples/array_addition.c:7) on array 'a' [3103]  (3.25 ns)
	'add' operation ('add_ln7_442', vivado_hls_examples/array_addition.c:7) [3106]  (2.55 ns)

 <State 224>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_444', vivado_hls_examples/array_addition.c:7) on array 'a' [3117]  (3.25 ns)
	'add' operation ('add_ln7_444', vivado_hls_examples/array_addition.c:7) [3120]  (2.55 ns)

 <State 225>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_446', vivado_hls_examples/array_addition.c:7) on array 'a' [3131]  (3.25 ns)
	'add' operation ('add_ln7_446', vivado_hls_examples/array_addition.c:7) [3134]  (2.55 ns)

 <State 226>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_448', vivado_hls_examples/array_addition.c:7) on array 'a' [3145]  (3.25 ns)
	'add' operation ('add_ln7_448', vivado_hls_examples/array_addition.c:7) [3148]  (2.55 ns)

 <State 227>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_450', vivado_hls_examples/array_addition.c:7) on array 'a' [3159]  (3.25 ns)
	'add' operation ('add_ln7_450', vivado_hls_examples/array_addition.c:7) [3162]  (2.55 ns)

 <State 228>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_452', vivado_hls_examples/array_addition.c:7) on array 'a' [3173]  (3.25 ns)
	'add' operation ('add_ln7_452', vivado_hls_examples/array_addition.c:7) [3176]  (2.55 ns)

 <State 229>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_454', vivado_hls_examples/array_addition.c:7) on array 'a' [3187]  (3.25 ns)
	'add' operation ('add_ln7_454', vivado_hls_examples/array_addition.c:7) [3190]  (2.55 ns)

 <State 230>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_456', vivado_hls_examples/array_addition.c:7) on array 'a' [3201]  (3.25 ns)
	'add' operation ('add_ln7_456', vivado_hls_examples/array_addition.c:7) [3204]  (2.55 ns)

 <State 231>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_458', vivado_hls_examples/array_addition.c:7) on array 'a' [3215]  (3.25 ns)
	'add' operation ('add_ln7_458', vivado_hls_examples/array_addition.c:7) [3218]  (2.55 ns)

 <State 232>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_460', vivado_hls_examples/array_addition.c:7) on array 'a' [3229]  (3.25 ns)
	'add' operation ('add_ln7_460', vivado_hls_examples/array_addition.c:7) [3232]  (2.55 ns)

 <State 233>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_462', vivado_hls_examples/array_addition.c:7) on array 'a' [3243]  (3.25 ns)
	'add' operation ('add_ln7_462', vivado_hls_examples/array_addition.c:7) [3246]  (2.55 ns)

 <State 234>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_464', vivado_hls_examples/array_addition.c:7) on array 'a' [3257]  (3.25 ns)
	'add' operation ('add_ln7_464', vivado_hls_examples/array_addition.c:7) [3260]  (2.55 ns)

 <State 235>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_466', vivado_hls_examples/array_addition.c:7) on array 'a' [3271]  (3.25 ns)
	'add' operation ('add_ln7_466', vivado_hls_examples/array_addition.c:7) [3274]  (2.55 ns)

 <State 236>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_468', vivado_hls_examples/array_addition.c:7) on array 'a' [3285]  (3.25 ns)
	'add' operation ('add_ln7_468', vivado_hls_examples/array_addition.c:7) [3288]  (2.55 ns)

 <State 237>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_470', vivado_hls_examples/array_addition.c:7) on array 'a' [3299]  (3.25 ns)
	'add' operation ('add_ln7_470', vivado_hls_examples/array_addition.c:7) [3302]  (2.55 ns)

 <State 238>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_472', vivado_hls_examples/array_addition.c:7) on array 'a' [3313]  (3.25 ns)
	'add' operation ('add_ln7_472', vivado_hls_examples/array_addition.c:7) [3316]  (2.55 ns)

 <State 239>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_474', vivado_hls_examples/array_addition.c:7) on array 'a' [3327]  (3.25 ns)
	'add' operation ('add_ln7_474', vivado_hls_examples/array_addition.c:7) [3330]  (2.55 ns)

 <State 240>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_476', vivado_hls_examples/array_addition.c:7) on array 'a' [3341]  (3.25 ns)
	'add' operation ('add_ln7_476', vivado_hls_examples/array_addition.c:7) [3344]  (2.55 ns)

 <State 241>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_478', vivado_hls_examples/array_addition.c:7) on array 'a' [3355]  (3.25 ns)
	'add' operation ('add_ln7_478', vivado_hls_examples/array_addition.c:7) [3358]  (2.55 ns)

 <State 242>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_480', vivado_hls_examples/array_addition.c:7) on array 'a' [3369]  (3.25 ns)
	'add' operation ('add_ln7_480', vivado_hls_examples/array_addition.c:7) [3372]  (2.55 ns)

 <State 243>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_482', vivado_hls_examples/array_addition.c:7) on array 'a' [3383]  (3.25 ns)
	'add' operation ('add_ln7_482', vivado_hls_examples/array_addition.c:7) [3386]  (2.55 ns)

 <State 244>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_484', vivado_hls_examples/array_addition.c:7) on array 'a' [3397]  (3.25 ns)
	'add' operation ('add_ln7_484', vivado_hls_examples/array_addition.c:7) [3400]  (2.55 ns)

 <State 245>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_486', vivado_hls_examples/array_addition.c:7) on array 'a' [3411]  (3.25 ns)
	'add' operation ('add_ln7_486', vivado_hls_examples/array_addition.c:7) [3414]  (2.55 ns)

 <State 246>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_488', vivado_hls_examples/array_addition.c:7) on array 'a' [3425]  (3.25 ns)
	'add' operation ('add_ln7_488', vivado_hls_examples/array_addition.c:7) [3428]  (2.55 ns)

 <State 247>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_490', vivado_hls_examples/array_addition.c:7) on array 'a' [3439]  (3.25 ns)
	'add' operation ('add_ln7_490', vivado_hls_examples/array_addition.c:7) [3442]  (2.55 ns)

 <State 248>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_492', vivado_hls_examples/array_addition.c:7) on array 'a' [3453]  (3.25 ns)
	'add' operation ('add_ln7_492', vivado_hls_examples/array_addition.c:7) [3456]  (2.55 ns)

 <State 249>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_494', vivado_hls_examples/array_addition.c:7) on array 'a' [3467]  (3.25 ns)
	'add' operation ('add_ln7_494', vivado_hls_examples/array_addition.c:7) [3470]  (2.55 ns)

 <State 250>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_496', vivado_hls_examples/array_addition.c:7) on array 'a' [3481]  (3.25 ns)
	'add' operation ('add_ln7_496', vivado_hls_examples/array_addition.c:7) [3484]  (2.55 ns)

 <State 251>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_498', vivado_hls_examples/array_addition.c:7) on array 'a' [3495]  (3.25 ns)
	'add' operation ('add_ln7_498', vivado_hls_examples/array_addition.c:7) [3498]  (2.55 ns)

 <State 252>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_500', vivado_hls_examples/array_addition.c:7) on array 'a' [3509]  (3.25 ns)
	'add' operation ('add_ln7_500', vivado_hls_examples/array_addition.c:7) [3512]  (2.55 ns)

 <State 253>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_502', vivado_hls_examples/array_addition.c:7) on array 'a' [3523]  (3.25 ns)
	'add' operation ('add_ln7_502', vivado_hls_examples/array_addition.c:7) [3526]  (2.55 ns)

 <State 254>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_504', vivado_hls_examples/array_addition.c:7) on array 'a' [3537]  (3.25 ns)
	'add' operation ('add_ln7_504', vivado_hls_examples/array_addition.c:7) [3540]  (2.55 ns)

 <State 255>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_506', vivado_hls_examples/array_addition.c:7) on array 'a' [3551]  (3.25 ns)
	'add' operation ('add_ln7_506', vivado_hls_examples/array_addition.c:7) [3554]  (2.55 ns)

 <State 256>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_508', vivado_hls_examples/array_addition.c:7) on array 'a' [3565]  (3.25 ns)
	'add' operation ('add_ln7_508', vivado_hls_examples/array_addition.c:7) [3568]  (2.55 ns)

 <State 257>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_510', vivado_hls_examples/array_addition.c:7) on array 'a' [3579]  (3.25 ns)
	'add' operation ('add_ln7_510', vivado_hls_examples/array_addition.c:7) [3582]  (2.55 ns)

 <State 258>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_512', vivado_hls_examples/array_addition.c:7) on array 'a' [3593]  (3.25 ns)
	'add' operation ('add_ln7_512', vivado_hls_examples/array_addition.c:7) [3596]  (2.55 ns)

 <State 259>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_514', vivado_hls_examples/array_addition.c:7) on array 'a' [3607]  (3.25 ns)
	'add' operation ('add_ln7_514', vivado_hls_examples/array_addition.c:7) [3610]  (2.55 ns)

 <State 260>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_516', vivado_hls_examples/array_addition.c:7) on array 'a' [3621]  (3.25 ns)
	'add' operation ('add_ln7_516', vivado_hls_examples/array_addition.c:7) [3624]  (2.55 ns)

 <State 261>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_518', vivado_hls_examples/array_addition.c:7) on array 'a' [3635]  (3.25 ns)
	'add' operation ('add_ln7_518', vivado_hls_examples/array_addition.c:7) [3638]  (2.55 ns)

 <State 262>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_520', vivado_hls_examples/array_addition.c:7) on array 'a' [3649]  (3.25 ns)
	'add' operation ('add_ln7_520', vivado_hls_examples/array_addition.c:7) [3652]  (2.55 ns)

 <State 263>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_522', vivado_hls_examples/array_addition.c:7) on array 'a' [3663]  (3.25 ns)
	'add' operation ('add_ln7_522', vivado_hls_examples/array_addition.c:7) [3666]  (2.55 ns)

 <State 264>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_524', vivado_hls_examples/array_addition.c:7) on array 'a' [3677]  (3.25 ns)
	'add' operation ('add_ln7_524', vivado_hls_examples/array_addition.c:7) [3680]  (2.55 ns)

 <State 265>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_526', vivado_hls_examples/array_addition.c:7) on array 'a' [3691]  (3.25 ns)
	'add' operation ('add_ln7_526', vivado_hls_examples/array_addition.c:7) [3694]  (2.55 ns)

 <State 266>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_528', vivado_hls_examples/array_addition.c:7) on array 'a' [3705]  (3.25 ns)
	'add' operation ('add_ln7_528', vivado_hls_examples/array_addition.c:7) [3708]  (2.55 ns)

 <State 267>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_530', vivado_hls_examples/array_addition.c:7) on array 'a' [3719]  (3.25 ns)
	'add' operation ('add_ln7_530', vivado_hls_examples/array_addition.c:7) [3722]  (2.55 ns)

 <State 268>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_532', vivado_hls_examples/array_addition.c:7) on array 'a' [3733]  (3.25 ns)
	'add' operation ('add_ln7_532', vivado_hls_examples/array_addition.c:7) [3736]  (2.55 ns)

 <State 269>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_534', vivado_hls_examples/array_addition.c:7) on array 'a' [3747]  (3.25 ns)
	'add' operation ('add_ln7_534', vivado_hls_examples/array_addition.c:7) [3750]  (2.55 ns)

 <State 270>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_536', vivado_hls_examples/array_addition.c:7) on array 'a' [3761]  (3.25 ns)
	'add' operation ('add_ln7_536', vivado_hls_examples/array_addition.c:7) [3764]  (2.55 ns)

 <State 271>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_538', vivado_hls_examples/array_addition.c:7) on array 'a' [3775]  (3.25 ns)
	'add' operation ('add_ln7_538', vivado_hls_examples/array_addition.c:7) [3778]  (2.55 ns)

 <State 272>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_540', vivado_hls_examples/array_addition.c:7) on array 'a' [3789]  (3.25 ns)
	'add' operation ('add_ln7_540', vivado_hls_examples/array_addition.c:7) [3792]  (2.55 ns)

 <State 273>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_542', vivado_hls_examples/array_addition.c:7) on array 'a' [3803]  (3.25 ns)
	'add' operation ('add_ln7_542', vivado_hls_examples/array_addition.c:7) [3806]  (2.55 ns)

 <State 274>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_544', vivado_hls_examples/array_addition.c:7) on array 'a' [3817]  (3.25 ns)
	'add' operation ('add_ln7_544', vivado_hls_examples/array_addition.c:7) [3820]  (2.55 ns)

 <State 275>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_546', vivado_hls_examples/array_addition.c:7) on array 'a' [3831]  (3.25 ns)
	'add' operation ('add_ln7_546', vivado_hls_examples/array_addition.c:7) [3834]  (2.55 ns)

 <State 276>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_548', vivado_hls_examples/array_addition.c:7) on array 'a' [3845]  (3.25 ns)
	'add' operation ('add_ln7_548', vivado_hls_examples/array_addition.c:7) [3848]  (2.55 ns)

 <State 277>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_550', vivado_hls_examples/array_addition.c:7) on array 'a' [3859]  (3.25 ns)
	'add' operation ('add_ln7_550', vivado_hls_examples/array_addition.c:7) [3862]  (2.55 ns)

 <State 278>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_552', vivado_hls_examples/array_addition.c:7) on array 'a' [3873]  (3.25 ns)
	'add' operation ('add_ln7_552', vivado_hls_examples/array_addition.c:7) [3876]  (2.55 ns)

 <State 279>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_554', vivado_hls_examples/array_addition.c:7) on array 'a' [3887]  (3.25 ns)
	'add' operation ('add_ln7_554', vivado_hls_examples/array_addition.c:7) [3890]  (2.55 ns)

 <State 280>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_556', vivado_hls_examples/array_addition.c:7) on array 'a' [3901]  (3.25 ns)
	'add' operation ('add_ln7_556', vivado_hls_examples/array_addition.c:7) [3904]  (2.55 ns)

 <State 281>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_558', vivado_hls_examples/array_addition.c:7) on array 'a' [3915]  (3.25 ns)
	'add' operation ('add_ln7_558', vivado_hls_examples/array_addition.c:7) [3918]  (2.55 ns)

 <State 282>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_560', vivado_hls_examples/array_addition.c:7) on array 'a' [3929]  (3.25 ns)
	'add' operation ('add_ln7_560', vivado_hls_examples/array_addition.c:7) [3932]  (2.55 ns)

 <State 283>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_562', vivado_hls_examples/array_addition.c:7) on array 'a' [3943]  (3.25 ns)
	'add' operation ('add_ln7_562', vivado_hls_examples/array_addition.c:7) [3946]  (2.55 ns)

 <State 284>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_564', vivado_hls_examples/array_addition.c:7) on array 'a' [3957]  (3.25 ns)
	'add' operation ('add_ln7_564', vivado_hls_examples/array_addition.c:7) [3960]  (2.55 ns)

 <State 285>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_566', vivado_hls_examples/array_addition.c:7) on array 'a' [3971]  (3.25 ns)
	'add' operation ('add_ln7_566', vivado_hls_examples/array_addition.c:7) [3974]  (2.55 ns)

 <State 286>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_568', vivado_hls_examples/array_addition.c:7) on array 'a' [3985]  (3.25 ns)
	'add' operation ('add_ln7_568', vivado_hls_examples/array_addition.c:7) [3988]  (2.55 ns)

 <State 287>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_570', vivado_hls_examples/array_addition.c:7) on array 'a' [3999]  (3.25 ns)
	'add' operation ('add_ln7_570', vivado_hls_examples/array_addition.c:7) [4002]  (2.55 ns)

 <State 288>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_572', vivado_hls_examples/array_addition.c:7) on array 'a' [4013]  (3.25 ns)
	'add' operation ('add_ln7_572', vivado_hls_examples/array_addition.c:7) [4016]  (2.55 ns)

 <State 289>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_574', vivado_hls_examples/array_addition.c:7) on array 'a' [4027]  (3.25 ns)
	'add' operation ('add_ln7_574', vivado_hls_examples/array_addition.c:7) [4030]  (2.55 ns)

 <State 290>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_576', vivado_hls_examples/array_addition.c:7) on array 'a' [4041]  (3.25 ns)
	'add' operation ('add_ln7_576', vivado_hls_examples/array_addition.c:7) [4044]  (2.55 ns)

 <State 291>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_578', vivado_hls_examples/array_addition.c:7) on array 'a' [4055]  (3.25 ns)
	'add' operation ('add_ln7_578', vivado_hls_examples/array_addition.c:7) [4058]  (2.55 ns)

 <State 292>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_580', vivado_hls_examples/array_addition.c:7) on array 'a' [4069]  (3.25 ns)
	'add' operation ('add_ln7_580', vivado_hls_examples/array_addition.c:7) [4072]  (2.55 ns)

 <State 293>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_582', vivado_hls_examples/array_addition.c:7) on array 'a' [4083]  (3.25 ns)
	'add' operation ('add_ln7_582', vivado_hls_examples/array_addition.c:7) [4086]  (2.55 ns)

 <State 294>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_584', vivado_hls_examples/array_addition.c:7) on array 'a' [4097]  (3.25 ns)
	'add' operation ('add_ln7_584', vivado_hls_examples/array_addition.c:7) [4100]  (2.55 ns)

 <State 295>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_586', vivado_hls_examples/array_addition.c:7) on array 'a' [4111]  (3.25 ns)
	'add' operation ('add_ln7_586', vivado_hls_examples/array_addition.c:7) [4114]  (2.55 ns)

 <State 296>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_588', vivado_hls_examples/array_addition.c:7) on array 'a' [4125]  (3.25 ns)
	'add' operation ('add_ln7_588', vivado_hls_examples/array_addition.c:7) [4128]  (2.55 ns)

 <State 297>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_590', vivado_hls_examples/array_addition.c:7) on array 'a' [4139]  (3.25 ns)
	'add' operation ('add_ln7_590', vivado_hls_examples/array_addition.c:7) [4142]  (2.55 ns)

 <State 298>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_592', vivado_hls_examples/array_addition.c:7) on array 'a' [4153]  (3.25 ns)
	'add' operation ('add_ln7_592', vivado_hls_examples/array_addition.c:7) [4156]  (2.55 ns)

 <State 299>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_594', vivado_hls_examples/array_addition.c:7) on array 'a' [4167]  (3.25 ns)
	'add' operation ('add_ln7_594', vivado_hls_examples/array_addition.c:7) [4170]  (2.55 ns)

 <State 300>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_596', vivado_hls_examples/array_addition.c:7) on array 'a' [4181]  (3.25 ns)
	'add' operation ('add_ln7_596', vivado_hls_examples/array_addition.c:7) [4184]  (2.55 ns)

 <State 301>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_598', vivado_hls_examples/array_addition.c:7) on array 'a' [4195]  (3.25 ns)
	'add' operation ('add_ln7_598', vivado_hls_examples/array_addition.c:7) [4198]  (2.55 ns)

 <State 302>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_600', vivado_hls_examples/array_addition.c:7) on array 'a' [4209]  (3.25 ns)
	'add' operation ('add_ln7_600', vivado_hls_examples/array_addition.c:7) [4212]  (2.55 ns)

 <State 303>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_602', vivado_hls_examples/array_addition.c:7) on array 'a' [4223]  (3.25 ns)
	'add' operation ('add_ln7_602', vivado_hls_examples/array_addition.c:7) [4226]  (2.55 ns)

 <State 304>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_604', vivado_hls_examples/array_addition.c:7) on array 'a' [4237]  (3.25 ns)
	'add' operation ('add_ln7_604', vivado_hls_examples/array_addition.c:7) [4240]  (2.55 ns)

 <State 305>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_606', vivado_hls_examples/array_addition.c:7) on array 'a' [4251]  (3.25 ns)
	'add' operation ('add_ln7_606', vivado_hls_examples/array_addition.c:7) [4254]  (2.55 ns)

 <State 306>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_608', vivado_hls_examples/array_addition.c:7) on array 'a' [4265]  (3.25 ns)
	'add' operation ('add_ln7_608', vivado_hls_examples/array_addition.c:7) [4268]  (2.55 ns)

 <State 307>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_610', vivado_hls_examples/array_addition.c:7) on array 'a' [4279]  (3.25 ns)
	'add' operation ('add_ln7_610', vivado_hls_examples/array_addition.c:7) [4282]  (2.55 ns)

 <State 308>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_612', vivado_hls_examples/array_addition.c:7) on array 'a' [4293]  (3.25 ns)
	'add' operation ('add_ln7_612', vivado_hls_examples/array_addition.c:7) [4296]  (2.55 ns)

 <State 309>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_614', vivado_hls_examples/array_addition.c:7) on array 'a' [4307]  (3.25 ns)
	'add' operation ('add_ln7_614', vivado_hls_examples/array_addition.c:7) [4310]  (2.55 ns)

 <State 310>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_616', vivado_hls_examples/array_addition.c:7) on array 'a' [4321]  (3.25 ns)
	'add' operation ('add_ln7_616', vivado_hls_examples/array_addition.c:7) [4324]  (2.55 ns)

 <State 311>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_618', vivado_hls_examples/array_addition.c:7) on array 'a' [4335]  (3.25 ns)
	'add' operation ('add_ln7_618', vivado_hls_examples/array_addition.c:7) [4338]  (2.55 ns)

 <State 312>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_620', vivado_hls_examples/array_addition.c:7) on array 'a' [4349]  (3.25 ns)
	'add' operation ('add_ln7_620', vivado_hls_examples/array_addition.c:7) [4352]  (2.55 ns)

 <State 313>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_622', vivado_hls_examples/array_addition.c:7) on array 'a' [4363]  (3.25 ns)
	'add' operation ('add_ln7_622', vivado_hls_examples/array_addition.c:7) [4366]  (2.55 ns)

 <State 314>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_624', vivado_hls_examples/array_addition.c:7) on array 'a' [4377]  (3.25 ns)
	'add' operation ('add_ln7_624', vivado_hls_examples/array_addition.c:7) [4380]  (2.55 ns)

 <State 315>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_626', vivado_hls_examples/array_addition.c:7) on array 'a' [4391]  (3.25 ns)
	'add' operation ('add_ln7_626', vivado_hls_examples/array_addition.c:7) [4394]  (2.55 ns)

 <State 316>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_628', vivado_hls_examples/array_addition.c:7) on array 'a' [4405]  (3.25 ns)
	'add' operation ('add_ln7_628', vivado_hls_examples/array_addition.c:7) [4408]  (2.55 ns)

 <State 317>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_630', vivado_hls_examples/array_addition.c:7) on array 'a' [4419]  (3.25 ns)
	'add' operation ('add_ln7_630', vivado_hls_examples/array_addition.c:7) [4422]  (2.55 ns)

 <State 318>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_632', vivado_hls_examples/array_addition.c:7) on array 'a' [4433]  (3.25 ns)
	'add' operation ('add_ln7_632', vivado_hls_examples/array_addition.c:7) [4436]  (2.55 ns)

 <State 319>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_634', vivado_hls_examples/array_addition.c:7) on array 'a' [4447]  (3.25 ns)
	'add' operation ('add_ln7_634', vivado_hls_examples/array_addition.c:7) [4450]  (2.55 ns)

 <State 320>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_636', vivado_hls_examples/array_addition.c:7) on array 'a' [4461]  (3.25 ns)
	'add' operation ('add_ln7_636', vivado_hls_examples/array_addition.c:7) [4464]  (2.55 ns)

 <State 321>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_638', vivado_hls_examples/array_addition.c:7) on array 'a' [4475]  (3.25 ns)
	'add' operation ('add_ln7_638', vivado_hls_examples/array_addition.c:7) [4478]  (2.55 ns)

 <State 322>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_640', vivado_hls_examples/array_addition.c:7) on array 'a' [4489]  (3.25 ns)
	'add' operation ('add_ln7_640', vivado_hls_examples/array_addition.c:7) [4492]  (2.55 ns)

 <State 323>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_642', vivado_hls_examples/array_addition.c:7) on array 'a' [4503]  (3.25 ns)
	'add' operation ('add_ln7_642', vivado_hls_examples/array_addition.c:7) [4506]  (2.55 ns)

 <State 324>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_644', vivado_hls_examples/array_addition.c:7) on array 'a' [4517]  (3.25 ns)
	'add' operation ('add_ln7_644', vivado_hls_examples/array_addition.c:7) [4520]  (2.55 ns)

 <State 325>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_646', vivado_hls_examples/array_addition.c:7) on array 'a' [4531]  (3.25 ns)
	'add' operation ('add_ln7_646', vivado_hls_examples/array_addition.c:7) [4534]  (2.55 ns)

 <State 326>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_648', vivado_hls_examples/array_addition.c:7) on array 'a' [4545]  (3.25 ns)
	'add' operation ('add_ln7_648', vivado_hls_examples/array_addition.c:7) [4548]  (2.55 ns)

 <State 327>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_650', vivado_hls_examples/array_addition.c:7) on array 'a' [4559]  (3.25 ns)
	'add' operation ('add_ln7_650', vivado_hls_examples/array_addition.c:7) [4562]  (2.55 ns)

 <State 328>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_652', vivado_hls_examples/array_addition.c:7) on array 'a' [4573]  (3.25 ns)
	'add' operation ('add_ln7_652', vivado_hls_examples/array_addition.c:7) [4576]  (2.55 ns)

 <State 329>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_654', vivado_hls_examples/array_addition.c:7) on array 'a' [4587]  (3.25 ns)
	'add' operation ('add_ln7_654', vivado_hls_examples/array_addition.c:7) [4590]  (2.55 ns)

 <State 330>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_656', vivado_hls_examples/array_addition.c:7) on array 'a' [4601]  (3.25 ns)
	'add' operation ('add_ln7_656', vivado_hls_examples/array_addition.c:7) [4604]  (2.55 ns)

 <State 331>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_658', vivado_hls_examples/array_addition.c:7) on array 'a' [4615]  (3.25 ns)
	'add' operation ('add_ln7_658', vivado_hls_examples/array_addition.c:7) [4618]  (2.55 ns)

 <State 332>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_660', vivado_hls_examples/array_addition.c:7) on array 'a' [4629]  (3.25 ns)
	'add' operation ('add_ln7_660', vivado_hls_examples/array_addition.c:7) [4632]  (2.55 ns)

 <State 333>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_662', vivado_hls_examples/array_addition.c:7) on array 'a' [4643]  (3.25 ns)
	'add' operation ('add_ln7_662', vivado_hls_examples/array_addition.c:7) [4646]  (2.55 ns)

 <State 334>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_664', vivado_hls_examples/array_addition.c:7) on array 'a' [4657]  (3.25 ns)
	'add' operation ('add_ln7_664', vivado_hls_examples/array_addition.c:7) [4660]  (2.55 ns)

 <State 335>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_666', vivado_hls_examples/array_addition.c:7) on array 'a' [4671]  (3.25 ns)
	'add' operation ('add_ln7_666', vivado_hls_examples/array_addition.c:7) [4674]  (2.55 ns)

 <State 336>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_668', vivado_hls_examples/array_addition.c:7) on array 'a' [4685]  (3.25 ns)
	'add' operation ('add_ln7_668', vivado_hls_examples/array_addition.c:7) [4688]  (2.55 ns)

 <State 337>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_670', vivado_hls_examples/array_addition.c:7) on array 'a' [4699]  (3.25 ns)
	'add' operation ('add_ln7_670', vivado_hls_examples/array_addition.c:7) [4702]  (2.55 ns)

 <State 338>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_672', vivado_hls_examples/array_addition.c:7) on array 'a' [4713]  (3.25 ns)
	'add' operation ('add_ln7_672', vivado_hls_examples/array_addition.c:7) [4716]  (2.55 ns)

 <State 339>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_674', vivado_hls_examples/array_addition.c:7) on array 'a' [4727]  (3.25 ns)
	'add' operation ('add_ln7_674', vivado_hls_examples/array_addition.c:7) [4730]  (2.55 ns)

 <State 340>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_676', vivado_hls_examples/array_addition.c:7) on array 'a' [4741]  (3.25 ns)
	'add' operation ('add_ln7_676', vivado_hls_examples/array_addition.c:7) [4744]  (2.55 ns)

 <State 341>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_678', vivado_hls_examples/array_addition.c:7) on array 'a' [4755]  (3.25 ns)
	'add' operation ('add_ln7_678', vivado_hls_examples/array_addition.c:7) [4758]  (2.55 ns)

 <State 342>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_680', vivado_hls_examples/array_addition.c:7) on array 'a' [4769]  (3.25 ns)
	'add' operation ('add_ln7_680', vivado_hls_examples/array_addition.c:7) [4772]  (2.55 ns)

 <State 343>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_682', vivado_hls_examples/array_addition.c:7) on array 'a' [4783]  (3.25 ns)
	'add' operation ('add_ln7_682', vivado_hls_examples/array_addition.c:7) [4786]  (2.55 ns)

 <State 344>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_684', vivado_hls_examples/array_addition.c:7) on array 'a' [4797]  (3.25 ns)
	'add' operation ('add_ln7_684', vivado_hls_examples/array_addition.c:7) [4800]  (2.55 ns)

 <State 345>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_686', vivado_hls_examples/array_addition.c:7) on array 'a' [4811]  (3.25 ns)
	'add' operation ('add_ln7_686', vivado_hls_examples/array_addition.c:7) [4814]  (2.55 ns)

 <State 346>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_688', vivado_hls_examples/array_addition.c:7) on array 'a' [4825]  (3.25 ns)
	'add' operation ('add_ln7_688', vivado_hls_examples/array_addition.c:7) [4828]  (2.55 ns)

 <State 347>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_690', vivado_hls_examples/array_addition.c:7) on array 'a' [4839]  (3.25 ns)
	'add' operation ('add_ln7_690', vivado_hls_examples/array_addition.c:7) [4842]  (2.55 ns)

 <State 348>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_692', vivado_hls_examples/array_addition.c:7) on array 'a' [4853]  (3.25 ns)
	'add' operation ('add_ln7_692', vivado_hls_examples/array_addition.c:7) [4856]  (2.55 ns)

 <State 349>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_694', vivado_hls_examples/array_addition.c:7) on array 'a' [4867]  (3.25 ns)
	'add' operation ('add_ln7_694', vivado_hls_examples/array_addition.c:7) [4870]  (2.55 ns)

 <State 350>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_696', vivado_hls_examples/array_addition.c:7) on array 'a' [4881]  (3.25 ns)
	'add' operation ('add_ln7_696', vivado_hls_examples/array_addition.c:7) [4884]  (2.55 ns)

 <State 351>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_698', vivado_hls_examples/array_addition.c:7) on array 'a' [4895]  (3.25 ns)
	'add' operation ('add_ln7_698', vivado_hls_examples/array_addition.c:7) [4898]  (2.55 ns)

 <State 352>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_700', vivado_hls_examples/array_addition.c:7) on array 'a' [4909]  (3.25 ns)
	'add' operation ('add_ln7_700', vivado_hls_examples/array_addition.c:7) [4912]  (2.55 ns)

 <State 353>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_702', vivado_hls_examples/array_addition.c:7) on array 'a' [4923]  (3.25 ns)
	'add' operation ('add_ln7_702', vivado_hls_examples/array_addition.c:7) [4926]  (2.55 ns)

 <State 354>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_704', vivado_hls_examples/array_addition.c:7) on array 'a' [4937]  (3.25 ns)
	'add' operation ('add_ln7_704', vivado_hls_examples/array_addition.c:7) [4940]  (2.55 ns)

 <State 355>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_706', vivado_hls_examples/array_addition.c:7) on array 'a' [4951]  (3.25 ns)
	'add' operation ('add_ln7_706', vivado_hls_examples/array_addition.c:7) [4954]  (2.55 ns)

 <State 356>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_708', vivado_hls_examples/array_addition.c:7) on array 'a' [4965]  (3.25 ns)
	'add' operation ('add_ln7_708', vivado_hls_examples/array_addition.c:7) [4968]  (2.55 ns)

 <State 357>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_710', vivado_hls_examples/array_addition.c:7) on array 'a' [4979]  (3.25 ns)
	'add' operation ('add_ln7_710', vivado_hls_examples/array_addition.c:7) [4982]  (2.55 ns)

 <State 358>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_712', vivado_hls_examples/array_addition.c:7) on array 'a' [4993]  (3.25 ns)
	'add' operation ('add_ln7_712', vivado_hls_examples/array_addition.c:7) [4996]  (2.55 ns)

 <State 359>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_714', vivado_hls_examples/array_addition.c:7) on array 'a' [5007]  (3.25 ns)
	'add' operation ('add_ln7_714', vivado_hls_examples/array_addition.c:7) [5010]  (2.55 ns)

 <State 360>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_716', vivado_hls_examples/array_addition.c:7) on array 'a' [5021]  (3.25 ns)
	'add' operation ('add_ln7_716', vivado_hls_examples/array_addition.c:7) [5024]  (2.55 ns)

 <State 361>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_718', vivado_hls_examples/array_addition.c:7) on array 'a' [5035]  (3.25 ns)
	'add' operation ('add_ln7_718', vivado_hls_examples/array_addition.c:7) [5038]  (2.55 ns)

 <State 362>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_720', vivado_hls_examples/array_addition.c:7) on array 'a' [5049]  (3.25 ns)
	'add' operation ('add_ln7_720', vivado_hls_examples/array_addition.c:7) [5052]  (2.55 ns)

 <State 363>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_722', vivado_hls_examples/array_addition.c:7) on array 'a' [5063]  (3.25 ns)
	'add' operation ('add_ln7_722', vivado_hls_examples/array_addition.c:7) [5066]  (2.55 ns)

 <State 364>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_724', vivado_hls_examples/array_addition.c:7) on array 'a' [5077]  (3.25 ns)
	'add' operation ('add_ln7_724', vivado_hls_examples/array_addition.c:7) [5080]  (2.55 ns)

 <State 365>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_726', vivado_hls_examples/array_addition.c:7) on array 'a' [5091]  (3.25 ns)
	'add' operation ('add_ln7_726', vivado_hls_examples/array_addition.c:7) [5094]  (2.55 ns)

 <State 366>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_728', vivado_hls_examples/array_addition.c:7) on array 'a' [5105]  (3.25 ns)
	'add' operation ('add_ln7_728', vivado_hls_examples/array_addition.c:7) [5108]  (2.55 ns)

 <State 367>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_730', vivado_hls_examples/array_addition.c:7) on array 'a' [5119]  (3.25 ns)
	'add' operation ('add_ln7_730', vivado_hls_examples/array_addition.c:7) [5122]  (2.55 ns)

 <State 368>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_732', vivado_hls_examples/array_addition.c:7) on array 'a' [5133]  (3.25 ns)
	'add' operation ('add_ln7_732', vivado_hls_examples/array_addition.c:7) [5136]  (2.55 ns)

 <State 369>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_734', vivado_hls_examples/array_addition.c:7) on array 'a' [5147]  (3.25 ns)
	'add' operation ('add_ln7_734', vivado_hls_examples/array_addition.c:7) [5150]  (2.55 ns)

 <State 370>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_736', vivado_hls_examples/array_addition.c:7) on array 'a' [5161]  (3.25 ns)
	'add' operation ('add_ln7_736', vivado_hls_examples/array_addition.c:7) [5164]  (2.55 ns)

 <State 371>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_738', vivado_hls_examples/array_addition.c:7) on array 'a' [5175]  (3.25 ns)
	'add' operation ('add_ln7_738', vivado_hls_examples/array_addition.c:7) [5178]  (2.55 ns)

 <State 372>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_740', vivado_hls_examples/array_addition.c:7) on array 'a' [5189]  (3.25 ns)
	'add' operation ('add_ln7_740', vivado_hls_examples/array_addition.c:7) [5192]  (2.55 ns)

 <State 373>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_742', vivado_hls_examples/array_addition.c:7) on array 'a' [5203]  (3.25 ns)
	'add' operation ('add_ln7_742', vivado_hls_examples/array_addition.c:7) [5206]  (2.55 ns)

 <State 374>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_744', vivado_hls_examples/array_addition.c:7) on array 'a' [5217]  (3.25 ns)
	'add' operation ('add_ln7_744', vivado_hls_examples/array_addition.c:7) [5220]  (2.55 ns)

 <State 375>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_746', vivado_hls_examples/array_addition.c:7) on array 'a' [5231]  (3.25 ns)
	'add' operation ('add_ln7_746', vivado_hls_examples/array_addition.c:7) [5234]  (2.55 ns)

 <State 376>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_748', vivado_hls_examples/array_addition.c:7) on array 'a' [5245]  (3.25 ns)
	'add' operation ('add_ln7_748', vivado_hls_examples/array_addition.c:7) [5248]  (2.55 ns)

 <State 377>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_750', vivado_hls_examples/array_addition.c:7) on array 'a' [5259]  (3.25 ns)
	'add' operation ('add_ln7_750', vivado_hls_examples/array_addition.c:7) [5262]  (2.55 ns)

 <State 378>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_752', vivado_hls_examples/array_addition.c:7) on array 'a' [5273]  (3.25 ns)
	'add' operation ('add_ln7_752', vivado_hls_examples/array_addition.c:7) [5276]  (2.55 ns)

 <State 379>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_754', vivado_hls_examples/array_addition.c:7) on array 'a' [5287]  (3.25 ns)
	'add' operation ('add_ln7_754', vivado_hls_examples/array_addition.c:7) [5290]  (2.55 ns)

 <State 380>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_756', vivado_hls_examples/array_addition.c:7) on array 'a' [5301]  (3.25 ns)
	'add' operation ('add_ln7_756', vivado_hls_examples/array_addition.c:7) [5304]  (2.55 ns)

 <State 381>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_758', vivado_hls_examples/array_addition.c:7) on array 'a' [5315]  (3.25 ns)
	'add' operation ('add_ln7_758', vivado_hls_examples/array_addition.c:7) [5318]  (2.55 ns)

 <State 382>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_760', vivado_hls_examples/array_addition.c:7) on array 'a' [5329]  (3.25 ns)
	'add' operation ('add_ln7_760', vivado_hls_examples/array_addition.c:7) [5332]  (2.55 ns)

 <State 383>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_762', vivado_hls_examples/array_addition.c:7) on array 'a' [5343]  (3.25 ns)
	'add' operation ('add_ln7_762', vivado_hls_examples/array_addition.c:7) [5346]  (2.55 ns)

 <State 384>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_764', vivado_hls_examples/array_addition.c:7) on array 'a' [5357]  (3.25 ns)
	'add' operation ('add_ln7_764', vivado_hls_examples/array_addition.c:7) [5360]  (2.55 ns)

 <State 385>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_766', vivado_hls_examples/array_addition.c:7) on array 'a' [5371]  (3.25 ns)
	'add' operation ('add_ln7_766', vivado_hls_examples/array_addition.c:7) [5374]  (2.55 ns)

 <State 386>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_768', vivado_hls_examples/array_addition.c:7) on array 'a' [5385]  (3.25 ns)
	'add' operation ('add_ln7_768', vivado_hls_examples/array_addition.c:7) [5388]  (2.55 ns)

 <State 387>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_770', vivado_hls_examples/array_addition.c:7) on array 'a' [5399]  (3.25 ns)
	'add' operation ('add_ln7_770', vivado_hls_examples/array_addition.c:7) [5402]  (2.55 ns)

 <State 388>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_772', vivado_hls_examples/array_addition.c:7) on array 'a' [5413]  (3.25 ns)
	'add' operation ('add_ln7_772', vivado_hls_examples/array_addition.c:7) [5416]  (2.55 ns)

 <State 389>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_774', vivado_hls_examples/array_addition.c:7) on array 'a' [5427]  (3.25 ns)
	'add' operation ('add_ln7_774', vivado_hls_examples/array_addition.c:7) [5430]  (2.55 ns)

 <State 390>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_776', vivado_hls_examples/array_addition.c:7) on array 'a' [5441]  (3.25 ns)
	'add' operation ('add_ln7_776', vivado_hls_examples/array_addition.c:7) [5444]  (2.55 ns)

 <State 391>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_778', vivado_hls_examples/array_addition.c:7) on array 'a' [5455]  (3.25 ns)
	'add' operation ('add_ln7_778', vivado_hls_examples/array_addition.c:7) [5458]  (2.55 ns)

 <State 392>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_780', vivado_hls_examples/array_addition.c:7) on array 'a' [5469]  (3.25 ns)
	'add' operation ('add_ln7_780', vivado_hls_examples/array_addition.c:7) [5472]  (2.55 ns)

 <State 393>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_782', vivado_hls_examples/array_addition.c:7) on array 'a' [5483]  (3.25 ns)
	'add' operation ('add_ln7_782', vivado_hls_examples/array_addition.c:7) [5486]  (2.55 ns)

 <State 394>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_784', vivado_hls_examples/array_addition.c:7) on array 'a' [5497]  (3.25 ns)
	'add' operation ('add_ln7_784', vivado_hls_examples/array_addition.c:7) [5500]  (2.55 ns)

 <State 395>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_786', vivado_hls_examples/array_addition.c:7) on array 'a' [5511]  (3.25 ns)
	'add' operation ('add_ln7_786', vivado_hls_examples/array_addition.c:7) [5514]  (2.55 ns)

 <State 396>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_788', vivado_hls_examples/array_addition.c:7) on array 'a' [5525]  (3.25 ns)
	'add' operation ('add_ln7_788', vivado_hls_examples/array_addition.c:7) [5528]  (2.55 ns)

 <State 397>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_790', vivado_hls_examples/array_addition.c:7) on array 'a' [5539]  (3.25 ns)
	'add' operation ('add_ln7_790', vivado_hls_examples/array_addition.c:7) [5542]  (2.55 ns)

 <State 398>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_792', vivado_hls_examples/array_addition.c:7) on array 'a' [5553]  (3.25 ns)
	'add' operation ('add_ln7_792', vivado_hls_examples/array_addition.c:7) [5556]  (2.55 ns)

 <State 399>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_794', vivado_hls_examples/array_addition.c:7) on array 'a' [5567]  (3.25 ns)
	'add' operation ('add_ln7_794', vivado_hls_examples/array_addition.c:7) [5570]  (2.55 ns)

 <State 400>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_796', vivado_hls_examples/array_addition.c:7) on array 'a' [5581]  (3.25 ns)
	'add' operation ('add_ln7_796', vivado_hls_examples/array_addition.c:7) [5584]  (2.55 ns)

 <State 401>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_798', vivado_hls_examples/array_addition.c:7) on array 'a' [5595]  (3.25 ns)
	'add' operation ('add_ln7_798', vivado_hls_examples/array_addition.c:7) [5598]  (2.55 ns)

 <State 402>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_800', vivado_hls_examples/array_addition.c:7) on array 'a' [5609]  (3.25 ns)
	'add' operation ('add_ln7_800', vivado_hls_examples/array_addition.c:7) [5612]  (2.55 ns)

 <State 403>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_802', vivado_hls_examples/array_addition.c:7) on array 'a' [5623]  (3.25 ns)
	'add' operation ('add_ln7_802', vivado_hls_examples/array_addition.c:7) [5626]  (2.55 ns)

 <State 404>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_804', vivado_hls_examples/array_addition.c:7) on array 'a' [5637]  (3.25 ns)
	'add' operation ('add_ln7_804', vivado_hls_examples/array_addition.c:7) [5640]  (2.55 ns)

 <State 405>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_806', vivado_hls_examples/array_addition.c:7) on array 'a' [5651]  (3.25 ns)
	'add' operation ('add_ln7_806', vivado_hls_examples/array_addition.c:7) [5654]  (2.55 ns)

 <State 406>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_808', vivado_hls_examples/array_addition.c:7) on array 'a' [5665]  (3.25 ns)
	'add' operation ('add_ln7_808', vivado_hls_examples/array_addition.c:7) [5668]  (2.55 ns)

 <State 407>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_810', vivado_hls_examples/array_addition.c:7) on array 'a' [5679]  (3.25 ns)
	'add' operation ('add_ln7_810', vivado_hls_examples/array_addition.c:7) [5682]  (2.55 ns)

 <State 408>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_812', vivado_hls_examples/array_addition.c:7) on array 'a' [5693]  (3.25 ns)
	'add' operation ('add_ln7_812', vivado_hls_examples/array_addition.c:7) [5696]  (2.55 ns)

 <State 409>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_814', vivado_hls_examples/array_addition.c:7) on array 'a' [5707]  (3.25 ns)
	'add' operation ('add_ln7_814', vivado_hls_examples/array_addition.c:7) [5710]  (2.55 ns)

 <State 410>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_816', vivado_hls_examples/array_addition.c:7) on array 'a' [5721]  (3.25 ns)
	'add' operation ('add_ln7_816', vivado_hls_examples/array_addition.c:7) [5724]  (2.55 ns)

 <State 411>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_818', vivado_hls_examples/array_addition.c:7) on array 'a' [5735]  (3.25 ns)
	'add' operation ('add_ln7_818', vivado_hls_examples/array_addition.c:7) [5738]  (2.55 ns)

 <State 412>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_820', vivado_hls_examples/array_addition.c:7) on array 'a' [5749]  (3.25 ns)
	'add' operation ('add_ln7_820', vivado_hls_examples/array_addition.c:7) [5752]  (2.55 ns)

 <State 413>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_822', vivado_hls_examples/array_addition.c:7) on array 'a' [5763]  (3.25 ns)
	'add' operation ('add_ln7_822', vivado_hls_examples/array_addition.c:7) [5766]  (2.55 ns)

 <State 414>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_824', vivado_hls_examples/array_addition.c:7) on array 'a' [5777]  (3.25 ns)
	'add' operation ('add_ln7_824', vivado_hls_examples/array_addition.c:7) [5780]  (2.55 ns)

 <State 415>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_826', vivado_hls_examples/array_addition.c:7) on array 'a' [5791]  (3.25 ns)
	'add' operation ('add_ln7_826', vivado_hls_examples/array_addition.c:7) [5794]  (2.55 ns)

 <State 416>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_828', vivado_hls_examples/array_addition.c:7) on array 'a' [5805]  (3.25 ns)
	'add' operation ('add_ln7_828', vivado_hls_examples/array_addition.c:7) [5808]  (2.55 ns)

 <State 417>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_830', vivado_hls_examples/array_addition.c:7) on array 'a' [5819]  (3.25 ns)
	'add' operation ('add_ln7_830', vivado_hls_examples/array_addition.c:7) [5822]  (2.55 ns)

 <State 418>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_832', vivado_hls_examples/array_addition.c:7) on array 'a' [5833]  (3.25 ns)
	'add' operation ('add_ln7_832', vivado_hls_examples/array_addition.c:7) [5836]  (2.55 ns)

 <State 419>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_834', vivado_hls_examples/array_addition.c:7) on array 'a' [5847]  (3.25 ns)
	'add' operation ('add_ln7_834', vivado_hls_examples/array_addition.c:7) [5850]  (2.55 ns)

 <State 420>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_836', vivado_hls_examples/array_addition.c:7) on array 'a' [5861]  (3.25 ns)
	'add' operation ('add_ln7_836', vivado_hls_examples/array_addition.c:7) [5864]  (2.55 ns)

 <State 421>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_838', vivado_hls_examples/array_addition.c:7) on array 'a' [5875]  (3.25 ns)
	'add' operation ('add_ln7_838', vivado_hls_examples/array_addition.c:7) [5878]  (2.55 ns)

 <State 422>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_840', vivado_hls_examples/array_addition.c:7) on array 'a' [5889]  (3.25 ns)
	'add' operation ('add_ln7_840', vivado_hls_examples/array_addition.c:7) [5892]  (2.55 ns)

 <State 423>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_842', vivado_hls_examples/array_addition.c:7) on array 'a' [5903]  (3.25 ns)
	'add' operation ('add_ln7_842', vivado_hls_examples/array_addition.c:7) [5906]  (2.55 ns)

 <State 424>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_844', vivado_hls_examples/array_addition.c:7) on array 'a' [5917]  (3.25 ns)
	'add' operation ('add_ln7_844', vivado_hls_examples/array_addition.c:7) [5920]  (2.55 ns)

 <State 425>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_846', vivado_hls_examples/array_addition.c:7) on array 'a' [5931]  (3.25 ns)
	'add' operation ('add_ln7_846', vivado_hls_examples/array_addition.c:7) [5934]  (2.55 ns)

 <State 426>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_848', vivado_hls_examples/array_addition.c:7) on array 'a' [5945]  (3.25 ns)
	'add' operation ('add_ln7_848', vivado_hls_examples/array_addition.c:7) [5948]  (2.55 ns)

 <State 427>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_850', vivado_hls_examples/array_addition.c:7) on array 'a' [5959]  (3.25 ns)
	'add' operation ('add_ln7_850', vivado_hls_examples/array_addition.c:7) [5962]  (2.55 ns)

 <State 428>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_852', vivado_hls_examples/array_addition.c:7) on array 'a' [5973]  (3.25 ns)
	'add' operation ('add_ln7_852', vivado_hls_examples/array_addition.c:7) [5976]  (2.55 ns)

 <State 429>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_854', vivado_hls_examples/array_addition.c:7) on array 'a' [5987]  (3.25 ns)
	'add' operation ('add_ln7_854', vivado_hls_examples/array_addition.c:7) [5990]  (2.55 ns)

 <State 430>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_856', vivado_hls_examples/array_addition.c:7) on array 'a' [6001]  (3.25 ns)
	'add' operation ('add_ln7_856', vivado_hls_examples/array_addition.c:7) [6004]  (2.55 ns)

 <State 431>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_858', vivado_hls_examples/array_addition.c:7) on array 'a' [6015]  (3.25 ns)
	'add' operation ('add_ln7_858', vivado_hls_examples/array_addition.c:7) [6018]  (2.55 ns)

 <State 432>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_860', vivado_hls_examples/array_addition.c:7) on array 'a' [6029]  (3.25 ns)
	'add' operation ('add_ln7_860', vivado_hls_examples/array_addition.c:7) [6032]  (2.55 ns)

 <State 433>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_862', vivado_hls_examples/array_addition.c:7) on array 'a' [6043]  (3.25 ns)
	'add' operation ('add_ln7_862', vivado_hls_examples/array_addition.c:7) [6046]  (2.55 ns)

 <State 434>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_864', vivado_hls_examples/array_addition.c:7) on array 'a' [6057]  (3.25 ns)
	'add' operation ('add_ln7_864', vivado_hls_examples/array_addition.c:7) [6060]  (2.55 ns)

 <State 435>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_866', vivado_hls_examples/array_addition.c:7) on array 'a' [6071]  (3.25 ns)
	'add' operation ('add_ln7_866', vivado_hls_examples/array_addition.c:7) [6074]  (2.55 ns)

 <State 436>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_868', vivado_hls_examples/array_addition.c:7) on array 'a' [6085]  (3.25 ns)
	'add' operation ('add_ln7_868', vivado_hls_examples/array_addition.c:7) [6088]  (2.55 ns)

 <State 437>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_870', vivado_hls_examples/array_addition.c:7) on array 'a' [6099]  (3.25 ns)
	'add' operation ('add_ln7_870', vivado_hls_examples/array_addition.c:7) [6102]  (2.55 ns)

 <State 438>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_872', vivado_hls_examples/array_addition.c:7) on array 'a' [6113]  (3.25 ns)
	'add' operation ('add_ln7_872', vivado_hls_examples/array_addition.c:7) [6116]  (2.55 ns)

 <State 439>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_874', vivado_hls_examples/array_addition.c:7) on array 'a' [6127]  (3.25 ns)
	'add' operation ('add_ln7_874', vivado_hls_examples/array_addition.c:7) [6130]  (2.55 ns)

 <State 440>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_876', vivado_hls_examples/array_addition.c:7) on array 'a' [6141]  (3.25 ns)
	'add' operation ('add_ln7_876', vivado_hls_examples/array_addition.c:7) [6144]  (2.55 ns)

 <State 441>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_878', vivado_hls_examples/array_addition.c:7) on array 'a' [6155]  (3.25 ns)
	'add' operation ('add_ln7_878', vivado_hls_examples/array_addition.c:7) [6158]  (2.55 ns)

 <State 442>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_880', vivado_hls_examples/array_addition.c:7) on array 'a' [6169]  (3.25 ns)
	'add' operation ('add_ln7_880', vivado_hls_examples/array_addition.c:7) [6172]  (2.55 ns)

 <State 443>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_882', vivado_hls_examples/array_addition.c:7) on array 'a' [6183]  (3.25 ns)
	'add' operation ('add_ln7_882', vivado_hls_examples/array_addition.c:7) [6186]  (2.55 ns)

 <State 444>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_884', vivado_hls_examples/array_addition.c:7) on array 'a' [6197]  (3.25 ns)
	'add' operation ('add_ln7_884', vivado_hls_examples/array_addition.c:7) [6200]  (2.55 ns)

 <State 445>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_886', vivado_hls_examples/array_addition.c:7) on array 'a' [6211]  (3.25 ns)
	'add' operation ('add_ln7_886', vivado_hls_examples/array_addition.c:7) [6214]  (2.55 ns)

 <State 446>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_888', vivado_hls_examples/array_addition.c:7) on array 'a' [6225]  (3.25 ns)
	'add' operation ('add_ln7_888', vivado_hls_examples/array_addition.c:7) [6228]  (2.55 ns)

 <State 447>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_890', vivado_hls_examples/array_addition.c:7) on array 'a' [6239]  (3.25 ns)
	'add' operation ('add_ln7_890', vivado_hls_examples/array_addition.c:7) [6242]  (2.55 ns)

 <State 448>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_892', vivado_hls_examples/array_addition.c:7) on array 'a' [6253]  (3.25 ns)
	'add' operation ('add_ln7_892', vivado_hls_examples/array_addition.c:7) [6256]  (2.55 ns)

 <State 449>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_894', vivado_hls_examples/array_addition.c:7) on array 'a' [6267]  (3.25 ns)
	'add' operation ('add_ln7_894', vivado_hls_examples/array_addition.c:7) [6270]  (2.55 ns)

 <State 450>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_896', vivado_hls_examples/array_addition.c:7) on array 'a' [6281]  (3.25 ns)
	'add' operation ('add_ln7_896', vivado_hls_examples/array_addition.c:7) [6284]  (2.55 ns)

 <State 451>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_898', vivado_hls_examples/array_addition.c:7) on array 'a' [6295]  (3.25 ns)
	'add' operation ('add_ln7_898', vivado_hls_examples/array_addition.c:7) [6298]  (2.55 ns)

 <State 452>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_900', vivado_hls_examples/array_addition.c:7) on array 'a' [6309]  (3.25 ns)
	'add' operation ('add_ln7_900', vivado_hls_examples/array_addition.c:7) [6312]  (2.55 ns)

 <State 453>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_902', vivado_hls_examples/array_addition.c:7) on array 'a' [6323]  (3.25 ns)
	'add' operation ('add_ln7_902', vivado_hls_examples/array_addition.c:7) [6326]  (2.55 ns)

 <State 454>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_904', vivado_hls_examples/array_addition.c:7) on array 'a' [6337]  (3.25 ns)
	'add' operation ('add_ln7_904', vivado_hls_examples/array_addition.c:7) [6340]  (2.55 ns)

 <State 455>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_906', vivado_hls_examples/array_addition.c:7) on array 'a' [6351]  (3.25 ns)
	'add' operation ('add_ln7_906', vivado_hls_examples/array_addition.c:7) [6354]  (2.55 ns)

 <State 456>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_908', vivado_hls_examples/array_addition.c:7) on array 'a' [6365]  (3.25 ns)
	'add' operation ('add_ln7_908', vivado_hls_examples/array_addition.c:7) [6368]  (2.55 ns)

 <State 457>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_910', vivado_hls_examples/array_addition.c:7) on array 'a' [6379]  (3.25 ns)
	'add' operation ('add_ln7_910', vivado_hls_examples/array_addition.c:7) [6382]  (2.55 ns)

 <State 458>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_912', vivado_hls_examples/array_addition.c:7) on array 'a' [6393]  (3.25 ns)
	'add' operation ('add_ln7_912', vivado_hls_examples/array_addition.c:7) [6396]  (2.55 ns)

 <State 459>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_914', vivado_hls_examples/array_addition.c:7) on array 'a' [6407]  (3.25 ns)
	'add' operation ('add_ln7_914', vivado_hls_examples/array_addition.c:7) [6410]  (2.55 ns)

 <State 460>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_916', vivado_hls_examples/array_addition.c:7) on array 'a' [6421]  (3.25 ns)
	'add' operation ('add_ln7_916', vivado_hls_examples/array_addition.c:7) [6424]  (2.55 ns)

 <State 461>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_918', vivado_hls_examples/array_addition.c:7) on array 'a' [6435]  (3.25 ns)
	'add' operation ('add_ln7_918', vivado_hls_examples/array_addition.c:7) [6438]  (2.55 ns)

 <State 462>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_920', vivado_hls_examples/array_addition.c:7) on array 'a' [6449]  (3.25 ns)
	'add' operation ('add_ln7_920', vivado_hls_examples/array_addition.c:7) [6452]  (2.55 ns)

 <State 463>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_922', vivado_hls_examples/array_addition.c:7) on array 'a' [6463]  (3.25 ns)
	'add' operation ('add_ln7_922', vivado_hls_examples/array_addition.c:7) [6466]  (2.55 ns)

 <State 464>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_924', vivado_hls_examples/array_addition.c:7) on array 'a' [6477]  (3.25 ns)
	'add' operation ('add_ln7_924', vivado_hls_examples/array_addition.c:7) [6480]  (2.55 ns)

 <State 465>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_926', vivado_hls_examples/array_addition.c:7) on array 'a' [6491]  (3.25 ns)
	'add' operation ('add_ln7_926', vivado_hls_examples/array_addition.c:7) [6494]  (2.55 ns)

 <State 466>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_928', vivado_hls_examples/array_addition.c:7) on array 'a' [6505]  (3.25 ns)
	'add' operation ('add_ln7_928', vivado_hls_examples/array_addition.c:7) [6508]  (2.55 ns)

 <State 467>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_930', vivado_hls_examples/array_addition.c:7) on array 'a' [6519]  (3.25 ns)
	'add' operation ('add_ln7_930', vivado_hls_examples/array_addition.c:7) [6522]  (2.55 ns)

 <State 468>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_932', vivado_hls_examples/array_addition.c:7) on array 'a' [6533]  (3.25 ns)
	'add' operation ('add_ln7_932', vivado_hls_examples/array_addition.c:7) [6536]  (2.55 ns)

 <State 469>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_934', vivado_hls_examples/array_addition.c:7) on array 'a' [6547]  (3.25 ns)
	'add' operation ('add_ln7_934', vivado_hls_examples/array_addition.c:7) [6550]  (2.55 ns)

 <State 470>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_936', vivado_hls_examples/array_addition.c:7) on array 'a' [6561]  (3.25 ns)
	'add' operation ('add_ln7_936', vivado_hls_examples/array_addition.c:7) [6564]  (2.55 ns)

 <State 471>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_938', vivado_hls_examples/array_addition.c:7) on array 'a' [6575]  (3.25 ns)
	'add' operation ('add_ln7_938', vivado_hls_examples/array_addition.c:7) [6578]  (2.55 ns)

 <State 472>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_940', vivado_hls_examples/array_addition.c:7) on array 'a' [6589]  (3.25 ns)
	'add' operation ('add_ln7_940', vivado_hls_examples/array_addition.c:7) [6592]  (2.55 ns)

 <State 473>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_942', vivado_hls_examples/array_addition.c:7) on array 'a' [6603]  (3.25 ns)
	'add' operation ('add_ln7_942', vivado_hls_examples/array_addition.c:7) [6606]  (2.55 ns)

 <State 474>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_944', vivado_hls_examples/array_addition.c:7) on array 'a' [6617]  (3.25 ns)
	'add' operation ('add_ln7_944', vivado_hls_examples/array_addition.c:7) [6620]  (2.55 ns)

 <State 475>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_946', vivado_hls_examples/array_addition.c:7) on array 'a' [6631]  (3.25 ns)
	'add' operation ('add_ln7_946', vivado_hls_examples/array_addition.c:7) [6634]  (2.55 ns)

 <State 476>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_948', vivado_hls_examples/array_addition.c:7) on array 'a' [6645]  (3.25 ns)
	'add' operation ('add_ln7_948', vivado_hls_examples/array_addition.c:7) [6648]  (2.55 ns)

 <State 477>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_950', vivado_hls_examples/array_addition.c:7) on array 'a' [6659]  (3.25 ns)
	'add' operation ('add_ln7_950', vivado_hls_examples/array_addition.c:7) [6662]  (2.55 ns)

 <State 478>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_952', vivado_hls_examples/array_addition.c:7) on array 'a' [6673]  (3.25 ns)
	'add' operation ('add_ln7_952', vivado_hls_examples/array_addition.c:7) [6676]  (2.55 ns)

 <State 479>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_954', vivado_hls_examples/array_addition.c:7) on array 'a' [6687]  (3.25 ns)
	'add' operation ('add_ln7_954', vivado_hls_examples/array_addition.c:7) [6690]  (2.55 ns)

 <State 480>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_956', vivado_hls_examples/array_addition.c:7) on array 'a' [6701]  (3.25 ns)
	'add' operation ('add_ln7_956', vivado_hls_examples/array_addition.c:7) [6704]  (2.55 ns)

 <State 481>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_958', vivado_hls_examples/array_addition.c:7) on array 'a' [6715]  (3.25 ns)
	'add' operation ('add_ln7_958', vivado_hls_examples/array_addition.c:7) [6718]  (2.55 ns)

 <State 482>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_960', vivado_hls_examples/array_addition.c:7) on array 'a' [6729]  (3.25 ns)
	'add' operation ('add_ln7_960', vivado_hls_examples/array_addition.c:7) [6732]  (2.55 ns)

 <State 483>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_962', vivado_hls_examples/array_addition.c:7) on array 'a' [6743]  (3.25 ns)
	'add' operation ('add_ln7_962', vivado_hls_examples/array_addition.c:7) [6746]  (2.55 ns)

 <State 484>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_964', vivado_hls_examples/array_addition.c:7) on array 'a' [6757]  (3.25 ns)
	'add' operation ('add_ln7_964', vivado_hls_examples/array_addition.c:7) [6760]  (2.55 ns)

 <State 485>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_966', vivado_hls_examples/array_addition.c:7) on array 'a' [6771]  (3.25 ns)
	'add' operation ('add_ln7_966', vivado_hls_examples/array_addition.c:7) [6774]  (2.55 ns)

 <State 486>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_968', vivado_hls_examples/array_addition.c:7) on array 'a' [6785]  (3.25 ns)
	'add' operation ('add_ln7_968', vivado_hls_examples/array_addition.c:7) [6788]  (2.55 ns)

 <State 487>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_970', vivado_hls_examples/array_addition.c:7) on array 'a' [6799]  (3.25 ns)
	'add' operation ('add_ln7_970', vivado_hls_examples/array_addition.c:7) [6802]  (2.55 ns)

 <State 488>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_972', vivado_hls_examples/array_addition.c:7) on array 'a' [6813]  (3.25 ns)
	'add' operation ('add_ln7_972', vivado_hls_examples/array_addition.c:7) [6816]  (2.55 ns)

 <State 489>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_974', vivado_hls_examples/array_addition.c:7) on array 'a' [6827]  (3.25 ns)
	'add' operation ('add_ln7_974', vivado_hls_examples/array_addition.c:7) [6830]  (2.55 ns)

 <State 490>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_976', vivado_hls_examples/array_addition.c:7) on array 'a' [6841]  (3.25 ns)
	'add' operation ('add_ln7_976', vivado_hls_examples/array_addition.c:7) [6844]  (2.55 ns)

 <State 491>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_978', vivado_hls_examples/array_addition.c:7) on array 'a' [6855]  (3.25 ns)
	'add' operation ('add_ln7_978', vivado_hls_examples/array_addition.c:7) [6858]  (2.55 ns)

 <State 492>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_980', vivado_hls_examples/array_addition.c:7) on array 'a' [6869]  (3.25 ns)
	'add' operation ('add_ln7_980', vivado_hls_examples/array_addition.c:7) [6872]  (2.55 ns)

 <State 493>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_982', vivado_hls_examples/array_addition.c:7) on array 'a' [6883]  (3.25 ns)
	'add' operation ('add_ln7_982', vivado_hls_examples/array_addition.c:7) [6886]  (2.55 ns)

 <State 494>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_984', vivado_hls_examples/array_addition.c:7) on array 'a' [6897]  (3.25 ns)
	'add' operation ('add_ln7_984', vivado_hls_examples/array_addition.c:7) [6900]  (2.55 ns)

 <State 495>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_986', vivado_hls_examples/array_addition.c:7) on array 'a' [6911]  (3.25 ns)
	'add' operation ('add_ln7_986', vivado_hls_examples/array_addition.c:7) [6914]  (2.55 ns)

 <State 496>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_988', vivado_hls_examples/array_addition.c:7) on array 'a' [6925]  (3.25 ns)
	'add' operation ('add_ln7_988', vivado_hls_examples/array_addition.c:7) [6928]  (2.55 ns)

 <State 497>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_990', vivado_hls_examples/array_addition.c:7) on array 'a' [6939]  (3.25 ns)
	'add' operation ('add_ln7_990', vivado_hls_examples/array_addition.c:7) [6942]  (2.55 ns)

 <State 498>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_992', vivado_hls_examples/array_addition.c:7) on array 'a' [6953]  (3.25 ns)
	'add' operation ('add_ln7_992', vivado_hls_examples/array_addition.c:7) [6956]  (2.55 ns)

 <State 499>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_994', vivado_hls_examples/array_addition.c:7) on array 'a' [6967]  (3.25 ns)
	'add' operation ('add_ln7_994', vivado_hls_examples/array_addition.c:7) [6970]  (2.55 ns)

 <State 500>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_996', vivado_hls_examples/array_addition.c:7) on array 'a' [6981]  (3.25 ns)
	'add' operation ('add_ln7_996', vivado_hls_examples/array_addition.c:7) [6984]  (2.55 ns)

 <State 501>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_998', vivado_hls_examples/array_addition.c:7) on array 'a' [6995]  (3.25 ns)
	'add' operation ('add_ln7_998', vivado_hls_examples/array_addition.c:7) [6998]  (2.55 ns)

 <State 502>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_1000', vivado_hls_examples/array_addition.c:7) on array 'a' [7009]  (3.25 ns)
	'add' operation ('add_ln7_1000', vivado_hls_examples/array_addition.c:7) [7012]  (2.55 ns)

 <State 503>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_1002', vivado_hls_examples/array_addition.c:7) on array 'a' [7023]  (3.25 ns)
	'add' operation ('add_ln7_1002', vivado_hls_examples/array_addition.c:7) [7026]  (2.55 ns)

 <State 504>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_1004', vivado_hls_examples/array_addition.c:7) on array 'a' [7037]  (3.25 ns)
	'add' operation ('add_ln7_1004', vivado_hls_examples/array_addition.c:7) [7040]  (2.55 ns)

 <State 505>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_1006', vivado_hls_examples/array_addition.c:7) on array 'a' [7051]  (3.25 ns)
	'add' operation ('add_ln7_1006', vivado_hls_examples/array_addition.c:7) [7054]  (2.55 ns)

 <State 506>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_1008', vivado_hls_examples/array_addition.c:7) on array 'a' [7065]  (3.25 ns)
	'add' operation ('add_ln7_1008', vivado_hls_examples/array_addition.c:7) [7068]  (2.55 ns)

 <State 507>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_1010', vivado_hls_examples/array_addition.c:7) on array 'a' [7079]  (3.25 ns)
	'add' operation ('add_ln7_1010', vivado_hls_examples/array_addition.c:7) [7082]  (2.55 ns)

 <State 508>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_1012', vivado_hls_examples/array_addition.c:7) on array 'a' [7093]  (3.25 ns)
	'add' operation ('add_ln7_1012', vivado_hls_examples/array_addition.c:7) [7096]  (2.55 ns)

 <State 509>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_1014', vivado_hls_examples/array_addition.c:7) on array 'a' [7107]  (3.25 ns)
	'add' operation ('add_ln7_1014', vivado_hls_examples/array_addition.c:7) [7110]  (2.55 ns)

 <State 510>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_1016', vivado_hls_examples/array_addition.c:7) on array 'a' [7121]  (3.25 ns)
	'add' operation ('add_ln7_1016', vivado_hls_examples/array_addition.c:7) [7124]  (2.55 ns)

 <State 511>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_1018', vivado_hls_examples/array_addition.c:7) on array 'a' [7135]  (3.25 ns)
	'add' operation ('add_ln7_1018', vivado_hls_examples/array_addition.c:7) [7138]  (2.55 ns)

 <State 512>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_1020', vivado_hls_examples/array_addition.c:7) on array 'a' [7149]  (3.25 ns)
	'add' operation ('add_ln7_1020', vivado_hls_examples/array_addition.c:7) [7152]  (2.55 ns)

 <State 513>: 5.81ns
The critical path consists of the following:
	'load' operation ('a_load_1022', vivado_hls_examples/array_addition.c:7) on array 'a' [7163]  (3.25 ns)
	'add' operation ('add_ln7_1022', vivado_hls_examples/array_addition.c:7) [7166]  (2.55 ns)

 <State 514>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('c_addr_1022', vivado_hls_examples/array_addition.c:7) [7167]  (0 ns)
	'store' operation ('store_ln7', vivado_hls_examples/array_addition.c:7) of variable 'add_ln7_1022', vivado_hls_examples/array_addition.c:7 on array 'c' [7168]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
