
e22_nashira.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006128  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080062c8  080062c8  000072c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006340  08006340  00008014  2**0
                  CONTENTS
  4 .ARM          00000008  08006340  08006340  00007340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006348  08006348  00008014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006348  08006348  00007348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800634c  0800634c  0000734c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08006350  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003740  20000014  08006364  00008014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003754  08006364  00008754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001298b  00000000  00000000  00008044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f9f  00000000  00000000  0001a9cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001160  00000000  00000000  0001d970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d7b  00000000  00000000  0001ead0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015fc8  00000000  00000000  0001f84b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000133ab  00000000  00000000  00035813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000972e2  00000000  00000000  00048bbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dfea0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047f0  00000000  00000000  000dfee4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000e46d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000014 	.word	0x20000014
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080062b0 	.word	0x080062b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000018 	.word	0x20000018
 80001dc:	080062b0 	.word	0x080062b0

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001f4:	f000 b96a 	b.w	80004cc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	460c      	mov	r4, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14e      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021c:	4694      	mov	ip, r2
 800021e:	458c      	cmp	ip, r1
 8000220:	4686      	mov	lr, r0
 8000222:	fab2 f282 	clz	r2, r2
 8000226:	d962      	bls.n	80002ee <__udivmoddi4+0xde>
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0320 	rsb	r3, r2, #32
 800022e:	4091      	lsls	r1, r2
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	fa0c fc02 	lsl.w	ip, ip, r2
 8000238:	4319      	orrs	r1, r3
 800023a:	fa00 fe02 	lsl.w	lr, r0, r2
 800023e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000242:	fa1f f68c 	uxth.w	r6, ip
 8000246:	fbb1 f4f7 	udiv	r4, r1, r7
 800024a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800024e:	fb07 1114 	mls	r1, r7, r4, r1
 8000252:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000256:	fb04 f106 	mul.w	r1, r4, r6
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000266:	f080 8112 	bcs.w	800048e <__udivmoddi4+0x27e>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 810f 	bls.w	800048e <__udivmoddi4+0x27e>
 8000270:	3c02      	subs	r4, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a59      	subs	r1, r3, r1
 8000276:	fa1f f38e 	uxth.w	r3, lr
 800027a:	fbb1 f0f7 	udiv	r0, r1, r7
 800027e:	fb07 1110 	mls	r1, r7, r0, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb00 f606 	mul.w	r6, r0, r6
 800028a:	429e      	cmp	r6, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x94>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000296:	f080 80fc 	bcs.w	8000492 <__udivmoddi4+0x282>
 800029a:	429e      	cmp	r6, r3
 800029c:	f240 80f9 	bls.w	8000492 <__udivmoddi4+0x282>
 80002a0:	4463      	add	r3, ip
 80002a2:	3802      	subs	r0, #2
 80002a4:	1b9b      	subs	r3, r3, r6
 80002a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002aa:	2100      	movs	r1, #0
 80002ac:	b11d      	cbz	r5, 80002b6 <__udivmoddi4+0xa6>
 80002ae:	40d3      	lsrs	r3, r2
 80002b0:	2200      	movs	r2, #0
 80002b2:	e9c5 3200 	strd	r3, r2, [r5]
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d905      	bls.n	80002ca <__udivmoddi4+0xba>
 80002be:	b10d      	cbz	r5, 80002c4 <__udivmoddi4+0xb4>
 80002c0:	e9c5 0100 	strd	r0, r1, [r5]
 80002c4:	2100      	movs	r1, #0
 80002c6:	4608      	mov	r0, r1
 80002c8:	e7f5      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ca:	fab3 f183 	clz	r1, r3
 80002ce:	2900      	cmp	r1, #0
 80002d0:	d146      	bne.n	8000360 <__udivmoddi4+0x150>
 80002d2:	42a3      	cmp	r3, r4
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xcc>
 80002d6:	4290      	cmp	r0, r2
 80002d8:	f0c0 80f0 	bcc.w	80004bc <__udivmoddi4+0x2ac>
 80002dc:	1a86      	subs	r6, r0, r2
 80002de:	eb64 0303 	sbc.w	r3, r4, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	2d00      	cmp	r5, #0
 80002e6:	d0e6      	beq.n	80002b6 <__udivmoddi4+0xa6>
 80002e8:	e9c5 6300 	strd	r6, r3, [r5]
 80002ec:	e7e3      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	f040 8090 	bne.w	8000414 <__udivmoddi4+0x204>
 80002f4:	eba1 040c 	sub.w	r4, r1, ip
 80002f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002fc:	fa1f f78c 	uxth.w	r7, ip
 8000300:	2101      	movs	r1, #1
 8000302:	fbb4 f6f8 	udiv	r6, r4, r8
 8000306:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030a:	fb08 4416 	mls	r4, r8, r6, r4
 800030e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000312:	fb07 f006 	mul.w	r0, r7, r6
 8000316:	4298      	cmp	r0, r3
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x11c>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x11a>
 8000324:	4298      	cmp	r0, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 800032a:	4626      	mov	r6, r4
 800032c:	1a1c      	subs	r4, r3, r0
 800032e:	fa1f f38e 	uxth.w	r3, lr
 8000332:	fbb4 f0f8 	udiv	r0, r4, r8
 8000336:	fb08 4410 	mls	r4, r8, r0, r4
 800033a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033e:	fb00 f707 	mul.w	r7, r0, r7
 8000342:	429f      	cmp	r7, r3
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x148>
 8000346:	eb1c 0303 	adds.w	r3, ip, r3
 800034a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x146>
 8000350:	429f      	cmp	r7, r3
 8000352:	f200 80b0 	bhi.w	80004b6 <__udivmoddi4+0x2a6>
 8000356:	4620      	mov	r0, r4
 8000358:	1bdb      	subs	r3, r3, r7
 800035a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800035e:	e7a5      	b.n	80002ac <__udivmoddi4+0x9c>
 8000360:	f1c1 0620 	rsb	r6, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 f706 	lsr.w	r7, r2, r6
 800036a:	431f      	orrs	r7, r3
 800036c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000370:	fa04 f301 	lsl.w	r3, r4, r1
 8000374:	ea43 030c 	orr.w	r3, r3, ip
 8000378:	40f4      	lsrs	r4, r6
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	0c38      	lsrs	r0, r7, #16
 8000380:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000384:	fbb4 fef0 	udiv	lr, r4, r0
 8000388:	fa1f fc87 	uxth.w	ip, r7
 800038c:	fb00 441e 	mls	r4, r0, lr, r4
 8000390:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000394:	fb0e f90c 	mul.w	r9, lr, ip
 8000398:	45a1      	cmp	r9, r4
 800039a:	fa02 f201 	lsl.w	r2, r2, r1
 800039e:	d90a      	bls.n	80003b6 <__udivmoddi4+0x1a6>
 80003a0:	193c      	adds	r4, r7, r4
 80003a2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003a6:	f080 8084 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 80003aa:	45a1      	cmp	r9, r4
 80003ac:	f240 8081 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80003b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003b4:	443c      	add	r4, r7
 80003b6:	eba4 0409 	sub.w	r4, r4, r9
 80003ba:	fa1f f983 	uxth.w	r9, r3
 80003be:	fbb4 f3f0 	udiv	r3, r4, r0
 80003c2:	fb00 4413 	mls	r4, r0, r3, r4
 80003c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d907      	bls.n	80003e2 <__udivmoddi4+0x1d2>
 80003d2:	193c      	adds	r4, r7, r4
 80003d4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003d8:	d267      	bcs.n	80004aa <__udivmoddi4+0x29a>
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d965      	bls.n	80004aa <__udivmoddi4+0x29a>
 80003de:	3b02      	subs	r3, #2
 80003e0:	443c      	add	r4, r7
 80003e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003e6:	fba0 9302 	umull	r9, r3, r0, r2
 80003ea:	eba4 040c 	sub.w	r4, r4, ip
 80003ee:	429c      	cmp	r4, r3
 80003f0:	46ce      	mov	lr, r9
 80003f2:	469c      	mov	ip, r3
 80003f4:	d351      	bcc.n	800049a <__udivmoddi4+0x28a>
 80003f6:	d04e      	beq.n	8000496 <__udivmoddi4+0x286>
 80003f8:	b155      	cbz	r5, 8000410 <__udivmoddi4+0x200>
 80003fa:	ebb8 030e 	subs.w	r3, r8, lr
 80003fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000402:	fa04 f606 	lsl.w	r6, r4, r6
 8000406:	40cb      	lsrs	r3, r1
 8000408:	431e      	orrs	r6, r3
 800040a:	40cc      	lsrs	r4, r1
 800040c:	e9c5 6400 	strd	r6, r4, [r5]
 8000410:	2100      	movs	r1, #0
 8000412:	e750      	b.n	80002b6 <__udivmoddi4+0xa6>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f103 	lsr.w	r1, r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa24 f303 	lsr.w	r3, r4, r3
 8000424:	4094      	lsls	r4, r2
 8000426:	430c      	orrs	r4, r1
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000430:	fa1f f78c 	uxth.w	r7, ip
 8000434:	fbb3 f0f8 	udiv	r0, r3, r8
 8000438:	fb08 3110 	mls	r1, r8, r0, r3
 800043c:	0c23      	lsrs	r3, r4, #16
 800043e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000442:	fb00 f107 	mul.w	r1, r0, r7
 8000446:	4299      	cmp	r1, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x24c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000452:	d22c      	bcs.n	80004ae <__udivmoddi4+0x29e>
 8000454:	4299      	cmp	r1, r3
 8000456:	d92a      	bls.n	80004ae <__udivmoddi4+0x29e>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b2a4      	uxth	r4, r4
 8000460:	fbb3 f1f8 	udiv	r1, r3, r8
 8000464:	fb08 3311 	mls	r3, r8, r1, r3
 8000468:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800046c:	fb01 f307 	mul.w	r3, r1, r7
 8000470:	42a3      	cmp	r3, r4
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x276>
 8000474:	eb1c 0404 	adds.w	r4, ip, r4
 8000478:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800047c:	d213      	bcs.n	80004a6 <__udivmoddi4+0x296>
 800047e:	42a3      	cmp	r3, r4
 8000480:	d911      	bls.n	80004a6 <__udivmoddi4+0x296>
 8000482:	3902      	subs	r1, #2
 8000484:	4464      	add	r4, ip
 8000486:	1ae4      	subs	r4, r4, r3
 8000488:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800048c:	e739      	b.n	8000302 <__udivmoddi4+0xf2>
 800048e:	4604      	mov	r4, r0
 8000490:	e6f0      	b.n	8000274 <__udivmoddi4+0x64>
 8000492:	4608      	mov	r0, r1
 8000494:	e706      	b.n	80002a4 <__udivmoddi4+0x94>
 8000496:	45c8      	cmp	r8, r9
 8000498:	d2ae      	bcs.n	80003f8 <__udivmoddi4+0x1e8>
 800049a:	ebb9 0e02 	subs.w	lr, r9, r2
 800049e:	eb63 0c07 	sbc.w	ip, r3, r7
 80004a2:	3801      	subs	r0, #1
 80004a4:	e7a8      	b.n	80003f8 <__udivmoddi4+0x1e8>
 80004a6:	4631      	mov	r1, r6
 80004a8:	e7ed      	b.n	8000486 <__udivmoddi4+0x276>
 80004aa:	4603      	mov	r3, r0
 80004ac:	e799      	b.n	80003e2 <__udivmoddi4+0x1d2>
 80004ae:	4630      	mov	r0, r6
 80004b0:	e7d4      	b.n	800045c <__udivmoddi4+0x24c>
 80004b2:	46d6      	mov	lr, sl
 80004b4:	e77f      	b.n	80003b6 <__udivmoddi4+0x1a6>
 80004b6:	4463      	add	r3, ip
 80004b8:	3802      	subs	r0, #2
 80004ba:	e74d      	b.n	8000358 <__udivmoddi4+0x148>
 80004bc:	4606      	mov	r6, r0
 80004be:	4623      	mov	r3, r4
 80004c0:	4608      	mov	r0, r1
 80004c2:	e70f      	b.n	80002e4 <__udivmoddi4+0xd4>
 80004c4:	3e02      	subs	r6, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	e730      	b.n	800032c <__udivmoddi4+0x11c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	f103 0208 	add.w	r2, r3, #8
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80004e8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	f103 0208 	add.w	r2, r3, #8
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	f103 0208 	add.w	r2, r3, #8
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	2200      	movs	r2, #0
 8000502:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000504:	bf00      	nop
 8000506:	370c      	adds	r7, #12
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr

08000510 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000510:	b480      	push	{r7}
 8000512:	b083      	sub	sp, #12
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	2200      	movs	r2, #0
 800051c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800051e:	bf00      	nop
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr

0800052a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800052a:	b480      	push	{r7}
 800052c:	b085      	sub	sp, #20
 800052e:	af00      	add	r7, sp, #0
 8000530:	6078      	str	r0, [r7, #4]
 8000532:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800053a:	68bb      	ldr	r3, [r7, #8]
 800053c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000540:	d103      	bne.n	800054a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	691b      	ldr	r3, [r3, #16]
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	e00c      	b.n	8000564 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	3308      	adds	r3, #8
 800054e:	60fb      	str	r3, [r7, #12]
 8000550:	e002      	b.n	8000558 <vListInsert+0x2e>
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	685b      	ldr	r3, [r3, #4]
 8000556:	60fb      	str	r3, [r7, #12]
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	685b      	ldr	r3, [r3, #4]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	68ba      	ldr	r2, [r7, #8]
 8000560:	429a      	cmp	r2, r3
 8000562:	d2f6      	bcs.n	8000552 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	685a      	ldr	r2, [r3, #4]
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800056c:	683b      	ldr	r3, [r7, #0]
 800056e:	685b      	ldr	r3, [r3, #4]
 8000570:	683a      	ldr	r2, [r7, #0]
 8000572:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	68fa      	ldr	r2, [r7, #12]
 8000578:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	683a      	ldr	r2, [r7, #0]
 800057e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000580:	683b      	ldr	r3, [r7, #0]
 8000582:	687a      	ldr	r2, [r7, #4]
 8000584:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	1c5a      	adds	r2, r3, #1
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	601a      	str	r2, [r3, #0]
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr

0800059c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	691b      	ldr	r3, [r3, #16]
 80005a8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	685b      	ldr	r3, [r3, #4]
 80005ae:	687a      	ldr	r2, [r7, #4]
 80005b0:	6892      	ldr	r2, [r2, #8]
 80005b2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	689b      	ldr	r3, [r3, #8]
 80005b8:	687a      	ldr	r2, [r7, #4]
 80005ba:	6852      	ldr	r2, [r2, #4]
 80005bc:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	685b      	ldr	r3, [r3, #4]
 80005c2:	687a      	ldr	r2, [r7, #4]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	d103      	bne.n	80005d0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	689a      	ldr	r2, [r3, #8]
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2200      	movs	r2, #0
 80005d4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	1e5a      	subs	r2, r3, #1
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	681b      	ldr	r3, [r3, #0]
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3714      	adds	r7, #20
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr

080005f0 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b086      	sub	sp, #24
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
 80005f8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80005fa:	2301      	movs	r3, #1
 80005fc:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8000602:	693b      	ldr	r3, [r7, #16]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d10b      	bne.n	8000620 <xQueueGenericReset+0x30>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800060c:	f383 8811 	msr	BASEPRI, r3
 8000610:	f3bf 8f6f 	isb	sy
 8000614:	f3bf 8f4f 	dsb	sy
 8000618:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800061a:	bf00      	nop
 800061c:	bf00      	nop
 800061e:	e7fd      	b.n	800061c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8000620:	693b      	ldr	r3, [r7, #16]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d05d      	beq.n	80006e2 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8000626:	693b      	ldr	r3, [r7, #16]
 8000628:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 800062a:	2b00      	cmp	r3, #0
 800062c:	d059      	beq.n	80006e2 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800062e:	693b      	ldr	r3, [r7, #16]
 8000630:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000632:	693b      	ldr	r3, [r7, #16]
 8000634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000636:	2100      	movs	r1, #0
 8000638:	fba3 2302 	umull	r2, r3, r3, r2
 800063c:	2b00      	cmp	r3, #0
 800063e:	d000      	beq.n	8000642 <xQueueGenericReset+0x52>
 8000640:	2101      	movs	r1, #1
 8000642:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8000644:	2b00      	cmp	r3, #0
 8000646:	d14c      	bne.n	80006e2 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8000648:	f001 fd90 	bl	800216c <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800064c:	693b      	ldr	r3, [r7, #16]
 800064e:	681a      	ldr	r2, [r3, #0]
 8000650:	693b      	ldr	r3, [r7, #16]
 8000652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000654:	6939      	ldr	r1, [r7, #16]
 8000656:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000658:	fb01 f303 	mul.w	r3, r1, r3
 800065c:	441a      	add	r2, r3
 800065e:	693b      	ldr	r3, [r7, #16]
 8000660:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000662:	693b      	ldr	r3, [r7, #16]
 8000664:	2200      	movs	r2, #0
 8000666:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8000668:	693b      	ldr	r3, [r7, #16]
 800066a:	681a      	ldr	r2, [r3, #0]
 800066c:	693b      	ldr	r3, [r7, #16]
 800066e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000670:	693b      	ldr	r3, [r7, #16]
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	693b      	ldr	r3, [r7, #16]
 8000676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000678:	3b01      	subs	r3, #1
 800067a:	6939      	ldr	r1, [r7, #16]
 800067c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800067e:	fb01 f303 	mul.w	r3, r1, r3
 8000682:	441a      	add	r2, r3
 8000684:	693b      	ldr	r3, [r7, #16]
 8000686:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8000688:	693b      	ldr	r3, [r7, #16]
 800068a:	22ff      	movs	r2, #255	@ 0xff
 800068c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8000690:	693b      	ldr	r3, [r7, #16]
 8000692:	22ff      	movs	r2, #255	@ 0xff
 8000694:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d114      	bne.n	80006c8 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800069e:	693b      	ldr	r3, [r7, #16]
 80006a0:	691b      	ldr	r3, [r3, #16]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d01a      	beq.n	80006dc <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80006a6:	693b      	ldr	r3, [r7, #16]
 80006a8:	3310      	adds	r3, #16
 80006aa:	4618      	mov	r0, r3
 80006ac:	f000 ff72 	bl	8001594 <xTaskRemoveFromEventList>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d012      	beq.n	80006dc <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80006b6:	4b16      	ldr	r3, [pc, #88]	@ (8000710 <xQueueGenericReset+0x120>)
 80006b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	f3bf 8f4f 	dsb	sy
 80006c2:	f3bf 8f6f 	isb	sy
 80006c6:	e009      	b.n	80006dc <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80006c8:	693b      	ldr	r3, [r7, #16]
 80006ca:	3310      	adds	r3, #16
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff feff 	bl	80004d0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80006d2:	693b      	ldr	r3, [r7, #16]
 80006d4:	3324      	adds	r3, #36	@ 0x24
 80006d6:	4618      	mov	r0, r3
 80006d8:	f7ff fefa 	bl	80004d0 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80006dc:	f001 fd78 	bl	80021d0 <vPortExitCritical>
 80006e0:	e001      	b.n	80006e6 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 80006e2:	2300      	movs	r3, #0
 80006e4:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80006e6:	697b      	ldr	r3, [r7, #20]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d10b      	bne.n	8000704 <xQueueGenericReset+0x114>
        __asm volatile
 80006ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006f0:	f383 8811 	msr	BASEPRI, r3
 80006f4:	f3bf 8f6f 	isb	sy
 80006f8:	f3bf 8f4f 	dsb	sy
 80006fc:	60bb      	str	r3, [r7, #8]
    }
 80006fe:	bf00      	nop
 8000700:	bf00      	nop
 8000702:	e7fd      	b.n	8000700 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8000704:	697b      	ldr	r3, [r7, #20]
}
 8000706:	4618      	mov	r0, r3
 8000708:	3718      	adds	r7, #24
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	e000ed04 	.word	0xe000ed04

08000714 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8000714:	b580      	push	{r7, lr}
 8000716:	b08a      	sub	sp, #40	@ 0x28
 8000718:	af02      	add	r7, sp, #8
 800071a:	60f8      	str	r0, [r7, #12]
 800071c:	60b9      	str	r1, [r7, #8]
 800071e:	4613      	mov	r3, r2
 8000720:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8000722:	2300      	movs	r3, #0
 8000724:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d02e      	beq.n	800078a <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800072c:	2100      	movs	r1, #0
 800072e:	68ba      	ldr	r2, [r7, #8]
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	fba3 2302 	umull	r2, r3, r3, r2
 8000736:	2b00      	cmp	r3, #0
 8000738:	d000      	beq.n	800073c <xQueueGenericCreate+0x28>
 800073a:	2101      	movs	r1, #1
 800073c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800073e:	2b00      	cmp	r3, #0
 8000740:	d123      	bne.n	800078a <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	68ba      	ldr	r2, [r7, #8]
 8000746:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800074a:	f113 0f49 	cmn.w	r3, #73	@ 0x49
 800074e:	d81c      	bhi.n	800078a <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	68ba      	ldr	r2, [r7, #8]
 8000754:	fb02 f303 	mul.w	r3, r2, r3
 8000758:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800075a:	69bb      	ldr	r3, [r7, #24]
 800075c:	3348      	adds	r3, #72	@ 0x48
 800075e:	4618      	mov	r0, r3
 8000760:	f001 fde2 	bl	8002328 <pvPortMalloc>
 8000764:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8000766:	69fb      	ldr	r3, [r7, #28]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d01d      	beq.n	80007a8 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800076c:	69fb      	ldr	r3, [r7, #28]
 800076e:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	3348      	adds	r3, #72	@ 0x48
 8000774:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000776:	79fa      	ldrb	r2, [r7, #7]
 8000778:	69fb      	ldr	r3, [r7, #28]
 800077a:	9300      	str	r3, [sp, #0]
 800077c:	4613      	mov	r3, r2
 800077e:	697a      	ldr	r2, [r7, #20]
 8000780:	68b9      	ldr	r1, [r7, #8]
 8000782:	68f8      	ldr	r0, [r7, #12]
 8000784:	f000 f815 	bl	80007b2 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8000788:	e00e      	b.n	80007a8 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800078a:	69fb      	ldr	r3, [r7, #28]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d10b      	bne.n	80007a8 <xQueueGenericCreate+0x94>
        __asm volatile
 8000790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000794:	f383 8811 	msr	BASEPRI, r3
 8000798:	f3bf 8f6f 	isb	sy
 800079c:	f3bf 8f4f 	dsb	sy
 80007a0:	613b      	str	r3, [r7, #16]
    }
 80007a2:	bf00      	nop
 80007a4:	bf00      	nop
 80007a6:	e7fd      	b.n	80007a4 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80007a8:	69fb      	ldr	r3, [r7, #28]
    }
 80007aa:	4618      	mov	r0, r3
 80007ac:	3720      	adds	r7, #32
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}

080007b2 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80007b2:	b580      	push	{r7, lr}
 80007b4:	b084      	sub	sp, #16
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	60f8      	str	r0, [r7, #12]
 80007ba:	60b9      	str	r1, [r7, #8]
 80007bc:	607a      	str	r2, [r7, #4]
 80007be:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80007c0:	68bb      	ldr	r3, [r7, #8]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d103      	bne.n	80007ce <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80007c6:	69bb      	ldr	r3, [r7, #24]
 80007c8:	69ba      	ldr	r2, [r7, #24]
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	e002      	b.n	80007d4 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80007ce:	69bb      	ldr	r3, [r7, #24]
 80007d0:	687a      	ldr	r2, [r7, #4]
 80007d2:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80007d4:	69bb      	ldr	r3, [r7, #24]
 80007d6:	68fa      	ldr	r2, [r7, #12]
 80007d8:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80007da:	69bb      	ldr	r3, [r7, #24]
 80007dc:	68ba      	ldr	r2, [r7, #8]
 80007de:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80007e0:	2101      	movs	r1, #1
 80007e2:	69b8      	ldr	r0, [r7, #24]
 80007e4:	f7ff ff04 	bl	80005f0 <xQueueGenericReset>
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80007e8:	bf00      	nop
 80007ea:	3710      	adds	r7, #16
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08c      	sub	sp, #48	@ 0x30
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	60f8      	str	r0, [r7, #12]
 80007f8:	60b9      	str	r1, [r7, #8]
 80007fa:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80007fc:	2300      	movs	r3, #0
 80007fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8000804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000806:	2b00      	cmp	r3, #0
 8000808:	d10b      	bne.n	8000822 <xQueueReceive+0x32>
        __asm volatile
 800080a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800080e:	f383 8811 	msr	BASEPRI, r3
 8000812:	f3bf 8f6f 	isb	sy
 8000816:	f3bf 8f4f 	dsb	sy
 800081a:	623b      	str	r3, [r7, #32]
    }
 800081c:	bf00      	nop
 800081e:	bf00      	nop
 8000820:	e7fd      	b.n	800081e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000822:	68bb      	ldr	r3, [r7, #8]
 8000824:	2b00      	cmp	r3, #0
 8000826:	d103      	bne.n	8000830 <xQueueReceive+0x40>
 8000828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800082a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800082c:	2b00      	cmp	r3, #0
 800082e:	d101      	bne.n	8000834 <xQueueReceive+0x44>
 8000830:	2301      	movs	r3, #1
 8000832:	e000      	b.n	8000836 <xQueueReceive+0x46>
 8000834:	2300      	movs	r3, #0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d10b      	bne.n	8000852 <xQueueReceive+0x62>
        __asm volatile
 800083a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800083e:	f383 8811 	msr	BASEPRI, r3
 8000842:	f3bf 8f6f 	isb	sy
 8000846:	f3bf 8f4f 	dsb	sy
 800084a:	61fb      	str	r3, [r7, #28]
    }
 800084c:	bf00      	nop
 800084e:	bf00      	nop
 8000850:	e7fd      	b.n	800084e <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000852:	f001 f86b 	bl	800192c <xTaskGetSchedulerState>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d102      	bne.n	8000862 <xQueueReceive+0x72>
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d101      	bne.n	8000866 <xQueueReceive+0x76>
 8000862:	2301      	movs	r3, #1
 8000864:	e000      	b.n	8000868 <xQueueReceive+0x78>
 8000866:	2300      	movs	r3, #0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d10b      	bne.n	8000884 <xQueueReceive+0x94>
        __asm volatile
 800086c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000870:	f383 8811 	msr	BASEPRI, r3
 8000874:	f3bf 8f6f 	isb	sy
 8000878:	f3bf 8f4f 	dsb	sy
 800087c:	61bb      	str	r3, [r7, #24]
    }
 800087e:	bf00      	nop
 8000880:	bf00      	nop
 8000882:	e7fd      	b.n	8000880 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000884:	f001 fc72 	bl	800216c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800088a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800088c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800088e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000890:	2b00      	cmp	r3, #0
 8000892:	d01f      	beq.n	80008d4 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000894:	68b9      	ldr	r1, [r7, #8]
 8000896:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000898:	f000 f88c 	bl	80009b4 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800089c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800089e:	1e5a      	subs	r2, r3, #1
 80008a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008a2:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80008a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008a6:	691b      	ldr	r3, [r3, #16]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d00f      	beq.n	80008cc <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80008ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008ae:	3310      	adds	r3, #16
 80008b0:	4618      	mov	r0, r3
 80008b2:	f000 fe6f 	bl	8001594 <xTaskRemoveFromEventList>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d007      	beq.n	80008cc <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80008bc:	4b3c      	ldr	r3, [pc, #240]	@ (80009b0 <xQueueReceive+0x1c0>)
 80008be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80008c2:	601a      	str	r2, [r3, #0]
 80008c4:	f3bf 8f4f 	dsb	sy
 80008c8:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80008cc:	f001 fc80 	bl	80021d0 <vPortExitCritical>
                return pdPASS;
 80008d0:	2301      	movs	r3, #1
 80008d2:	e069      	b.n	80009a8 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d103      	bne.n	80008e2 <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80008da:	f001 fc79 	bl	80021d0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80008de:	2300      	movs	r3, #0
 80008e0:	e062      	b.n	80009a8 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 80008e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d106      	bne.n	80008f6 <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80008e8:	f107 0310 	add.w	r3, r7, #16
 80008ec:	4618      	mov	r0, r3
 80008ee:	f000 ff29 	bl	8001744 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80008f2:	2301      	movs	r3, #1
 80008f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80008f6:	f001 fc6b 	bl	80021d0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80008fa:	f000 fb51 	bl	8000fa0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80008fe:	f001 fc35 	bl	800216c <vPortEnterCritical>
 8000902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000904:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000908:	b25b      	sxtb	r3, r3
 800090a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800090e:	d103      	bne.n	8000918 <xQueueReceive+0x128>
 8000910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000912:	2200      	movs	r2, #0
 8000914:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800091a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800091e:	b25b      	sxtb	r3, r3
 8000920:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000924:	d103      	bne.n	800092e <xQueueReceive+0x13e>
 8000926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000928:	2200      	movs	r2, #0
 800092a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800092e:	f001 fc4f 	bl	80021d0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000932:	1d3a      	adds	r2, r7, #4
 8000934:	f107 0310 	add.w	r3, r7, #16
 8000938:	4611      	mov	r1, r2
 800093a:	4618      	mov	r0, r3
 800093c:	f000 ff18 	bl	8001770 <xTaskCheckForTimeOut>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d123      	bne.n	800098e <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000946:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000948:	f000 f8ac 	bl	8000aa4 <prvIsQueueEmpty>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d017      	beq.n	8000982 <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000954:	3324      	adds	r3, #36	@ 0x24
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	4611      	mov	r1, r2
 800095a:	4618      	mov	r0, r3
 800095c:	f000 fdae 	bl	80014bc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8000960:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000962:	f000 f84d 	bl	8000a00 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8000966:	f000 fb29 	bl	8000fbc <xTaskResumeAll>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d189      	bne.n	8000884 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8000970:	4b0f      	ldr	r3, [pc, #60]	@ (80009b0 <xQueueReceive+0x1c0>)
 8000972:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000976:	601a      	str	r2, [r3, #0]
 8000978:	f3bf 8f4f 	dsb	sy
 800097c:	f3bf 8f6f 	isb	sy
 8000980:	e780      	b.n	8000884 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8000982:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000984:	f000 f83c 	bl	8000a00 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000988:	f000 fb18 	bl	8000fbc <xTaskResumeAll>
 800098c:	e77a      	b.n	8000884 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800098e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000990:	f000 f836 	bl	8000a00 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000994:	f000 fb12 	bl	8000fbc <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000998:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800099a:	f000 f883 	bl	8000aa4 <prvIsQueueEmpty>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	f43f af6f 	beq.w	8000884 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80009a6:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3730      	adds	r7, #48	@ 0x30
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	e000ed04 	.word	0xe000ed04

080009b4 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d018      	beq.n	80009f8 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	68da      	ldr	r2, [r3, #12]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ce:	441a      	add	r2, r3
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	68da      	ldr	r2, [r3, #12]
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	689b      	ldr	r3, [r3, #8]
 80009dc:	429a      	cmp	r2, r3
 80009de:	d303      	bcc.n	80009e8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	68d9      	ldr	r1, [r3, #12]
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f0:	461a      	mov	r2, r3
 80009f2:	6838      	ldr	r0, [r7, #0]
 80009f4:	f005 fc4e 	bl	8006294 <memcpy>
    }
}
 80009f8:	bf00      	nop
 80009fa:	3708      	adds	r7, #8
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8000a08:	f001 fbb0 	bl	800216c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000a12:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8000a14:	e011      	b.n	8000a3a <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d012      	beq.n	8000a44 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	3324      	adds	r3, #36	@ 0x24
 8000a22:	4618      	mov	r0, r3
 8000a24:	f000 fdb6 	bl	8001594 <xTaskRemoveFromEventList>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8000a2e:	f000 feff 	bl	8001830 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8000a32:	7bfb      	ldrb	r3, [r7, #15]
 8000a34:	3b01      	subs	r3, #1
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8000a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	dce9      	bgt.n	8000a16 <prvUnlockQueue+0x16>
 8000a42:	e000      	b.n	8000a46 <prvUnlockQueue+0x46>
                    break;
 8000a44:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	22ff      	movs	r2, #255	@ 0xff
 8000a4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8000a4e:	f001 fbbf 	bl	80021d0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8000a52:	f001 fb8b 	bl	800216c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000a5c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8000a5e:	e011      	b.n	8000a84 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	691b      	ldr	r3, [r3, #16]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d012      	beq.n	8000a8e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3310      	adds	r3, #16
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f000 fd91 	bl	8001594 <xTaskRemoveFromEventList>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8000a78:	f000 feda 	bl	8001830 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8000a7c:	7bbb      	ldrb	r3, [r7, #14]
 8000a7e:	3b01      	subs	r3, #1
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8000a84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	dce9      	bgt.n	8000a60 <prvUnlockQueue+0x60>
 8000a8c:	e000      	b.n	8000a90 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8000a8e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	22ff      	movs	r2, #255	@ 0xff
 8000a94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8000a98:	f001 fb9a 	bl	80021d0 <vPortExitCritical>
}
 8000a9c:	bf00      	nop
 8000a9e:	3710      	adds	r7, #16
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b084      	sub	sp, #16
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8000aac:	f001 fb5e 	bl	800216c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d102      	bne.n	8000abe <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	e001      	b.n	8000ac2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8000ac2:	f001 fb85 	bl	80021d0 <vPortExitCritical>

    return xReturn;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	3710      	adds	r7, #16
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}

08000ad0 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b086      	sub	sp, #24
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	60f8      	str	r0, [r7, #12]
 8000ad8:	60b9      	str	r1, [r7, #8]
 8000ada:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8000ae0:	f001 fb44 	bl	800216c <vPortEnterCritical>
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000aea:	b25b      	sxtb	r3, r3
 8000aec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000af0:	d103      	bne.n	8000afa <vQueueWaitForMessageRestricted+0x2a>
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	2200      	movs	r2, #0
 8000af6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000afa:	697b      	ldr	r3, [r7, #20]
 8000afc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000b00:	b25b      	sxtb	r3, r3
 8000b02:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b06:	d103      	bne.n	8000b10 <vQueueWaitForMessageRestricted+0x40>
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000b10:	f001 fb5e 	bl	80021d0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d106      	bne.n	8000b2a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	3324      	adds	r3, #36	@ 0x24
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	68b9      	ldr	r1, [r7, #8]
 8000b24:	4618      	mov	r0, r3
 8000b26:	f000 fcef 	bl	8001508 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8000b2a:	6978      	ldr	r0, [r7, #20]
 8000b2c:	f7ff ff68 	bl	8000a00 <prvUnlockQueue>
    }
 8000b30:	bf00      	nop
 8000b32:	3718      	adds	r7, #24
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}

08000b38 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08c      	sub	sp, #48	@ 0x30
 8000b3c:	af04      	add	r7, sp, #16
 8000b3e:	60f8      	str	r0, [r7, #12]
 8000b40:	60b9      	str	r1, [r7, #8]
 8000b42:	603b      	str	r3, [r7, #0]
 8000b44:	4613      	mov	r3, r2
 8000b46:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8000b48:	88fb      	ldrh	r3, [r7, #6]
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f001 fbeb 	bl	8002328 <pvPortMalloc>
 8000b52:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d013      	beq.n	8000b82 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8000b5a:	2054      	movs	r0, #84	@ 0x54
 8000b5c:	f001 fbe4 	bl	8002328 <pvPortMalloc>
 8000b60:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8000b62:	69fb      	ldr	r3, [r7, #28]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d008      	beq.n	8000b7a <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8000b68:	2254      	movs	r2, #84	@ 0x54
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	69f8      	ldr	r0, [r7, #28]
 8000b6e:	f005 fb65 	bl	800623c <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8000b72:	69fb      	ldr	r3, [r7, #28]
 8000b74:	697a      	ldr	r2, [r7, #20]
 8000b76:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b78:	e005      	b.n	8000b86 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8000b7a:	6978      	ldr	r0, [r7, #20]
 8000b7c:	f001 fc90 	bl	80024a0 <vPortFree>
 8000b80:	e001      	b.n	8000b86 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8000b86:	69fb      	ldr	r3, [r7, #28]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d013      	beq.n	8000bb4 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8000b8c:	88fa      	ldrh	r2, [r7, #6]
 8000b8e:	2300      	movs	r3, #0
 8000b90:	9303      	str	r3, [sp, #12]
 8000b92:	69fb      	ldr	r3, [r7, #28]
 8000b94:	9302      	str	r3, [sp, #8]
 8000b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b98:	9301      	str	r3, [sp, #4]
 8000b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b9c:	9300      	str	r3, [sp, #0]
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	68b9      	ldr	r1, [r7, #8]
 8000ba2:	68f8      	ldr	r0, [r7, #12]
 8000ba4:	f000 f80e 	bl	8000bc4 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8000ba8:	69f8      	ldr	r0, [r7, #28]
 8000baa:	f000 f893 	bl	8000cd4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	61bb      	str	r3, [r7, #24]
 8000bb2:	e002      	b.n	8000bba <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000bb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000bb8:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8000bba:	69bb      	ldr	r3, [r7, #24]
    }
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3720      	adds	r7, #32
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b088      	sub	sp, #32
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	60f8      	str	r0, [r7, #12]
 8000bcc:	60b9      	str	r1, [r7, #8]
 8000bce:	607a      	str	r2, [r7, #4]
 8000bd0:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8000bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bd4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000bdc:	3b01      	subs	r3, #1
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	4413      	add	r3, r2
 8000be2:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8000be4:	69bb      	ldr	r3, [r7, #24]
 8000be6:	f023 0307 	bic.w	r3, r3, #7
 8000bea:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8000bec:	69bb      	ldr	r3, [r7, #24]
 8000bee:	f003 0307 	and.w	r3, r3, #7
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d00b      	beq.n	8000c0e <prvInitialiseNewTask+0x4a>
        __asm volatile
 8000bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000bfa:	f383 8811 	msr	BASEPRI, r3
 8000bfe:	f3bf 8f6f 	isb	sy
 8000c02:	f3bf 8f4f 	dsb	sy
 8000c06:	617b      	str	r3, [r7, #20]
    }
 8000c08:	bf00      	nop
 8000c0a:	bf00      	nop
 8000c0c:	e7fd      	b.n	8000c0a <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8000c0e:	68bb      	ldr	r3, [r7, #8]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d01e      	beq.n	8000c52 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000c14:	2300      	movs	r3, #0
 8000c16:	61fb      	str	r3, [r7, #28]
 8000c18:	e012      	b.n	8000c40 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8000c1a:	68ba      	ldr	r2, [r7, #8]
 8000c1c:	69fb      	ldr	r3, [r7, #28]
 8000c1e:	4413      	add	r3, r2
 8000c20:	7819      	ldrb	r1, [r3, #0]
 8000c22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000c24:	69fb      	ldr	r3, [r7, #28]
 8000c26:	4413      	add	r3, r2
 8000c28:	3334      	adds	r3, #52	@ 0x34
 8000c2a:	460a      	mov	r2, r1
 8000c2c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8000c2e:	68ba      	ldr	r2, [r7, #8]
 8000c30:	69fb      	ldr	r3, [r7, #28]
 8000c32:	4413      	add	r3, r2
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d006      	beq.n	8000c48 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000c3a:	69fb      	ldr	r3, [r7, #28]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	61fb      	str	r3, [r7, #28]
 8000c40:	69fb      	ldr	r3, [r7, #28]
 8000c42:	2b0f      	cmp	r3, #15
 8000c44:	d9e9      	bls.n	8000c1a <prvInitialiseNewTask+0x56>
 8000c46:	e000      	b.n	8000c4a <prvInitialiseNewTask+0x86>
            {
                break;
 8000c48:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8000c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8000c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c54:	2b04      	cmp	r3, #4
 8000c56:	d90b      	bls.n	8000c70 <prvInitialiseNewTask+0xac>
        __asm volatile
 8000c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c5c:	f383 8811 	msr	BASEPRI, r3
 8000c60:	f3bf 8f6f 	isb	sy
 8000c64:	f3bf 8f4f 	dsb	sy
 8000c68:	613b      	str	r3, [r7, #16]
    }
 8000c6a:	bf00      	nop
 8000c6c:	bf00      	nop
 8000c6e:	e7fd      	b.n	8000c6c <prvInitialiseNewTask+0xa8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c72:	2b04      	cmp	r3, #4
 8000c74:	d901      	bls.n	8000c7a <prvInitialiseNewTask+0xb6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8000c76:	2304      	movs	r3, #4
 8000c78:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8000c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c7e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8000c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c84:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c88:	3304      	adds	r3, #4
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff fc40 	bl	8000510 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c92:	3318      	adds	r3, #24
 8000c94:	4618      	mov	r0, r3
 8000c96:	f7ff fc3b 	bl	8000510 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8000c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000c9e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ca2:	f1c3 0205 	rsb	r2, r3, #5
 8000ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ca8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8000caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000cac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000cae:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000cb0:	683a      	ldr	r2, [r7, #0]
 8000cb2:	68f9      	ldr	r1, [r7, #12]
 8000cb4:	69b8      	ldr	r0, [r7, #24]
 8000cb6:	f001 f929 	bl	8001f0c <pxPortInitialiseStack>
 8000cba:	4602      	mov	r2, r0
 8000cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000cbe:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8000cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d002      	beq.n	8000ccc <prvInitialiseNewTask+0x108>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000cca:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000ccc:	bf00      	nop
 8000cce:	3720      	adds	r7, #32
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}

08000cd4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8000cdc:	f001 fa46 	bl	800216c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8000ce0:	4b3e      	ldr	r3, [pc, #248]	@ (8000ddc <prvAddNewTaskToReadyList+0x108>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	4a3d      	ldr	r2, [pc, #244]	@ (8000ddc <prvAddNewTaskToReadyList+0x108>)
 8000ce8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8000cea:	4b3d      	ldr	r3, [pc, #244]	@ (8000de0 <prvAddNewTaskToReadyList+0x10c>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d109      	bne.n	8000d06 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8000cf2:	4a3b      	ldr	r2, [pc, #236]	@ (8000de0 <prvAddNewTaskToReadyList+0x10c>)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000cf8:	4b38      	ldr	r3, [pc, #224]	@ (8000ddc <prvAddNewTaskToReadyList+0x108>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	d110      	bne.n	8000d22 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8000d00:	f000 fdba 	bl	8001878 <prvInitialiseTaskLists>
 8000d04:	e00d      	b.n	8000d22 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8000d06:	4b37      	ldr	r3, [pc, #220]	@ (8000de4 <prvAddNewTaskToReadyList+0x110>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d109      	bne.n	8000d22 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8000d0e:	4b34      	ldr	r3, [pc, #208]	@ (8000de0 <prvAddNewTaskToReadyList+0x10c>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d802      	bhi.n	8000d22 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8000d1c:	4a30      	ldr	r2, [pc, #192]	@ (8000de0 <prvAddNewTaskToReadyList+0x10c>)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8000d22:	4b31      	ldr	r3, [pc, #196]	@ (8000de8 <prvAddNewTaskToReadyList+0x114>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	3301      	adds	r3, #1
 8000d28:	4a2f      	ldr	r2, [pc, #188]	@ (8000de8 <prvAddNewTaskToReadyList+0x114>)
 8000d2a:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d30:	2201      	movs	r2, #1
 8000d32:	409a      	lsls	r2, r3
 8000d34:	4b2d      	ldr	r3, [pc, #180]	@ (8000dec <prvAddNewTaskToReadyList+0x118>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	4a2c      	ldr	r2, [pc, #176]	@ (8000dec <prvAddNewTaskToReadyList+0x118>)
 8000d3c:	6013      	str	r3, [r2, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d42:	492b      	ldr	r1, [pc, #172]	@ (8000df0 <prvAddNewTaskToReadyList+0x11c>)
 8000d44:	4613      	mov	r3, r2
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	4413      	add	r3, r2
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	440b      	add	r3, r1
 8000d4e:	3304      	adds	r3, #4
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	60fb      	str	r3, [r7, #12]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	609a      	str	r2, [r3, #8]
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	689a      	ldr	r2, [r3, #8]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	60da      	str	r2, [r3, #12]
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	689b      	ldr	r3, [r3, #8]
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	3204      	adds	r2, #4
 8000d6a:	605a      	str	r2, [r3, #4]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	1d1a      	adds	r2, r3, #4
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	609a      	str	r2, [r3, #8]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d78:	4613      	mov	r3, r2
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	4413      	add	r3, r2
 8000d7e:	009b      	lsls	r3, r3, #2
 8000d80:	4a1b      	ldr	r2, [pc, #108]	@ (8000df0 <prvAddNewTaskToReadyList+0x11c>)
 8000d82:	441a      	add	r2, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	615a      	str	r2, [r3, #20]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d8c:	4918      	ldr	r1, [pc, #96]	@ (8000df0 <prvAddNewTaskToReadyList+0x11c>)
 8000d8e:	4613      	mov	r3, r2
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	4413      	add	r3, r2
 8000d94:	009b      	lsls	r3, r3, #2
 8000d96:	440b      	add	r3, r1
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	1c59      	adds	r1, r3, #1
 8000d9c:	4814      	ldr	r0, [pc, #80]	@ (8000df0 <prvAddNewTaskToReadyList+0x11c>)
 8000d9e:	4613      	mov	r3, r2
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	4413      	add	r3, r2
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	4403      	add	r3, r0
 8000da8:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8000daa:	f001 fa11 	bl	80021d0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8000dae:	4b0d      	ldr	r3, [pc, #52]	@ (8000de4 <prvAddNewTaskToReadyList+0x110>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d00e      	beq.n	8000dd4 <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000db6:	4b0a      	ldr	r3, [pc, #40]	@ (8000de0 <prvAddNewTaskToReadyList+0x10c>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d207      	bcs.n	8000dd4 <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8000dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8000df4 <prvAddNewTaskToReadyList+0x120>)
 8000dc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000dca:	601a      	str	r2, [r3, #0]
 8000dcc:	f3bf 8f4f 	dsb	sy
 8000dd0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000dd4:	bf00      	nop
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	200000dc 	.word	0x200000dc
 8000de0:	20000030 	.word	0x20000030
 8000de4:	200000e8 	.word	0x200000e8
 8000de8:	200000f8 	.word	0x200000f8
 8000dec:	200000e4 	.word	0x200000e4
 8000df0:	20000034 	.word	0x20000034
 8000df4:	e000ed04 	.word	0xe000ed04

08000df8 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08a      	sub	sp, #40	@ 0x28
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8000e02:	2300      	movs	r3, #0
 8000e04:	627b      	str	r3, [r7, #36]	@ 0x24

        configASSERT( pxPreviousWakeTime );
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d10b      	bne.n	8000e24 <xTaskDelayUntil+0x2c>
        __asm volatile
 8000e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e10:	f383 8811 	msr	BASEPRI, r3
 8000e14:	f3bf 8f6f 	isb	sy
 8000e18:	f3bf 8f4f 	dsb	sy
 8000e1c:	617b      	str	r3, [r7, #20]
    }
 8000e1e:	bf00      	nop
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d10b      	bne.n	8000e42 <xTaskDelayUntil+0x4a>
        __asm volatile
 8000e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e2e:	f383 8811 	msr	BASEPRI, r3
 8000e32:	f3bf 8f6f 	isb	sy
 8000e36:	f3bf 8f4f 	dsb	sy
 8000e3a:	613b      	str	r3, [r7, #16]
    }
 8000e3c:	bf00      	nop
 8000e3e:	bf00      	nop
 8000e40:	e7fd      	b.n	8000e3e <xTaskDelayUntil+0x46>
        configASSERT( uxSchedulerSuspended == 0 );
 8000e42:	4b2b      	ldr	r3, [pc, #172]	@ (8000ef0 <xTaskDelayUntil+0xf8>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d00b      	beq.n	8000e62 <xTaskDelayUntil+0x6a>
        __asm volatile
 8000e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e4e:	f383 8811 	msr	BASEPRI, r3
 8000e52:	f3bf 8f6f 	isb	sy
 8000e56:	f3bf 8f4f 	dsb	sy
 8000e5a:	60fb      	str	r3, [r7, #12]
    }
 8000e5c:	bf00      	nop
 8000e5e:	bf00      	nop
 8000e60:	e7fd      	b.n	8000e5e <xTaskDelayUntil+0x66>

        vTaskSuspendAll();
 8000e62:	f000 f89d 	bl	8000fa0 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8000e66:	4b23      	ldr	r3, [pc, #140]	@ (8000ef4 <xTaskDelayUntil+0xfc>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	623b      	str	r3, [r7, #32]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	683a      	ldr	r2, [r7, #0]
 8000e72:	4413      	add	r3, r2
 8000e74:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	6a3a      	ldr	r2, [r7, #32]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d20b      	bcs.n	8000e98 <xTaskDelayUntil+0xa0>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	69fa      	ldr	r2, [r7, #28]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d211      	bcs.n	8000eae <xTaskDelayUntil+0xb6>
 8000e8a:	69fa      	ldr	r2, [r7, #28]
 8000e8c:	6a3b      	ldr	r3, [r7, #32]
 8000e8e:	429a      	cmp	r2, r3
 8000e90:	d90d      	bls.n	8000eae <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 8000e92:	2301      	movs	r3, #1
 8000e94:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e96:	e00a      	b.n	8000eae <xTaskDelayUntil+0xb6>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	69fa      	ldr	r2, [r7, #28]
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d303      	bcc.n	8000eaa <xTaskDelayUntil+0xb2>
 8000ea2:	69fa      	ldr	r2, [r7, #28]
 8000ea4:	6a3b      	ldr	r3, [r7, #32]
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	d901      	bls.n	8000eae <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	69fa      	ldr	r2, [r7, #28]
 8000eb2:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 8000eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d006      	beq.n	8000ec8 <xTaskDelayUntil+0xd0>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8000eba:	69fa      	ldr	r2, [r7, #28]
 8000ebc:	6a3b      	ldr	r3, [r7, #32]
 8000ebe:	1ad3      	subs	r3, r2, r3
 8000ec0:	2100      	movs	r1, #0
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f000 fd50 	bl	8001968 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8000ec8:	f000 f878 	bl	8000fbc <xTaskResumeAll>
 8000ecc:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8000ece:	69bb      	ldr	r3, [r7, #24]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d107      	bne.n	8000ee4 <xTaskDelayUntil+0xec>
        {
            portYIELD_WITHIN_API();
 8000ed4:	4b08      	ldr	r3, [pc, #32]	@ (8000ef8 <xTaskDelayUntil+0x100>)
 8000ed6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	f3bf 8f4f 	dsb	sy
 8000ee0:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 8000ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3728      	adds	r7, #40	@ 0x28
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000104 	.word	0x20000104
 8000ef4:	200000e0 	.word	0x200000e0
 8000ef8:	e000ed04 	.word	0xe000ed04

08000efc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8000f02:	4b20      	ldr	r3, [pc, #128]	@ (8000f84 <vTaskStartScheduler+0x88>)
 8000f04:	9301      	str	r3, [sp, #4]
 8000f06:	2300      	movs	r3, #0
 8000f08:	9300      	str	r3, [sp, #0]
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	2278      	movs	r2, #120	@ 0x78
 8000f0e:	491e      	ldr	r1, [pc, #120]	@ (8000f88 <vTaskStartScheduler+0x8c>)
 8000f10:	481e      	ldr	r0, [pc, #120]	@ (8000f8c <vTaskStartScheduler+0x90>)
 8000f12:	f7ff fe11 	bl	8000b38 <xTaskCreate>
 8000f16:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d102      	bne.n	8000f24 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8000f1e:	f000 fd77 	bl	8001a10 <xTimerCreateTimerTask>
 8000f22:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d116      	bne.n	8000f58 <vTaskStartScheduler+0x5c>
        __asm volatile
 8000f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f2e:	f383 8811 	msr	BASEPRI, r3
 8000f32:	f3bf 8f6f 	isb	sy
 8000f36:	f3bf 8f4f 	dsb	sy
 8000f3a:	60bb      	str	r3, [r7, #8]
    }
 8000f3c:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8000f3e:	4b14      	ldr	r3, [pc, #80]	@ (8000f90 <vTaskStartScheduler+0x94>)
 8000f40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f44:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8000f46:	4b13      	ldr	r3, [pc, #76]	@ (8000f94 <vTaskStartScheduler+0x98>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8000f4c:	4b12      	ldr	r3, [pc, #72]	@ (8000f98 <vTaskStartScheduler+0x9c>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8000f52:	f001 f867 	bl	8002024 <xPortStartScheduler>
 8000f56:	e00f      	b.n	8000f78 <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000f5e:	d10b      	bne.n	8000f78 <vTaskStartScheduler+0x7c>
        __asm volatile
 8000f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f64:	f383 8811 	msr	BASEPRI, r3
 8000f68:	f3bf 8f6f 	isb	sy
 8000f6c:	f3bf 8f4f 	dsb	sy
 8000f70:	607b      	str	r3, [r7, #4]
    }
 8000f72:	bf00      	nop
 8000f74:	bf00      	nop
 8000f76:	e7fd      	b.n	8000f74 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8000f78:	4b08      	ldr	r3, [pc, #32]	@ (8000f9c <vTaskStartScheduler+0xa0>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
}
 8000f7c:	bf00      	nop
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20000100 	.word	0x20000100
 8000f88:	080062c8 	.word	0x080062c8
 8000f8c:	08001849 	.word	0x08001849
 8000f90:	200000fc 	.word	0x200000fc
 8000f94:	200000e8 	.word	0x200000e8
 8000f98:	200000e0 	.word	0x200000e0
 8000f9c:	20000000 	.word	0x20000000

08000fa0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8000fa4:	4b04      	ldr	r3, [pc, #16]	@ (8000fb8 <vTaskSuspendAll+0x18>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	4a03      	ldr	r2, [pc, #12]	@ (8000fb8 <vTaskSuspendAll+0x18>)
 8000fac:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8000fae:	bf00      	nop
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr
 8000fb8:	20000104 	.word	0x20000104

08000fbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b088      	sub	sp, #32
 8000fc0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8000fca:	4b71      	ldr	r3, [pc, #452]	@ (8001190 <xTaskResumeAll+0x1d4>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d10b      	bne.n	8000fea <xTaskResumeAll+0x2e>
        __asm volatile
 8000fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fd6:	f383 8811 	msr	BASEPRI, r3
 8000fda:	f3bf 8f6f 	isb	sy
 8000fde:	f3bf 8f4f 	dsb	sy
 8000fe2:	607b      	str	r3, [r7, #4]
    }
 8000fe4:	bf00      	nop
 8000fe6:	bf00      	nop
 8000fe8:	e7fd      	b.n	8000fe6 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8000fea:	f001 f8bf 	bl	800216c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8000fee:	4b68      	ldr	r3, [pc, #416]	@ (8001190 <xTaskResumeAll+0x1d4>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	3b01      	subs	r3, #1
 8000ff4:	4a66      	ldr	r2, [pc, #408]	@ (8001190 <xTaskResumeAll+0x1d4>)
 8000ff6:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000ff8:	4b65      	ldr	r3, [pc, #404]	@ (8001190 <xTaskResumeAll+0x1d4>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	f040 80c0 	bne.w	8001182 <xTaskResumeAll+0x1c6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001002:	4b64      	ldr	r3, [pc, #400]	@ (8001194 <xTaskResumeAll+0x1d8>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2b00      	cmp	r3, #0
 8001008:	f000 80bb 	beq.w	8001182 <xTaskResumeAll+0x1c6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800100c:	e08a      	b.n	8001124 <xTaskResumeAll+0x168>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800100e:	4b62      	ldr	r3, [pc, #392]	@ (8001198 <xTaskResumeAll+0x1dc>)
 8001010:	68db      	ldr	r3, [r3, #12]
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800101a:	613b      	str	r3, [r7, #16]
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	69db      	ldr	r3, [r3, #28]
 8001020:	69fa      	ldr	r2, [r7, #28]
 8001022:	6a12      	ldr	r2, [r2, #32]
 8001024:	609a      	str	r2, [r3, #8]
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	6a1b      	ldr	r3, [r3, #32]
 800102a:	69fa      	ldr	r2, [r7, #28]
 800102c:	69d2      	ldr	r2, [r2, #28]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	685a      	ldr	r2, [r3, #4]
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	3318      	adds	r3, #24
 8001038:	429a      	cmp	r2, r3
 800103a:	d103      	bne.n	8001044 <xTaskResumeAll+0x88>
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	6a1a      	ldr	r2, [r3, #32]
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	2200      	movs	r2, #0
 8001048:	629a      	str	r2, [r3, #40]	@ 0x28
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	1e5a      	subs	r2, r3, #1
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	695b      	ldr	r3, [r3, #20]
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	69fa      	ldr	r2, [r7, #28]
 8001060:	68d2      	ldr	r2, [r2, #12]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	69fa      	ldr	r2, [r7, #28]
 800106a:	6892      	ldr	r2, [r2, #8]
 800106c:	605a      	str	r2, [r3, #4]
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	685a      	ldr	r2, [r3, #4]
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	3304      	adds	r3, #4
 8001076:	429a      	cmp	r2, r3
 8001078:	d103      	bne.n	8001082 <xTaskResumeAll+0xc6>
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	68da      	ldr	r2, [r3, #12]
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	2200      	movs	r2, #0
 8001086:	615a      	str	r2, [r3, #20]
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	1e5a      	subs	r2, r3, #1
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001096:	2201      	movs	r2, #1
 8001098:	409a      	lsls	r2, r3
 800109a:	4b40      	ldr	r3, [pc, #256]	@ (800119c <xTaskResumeAll+0x1e0>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4313      	orrs	r3, r2
 80010a0:	4a3e      	ldr	r2, [pc, #248]	@ (800119c <xTaskResumeAll+0x1e0>)
 80010a2:	6013      	str	r3, [r2, #0]
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80010a8:	493d      	ldr	r1, [pc, #244]	@ (80011a0 <xTaskResumeAll+0x1e4>)
 80010aa:	4613      	mov	r3, r2
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	4413      	add	r3, r2
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	440b      	add	r3, r1
 80010b4:	3304      	adds	r3, #4
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	60bb      	str	r3, [r7, #8]
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	68ba      	ldr	r2, [r7, #8]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	689a      	ldr	r2, [r3, #8]
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	60da      	str	r2, [r3, #12]
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	69fa      	ldr	r2, [r7, #28]
 80010ce:	3204      	adds	r2, #4
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	1d1a      	adds	r2, r3, #4
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80010de:	4613      	mov	r3, r2
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	4413      	add	r3, r2
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	4a2e      	ldr	r2, [pc, #184]	@ (80011a0 <xTaskResumeAll+0x1e4>)
 80010e8:	441a      	add	r2, r3
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	615a      	str	r2, [r3, #20]
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80010f2:	492b      	ldr	r1, [pc, #172]	@ (80011a0 <xTaskResumeAll+0x1e4>)
 80010f4:	4613      	mov	r3, r2
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	4413      	add	r3, r2
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	440b      	add	r3, r1
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	1c59      	adds	r1, r3, #1
 8001102:	4827      	ldr	r0, [pc, #156]	@ (80011a0 <xTaskResumeAll+0x1e4>)
 8001104:	4613      	mov	r3, r2
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	4413      	add	r3, r2
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	4403      	add	r3, r0
 800110e:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001114:	4b23      	ldr	r3, [pc, #140]	@ (80011a4 <xTaskResumeAll+0x1e8>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800111a:	429a      	cmp	r2, r3
 800111c:	d302      	bcc.n	8001124 <xTaskResumeAll+0x168>
                    {
                        xYieldPending = pdTRUE;
 800111e:	4b22      	ldr	r3, [pc, #136]	@ (80011a8 <xTaskResumeAll+0x1ec>)
 8001120:	2201      	movs	r2, #1
 8001122:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001124:	4b1c      	ldr	r3, [pc, #112]	@ (8001198 <xTaskResumeAll+0x1dc>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	f47f af70 	bne.w	800100e <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <xTaskResumeAll+0x17c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001134:	f000 fbde 	bl	80018f4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001138:	4b1c      	ldr	r3, [pc, #112]	@ (80011ac <xTaskResumeAll+0x1f0>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d010      	beq.n	8001166 <xTaskResumeAll+0x1aa>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001144:	f000 f846 	bl	80011d4 <xTaskIncrementTick>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d002      	beq.n	8001154 <xTaskResumeAll+0x198>
                            {
                                xYieldPending = pdTRUE;
 800114e:	4b16      	ldr	r3, [pc, #88]	@ (80011a8 <xTaskResumeAll+0x1ec>)
 8001150:	2201      	movs	r2, #1
 8001152:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	3b01      	subs	r3, #1
 8001158:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d1f1      	bne.n	8001144 <xTaskResumeAll+0x188>

                        xPendedTicks = 0;
 8001160:	4b12      	ldr	r3, [pc, #72]	@ (80011ac <xTaskResumeAll+0x1f0>)
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001166:	4b10      	ldr	r3, [pc, #64]	@ (80011a8 <xTaskResumeAll+0x1ec>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d009      	beq.n	8001182 <xTaskResumeAll+0x1c6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 800116e:	2301      	movs	r3, #1
 8001170:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8001172:	4b0f      	ldr	r3, [pc, #60]	@ (80011b0 <xTaskResumeAll+0x1f4>)
 8001174:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	f3bf 8f4f 	dsb	sy
 800117e:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001182:	f001 f825 	bl	80021d0 <vPortExitCritical>

    return xAlreadyYielded;
 8001186:	69bb      	ldr	r3, [r7, #24]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3720      	adds	r7, #32
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20000104 	.word	0x20000104
 8001194:	200000dc 	.word	0x200000dc
 8001198:	200000c8 	.word	0x200000c8
 800119c:	200000e4 	.word	0x200000e4
 80011a0:	20000034 	.word	0x20000034
 80011a4:	20000030 	.word	0x20000030
 80011a8:	200000f0 	.word	0x200000f0
 80011ac:	200000ec 	.word	0x200000ec
 80011b0:	e000ed04 	.word	0xe000ed04

080011b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80011ba:	4b05      	ldr	r3, [pc, #20]	@ (80011d0 <xTaskGetTickCount+0x1c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80011c0:	687b      	ldr	r3, [r7, #4]
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	200000e0 	.word	0x200000e0

080011d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08a      	sub	sp, #40	@ 0x28
 80011d8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80011da:	2300      	movs	r3, #0
 80011dc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80011de:	4b7e      	ldr	r3, [pc, #504]	@ (80013d8 <xTaskIncrementTick+0x204>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	f040 80ed 	bne.w	80013c2 <xTaskIncrementTick+0x1ee>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80011e8:	4b7c      	ldr	r3, [pc, #496]	@ (80013dc <xTaskIncrementTick+0x208>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	3301      	adds	r3, #1
 80011ee:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80011f0:	4a7a      	ldr	r2, [pc, #488]	@ (80013dc <xTaskIncrementTick+0x208>)
 80011f2:	6a3b      	ldr	r3, [r7, #32]
 80011f4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80011f6:	6a3b      	ldr	r3, [r7, #32]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d121      	bne.n	8001240 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80011fc:	4b78      	ldr	r3, [pc, #480]	@ (80013e0 <xTaskIncrementTick+0x20c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d00b      	beq.n	800121e <xTaskIncrementTick+0x4a>
        __asm volatile
 8001206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800120a:	f383 8811 	msr	BASEPRI, r3
 800120e:	f3bf 8f6f 	isb	sy
 8001212:	f3bf 8f4f 	dsb	sy
 8001216:	607b      	str	r3, [r7, #4]
    }
 8001218:	bf00      	nop
 800121a:	bf00      	nop
 800121c:	e7fd      	b.n	800121a <xTaskIncrementTick+0x46>
 800121e:	4b70      	ldr	r3, [pc, #448]	@ (80013e0 <xTaskIncrementTick+0x20c>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	61fb      	str	r3, [r7, #28]
 8001224:	4b6f      	ldr	r3, [pc, #444]	@ (80013e4 <xTaskIncrementTick+0x210>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a6d      	ldr	r2, [pc, #436]	@ (80013e0 <xTaskIncrementTick+0x20c>)
 800122a:	6013      	str	r3, [r2, #0]
 800122c:	4a6d      	ldr	r2, [pc, #436]	@ (80013e4 <xTaskIncrementTick+0x210>)
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	6013      	str	r3, [r2, #0]
 8001232:	4b6d      	ldr	r3, [pc, #436]	@ (80013e8 <xTaskIncrementTick+0x214>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	3301      	adds	r3, #1
 8001238:	4a6b      	ldr	r2, [pc, #428]	@ (80013e8 <xTaskIncrementTick+0x214>)
 800123a:	6013      	str	r3, [r2, #0]
 800123c:	f000 fb5a 	bl	80018f4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8001240:	4b6a      	ldr	r3, [pc, #424]	@ (80013ec <xTaskIncrementTick+0x218>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	6a3a      	ldr	r2, [r7, #32]
 8001246:	429a      	cmp	r2, r3
 8001248:	f0c0 80a6 	bcc.w	8001398 <xTaskIncrementTick+0x1c4>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800124c:	4b64      	ldr	r3, [pc, #400]	@ (80013e0 <xTaskIncrementTick+0x20c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d104      	bne.n	8001260 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001256:	4b65      	ldr	r3, [pc, #404]	@ (80013ec <xTaskIncrementTick+0x218>)
 8001258:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800125c:	601a      	str	r2, [r3, #0]
                    break;
 800125e:	e09b      	b.n	8001398 <xTaskIncrementTick+0x1c4>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001260:	4b5f      	ldr	r3, [pc, #380]	@ (80013e0 <xTaskIncrementTick+0x20c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800126a:	69bb      	ldr	r3, [r7, #24]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8001270:	6a3a      	ldr	r2, [r7, #32]
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	429a      	cmp	r2, r3
 8001276:	d203      	bcs.n	8001280 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001278:	4a5c      	ldr	r2, [pc, #368]	@ (80013ec <xTaskIncrementTick+0x218>)
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800127e:	e08b      	b.n	8001398 <xTaskIncrementTick+0x1c4>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	695b      	ldr	r3, [r3, #20]
 8001284:	613b      	str	r3, [r7, #16]
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	69ba      	ldr	r2, [r7, #24]
 800128c:	68d2      	ldr	r2, [r2, #12]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	6892      	ldr	r2, [r2, #8]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	685a      	ldr	r2, [r3, #4]
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	3304      	adds	r3, #4
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d103      	bne.n	80012ae <xTaskIncrementTick+0xda>
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	68da      	ldr	r2, [r3, #12]
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	69bb      	ldr	r3, [r7, #24]
 80012b0:	2200      	movs	r2, #0
 80012b2:	615a      	str	r2, [r3, #20]
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	1e5a      	subs	r2, r3, #1
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d01e      	beq.n	8001304 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	69db      	ldr	r3, [r3, #28]
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	6a12      	ldr	r2, [r2, #32]
 80012d4:	609a      	str	r2, [r3, #8]
 80012d6:	69bb      	ldr	r3, [r7, #24]
 80012d8:	6a1b      	ldr	r3, [r3, #32]
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	69d2      	ldr	r2, [r2, #28]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	685a      	ldr	r2, [r3, #4]
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	3318      	adds	r3, #24
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d103      	bne.n	80012f4 <xTaskIncrementTick+0x120>
 80012ec:	69bb      	ldr	r3, [r7, #24]
 80012ee:	6a1a      	ldr	r2, [r3, #32]
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	605a      	str	r2, [r3, #4]
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	2200      	movs	r2, #0
 80012f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	1e5a      	subs	r2, r3, #1
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001308:	2201      	movs	r2, #1
 800130a:	409a      	lsls	r2, r3
 800130c:	4b38      	ldr	r3, [pc, #224]	@ (80013f0 <xTaskIncrementTick+0x21c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4313      	orrs	r3, r2
 8001312:	4a37      	ldr	r2, [pc, #220]	@ (80013f0 <xTaskIncrementTick+0x21c>)
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	69bb      	ldr	r3, [r7, #24]
 8001318:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800131a:	4936      	ldr	r1, [pc, #216]	@ (80013f4 <xTaskIncrementTick+0x220>)
 800131c:	4613      	mov	r3, r2
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	4413      	add	r3, r2
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	440b      	add	r3, r1
 8001326:	3304      	adds	r3, #4
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	60bb      	str	r3, [r7, #8]
 800132c:	69bb      	ldr	r3, [r7, #24]
 800132e:	68ba      	ldr	r2, [r7, #8]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	689a      	ldr	r2, [r3, #8]
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	60da      	str	r2, [r3, #12]
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	3204      	adds	r2, #4
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	1d1a      	adds	r2, r3, #4
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001350:	4613      	mov	r3, r2
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	4413      	add	r3, r2
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	4a26      	ldr	r2, [pc, #152]	@ (80013f4 <xTaskIncrementTick+0x220>)
 800135a:	441a      	add	r2, r3
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	615a      	str	r2, [r3, #20]
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001364:	4923      	ldr	r1, [pc, #140]	@ (80013f4 <xTaskIncrementTick+0x220>)
 8001366:	4613      	mov	r3, r2
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	4413      	add	r3, r2
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	440b      	add	r3, r1
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	1c59      	adds	r1, r3, #1
 8001374:	481f      	ldr	r0, [pc, #124]	@ (80013f4 <xTaskIncrementTick+0x220>)
 8001376:	4613      	mov	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4413      	add	r3, r2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	4403      	add	r3, r0
 8001380:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001382:	69bb      	ldr	r3, [r7, #24]
 8001384:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001386:	4b1c      	ldr	r3, [pc, #112]	@ (80013f8 <xTaskIncrementTick+0x224>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800138c:	429a      	cmp	r2, r3
 800138e:	f67f af5d 	bls.w	800124c <xTaskIncrementTick+0x78>
                        {
                            xSwitchRequired = pdTRUE;
 8001392:	2301      	movs	r3, #1
 8001394:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001396:	e759      	b.n	800124c <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001398:	4b17      	ldr	r3, [pc, #92]	@ (80013f8 <xTaskIncrementTick+0x224>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800139e:	4915      	ldr	r1, [pc, #84]	@ (80013f4 <xTaskIncrementTick+0x220>)
 80013a0:	4613      	mov	r3, r2
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	4413      	add	r3, r2
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	440b      	add	r3, r1
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d901      	bls.n	80013b4 <xTaskIncrementTick+0x1e0>
            {
                xSwitchRequired = pdTRUE;
 80013b0:	2301      	movs	r3, #1
 80013b2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80013b4:	4b11      	ldr	r3, [pc, #68]	@ (80013fc <xTaskIncrementTick+0x228>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d007      	beq.n	80013cc <xTaskIncrementTick+0x1f8>
            {
                xSwitchRequired = pdTRUE;
 80013bc:	2301      	movs	r3, #1
 80013be:	627b      	str	r3, [r7, #36]	@ 0x24
 80013c0:	e004      	b.n	80013cc <xTaskIncrementTick+0x1f8>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80013c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001400 <xTaskIncrementTick+0x22c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	3301      	adds	r3, #1
 80013c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001400 <xTaskIncrementTick+0x22c>)
 80013ca:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80013cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3728      	adds	r7, #40	@ 0x28
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20000104 	.word	0x20000104
 80013dc:	200000e0 	.word	0x200000e0
 80013e0:	200000c0 	.word	0x200000c0
 80013e4:	200000c4 	.word	0x200000c4
 80013e8:	200000f4 	.word	0x200000f4
 80013ec:	200000fc 	.word	0x200000fc
 80013f0:	200000e4 	.word	0x200000e4
 80013f4:	20000034 	.word	0x20000034
 80013f8:	20000030 	.word	0x20000030
 80013fc:	200000f0 	.word	0x200000f0
 8001400:	200000ec 	.word	0x200000ec

08001404 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001404:	b480      	push	{r7}
 8001406:	b087      	sub	sp, #28
 8001408:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800140a:	4b27      	ldr	r3, [pc, #156]	@ (80014a8 <vTaskSwitchContext+0xa4>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d003      	beq.n	800141a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8001412:	4b26      	ldr	r3, [pc, #152]	@ (80014ac <vTaskSwitchContext+0xa8>)
 8001414:	2201      	movs	r2, #1
 8001416:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8001418:	e040      	b.n	800149c <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 800141a:	4b24      	ldr	r3, [pc, #144]	@ (80014ac <vTaskSwitchContext+0xa8>)
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001420:	4b23      	ldr	r3, [pc, #140]	@ (80014b0 <vTaskSwitchContext+0xac>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	fab3 f383 	clz	r3, r3
 800142c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800142e:	7afb      	ldrb	r3, [r7, #11]
 8001430:	f1c3 031f 	rsb	r3, r3, #31
 8001434:	617b      	str	r3, [r7, #20]
 8001436:	491f      	ldr	r1, [pc, #124]	@ (80014b4 <vTaskSwitchContext+0xb0>)
 8001438:	697a      	ldr	r2, [r7, #20]
 800143a:	4613      	mov	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	4413      	add	r3, r2
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	440b      	add	r3, r1
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d10b      	bne.n	8001462 <vTaskSwitchContext+0x5e>
        __asm volatile
 800144a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800144e:	f383 8811 	msr	BASEPRI, r3
 8001452:	f3bf 8f6f 	isb	sy
 8001456:	f3bf 8f4f 	dsb	sy
 800145a:	607b      	str	r3, [r7, #4]
    }
 800145c:	bf00      	nop
 800145e:	bf00      	nop
 8001460:	e7fd      	b.n	800145e <vTaskSwitchContext+0x5a>
 8001462:	697a      	ldr	r2, [r7, #20]
 8001464:	4613      	mov	r3, r2
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	4413      	add	r3, r2
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	4a11      	ldr	r2, [pc, #68]	@ (80014b4 <vTaskSwitchContext+0xb0>)
 800146e:	4413      	add	r3, r2
 8001470:	613b      	str	r3, [r7, #16]
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	685a      	ldr	r2, [r3, #4]
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	685a      	ldr	r2, [r3, #4]
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	3308      	adds	r3, #8
 8001484:	429a      	cmp	r2, r3
 8001486:	d104      	bne.n	8001492 <vTaskSwitchContext+0x8e>
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	685a      	ldr	r2, [r3, #4]
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	605a      	str	r2, [r3, #4]
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	4a07      	ldr	r2, [pc, #28]	@ (80014b8 <vTaskSwitchContext+0xb4>)
 800149a:	6013      	str	r3, [r2, #0]
}
 800149c:	bf00      	nop
 800149e:	371c      	adds	r7, #28
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	20000104 	.word	0x20000104
 80014ac:	200000f0 	.word	0x200000f0
 80014b0:	200000e4 	.word	0x200000e4
 80014b4:	20000034 	.word	0x20000034
 80014b8:	20000030 	.word	0x20000030

080014bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d10b      	bne.n	80014e4 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 80014cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014d0:	f383 8811 	msr	BASEPRI, r3
 80014d4:	f3bf 8f6f 	isb	sy
 80014d8:	f3bf 8f4f 	dsb	sy
 80014dc:	60fb      	str	r3, [r7, #12]
    }
 80014de:	bf00      	nop
 80014e0:	bf00      	nop
 80014e2:	e7fd      	b.n	80014e0 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80014e4:	4b07      	ldr	r3, [pc, #28]	@ (8001504 <vTaskPlaceOnEventList+0x48>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	3318      	adds	r3, #24
 80014ea:	4619      	mov	r1, r3
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	f7ff f81c 	bl	800052a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80014f2:	2101      	movs	r1, #1
 80014f4:	6838      	ldr	r0, [r7, #0]
 80014f6:	f000 fa37 	bl	8001968 <prvAddCurrentTaskToDelayedList>
}
 80014fa:	bf00      	nop
 80014fc:	3710      	adds	r7, #16
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000030 	.word	0x20000030

08001508 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8001508:	b580      	push	{r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af00      	add	r7, sp, #0
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	60b9      	str	r1, [r7, #8]
 8001512:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d10b      	bne.n	8001532 <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 800151a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800151e:	f383 8811 	msr	BASEPRI, r3
 8001522:	f3bf 8f6f 	isb	sy
 8001526:	f3bf 8f4f 	dsb	sy
 800152a:	613b      	str	r3, [r7, #16]
    }
 800152c:	bf00      	nop
 800152e:	bf00      	nop
 8001530:	e7fd      	b.n	800152e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	617b      	str	r3, [r7, #20]
 8001538:	4b15      	ldr	r3, [pc, #84]	@ (8001590 <vTaskPlaceOnEventListRestricted+0x88>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	697a      	ldr	r2, [r7, #20]
 800153e:	61da      	str	r2, [r3, #28]
 8001540:	4b13      	ldr	r3, [pc, #76]	@ (8001590 <vTaskPlaceOnEventListRestricted+0x88>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	6892      	ldr	r2, [r2, #8]
 8001548:	621a      	str	r2, [r3, #32]
 800154a:	4b11      	ldr	r3, [pc, #68]	@ (8001590 <vTaskPlaceOnEventListRestricted+0x88>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	3218      	adds	r2, #24
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	4b0e      	ldr	r3, [pc, #56]	@ (8001590 <vTaskPlaceOnEventListRestricted+0x88>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f103 0218 	add.w	r2, r3, #24
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	4b0b      	ldr	r3, [pc, #44]	@ (8001590 <vTaskPlaceOnEventListRestricted+0x88>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	68fa      	ldr	r2, [r7, #12]
 8001568:	629a      	str	r2, [r3, #40]	@ 0x28
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	1c5a      	adds	r2, r3, #1
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d002      	beq.n	8001580 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 800157a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800157e:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001580:	6879      	ldr	r1, [r7, #4]
 8001582:	68b8      	ldr	r0, [r7, #8]
 8001584:	f000 f9f0 	bl	8001968 <prvAddCurrentTaskToDelayedList>
    }
 8001588:	bf00      	nop
 800158a:	3718      	adds	r7, #24
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	20000030 	.word	0x20000030

08001594 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001594:	b480      	push	{r7}
 8001596:	b08b      	sub	sp, #44	@ 0x2c
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80015a4:	6a3b      	ldr	r3, [r7, #32]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d10b      	bne.n	80015c2 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 80015aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80015ae:	f383 8811 	msr	BASEPRI, r3
 80015b2:	f3bf 8f6f 	isb	sy
 80015b6:	f3bf 8f4f 	dsb	sy
 80015ba:	60fb      	str	r3, [r7, #12]
    }
 80015bc:	bf00      	nop
 80015be:	bf00      	nop
 80015c0:	e7fd      	b.n	80015be <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80015c2:	6a3b      	ldr	r3, [r7, #32]
 80015c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c6:	61fb      	str	r3, [r7, #28]
 80015c8:	6a3b      	ldr	r3, [r7, #32]
 80015ca:	69db      	ldr	r3, [r3, #28]
 80015cc:	6a3a      	ldr	r2, [r7, #32]
 80015ce:	6a12      	ldr	r2, [r2, #32]
 80015d0:	609a      	str	r2, [r3, #8]
 80015d2:	6a3b      	ldr	r3, [r7, #32]
 80015d4:	6a1b      	ldr	r3, [r3, #32]
 80015d6:	6a3a      	ldr	r2, [r7, #32]
 80015d8:	69d2      	ldr	r2, [r2, #28]
 80015da:	605a      	str	r2, [r3, #4]
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	685a      	ldr	r2, [r3, #4]
 80015e0:	6a3b      	ldr	r3, [r7, #32]
 80015e2:	3318      	adds	r3, #24
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d103      	bne.n	80015f0 <xTaskRemoveFromEventList+0x5c>
 80015e8:	6a3b      	ldr	r3, [r7, #32]
 80015ea:	6a1a      	ldr	r2, [r3, #32]
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	6a3b      	ldr	r3, [r7, #32]
 80015f2:	2200      	movs	r2, #0
 80015f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	1e5a      	subs	r2, r3, #1
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001600:	4b4a      	ldr	r3, [pc, #296]	@ (800172c <xTaskRemoveFromEventList+0x198>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d15e      	bne.n	80016c6 <xTaskRemoveFromEventList+0x132>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8001608:	6a3b      	ldr	r3, [r7, #32]
 800160a:	695b      	ldr	r3, [r3, #20]
 800160c:	617b      	str	r3, [r7, #20]
 800160e:	6a3b      	ldr	r3, [r7, #32]
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	6a3a      	ldr	r2, [r7, #32]
 8001614:	68d2      	ldr	r2, [r2, #12]
 8001616:	609a      	str	r2, [r3, #8]
 8001618:	6a3b      	ldr	r3, [r7, #32]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	6a3a      	ldr	r2, [r7, #32]
 800161e:	6892      	ldr	r2, [r2, #8]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	685a      	ldr	r2, [r3, #4]
 8001626:	6a3b      	ldr	r3, [r7, #32]
 8001628:	3304      	adds	r3, #4
 800162a:	429a      	cmp	r2, r3
 800162c:	d103      	bne.n	8001636 <xTaskRemoveFromEventList+0xa2>
 800162e:	6a3b      	ldr	r3, [r7, #32]
 8001630:	68da      	ldr	r2, [r3, #12]
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	605a      	str	r2, [r3, #4]
 8001636:	6a3b      	ldr	r3, [r7, #32]
 8001638:	2200      	movs	r2, #0
 800163a:	615a      	str	r2, [r3, #20]
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	1e5a      	subs	r2, r3, #1
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8001646:	6a3b      	ldr	r3, [r7, #32]
 8001648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800164a:	2201      	movs	r2, #1
 800164c:	409a      	lsls	r2, r3
 800164e:	4b38      	ldr	r3, [pc, #224]	@ (8001730 <xTaskRemoveFromEventList+0x19c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4313      	orrs	r3, r2
 8001654:	4a36      	ldr	r2, [pc, #216]	@ (8001730 <xTaskRemoveFromEventList+0x19c>)
 8001656:	6013      	str	r3, [r2, #0]
 8001658:	6a3b      	ldr	r3, [r7, #32]
 800165a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800165c:	4935      	ldr	r1, [pc, #212]	@ (8001734 <xTaskRemoveFromEventList+0x1a0>)
 800165e:	4613      	mov	r3, r2
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	4413      	add	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	440b      	add	r3, r1
 8001668:	3304      	adds	r3, #4
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	613b      	str	r3, [r7, #16]
 800166e:	6a3b      	ldr	r3, [r7, #32]
 8001670:	693a      	ldr	r2, [r7, #16]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	6a3b      	ldr	r3, [r7, #32]
 800167a:	60da      	str	r2, [r3, #12]
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	6a3a      	ldr	r2, [r7, #32]
 8001682:	3204      	adds	r2, #4
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	6a3b      	ldr	r3, [r7, #32]
 8001688:	1d1a      	adds	r2, r3, #4
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	609a      	str	r2, [r3, #8]
 800168e:	6a3b      	ldr	r3, [r7, #32]
 8001690:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001692:	4613      	mov	r3, r2
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	4413      	add	r3, r2
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	4a26      	ldr	r2, [pc, #152]	@ (8001734 <xTaskRemoveFromEventList+0x1a0>)
 800169c:	441a      	add	r2, r3
 800169e:	6a3b      	ldr	r3, [r7, #32]
 80016a0:	615a      	str	r2, [r3, #20]
 80016a2:	6a3b      	ldr	r3, [r7, #32]
 80016a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016a6:	4923      	ldr	r1, [pc, #140]	@ (8001734 <xTaskRemoveFromEventList+0x1a0>)
 80016a8:	4613      	mov	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	4413      	add	r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	440b      	add	r3, r1
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	1c59      	adds	r1, r3, #1
 80016b6:	481f      	ldr	r0, [pc, #124]	@ (8001734 <xTaskRemoveFromEventList+0x1a0>)
 80016b8:	4613      	mov	r3, r2
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	4413      	add	r3, r2
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	4403      	add	r3, r0
 80016c2:	6019      	str	r1, [r3, #0]
 80016c4:	e01b      	b.n	80016fe <xTaskRemoveFromEventList+0x16a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80016c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001738 <xTaskRemoveFromEventList+0x1a4>)
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	61bb      	str	r3, [r7, #24]
 80016cc:	6a3b      	ldr	r3, [r7, #32]
 80016ce:	69ba      	ldr	r2, [r7, #24]
 80016d0:	61da      	str	r2, [r3, #28]
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	689a      	ldr	r2, [r3, #8]
 80016d6:	6a3b      	ldr	r3, [r7, #32]
 80016d8:	621a      	str	r2, [r3, #32]
 80016da:	69bb      	ldr	r3, [r7, #24]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	6a3a      	ldr	r2, [r7, #32]
 80016e0:	3218      	adds	r2, #24
 80016e2:	605a      	str	r2, [r3, #4]
 80016e4:	6a3b      	ldr	r3, [r7, #32]
 80016e6:	f103 0218 	add.w	r2, r3, #24
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	609a      	str	r2, [r3, #8]
 80016ee:	6a3b      	ldr	r3, [r7, #32]
 80016f0:	4a11      	ldr	r2, [pc, #68]	@ (8001738 <xTaskRemoveFromEventList+0x1a4>)
 80016f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80016f4:	4b10      	ldr	r3, [pc, #64]	@ (8001738 <xTaskRemoveFromEventList+0x1a4>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	3301      	adds	r3, #1
 80016fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001738 <xTaskRemoveFromEventList+0x1a4>)
 80016fc:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80016fe:	6a3b      	ldr	r3, [r7, #32]
 8001700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001702:	4b0e      	ldr	r3, [pc, #56]	@ (800173c <xTaskRemoveFromEventList+0x1a8>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001708:	429a      	cmp	r2, r3
 800170a:	d905      	bls.n	8001718 <xTaskRemoveFromEventList+0x184>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800170c:	2301      	movs	r3, #1
 800170e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8001710:	4b0b      	ldr	r3, [pc, #44]	@ (8001740 <xTaskRemoveFromEventList+0x1ac>)
 8001712:	2201      	movs	r2, #1
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	e001      	b.n	800171c <xTaskRemoveFromEventList+0x188>
    }
    else
    {
        xReturn = pdFALSE;
 8001718:	2300      	movs	r3, #0
 800171a:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 800171c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800171e:	4618      	mov	r0, r3
 8001720:	372c      	adds	r7, #44	@ 0x2c
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	20000104 	.word	0x20000104
 8001730:	200000e4 	.word	0x200000e4
 8001734:	20000034 	.word	0x20000034
 8001738:	200000c8 	.word	0x200000c8
 800173c:	20000030 	.word	0x20000030
 8001740:	200000f0 	.word	0x200000f0

08001744 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800174c:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <vTaskInternalSetTimeOutState+0x24>)
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8001754:	4b05      	ldr	r3, [pc, #20]	@ (800176c <vTaskInternalSetTimeOutState+0x28>)
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	605a      	str	r2, [r3, #4]
}
 800175c:	bf00      	nop
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr
 8001768:	200000f4 	.word	0x200000f4
 800176c:	200000e0 	.word	0x200000e0

08001770 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b088      	sub	sp, #32
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d10b      	bne.n	8001798 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8001780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001784:	f383 8811 	msr	BASEPRI, r3
 8001788:	f3bf 8f6f 	isb	sy
 800178c:	f3bf 8f4f 	dsb	sy
 8001790:	613b      	str	r3, [r7, #16]
    }
 8001792:	bf00      	nop
 8001794:	bf00      	nop
 8001796:	e7fd      	b.n	8001794 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d10b      	bne.n	80017b6 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 800179e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017a2:	f383 8811 	msr	BASEPRI, r3
 80017a6:	f3bf 8f6f 	isb	sy
 80017aa:	f3bf 8f4f 	dsb	sy
 80017ae:	60fb      	str	r3, [r7, #12]
    }
 80017b0:	bf00      	nop
 80017b2:	bf00      	nop
 80017b4:	e7fd      	b.n	80017b2 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80017b6:	f000 fcd9 	bl	800216c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80017ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001828 <xTaskCheckForTimeOut+0xb8>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	617b      	str	r3, [r7, #20]
                xReturn = pdFALSE;
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	4b17      	ldr	r3, [pc, #92]	@ (800182c <xTaskCheckForTimeOut+0xbc>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d00a      	beq.n	80017ec <xTaskCheckForTimeOut+0x7c>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d305      	bcc.n	80017ec <xTaskCheckForTimeOut+0x7c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80017e0:	2301      	movs	r3, #1
 80017e2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	e015      	b.n	8001818 <xTaskCheckForTimeOut+0xa8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d20b      	bcs.n	800180e <xTaskCheckForTimeOut+0x9e>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	1ad2      	subs	r2, r2, r3
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f7ff ff9e 	bl	8001744 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8001808:	2300      	movs	r3, #0
 800180a:	61fb      	str	r3, [r7, #28]
 800180c:	e004      	b.n	8001818 <xTaskCheckForTimeOut+0xa8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8001814:	2301      	movs	r3, #1
 8001816:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8001818:	f000 fcda 	bl	80021d0 <vPortExitCritical>

    return xReturn;
 800181c:	69fb      	ldr	r3, [r7, #28]
}
 800181e:	4618      	mov	r0, r3
 8001820:	3720      	adds	r7, #32
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	200000e0 	.word	0x200000e0
 800182c:	200000f4 	.word	0x200000f4

08001830 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8001834:	4b03      	ldr	r3, [pc, #12]	@ (8001844 <vTaskMissedYield+0x14>)
 8001836:	2201      	movs	r2, #1
 8001838:	601a      	str	r2, [r3, #0]
}
 800183a:	bf00      	nop
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	200000f0 	.word	0x200000f0

08001848 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8001850:	f000 f848 	bl	80018e4 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001854:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <prvIdleTask+0x28>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2b01      	cmp	r3, #1
 800185a:	d9f9      	bls.n	8001850 <prvIdleTask+0x8>
            {
                taskYIELD();
 800185c:	4b05      	ldr	r3, [pc, #20]	@ (8001874 <prvIdleTask+0x2c>)
 800185e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	f3bf 8f4f 	dsb	sy
 8001868:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800186c:	e7f0      	b.n	8001850 <prvIdleTask+0x8>
 800186e:	bf00      	nop
 8001870:	20000034 	.word	0x20000034
 8001874:	e000ed04 	.word	0xe000ed04

08001878 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800187e:	2300      	movs	r3, #0
 8001880:	607b      	str	r3, [r7, #4]
 8001882:	e00c      	b.n	800189e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	4613      	mov	r3, r2
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	4413      	add	r3, r2
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	4a0f      	ldr	r2, [pc, #60]	@ (80018cc <prvInitialiseTaskLists+0x54>)
 8001890:	4413      	add	r3, r2
 8001892:	4618      	mov	r0, r3
 8001894:	f7fe fe1c 	bl	80004d0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3301      	adds	r3, #1
 800189c:	607b      	str	r3, [r7, #4]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2b04      	cmp	r3, #4
 80018a2:	d9ef      	bls.n	8001884 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80018a4:	480a      	ldr	r0, [pc, #40]	@ (80018d0 <prvInitialiseTaskLists+0x58>)
 80018a6:	f7fe fe13 	bl	80004d0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80018aa:	480a      	ldr	r0, [pc, #40]	@ (80018d4 <prvInitialiseTaskLists+0x5c>)
 80018ac:	f7fe fe10 	bl	80004d0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80018b0:	4809      	ldr	r0, [pc, #36]	@ (80018d8 <prvInitialiseTaskLists+0x60>)
 80018b2:	f7fe fe0d 	bl	80004d0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80018b6:	4b09      	ldr	r3, [pc, #36]	@ (80018dc <prvInitialiseTaskLists+0x64>)
 80018b8:	4a05      	ldr	r2, [pc, #20]	@ (80018d0 <prvInitialiseTaskLists+0x58>)
 80018ba:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80018bc:	4b08      	ldr	r3, [pc, #32]	@ (80018e0 <prvInitialiseTaskLists+0x68>)
 80018be:	4a05      	ldr	r2, [pc, #20]	@ (80018d4 <prvInitialiseTaskLists+0x5c>)
 80018c0:	601a      	str	r2, [r3, #0]
}
 80018c2:	bf00      	nop
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000034 	.word	0x20000034
 80018d0:	20000098 	.word	0x20000098
 80018d4:	200000ac 	.word	0x200000ac
 80018d8:	200000c8 	.word	0x200000c8
 80018dc:	200000c0 	.word	0x200000c0
 80018e0:	200000c4 	.word	0x200000c4

080018e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0

            prvDeleteTCB( pxTCB );
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
	...

080018f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80018f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001924 <prvResetNextTaskUnblockTime+0x30>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d104      	bne.n	800190c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8001902:	4b09      	ldr	r3, [pc, #36]	@ (8001928 <prvResetNextTaskUnblockTime+0x34>)
 8001904:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001908:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800190a:	e005      	b.n	8001918 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800190c:	4b05      	ldr	r3, [pc, #20]	@ (8001924 <prvResetNextTaskUnblockTime+0x30>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a04      	ldr	r2, [pc, #16]	@ (8001928 <prvResetNextTaskUnblockTime+0x34>)
 8001916:	6013      	str	r3, [r2, #0]
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	200000c0 	.word	0x200000c0
 8001928:	200000fc 	.word	0x200000fc

0800192c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8001932:	4b0b      	ldr	r3, [pc, #44]	@ (8001960 <xTaskGetSchedulerState+0x34>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d102      	bne.n	8001940 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800193a:	2301      	movs	r3, #1
 800193c:	607b      	str	r3, [r7, #4]
 800193e:	e008      	b.n	8001952 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001940:	4b08      	ldr	r3, [pc, #32]	@ (8001964 <xTaskGetSchedulerState+0x38>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d102      	bne.n	800194e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8001948:	2302      	movs	r3, #2
 800194a:	607b      	str	r3, [r7, #4]
 800194c:	e001      	b.n	8001952 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800194e:	2300      	movs	r3, #0
 8001950:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8001952:	687b      	ldr	r3, [r7, #4]
    }
 8001954:	4618      	mov	r0, r3
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	200000e8 	.word	0x200000e8
 8001964:	20000104 	.word	0x20000104

08001968 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8001972:	4b21      	ldr	r3, [pc, #132]	@ (80019f8 <prvAddCurrentTaskToDelayedList+0x90>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	60fb      	str	r3, [r7, #12]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001978:	4b20      	ldr	r3, [pc, #128]	@ (80019fc <prvAddCurrentTaskToDelayedList+0x94>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	3304      	adds	r3, #4
 800197e:	4618      	mov	r0, r3
 8001980:	f7fe fe0c 	bl	800059c <uxListRemove>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d10b      	bne.n	80019a2 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800198a:	4b1c      	ldr	r3, [pc, #112]	@ (80019fc <prvAddCurrentTaskToDelayedList+0x94>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001990:	2201      	movs	r2, #1
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	43da      	mvns	r2, r3
 8001998:	4b19      	ldr	r3, [pc, #100]	@ (8001a00 <prvAddCurrentTaskToDelayedList+0x98>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4013      	ands	r3, r2
 800199e:	4a18      	ldr	r2, [pc, #96]	@ (8001a00 <prvAddCurrentTaskToDelayedList+0x98>)
 80019a0:	6013      	str	r3, [r2, #0]
    #else /* INCLUDE_vTaskSuspend */
    {
        /* Calculate the time at which the task should be woken if the event
         * does not occur.  This may overflow but this doesn't matter, the kernel
         * will manage it correctly. */
        xTimeToWake = xConstTickCount + xTicksToWait;
 80019a2:	68fa      	ldr	r2, [r7, #12]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4413      	add	r3, r2
 80019a8:	60bb      	str	r3, [r7, #8]

        /* The list item will be inserted in wake time order. */
        listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80019aa:	4b14      	ldr	r3, [pc, #80]	@ (80019fc <prvAddCurrentTaskToDelayedList+0x94>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	68ba      	ldr	r2, [r7, #8]
 80019b0:	605a      	str	r2, [r3, #4]

        if( xTimeToWake < xConstTickCount )
 80019b2:	68ba      	ldr	r2, [r7, #8]
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d209      	bcs.n	80019ce <prvAddCurrentTaskToDelayedList+0x66>
        {
            /* Wake time has overflowed.  Place this item in the overflow list. */
            vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80019ba:	4b12      	ldr	r3, [pc, #72]	@ (8001a04 <prvAddCurrentTaskToDelayedList+0x9c>)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	4b0f      	ldr	r3, [pc, #60]	@ (80019fc <prvAddCurrentTaskToDelayedList+0x94>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	3304      	adds	r3, #4
 80019c4:	4619      	mov	r1, r3
 80019c6:	4610      	mov	r0, r2
 80019c8:	f7fe fdaf 	bl	800052a <vListInsert>

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80019cc:	e010      	b.n	80019f0 <prvAddCurrentTaskToDelayedList+0x88>
            vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80019ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001a08 <prvAddCurrentTaskToDelayedList+0xa0>)
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	4b0a      	ldr	r3, [pc, #40]	@ (80019fc <prvAddCurrentTaskToDelayedList+0x94>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	3304      	adds	r3, #4
 80019d8:	4619      	mov	r1, r3
 80019da:	4610      	mov	r0, r2
 80019dc:	f7fe fda5 	bl	800052a <vListInsert>
            if( xTimeToWake < xNextTaskUnblockTime )
 80019e0:	4b0a      	ldr	r3, [pc, #40]	@ (8001a0c <prvAddCurrentTaskToDelayedList+0xa4>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	68ba      	ldr	r2, [r7, #8]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d202      	bcs.n	80019f0 <prvAddCurrentTaskToDelayedList+0x88>
                xNextTaskUnblockTime = xTimeToWake;
 80019ea:	4a08      	ldr	r2, [pc, #32]	@ (8001a0c <prvAddCurrentTaskToDelayedList+0xa4>)
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	6013      	str	r3, [r2, #0]
}
 80019f0:	bf00      	nop
 80019f2:	3710      	adds	r7, #16
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	200000e0 	.word	0x200000e0
 80019fc:	20000030 	.word	0x20000030
 8001a00:	200000e4 	.word	0x200000e4
 8001a04:	200000c4 	.word	0x200000c4
 8001a08:	200000c0 	.word	0x200000c0
 8001a0c:	200000fc 	.word	0x200000fc

08001a10 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8001a16:	2300      	movs	r3, #0
 8001a18:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8001a1a:	f000 fa4d 	bl	8001eb8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8001a1e:	4b11      	ldr	r3, [pc, #68]	@ (8001a64 <xTimerCreateTimerTask+0x54>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d00a      	beq.n	8001a3c <xTimerCreateTimerTask+0x2c>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8001a26:	4b10      	ldr	r3, [pc, #64]	@ (8001a68 <xTimerCreateTimerTask+0x58>)
 8001a28:	9301      	str	r3, [sp, #4]
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	2300      	movs	r3, #0
 8001a30:	2278      	movs	r2, #120	@ 0x78
 8001a32:	490e      	ldr	r1, [pc, #56]	@ (8001a6c <xTimerCreateTimerTask+0x5c>)
 8001a34:	480e      	ldr	r0, [pc, #56]	@ (8001a70 <xTimerCreateTimerTask+0x60>)
 8001a36:	f7ff f87f 	bl	8000b38 <xTaskCreate>
 8001a3a:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d10b      	bne.n	8001a5a <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8001a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a46:	f383 8811 	msr	BASEPRI, r3
 8001a4a:	f3bf 8f6f 	isb	sy
 8001a4e:	f3bf 8f4f 	dsb	sy
 8001a52:	603b      	str	r3, [r7, #0]
    }
 8001a54:	bf00      	nop
 8001a56:	bf00      	nop
 8001a58:	e7fd      	b.n	8001a56 <xTimerCreateTimerTask+0x46>
        return xReturn;
 8001a5a:	687b      	ldr	r3, [r7, #4]
    }
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3708      	adds	r7, #8
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000138 	.word	0x20000138
 8001a68:	2000013c 	.word	0x2000013c
 8001a6c:	080062d0 	.word	0x080062d0
 8001a70:	08001b19 	.word	0x08001b19

08001a74 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8001a80:	e008      	b.n	8001a94 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	699b      	ldr	r3, [r3, #24]
 8001a86:	68ba      	ldr	r2, [r7, #8]
 8001a88:	4413      	add	r3, r2
 8001a8a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	68f8      	ldr	r0, [r7, #12]
 8001a92:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	699a      	ldr	r2, [r3, #24]
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	18d1      	adds	r1, r2, r3
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	68f8      	ldr	r0, [r7, #12]
 8001aa2:	f000 f8df 	bl	8001c64 <prvInsertTimerInActiveList>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1ea      	bne.n	8001a82 <prvReloadTimer+0xe>
        }
    }
 8001aac:	bf00      	nop
 8001aae:	bf00      	nop
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
	...

08001ab8 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001ac2:	4b14      	ldr	r3, [pc, #80]	@ (8001b14 <prvProcessExpiredTimer+0x5c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	68db      	ldr	r3, [r3, #12]
 8001aca:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	3304      	adds	r3, #4
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7fe fd63 	bl	800059c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001adc:	f003 0304 	and.w	r3, r3, #4
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d005      	beq.n	8001af0 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8001ae4:	683a      	ldr	r2, [r7, #0]
 8001ae6:	6879      	ldr	r1, [r7, #4]
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f7ff ffc3 	bl	8001a74 <prvReloadTimer>
 8001aee:	e008      	b.n	8001b02 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001af6:	f023 0301 	bic.w	r3, r3, #1
 8001afa:	b2da      	uxtb	r2, r3
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	6a1b      	ldr	r3, [r3, #32]
 8001b06:	68f8      	ldr	r0, [r7, #12]
 8001b08:	4798      	blx	r3
    }
 8001b0a:	bf00      	nop
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000130 	.word	0x20000130

08001b18 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8001b20:	f107 0308 	add.w	r3, r7, #8
 8001b24:	4618      	mov	r0, r3
 8001b26:	f000 f859 	bl	8001bdc <prvGetNextExpireTime>
 8001b2a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	4619      	mov	r1, r3
 8001b30:	68f8      	ldr	r0, [r7, #12]
 8001b32:	f000 f805 	bl	8001b40 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8001b36:	f000 f8d7 	bl	8001ce8 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8001b3a:	bf00      	nop
 8001b3c:	e7f0      	b.n	8001b20 <prvTimerTask+0x8>
	...

08001b40 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8001b4a:	f7ff fa29 	bl	8000fa0 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8001b4e:	f107 0308 	add.w	r3, r7, #8
 8001b52:	4618      	mov	r0, r3
 8001b54:	f000 f866 	bl	8001c24 <prvSampleTimeNow>
 8001b58:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d130      	bne.n	8001bc2 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d10a      	bne.n	8001b7c <prvProcessTimerOrBlockTask+0x3c>
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d806      	bhi.n	8001b7c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8001b6e:	f7ff fa25 	bl	8000fbc <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8001b72:	68f9      	ldr	r1, [r7, #12]
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f7ff ff9f 	bl	8001ab8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8001b7a:	e024      	b.n	8001bc6 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d008      	beq.n	8001b94 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8001b82:	4b13      	ldr	r3, [pc, #76]	@ (8001bd0 <prvProcessTimerOrBlockTask+0x90>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d101      	bne.n	8001b90 <prvProcessTimerOrBlockTask+0x50>
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e000      	b.n	8001b92 <prvProcessTimerOrBlockTask+0x52>
 8001b90:	2300      	movs	r3, #0
 8001b92:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8001b94:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd4 <prvProcessTimerOrBlockTask+0x94>)
 8001b96:	6818      	ldr	r0, [r3, #0]
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	683a      	ldr	r2, [r7, #0]
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	f7fe ff95 	bl	8000ad0 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8001ba6:	f7ff fa09 	bl	8000fbc <xTaskResumeAll>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d10a      	bne.n	8001bc6 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8001bb0:	4b09      	ldr	r3, [pc, #36]	@ (8001bd8 <prvProcessTimerOrBlockTask+0x98>)
 8001bb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	f3bf 8f4f 	dsb	sy
 8001bbc:	f3bf 8f6f 	isb	sy
    }
 8001bc0:	e001      	b.n	8001bc6 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8001bc2:	f7ff f9fb 	bl	8000fbc <xTaskResumeAll>
    }
 8001bc6:	bf00      	nop
 8001bc8:	3710      	adds	r7, #16
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	20000134 	.word	0x20000134
 8001bd4:	20000138 	.word	0x20000138
 8001bd8:	e000ed04 	.word	0xe000ed04

08001bdc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8001bdc:	b480      	push	{r7}
 8001bde:	b085      	sub	sp, #20
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8001be4:	4b0e      	ldr	r3, [pc, #56]	@ (8001c20 <prvGetNextExpireTime+0x44>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d101      	bne.n	8001bf2 <prvGetNextExpireTime+0x16>
 8001bee:	2201      	movs	r2, #1
 8001bf0:	e000      	b.n	8001bf4 <prvGetNextExpireTime+0x18>
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d105      	bne.n	8001c0c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8001c00:	4b07      	ldr	r3, [pc, #28]	@ (8001c20 <prvGetNextExpireTime+0x44>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	68db      	ldr	r3, [r3, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	e001      	b.n	8001c10 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8001c10:	68fb      	ldr	r3, [r7, #12]
    }
 8001c12:	4618      	mov	r0, r3
 8001c14:	3714      	adds	r7, #20
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	20000130 	.word	0x20000130

08001c24 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8001c2c:	f7ff fac2 	bl	80011b4 <xTaskGetTickCount>
 8001c30:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8001c32:	4b0b      	ldr	r3, [pc, #44]	@ (8001c60 <prvSampleTimeNow+0x3c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	68fa      	ldr	r2, [r7, #12]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d205      	bcs.n	8001c48 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8001c3c:	f000 f916 	bl	8001e6c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2201      	movs	r2, #1
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	e002      	b.n	8001c4e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8001c4e:	4a04      	ldr	r2, [pc, #16]	@ (8001c60 <prvSampleTimeNow+0x3c>)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8001c54:	68fb      	ldr	r3, [r7, #12]
    }
 8001c56:	4618      	mov	r0, r3
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000140 	.word	0x20000140

08001c64 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
 8001c70:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8001c72:	2300      	movs	r3, #0
 8001c74:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	68ba      	ldr	r2, [r7, #8]
 8001c7a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8001c82:	68ba      	ldr	r2, [r7, #8]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d812      	bhi.n	8001cb0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	1ad2      	subs	r2, r2, r3
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d302      	bcc.n	8001c9e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	617b      	str	r3, [r7, #20]
 8001c9c:	e01b      	b.n	8001cd6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8001c9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ce0 <prvInsertTimerInActiveList+0x7c>)
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	3304      	adds	r3, #4
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4610      	mov	r0, r2
 8001caa:	f7fe fc3e 	bl	800052a <vListInsert>
 8001cae:	e012      	b.n	8001cd6 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d206      	bcs.n	8001cc6 <prvInsertTimerInActiveList+0x62>
 8001cb8:	68ba      	ldr	r2, [r7, #8]
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d302      	bcc.n	8001cc6 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	e007      	b.n	8001cd6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8001cc6:	4b07      	ldr	r3, [pc, #28]	@ (8001ce4 <prvInsertTimerInActiveList+0x80>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	3304      	adds	r3, #4
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4610      	mov	r0, r2
 8001cd2:	f7fe fc2a 	bl	800052a <vListInsert>
            }
        }

        return xProcessTimerNow;
 8001cd6:	697b      	ldr	r3, [r7, #20]
    }
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3718      	adds	r7, #24
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	20000134 	.word	0x20000134
 8001ce4:	20000130 	.word	0x20000130

08001ce8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b088      	sub	sp, #32
 8001cec:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8001cee:	e0a9      	b.n	8001e44 <prvProcessReceivedCommands+0x15c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f2c0 80a6 	blt.w	8001e44 <prvProcessReceivedCommands+0x15c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	695b      	ldr	r3, [r3, #20]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d004      	beq.n	8001d0e <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	3304      	adds	r3, #4
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7fe fc47 	bl	800059c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8001d0e:	1d3b      	adds	r3, r7, #4
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff ff87 	bl	8001c24 <prvSampleTimeNow>
 8001d16:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	2b08      	cmp	r3, #8
 8001d1e:	f200 808e 	bhi.w	8001e3e <prvProcessReceivedCommands+0x156>
 8001d22:	a201      	add	r2, pc, #4	@ (adr r2, 8001d28 <prvProcessReceivedCommands+0x40>)
 8001d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d28:	08001d4d 	.word	0x08001d4d
 8001d2c:	08001d4d 	.word	0x08001d4d
 8001d30:	08001db5 	.word	0x08001db5
 8001d34:	08001dc9 	.word	0x08001dc9
 8001d38:	08001e15 	.word	0x08001e15
 8001d3c:	08001d4d 	.word	0x08001d4d
 8001d40:	08001d4d 	.word	0x08001d4d
 8001d44:	08001db5 	.word	0x08001db5
 8001d48:	08001dc9 	.word	0x08001dc9
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d52:	f043 0301 	orr.w	r3, r3, #1
 8001d56:	b2da      	uxtb	r2, r3
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8001d5e:	68fa      	ldr	r2, [r7, #12]
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	18d1      	adds	r1, r2, r3
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	69f8      	ldr	r0, [r7, #28]
 8001d6c:	f7ff ff7a 	bl	8001c64 <prvInsertTimerInActiveList>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d065      	beq.n	8001e42 <prvProcessReceivedCommands+0x15a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d7c:	f003 0304 	and.w	r3, r3, #4
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d009      	beq.n	8001d98 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8001d84:	68fa      	ldr	r2, [r7, #12]
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	699b      	ldr	r3, [r3, #24]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	4619      	mov	r1, r3
 8001d90:	69f8      	ldr	r0, [r7, #28]
 8001d92:	f7ff fe6f 	bl	8001a74 <prvReloadTimer>
 8001d96:	e008      	b.n	8001daa <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d9e:	f023 0301 	bic.w	r3, r3, #1
 8001da2:	b2da      	uxtb	r2, r3
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	6a1b      	ldr	r3, [r3, #32]
 8001dae:	69f8      	ldr	r0, [r7, #28]
 8001db0:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8001db2:	e046      	b.n	8001e42 <prvProcessReceivedCommands+0x15a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001dba:	f023 0301 	bic.w	r3, r3, #1
 8001dbe:	b2da      	uxtb	r2, r3
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 8001dc6:	e03d      	b.n	8001e44 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001dce:	f043 0301 	orr.w	r3, r3, #1
 8001dd2:	b2da      	uxtb	r2, r3
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d10b      	bne.n	8001e00 <prvProcessReceivedCommands+0x118>
        __asm volatile
 8001de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001dec:	f383 8811 	msr	BASEPRI, r3
 8001df0:	f3bf 8f6f 	isb	sy
 8001df4:	f3bf 8f4f 	dsb	sy
 8001df8:	617b      	str	r3, [r7, #20]
    }
 8001dfa:	bf00      	nop
 8001dfc:	bf00      	nop
 8001dfe:	e7fd      	b.n	8001dfc <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	699a      	ldr	r2, [r3, #24]
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	18d1      	adds	r1, r2, r3
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	69ba      	ldr	r2, [r7, #24]
 8001e0c:	69f8      	ldr	r0, [r7, #28]
 8001e0e:	f7ff ff29 	bl	8001c64 <prvInsertTimerInActiveList>
                        break;
 8001e12:	e017      	b.n	8001e44 <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d103      	bne.n	8001e2a <prvProcessReceivedCommands+0x142>
                            {
                                vPortFree( pxTimer );
 8001e22:	69f8      	ldr	r0, [r7, #28]
 8001e24:	f000 fb3c 	bl	80024a0 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8001e28:	e00c      	b.n	8001e44 <prvProcessReceivedCommands+0x15c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e30:	f023 0301 	bic.w	r3, r3, #1
 8001e34:	b2da      	uxtb	r2, r3
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 8001e3c:	e002      	b.n	8001e44 <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
 8001e3e:	bf00      	nop
 8001e40:	e000      	b.n	8001e44 <prvProcessReceivedCommands+0x15c>
                        break;
 8001e42:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8001e44:	4b08      	ldr	r3, [pc, #32]	@ (8001e68 <prvProcessReceivedCommands+0x180>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f107 0108 	add.w	r1, r7, #8
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe fcce 	bl	80007f0 <xQueueReceive>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	f47f af4a 	bne.w	8001cf0 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8001e5c:	bf00      	nop
 8001e5e:	bf00      	nop
 8001e60:	3720      	adds	r7, #32
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	20000138 	.word	0x20000138

08001e6c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8001e72:	e009      	b.n	8001e88 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8001e74:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb0 <prvSwitchTimerLists+0x44>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	68db      	ldr	r3, [r3, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8001e7e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e82:	6838      	ldr	r0, [r7, #0]
 8001e84:	f7ff fe18 	bl	8001ab8 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8001e88:	4b09      	ldr	r3, [pc, #36]	@ (8001eb0 <prvSwitchTimerLists+0x44>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d1f0      	bne.n	8001e74 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8001e92:	4b07      	ldr	r3, [pc, #28]	@ (8001eb0 <prvSwitchTimerLists+0x44>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8001e98:	4b06      	ldr	r3, [pc, #24]	@ (8001eb4 <prvSwitchTimerLists+0x48>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a04      	ldr	r2, [pc, #16]	@ (8001eb0 <prvSwitchTimerLists+0x44>)
 8001e9e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8001ea0:	4a04      	ldr	r2, [pc, #16]	@ (8001eb4 <prvSwitchTimerLists+0x48>)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6013      	str	r3, [r2, #0]
    }
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20000130 	.word	0x20000130
 8001eb4:	20000134 	.word	0x20000134

08001eb8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8001ebc:	f000 f956 	bl	800216c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8001ec0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef8 <prvCheckForValidListAndQueue+0x40>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d113      	bne.n	8001ef0 <prvCheckForValidListAndQueue+0x38>
            {
                vListInitialise( &xActiveTimerList1 );
 8001ec8:	480c      	ldr	r0, [pc, #48]	@ (8001efc <prvCheckForValidListAndQueue+0x44>)
 8001eca:	f7fe fb01 	bl	80004d0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8001ece:	480c      	ldr	r0, [pc, #48]	@ (8001f00 <prvCheckForValidListAndQueue+0x48>)
 8001ed0:	f7fe fafe 	bl	80004d0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8001ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f04 <prvCheckForValidListAndQueue+0x4c>)
 8001ed6:	4a09      	ldr	r2, [pc, #36]	@ (8001efc <prvCheckForValidListAndQueue+0x44>)
 8001ed8:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8001eda:	4b0b      	ldr	r3, [pc, #44]	@ (8001f08 <prvCheckForValidListAndQueue+0x50>)
 8001edc:	4a08      	ldr	r2, [pc, #32]	@ (8001f00 <prvCheckForValidListAndQueue+0x48>)
 8001ede:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	210c      	movs	r1, #12
 8001ee4:	2005      	movs	r0, #5
 8001ee6:	f7fe fc15 	bl	8000714 <xQueueGenericCreate>
 8001eea:	4603      	mov	r3, r0
 8001eec:	4a02      	ldr	r2, [pc, #8]	@ (8001ef8 <prvCheckForValidListAndQueue+0x40>)
 8001eee:	6013      	str	r3, [r2, #0]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8001ef0:	f000 f96e 	bl	80021d0 <vPortExitCritical>
    }
 8001ef4:	bf00      	nop
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	20000138 	.word	0x20000138
 8001efc:	20000108 	.word	0x20000108
 8001f00:	2000011c 	.word	0x2000011c
 8001f04:	20000130 	.word	0x20000130
 8001f08:	20000134 	.word	0x20000134

08001f0c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	3b04      	subs	r3, #4
 8001f1c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f24:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	3b04      	subs	r3, #4
 8001f2a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	f023 0201 	bic.w	r2, r3, #1
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	3b04      	subs	r3, #4
 8001f3a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8001f3c:	4a0c      	ldr	r2, [pc, #48]	@ (8001f70 <pxPortInitialiseStack+0x64>)
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	3b14      	subs	r3, #20
 8001f46:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	3b04      	subs	r3, #4
 8001f52:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	f06f 0202 	mvn.w	r2, #2
 8001f5a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	3b20      	subs	r3, #32
 8001f60:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8001f62:	68fb      	ldr	r3, [r7, #12]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3714      	adds	r7, #20
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	08001f75 	.word	0x08001f75

08001f74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8001f7e:	4b13      	ldr	r3, [pc, #76]	@ (8001fcc <prvTaskExitError+0x58>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f86:	d00b      	beq.n	8001fa0 <prvTaskExitError+0x2c>
        __asm volatile
 8001f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f8c:	f383 8811 	msr	BASEPRI, r3
 8001f90:	f3bf 8f6f 	isb	sy
 8001f94:	f3bf 8f4f 	dsb	sy
 8001f98:	60fb      	str	r3, [r7, #12]
    }
 8001f9a:	bf00      	nop
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <prvTaskExitError+0x28>
        __asm volatile
 8001fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fa4:	f383 8811 	msr	BASEPRI, r3
 8001fa8:	f3bf 8f6f 	isb	sy
 8001fac:	f3bf 8f4f 	dsb	sy
 8001fb0:	60bb      	str	r3, [r7, #8]
    }
 8001fb2:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8001fb4:	bf00      	nop
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d0fc      	beq.n	8001fb6 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	3714      	adds	r7, #20
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	20000004 	.word	0x20000004

08001fd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8001fd0:	4b07      	ldr	r3, [pc, #28]	@ (8001ff0 <pxCurrentTCBConst2>)
 8001fd2:	6819      	ldr	r1, [r3, #0]
 8001fd4:	6808      	ldr	r0, [r1, #0]
 8001fd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fda:	f380 8809 	msr	PSP, r0
 8001fde:	f3bf 8f6f 	isb	sy
 8001fe2:	f04f 0000 	mov.w	r0, #0
 8001fe6:	f380 8811 	msr	BASEPRI, r0
 8001fea:	4770      	bx	lr
 8001fec:	f3af 8000 	nop.w

08001ff0 <pxCurrentTCBConst2>:
 8001ff0:	20000030 	.word	0x20000030
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8001ff4:	bf00      	nop
 8001ff6:	bf00      	nop

08001ff8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8001ff8:	4808      	ldr	r0, [pc, #32]	@ (800201c <prvPortStartFirstTask+0x24>)
 8001ffa:	6800      	ldr	r0, [r0, #0]
 8001ffc:	6800      	ldr	r0, [r0, #0]
 8001ffe:	f380 8808 	msr	MSP, r0
 8002002:	f04f 0000 	mov.w	r0, #0
 8002006:	f380 8814 	msr	CONTROL, r0
 800200a:	b662      	cpsie	i
 800200c:	b661      	cpsie	f
 800200e:	f3bf 8f4f 	dsb	sy
 8002012:	f3bf 8f6f 	isb	sy
 8002016:	df00      	svc	0
 8002018:	bf00      	nop
 800201a:	0000      	.short	0x0000
 800201c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002020:	bf00      	nop
 8002022:	bf00      	nop

08002024 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800202a:	4b47      	ldr	r3, [pc, #284]	@ (8002148 <xPortStartScheduler+0x124>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a47      	ldr	r2, [pc, #284]	@ (800214c <xPortStartScheduler+0x128>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d10b      	bne.n	800204c <xPortStartScheduler+0x28>
        __asm volatile
 8002034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002038:	f383 8811 	msr	BASEPRI, r3
 800203c:	f3bf 8f6f 	isb	sy
 8002040:	f3bf 8f4f 	dsb	sy
 8002044:	613b      	str	r3, [r7, #16]
    }
 8002046:	bf00      	nop
 8002048:	bf00      	nop
 800204a:	e7fd      	b.n	8002048 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800204c:	4b3e      	ldr	r3, [pc, #248]	@ (8002148 <xPortStartScheduler+0x124>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a3f      	ldr	r2, [pc, #252]	@ (8002150 <xPortStartScheduler+0x12c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d10b      	bne.n	800206e <xPortStartScheduler+0x4a>
        __asm volatile
 8002056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800205a:	f383 8811 	msr	BASEPRI, r3
 800205e:	f3bf 8f6f 	isb	sy
 8002062:	f3bf 8f4f 	dsb	sy
 8002066:	60fb      	str	r3, [r7, #12]
    }
 8002068:	bf00      	nop
 800206a:	bf00      	nop
 800206c:	e7fd      	b.n	800206a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800206e:	4b39      	ldr	r3, [pc, #228]	@ (8002154 <xPortStartScheduler+0x130>)
 8002070:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	b2db      	uxtb	r3, r3
 8002078:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	22ff      	movs	r2, #255	@ 0xff
 800207e:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	b2db      	uxtb	r3, r3
 8002086:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002088:	78fb      	ldrb	r3, [r7, #3]
 800208a:	b2db      	uxtb	r3, r3
 800208c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002090:	b2da      	uxtb	r2, r3
 8002092:	4b31      	ldr	r3, [pc, #196]	@ (8002158 <xPortStartScheduler+0x134>)
 8002094:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002096:	4b31      	ldr	r3, [pc, #196]	@ (800215c <xPortStartScheduler+0x138>)
 8002098:	2207      	movs	r2, #7
 800209a:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800209c:	e009      	b.n	80020b2 <xPortStartScheduler+0x8e>
        {
            ulMaxPRIGROUPValue--;
 800209e:	4b2f      	ldr	r3, [pc, #188]	@ (800215c <xPortStartScheduler+0x138>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	3b01      	subs	r3, #1
 80020a4:	4a2d      	ldr	r2, [pc, #180]	@ (800215c <xPortStartScheduler+0x138>)
 80020a6:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80020a8:	78fb      	ldrb	r3, [r7, #3]
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80020b2:	78fb      	ldrb	r3, [r7, #3]
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ba:	2b80      	cmp	r3, #128	@ 0x80
 80020bc:	d0ef      	beq.n	800209e <xPortStartScheduler+0x7a>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80020be:	4b27      	ldr	r3, [pc, #156]	@ (800215c <xPortStartScheduler+0x138>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f1c3 0307 	rsb	r3, r3, #7
 80020c6:	2b04      	cmp	r3, #4
 80020c8:	d00b      	beq.n	80020e2 <xPortStartScheduler+0xbe>
        __asm volatile
 80020ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020ce:	f383 8811 	msr	BASEPRI, r3
 80020d2:	f3bf 8f6f 	isb	sy
 80020d6:	f3bf 8f4f 	dsb	sy
 80020da:	60bb      	str	r3, [r7, #8]
    }
 80020dc:	bf00      	nop
 80020de:	bf00      	nop
 80020e0:	e7fd      	b.n	80020de <xPortStartScheduler+0xba>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80020e2:	4b1e      	ldr	r3, [pc, #120]	@ (800215c <xPortStartScheduler+0x138>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	021b      	lsls	r3, r3, #8
 80020e8:	4a1c      	ldr	r2, [pc, #112]	@ (800215c <xPortStartScheduler+0x138>)
 80020ea:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80020ec:	4b1b      	ldr	r3, [pc, #108]	@ (800215c <xPortStartScheduler+0x138>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80020f4:	4a19      	ldr	r2, [pc, #100]	@ (800215c <xPortStartScheduler+0x138>)
 80020f6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002100:	4b17      	ldr	r3, [pc, #92]	@ (8002160 <xPortStartScheduler+0x13c>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a16      	ldr	r2, [pc, #88]	@ (8002160 <xPortStartScheduler+0x13c>)
 8002106:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800210a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800210c:	4b14      	ldr	r3, [pc, #80]	@ (8002160 <xPortStartScheduler+0x13c>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a13      	ldr	r2, [pc, #76]	@ (8002160 <xPortStartScheduler+0x13c>)
 8002112:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002116:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002118:	f000 f8e0 	bl	80022dc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800211c:	4b11      	ldr	r3, [pc, #68]	@ (8002164 <xPortStartScheduler+0x140>)
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002122:	f000 f8f5 	bl	8002310 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002126:	4b10      	ldr	r3, [pc, #64]	@ (8002168 <xPortStartScheduler+0x144>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a0f      	ldr	r2, [pc, #60]	@ (8002168 <xPortStartScheduler+0x144>)
 800212c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002130:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002132:	f7ff ff61 	bl	8001ff8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002136:	f7ff f965 	bl	8001404 <vTaskSwitchContext>
    prvTaskExitError();
 800213a:	f7ff ff1b 	bl	8001f74 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3718      	adds	r7, #24
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	e000ed00 	.word	0xe000ed00
 800214c:	410fc271 	.word	0x410fc271
 8002150:	410fc270 	.word	0x410fc270
 8002154:	e000e400 	.word	0xe000e400
 8002158:	20000144 	.word	0x20000144
 800215c:	20000148 	.word	0x20000148
 8002160:	e000ed20 	.word	0xe000ed20
 8002164:	20000004 	.word	0x20000004
 8002168:	e000ef34 	.word	0xe000ef34

0800216c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
        __asm volatile
 8002172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002176:	f383 8811 	msr	BASEPRI, r3
 800217a:	f3bf 8f6f 	isb	sy
 800217e:	f3bf 8f4f 	dsb	sy
 8002182:	607b      	str	r3, [r7, #4]
    }
 8002184:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002186:	4b10      	ldr	r3, [pc, #64]	@ (80021c8 <vPortEnterCritical+0x5c>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	3301      	adds	r3, #1
 800218c:	4a0e      	ldr	r2, [pc, #56]	@ (80021c8 <vPortEnterCritical+0x5c>)
 800218e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002190:	4b0d      	ldr	r3, [pc, #52]	@ (80021c8 <vPortEnterCritical+0x5c>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d110      	bne.n	80021ba <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002198:	4b0c      	ldr	r3, [pc, #48]	@ (80021cc <vPortEnterCritical+0x60>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	b2db      	uxtb	r3, r3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d00b      	beq.n	80021ba <vPortEnterCritical+0x4e>
        __asm volatile
 80021a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021a6:	f383 8811 	msr	BASEPRI, r3
 80021aa:	f3bf 8f6f 	isb	sy
 80021ae:	f3bf 8f4f 	dsb	sy
 80021b2:	603b      	str	r3, [r7, #0]
    }
 80021b4:	bf00      	nop
 80021b6:	bf00      	nop
 80021b8:	e7fd      	b.n	80021b6 <vPortEnterCritical+0x4a>
    }
}
 80021ba:	bf00      	nop
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	20000004 	.word	0x20000004
 80021cc:	e000ed04 	.word	0xe000ed04

080021d0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80021d6:	4b12      	ldr	r3, [pc, #72]	@ (8002220 <vPortExitCritical+0x50>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d10b      	bne.n	80021f6 <vPortExitCritical+0x26>
        __asm volatile
 80021de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021e2:	f383 8811 	msr	BASEPRI, r3
 80021e6:	f3bf 8f6f 	isb	sy
 80021ea:	f3bf 8f4f 	dsb	sy
 80021ee:	607b      	str	r3, [r7, #4]
    }
 80021f0:	bf00      	nop
 80021f2:	bf00      	nop
 80021f4:	e7fd      	b.n	80021f2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80021f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002220 <vPortExitCritical+0x50>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	3b01      	subs	r3, #1
 80021fc:	4a08      	ldr	r2, [pc, #32]	@ (8002220 <vPortExitCritical+0x50>)
 80021fe:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002200:	4b07      	ldr	r3, [pc, #28]	@ (8002220 <vPortExitCritical+0x50>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d105      	bne.n	8002214 <vPortExitCritical+0x44>
 8002208:	2300      	movs	r3, #0
 800220a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002212:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	20000004 	.word	0x20000004
	...

08002230 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002230:	f3ef 8009 	mrs	r0, PSP
 8002234:	f3bf 8f6f 	isb	sy
 8002238:	4b15      	ldr	r3, [pc, #84]	@ (8002290 <pxCurrentTCBConst>)
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	f01e 0f10 	tst.w	lr, #16
 8002240:	bf08      	it	eq
 8002242:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002246:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800224a:	6010      	str	r0, [r2, #0]
 800224c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002250:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002254:	f380 8811 	msr	BASEPRI, r0
 8002258:	f3bf 8f4f 	dsb	sy
 800225c:	f3bf 8f6f 	isb	sy
 8002260:	f7ff f8d0 	bl	8001404 <vTaskSwitchContext>
 8002264:	f04f 0000 	mov.w	r0, #0
 8002268:	f380 8811 	msr	BASEPRI, r0
 800226c:	bc09      	pop	{r0, r3}
 800226e:	6819      	ldr	r1, [r3, #0]
 8002270:	6808      	ldr	r0, [r1, #0]
 8002272:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002276:	f01e 0f10 	tst.w	lr, #16
 800227a:	bf08      	it	eq
 800227c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002280:	f380 8809 	msr	PSP, r0
 8002284:	f3bf 8f6f 	isb	sy
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	f3af 8000 	nop.w

08002290 <pxCurrentTCBConst>:
 8002290:	20000030 	.word	0x20000030
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002294:	bf00      	nop
 8002296:	bf00      	nop

08002298 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
        __asm volatile
 800229e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022a2:	f383 8811 	msr	BASEPRI, r3
 80022a6:	f3bf 8f6f 	isb	sy
 80022aa:	f3bf 8f4f 	dsb	sy
 80022ae:	607b      	str	r3, [r7, #4]
    }
 80022b0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80022b2:	f7fe ff8f 	bl	80011d4 <xTaskIncrementTick>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d003      	beq.n	80022c4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80022bc:	4b06      	ldr	r3, [pc, #24]	@ (80022d8 <SysTick_Handler+0x40>)
 80022be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	2300      	movs	r3, #0
 80022c6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	f383 8811 	msr	BASEPRI, r3
    }
 80022ce:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80022d0:	bf00      	nop
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	e000ed04 	.word	0xe000ed04

080022dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80022e0:	4b08      	ldr	r3, [pc, #32]	@ (8002304 <vPortSetupTimerInterrupt+0x28>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80022e6:	4b08      	ldr	r3, [pc, #32]	@ (8002308 <vPortSetupTimerInterrupt+0x2c>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80022ec:	4b07      	ldr	r3, [pc, #28]	@ (800230c <vPortSetupTimerInterrupt+0x30>)
 80022ee:	f242 720f 	movw	r2, #9999	@ 0x270f
 80022f2:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80022f4:	4b03      	ldr	r3, [pc, #12]	@ (8002304 <vPortSetupTimerInterrupt+0x28>)
 80022f6:	2203      	movs	r2, #3
 80022f8:	601a      	str	r2, [r3, #0]
}
 80022fa:	bf00      	nop
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	e000e010 	.word	0xe000e010
 8002308:	e000e018 	.word	0xe000e018
 800230c:	e000e014 	.word	0xe000e014

08002310 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8002310:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002320 <vPortEnableVFP+0x10>
 8002314:	6801      	ldr	r1, [r0, #0]
 8002316:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800231a:	6001      	str	r1, [r0, #0]
 800231c:	4770      	bx	lr
 800231e:	0000      	.short	0x0000
 8002320:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8002324:	bf00      	nop
 8002326:	bf00      	nop

08002328 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b08a      	sub	sp, #40	@ 0x28
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8002330:	2300      	movs	r3, #0
 8002332:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8002334:	f7fe fe34 	bl	8000fa0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002338:	4b54      	ldr	r3, [pc, #336]	@ (800248c <pvPortMalloc+0x164>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d101      	bne.n	8002344 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8002340:	f000 f90c 	bl	800255c <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d012      	beq.n	8002370 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800234a:	2208      	movs	r2, #8
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	3308      	adds	r3, #8
 8002356:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	43db      	mvns	r3, r3
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	429a      	cmp	r2, r3
 8002360:	d804      	bhi.n	800236c <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	4413      	add	r3, r2
 8002368:	607b      	str	r3, [r7, #4]
 800236a:	e001      	b.n	8002370 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 800236c:	2300      	movs	r3, #0
 800236e:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b00      	cmp	r3, #0
 8002374:	db71      	blt.n	800245a <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d06e      	beq.n	800245a <pvPortMalloc+0x132>
 800237c:	4b44      	ldr	r3, [pc, #272]	@ (8002490 <pvPortMalloc+0x168>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	429a      	cmp	r2, r3
 8002384:	d869      	bhi.n	800245a <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8002386:	4b43      	ldr	r3, [pc, #268]	@ (8002494 <pvPortMalloc+0x16c>)
 8002388:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800238a:	4b42      	ldr	r3, [pc, #264]	@ (8002494 <pvPortMalloc+0x16c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002390:	e004      	b.n	800239c <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8002392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002394:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8002396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800239c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d903      	bls.n	80023ae <pvPortMalloc+0x86>
 80023a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f1      	bne.n	8002392 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80023ae:	4b37      	ldr	r3, [pc, #220]	@ (800248c <pvPortMalloc+0x164>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d050      	beq.n	800245a <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80023b8:	6a3b      	ldr	r3, [r7, #32]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2208      	movs	r2, #8
 80023be:	4413      	add	r3, r2
 80023c0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80023c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	6a3b      	ldr	r3, [r7, #32]
 80023c8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80023ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023cc:	685a      	ldr	r2, [r3, #4]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	1ad2      	subs	r2, r2, r3
 80023d2:	2308      	movs	r3, #8
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d920      	bls.n	800241c <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80023da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4413      	add	r3, r2
 80023e0:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	f003 0307 	and.w	r3, r3, #7
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d00b      	beq.n	8002404 <pvPortMalloc+0xdc>
        __asm volatile
 80023ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023f0:	f383 8811 	msr	BASEPRI, r3
 80023f4:	f3bf 8f6f 	isb	sy
 80023f8:	f3bf 8f4f 	dsb	sy
 80023fc:	613b      	str	r3, [r7, #16]
    }
 80023fe:	bf00      	nop
 8002400:	bf00      	nop
 8002402:	e7fd      	b.n	8002400 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002406:	685a      	ldr	r2, [r3, #4]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	1ad2      	subs	r2, r2, r3
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8002410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002416:	6978      	ldr	r0, [r7, #20]
 8002418:	f000 f8fc 	bl	8002614 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800241c:	4b1c      	ldr	r3, [pc, #112]	@ (8002490 <pvPortMalloc+0x168>)
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	4a1a      	ldr	r2, [pc, #104]	@ (8002490 <pvPortMalloc+0x168>)
 8002428:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800242a:	4b19      	ldr	r3, [pc, #100]	@ (8002490 <pvPortMalloc+0x168>)
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	4b1a      	ldr	r3, [pc, #104]	@ (8002498 <pvPortMalloc+0x170>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	429a      	cmp	r2, r3
 8002434:	d203      	bcs.n	800243e <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002436:	4b16      	ldr	r3, [pc, #88]	@ (8002490 <pvPortMalloc+0x168>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a17      	ldr	r2, [pc, #92]	@ (8002498 <pvPortMalloc+0x170>)
 800243c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002448:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800244a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8002450:	4b12      	ldr	r3, [pc, #72]	@ (800249c <pvPortMalloc+0x174>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	3301      	adds	r3, #1
 8002456:	4a11      	ldr	r2, [pc, #68]	@ (800249c <pvPortMalloc+0x174>)
 8002458:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800245a:	f7fe fdaf 	bl	8000fbc <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	f003 0307 	and.w	r3, r3, #7
 8002464:	2b00      	cmp	r3, #0
 8002466:	d00b      	beq.n	8002480 <pvPortMalloc+0x158>
        __asm volatile
 8002468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800246c:	f383 8811 	msr	BASEPRI, r3
 8002470:	f3bf 8f6f 	isb	sy
 8002474:	f3bf 8f4f 	dsb	sy
 8002478:	60fb      	str	r3, [r7, #12]
    }
 800247a:	bf00      	nop
 800247c:	bf00      	nop
 800247e:	e7fd      	b.n	800247c <pvPortMalloc+0x154>
    return pvReturn;
 8002480:	69fb      	ldr	r3, [r7, #28]
}
 8002482:	4618      	mov	r0, r3
 8002484:	3728      	adds	r7, #40	@ 0x28
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	20002954 	.word	0x20002954
 8002490:	20002958 	.word	0x20002958
 8002494:	2000294c 	.word	0x2000294c
 8002498:	2000295c 	.word	0x2000295c
 800249c:	20002960 	.word	0x20002960

080024a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d04b      	beq.n	800254a <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80024b2:	2308      	movs	r3, #8
 80024b4:	425b      	negs	r3, r3
 80024b6:	697a      	ldr	r2, [r7, #20]
 80024b8:	4413      	add	r3, r2
 80024ba:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	db0b      	blt.n	80024e0 <vPortFree+0x40>
        __asm volatile
 80024c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024cc:	f383 8811 	msr	BASEPRI, r3
 80024d0:	f3bf 8f6f 	isb	sy
 80024d4:	f3bf 8f4f 	dsb	sy
 80024d8:	60fb      	str	r3, [r7, #12]
    }
 80024da:	bf00      	nop
 80024dc:	bf00      	nop
 80024de:	e7fd      	b.n	80024dc <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00b      	beq.n	8002500 <vPortFree+0x60>
        __asm volatile
 80024e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024ec:	f383 8811 	msr	BASEPRI, r3
 80024f0:	f3bf 8f6f 	isb	sy
 80024f4:	f3bf 8f4f 	dsb	sy
 80024f8:	60bb      	str	r3, [r7, #8]
    }
 80024fa:	bf00      	nop
 80024fc:	bf00      	nop
 80024fe:	e7fd      	b.n	80024fc <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	0fdb      	lsrs	r3, r3, #31
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	b2db      	uxtb	r3, r3
 800250c:	2b00      	cmp	r3, #0
 800250e:	d01c      	beq.n	800254a <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d118      	bne.n	800254a <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8002524:	f7fe fd3c 	bl	8000fa0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	4b09      	ldr	r3, [pc, #36]	@ (8002554 <vPortFree+0xb4>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4413      	add	r3, r2
 8002532:	4a08      	ldr	r2, [pc, #32]	@ (8002554 <vPortFree+0xb4>)
 8002534:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002536:	6938      	ldr	r0, [r7, #16]
 8002538:	f000 f86c 	bl	8002614 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800253c:	4b06      	ldr	r3, [pc, #24]	@ (8002558 <vPortFree+0xb8>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	3301      	adds	r3, #1
 8002542:	4a05      	ldr	r2, [pc, #20]	@ (8002558 <vPortFree+0xb8>)
 8002544:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8002546:	f7fe fd39 	bl	8000fbc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800254a:	bf00      	nop
 800254c:	3718      	adds	r7, #24
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20002958 	.word	0x20002958
 8002558:	20002964 	.word	0x20002964

0800255c <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002562:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002566:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8002568:	4b25      	ldr	r3, [pc, #148]	@ (8002600 <prvHeapInit+0xa4>)
 800256a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	f003 0307 	and.w	r3, r3, #7
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00c      	beq.n	8002590 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	3307      	adds	r3, #7
 800257a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	f023 0307 	bic.w	r3, r3, #7
 8002582:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8002584:	68ba      	ldr	r2, [r7, #8]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	4a1d      	ldr	r2, [pc, #116]	@ (8002600 <prvHeapInit+0xa4>)
 800258c:	4413      	add	r3, r2
 800258e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002594:	4a1b      	ldr	r2, [pc, #108]	@ (8002604 <prvHeapInit+0xa8>)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800259a:	4b1a      	ldr	r3, [pc, #104]	@ (8002604 <prvHeapInit+0xa8>)
 800259c:	2200      	movs	r2, #0
 800259e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	4413      	add	r3, r2
 80025a6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80025a8:	2208      	movs	r2, #8
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	1a9b      	subs	r3, r3, r2
 80025ae:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f023 0307 	bic.w	r3, r3, #7
 80025b6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	4a13      	ldr	r2, [pc, #76]	@ (8002608 <prvHeapInit+0xac>)
 80025bc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80025be:	4b12      	ldr	r3, [pc, #72]	@ (8002608 <prvHeapInit+0xac>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2200      	movs	r2, #0
 80025c4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80025c6:	4b10      	ldr	r3, [pc, #64]	@ (8002608 <prvHeapInit+0xac>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	68fa      	ldr	r2, [r7, #12]
 80025d6:	1ad2      	subs	r2, r2, r3
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80025dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002608 <prvHeapInit+0xac>)
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	4a08      	ldr	r2, [pc, #32]	@ (800260c <prvHeapInit+0xb0>)
 80025ea:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	4a07      	ldr	r2, [pc, #28]	@ (8002610 <prvHeapInit+0xb4>)
 80025f2:	6013      	str	r3, [r2, #0]
}
 80025f4:	bf00      	nop
 80025f6:	3714      	adds	r7, #20
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	2000014c 	.word	0x2000014c
 8002604:	2000294c 	.word	0x2000294c
 8002608:	20002954 	.word	0x20002954
 800260c:	2000295c 	.word	0x2000295c
 8002610:	20002958 	.word	0x20002958

08002614 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800261c:	4b28      	ldr	r3, [pc, #160]	@ (80026c0 <prvInsertBlockIntoFreeList+0xac>)
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	e002      	b.n	8002628 <prvInsertBlockIntoFreeList+0x14>
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	429a      	cmp	r2, r3
 8002630:	d8f7      	bhi.n	8002622 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	4413      	add	r3, r2
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	429a      	cmp	r2, r3
 8002642:	d108      	bne.n	8002656 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	441a      	add	r2, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	68ba      	ldr	r2, [r7, #8]
 8002660:	441a      	add	r2, r3
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	429a      	cmp	r2, r3
 8002668:	d118      	bne.n	800269c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	4b15      	ldr	r3, [pc, #84]	@ (80026c4 <prvInsertBlockIntoFreeList+0xb0>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	429a      	cmp	r2, r3
 8002674:	d00d      	beq.n	8002692 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685a      	ldr	r2, [r3, #4]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	441a      	add	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	e008      	b.n	80026a4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002692:	4b0c      	ldr	r3, [pc, #48]	@ (80026c4 <prvInsertBlockIntoFreeList+0xb0>)
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	e003      	b.n	80026a4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80026a4:	68fa      	ldr	r2, [r7, #12]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d002      	beq.n	80026b2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80026b2:	bf00      	nop
 80026b4:	3714      	adds	r7, #20
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	2000294c 	.word	0x2000294c
 80026c4:	20002954 	.word	0x20002954

080026c8 <circ_buffer_enqueue>:
 * @param 	data	: 	Array of bytes to add to the buffer
 *
 * @param 	size 	:	Size of the data array
 */
void circ_buffer_enqueue(circ_buffer_t *cb, uint8_t* data, uint8_t size)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	60f8      	str	r0, [r7, #12]
 80026d0:	60b9      	str	r1, [r7, #8]
 80026d2:	4613      	mov	r3, r2
 80026d4:	71fb      	strb	r3, [r7, #7]
	if ((cb->end + 1) % BUFFER_SIZE == cb->start)
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f893 34ca 	ldrb.w	r3, [r3, #1226]	@ 0x4ca
 80026dc:	1c59      	adds	r1, r3, #1
 80026de:	4b1e      	ldr	r3, [pc, #120]	@ (8002758 <circ_buffer_enqueue+0x90>)
 80026e0:	fb83 2301 	smull	r2, r3, r3, r1
 80026e4:	105a      	asrs	r2, r3, #1
 80026e6:	17cb      	asrs	r3, r1, #31
 80026e8:	1ad2      	subs	r2, r2, r3
 80026ea:	4613      	mov	r3, r2
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	4413      	add	r3, r2
 80026f0:	1aca      	subs	r2, r1, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f893 34c9 	ldrb.w	r3, [r3, #1225]	@ 0x4c9
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d029      	beq.n	8002750 <circ_buffer_enqueue+0x88>
	{
		// Buffer is full, do not add new element
		return;
	}
	memcpy(cb->buffer[cb->end], data, size * sizeof(uint8_t));
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f893 34ca 	ldrb.w	r3, [r3, #1226]	@ 0x4ca
 8002702:	461a      	mov	r2, r3
 8002704:	23f5      	movs	r3, #245	@ 0xf5
 8002706:	fb02 f303 	mul.w	r3, r2, r3
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	4413      	add	r3, r2
 800270e:	79fa      	ldrb	r2, [r7, #7]
 8002710:	68b9      	ldr	r1, [r7, #8]
 8002712:	4618      	mov	r0, r3
 8002714:	f003 fdbe 	bl	8006294 <memcpy>
	cb->elementSizes[cb->end] = size;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f893 34ca 	ldrb.w	r3, [r3, #1226]	@ 0x4ca
 800271e:	461a      	mov	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4413      	add	r3, r2
 8002724:	79fa      	ldrb	r2, [r7, #7]
 8002726:	f883 24cb 	strb.w	r2, [r3, #1227]	@ 0x4cb
	cb->end = (cb->end + 1) % BUFFER_SIZE;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f893 34ca 	ldrb.w	r3, [r3, #1226]	@ 0x4ca
 8002730:	1c5a      	adds	r2, r3, #1
 8002732:	4b09      	ldr	r3, [pc, #36]	@ (8002758 <circ_buffer_enqueue+0x90>)
 8002734:	fb83 1302 	smull	r1, r3, r3, r2
 8002738:	1059      	asrs	r1, r3, #1
 800273a:	17d3      	asrs	r3, r2, #31
 800273c:	1ac9      	subs	r1, r1, r3
 800273e:	460b      	mov	r3, r1
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	440b      	add	r3, r1
 8002744:	1ad1      	subs	r1, r2, r3
 8002746:	b2ca      	uxtb	r2, r1
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f883 24ca 	strb.w	r2, [r3, #1226]	@ 0x4ca
 800274e:	e000      	b.n	8002752 <circ_buffer_enqueue+0x8a>
		return;
 8002750:	bf00      	nop
}
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	66666667 	.word	0x66666667

0800275c <circ_buffer_dequeue>:
 * @param 	size	:	Pointer to an integer to store the size of the returned array
 *
 * @return 	Pointer to the first element in the buffer
 */
uint8_t* circ_buffer_dequeue(circ_buffer_t *cb, uint8_t *size)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
	uint8_t *element = cb->buffer[cb->start];
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 34c9 	ldrb.w	r3, [r3, #1225]	@ 0x4c9
 800276c:	461a      	mov	r2, r3
 800276e:	23f5      	movs	r3, #245	@ 0xf5
 8002770:	fb02 f303 	mul.w	r3, r2, r3
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	4413      	add	r3, r2
 8002778:	60fb      	str	r3, [r7, #12]
	if (size)
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d009      	beq.n	8002794 <circ_buffer_dequeue+0x38>
	{
		*size = cb->elementSizes[cb->start];
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f893 34c9 	ldrb.w	r3, [r3, #1225]	@ 0x4c9
 8002786:	461a      	mov	r2, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	4413      	add	r3, r2
 800278c:	f893 24cb 	ldrb.w	r2, [r3, #1227]	@ 0x4cb
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	701a      	strb	r2, [r3, #0]
	}
	cb->start = (cb->start + 1) % BUFFER_SIZE;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f893 34c9 	ldrb.w	r3, [r3, #1225]	@ 0x4c9
 800279a:	1c5a      	adds	r2, r3, #1
 800279c:	4b0a      	ldr	r3, [pc, #40]	@ (80027c8 <circ_buffer_dequeue+0x6c>)
 800279e:	fb83 1302 	smull	r1, r3, r3, r2
 80027a2:	1059      	asrs	r1, r3, #1
 80027a4:	17d3      	asrs	r3, r2, #31
 80027a6:	1ac9      	subs	r1, r1, r3
 80027a8:	460b      	mov	r3, r1
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	1ad1      	subs	r1, r2, r3
 80027b0:	b2ca      	uxtb	r2, r1
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f883 24c9 	strb.w	r2, [r3, #1225]	@ 0x4c9
	return element;
 80027b8:	68fb      	ldr	r3, [r7, #12]
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3714      	adds	r7, #20
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	66666667 	.word	0x66666667

080027cc <circ_buffer_getNextSize>:
 * @param 	cb		: 	Pointer to the circular buffer
 *
 * @return 	Number	: 	of arrays in the buffer
 */
uint8_t circ_buffer_getNextSize(circ_buffer_t *cb)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
	if (cb->start == cb->end)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f893 24c9 	ldrb.w	r2, [r3, #1225]	@ 0x4c9
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f893 34ca 	ldrb.w	r3, [r3, #1226]	@ 0x4ca
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d101      	bne.n	80027e8 <circ_buffer_getNextSize+0x1c>
	{
		return 0;
 80027e4:	2300      	movs	r3, #0
 80027e6:	e007      	b.n	80027f8 <circ_buffer_getNextSize+0x2c>
	}
	else
	{
		return cb->elementSizes[cb->start];
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f893 34c9 	ldrb.w	r3, [r3, #1225]	@ 0x4c9
 80027ee:	461a      	mov	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4413      	add	r3, r2
 80027f4:	f893 34cb 	ldrb.w	r3, [r3, #1227]	@ 0x4cb
	}
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <e22_lora_init>:
					void* transmissionFunc,
					void* receptionFunc,
					void* receptionCallbackFunc,
					void* configModeFunc,
					void* TransceiverModeFunc)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	607a      	str	r2, [r7, #4]
 8002810:	603b      	str	r3, [r7, #0]
	hE22.huart 						= huart;
 8002812:	4a15      	ldr	r2, [pc, #84]	@ (8002868 <e22_lora_init+0x64>)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6013      	str	r3, [r2, #0]
	hE22.loraTransmit 				= transmissionFunc;
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	4a13      	ldr	r2, [pc, #76]	@ (8002868 <e22_lora_init+0x64>)
 800281c:	6053      	str	r3, [r2, #4]
	hE22.loraStartReception 		= receptionFunc;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a11      	ldr	r2, [pc, #68]	@ (8002868 <e22_lora_init+0x64>)
 8002822:	6093      	str	r3, [r2, #8]
	hE22.loraReceive		 		= receptionCallbackFunc;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	4a10      	ldr	r2, [pc, #64]	@ (8002868 <e22_lora_init+0x64>)
 8002828:	60d3      	str	r3, [r2, #12]
	hE22.loraConfigurationMode 		= configModeFunc;
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	4a0e      	ldr	r2, [pc, #56]	@ (8002868 <e22_lora_init+0x64>)
 800282e:	6153      	str	r3, [r2, #20]
	hE22.loraTransceiverMode		= TransceiverModeFunc;
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	4a0d      	ldr	r2, [pc, #52]	@ (8002868 <e22_lora_init+0x64>)
 8002834:	6113      	str	r3, [r2, #16]

	//Assign DMA buffer pointers.
	hE22.pRxDmaBuffer = rxDmaBuffer;
 8002836:	4b0c      	ldr	r3, [pc, #48]	@ (8002868 <e22_lora_init+0x64>)
 8002838:	4a0c      	ldr	r2, [pc, #48]	@ (800286c <e22_lora_init+0x68>)
 800283a:	f8c3 2ab0 	str.w	r2, [r3, #2736]	@ 0xab0
	hE22.pTxDmaBuffer = txDmaBuffer;
 800283e:	4b0a      	ldr	r3, [pc, #40]	@ (8002868 <e22_lora_init+0x64>)
 8002840:	4a0b      	ldr	r2, [pc, #44]	@ (8002870 <e22_lora_init+0x6c>)
 8002842:	f8c3 2ab4 	str.w	r2, [r3, #2740]	@ 0xab4
	//transceiver mode as default
	hE22.loraTransceiverMode();
 8002846:	4b08      	ldr	r3, [pc, #32]	@ (8002868 <e22_lora_init+0x64>)
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	4798      	blx	r3

	hE22.loraStartReception(hE22.huart, hE22.pRxDmaBuffer, MAX_DATA_PACKET_SIZE);
 800284c:	4b06      	ldr	r3, [pc, #24]	@ (8002868 <e22_lora_init+0x64>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	4a05      	ldr	r2, [pc, #20]	@ (8002868 <e22_lora_init+0x64>)
 8002852:	6810      	ldr	r0, [r2, #0]
 8002854:	4a04      	ldr	r2, [pc, #16]	@ (8002868 <e22_lora_init+0x64>)
 8002856:	f8d2 1ab0 	ldr.w	r1, [r2, #2736]	@ 0xab0
 800285a:	22f0      	movs	r2, #240	@ 0xf0
 800285c:	4798      	blx	r3
}
 800285e:	bf00      	nop
 8002860:	3710      	adds	r7, #16
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	20002968 	.word	0x20002968
 800286c:	20003420 	.word	0x20003420
 8002870:	20003510 	.word	0x20003510

08002874 <e22_lora_transnit>:
 *
 * @param channel	:	RF channel to send data over
 *
 */
void e22_lora_transnit(uint8_t *pData, uint16_t size, uint16_t address, uint8_t channel)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b086      	sub	sp, #24
 8002878:	af00      	add	r7, sp, #0
 800287a:	60f8      	str	r0, [r7, #12]
 800287c:	4608      	mov	r0, r1
 800287e:	4611      	mov	r1, r2
 8002880:	461a      	mov	r2, r3
 8002882:	4603      	mov	r3, r0
 8002884:	817b      	strh	r3, [r7, #10]
 8002886:	460b      	mov	r3, r1
 8002888:	813b      	strh	r3, [r7, #8]
 800288a:	4613      	mov	r3, r2
 800288c:	71fb      	strb	r3, [r7, #7]
	const uint8_t overheadSize = 3;
 800288e:	2303      	movs	r3, #3
 8002890:	75fb      	strb	r3, [r7, #23]

	memset(&hE22.packet, 0, sizeof(e22_packet_t));
 8002892:	22f4      	movs	r2, #244	@ 0xf4
 8002894:	2100      	movs	r1, #0
 8002896:	4815      	ldr	r0, [pc, #84]	@ (80028ec <e22_lora_transnit+0x78>)
 8002898:	f003 fcd0 	bl	800623c <memset>
	//Address 2 bytes swap
	hE22.packet.address = (address >> 8) | (address << 8);
 800289c:	893b      	ldrh	r3, [r7, #8]
 800289e:	0a1b      	lsrs	r3, r3, #8
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	b21a      	sxth	r2, r3
 80028a4:	893b      	ldrh	r3, [r7, #8]
 80028a6:	021b      	lsls	r3, r3, #8
 80028a8:	b21b      	sxth	r3, r3
 80028aa:	4313      	orrs	r3, r2
 80028ac:	b21b      	sxth	r3, r3
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	4b0f      	ldr	r3, [pc, #60]	@ (80028f0 <e22_lora_transnit+0x7c>)
 80028b2:	831a      	strh	r2, [r3, #24]

	hE22.packet.chanel = channel;
 80028b4:	4a0e      	ldr	r2, [pc, #56]	@ (80028f0 <e22_lora_transnit+0x7c>)
 80028b6:	79fb      	ldrb	r3, [r7, #7]
 80028b8:	7693      	strb	r3, [r2, #26]

	hE22.txPortReady = true;
 80028ba:	4b0d      	ldr	r3, [pc, #52]	@ (80028f0 <e22_lora_transnit+0x7c>)
 80028bc:	2201      	movs	r2, #1
 80028be:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

	memcpy(&hE22.packet.dataBuffer, pData, size);
 80028c2:	897b      	ldrh	r3, [r7, #10]
 80028c4:	461a      	mov	r2, r3
 80028c6:	68f9      	ldr	r1, [r7, #12]
 80028c8:	480a      	ldr	r0, [pc, #40]	@ (80028f4 <e22_lora_transnit+0x80>)
 80028ca:	f003 fce3 	bl	8006294 <memcpy>

	circ_buffer_enqueue(&hE22.txBuffer, (uint8_t*)&hE22.packet, size + overheadSize);
 80028ce:	897b      	ldrh	r3, [r7, #10]
 80028d0:	b2da      	uxtb	r2, r3
 80028d2:	7dfb      	ldrb	r3, [r7, #23]
 80028d4:	4413      	add	r3, r2
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	461a      	mov	r2, r3
 80028da:	4904      	ldr	r1, [pc, #16]	@ (80028ec <e22_lora_transnit+0x78>)
 80028dc:	4806      	ldr	r0, [pc, #24]	@ (80028f8 <e22_lora_transnit+0x84>)
 80028de:	f7ff fef3 	bl	80026c8 <circ_buffer_enqueue>
}
 80028e2:	bf00      	nop
 80028e4:	3718      	adds	r7, #24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	20002980 	.word	0x20002980
 80028f0:	20002968 	.word	0x20002968
 80028f4:	20002983 	.word	0x20002983
 80028f8:	20002a76 	.word	0x20002a76

080028fc <e22_lora_manager>:
 * 			This function manages the E22 LoRa module by checking for packets in the TX circular buffer, dequeuing them, and transmitting
 * 			them via the E22 module.
 *
 */
void e22_lora_manager(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
	uint8_t packetSize = 0;
 8002902:	2300      	movs	r3, #0
 8002904:	70fb      	strb	r3, [r7, #3]
	uint8_t* pPacket = NULL;
 8002906:	2300      	movs	r3, #0
 8002908:	607b      	str	r3, [r7, #4]
	//check for packet in TX circular buffer
	if(circ_buffer_getNextSize(&hE22.txBuffer))
 800290a:	481e      	ldr	r0, [pc, #120]	@ (8002984 <e22_lora_manager+0x88>)
 800290c:	f7ff ff5e 	bl	80027cc <circ_buffer_getNextSize>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d01f      	beq.n	8002956 <e22_lora_manager+0x5a>
	{
//		uint8_t packetSize = 0;
//		uint8_t* pPacket = NULL;
		if(hE22.txPortReady)
 8002916:	4b1c      	ldr	r3, [pc, #112]	@ (8002988 <e22_lora_manager+0x8c>)
 8002918:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 800291c:	2b00      	cmp	r3, #0
 800291e:	d01a      	beq.n	8002956 <e22_lora_manager+0x5a>
		{
			hE22.txPortReady = false;
 8002920:	4b19      	ldr	r3, [pc, #100]	@ (8002988 <e22_lora_manager+0x8c>)
 8002922:	2200      	movs	r2, #0
 8002924:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
			// Dequeue packet from circular buffer
			pPacket = circ_buffer_dequeue(&hE22.txBuffer, &packetSize);
 8002928:	1cfb      	adds	r3, r7, #3
 800292a:	4619      	mov	r1, r3
 800292c:	4815      	ldr	r0, [pc, #84]	@ (8002984 <e22_lora_manager+0x88>)
 800292e:	f7ff ff15 	bl	800275c <circ_buffer_dequeue>
 8002932:	6078      	str	r0, [r7, #4]
			// Copy packet to DMA buffer
			memcpy(hE22.pTxDmaBuffer ,pPacket, packetSize);
 8002934:	4b14      	ldr	r3, [pc, #80]	@ (8002988 <e22_lora_manager+0x8c>)
 8002936:	f8d3 3ab4 	ldr.w	r3, [r3, #2740]	@ 0xab4
 800293a:	78fa      	ldrb	r2, [r7, #3]
 800293c:	6879      	ldr	r1, [r7, #4]
 800293e:	4618      	mov	r0, r3
 8002940:	f003 fca8 	bl	8006294 <memcpy>
			// Transmit packet via the E22 module
			hE22.loraTransmit(hE22.huart, hE22.pTxDmaBuffer, packetSize);
 8002944:	4b10      	ldr	r3, [pc, #64]	@ (8002988 <e22_lora_manager+0x8c>)
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	4a0f      	ldr	r2, [pc, #60]	@ (8002988 <e22_lora_manager+0x8c>)
 800294a:	6810      	ldr	r0, [r2, #0]
 800294c:	4a0e      	ldr	r2, [pc, #56]	@ (8002988 <e22_lora_manager+0x8c>)
 800294e:	f8d2 1ab4 	ldr.w	r1, [r2, #2740]	@ 0xab4
 8002952:	78fa      	ldrb	r2, [r7, #3]
 8002954:	4798      	blx	r3
		}
	}
	//check for packet in RX circular buffer
	if(circ_buffer_getNextSize(&hE22.rxBuffer))
 8002956:	480d      	ldr	r0, [pc, #52]	@ (800298c <e22_lora_manager+0x90>)
 8002958:	f7ff ff38 	bl	80027cc <circ_buffer_getNextSize>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00b      	beq.n	800297a <e22_lora_manager+0x7e>
	{
		pPacket = circ_buffer_dequeue(&hE22.rxBuffer, &packetSize);
 8002962:	1cfb      	adds	r3, r7, #3
 8002964:	4619      	mov	r1, r3
 8002966:	4809      	ldr	r0, [pc, #36]	@ (800298c <e22_lora_manager+0x90>)
 8002968:	f7ff fef8 	bl	800275c <circ_buffer_dequeue>
 800296c:	6078      	str	r0, [r7, #4]
		hE22.loraReceive(pPacket, packetSize);
 800296e:	4b06      	ldr	r3, [pc, #24]	@ (8002988 <e22_lora_manager+0x8c>)
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	78fa      	ldrb	r2, [r7, #3]
 8002974:	4611      	mov	r1, r2
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	4798      	blx	r3
	}
}
 800297a:	bf00      	nop
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	20002a76 	.word	0x20002a76
 8002988:	20002968 	.word	0x20002968
 800298c:	20002f46 	.word	0x20002f46

08002990 <e22_lora_make_ready>:
/**
 * @brief 	Make transmission line status ready at TX complete callback
 *
 */
void e22_lora_make_ready(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
	hE22.txPortReady = true;
 8002994:	4b04      	ldr	r3, [pc, #16]	@ (80029a8 <e22_lora_make_ready+0x18>)
 8002996:	2201      	movs	r2, #1
 8002998:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
}
 800299c:	bf00      	nop
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	20002968 	.word	0x20002968

080029ac <e22_lora_reception_complete>:
/**
 * @brief 	this function should be called at the UART RX complete callback.
 *
 */
void e22_lora_reception_complete(uint8_t size)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	71fb      	strb	r3, [r7, #7]
	circ_buffer_enqueue(&hE22.rxBuffer, (uint8_t*)hE22.pRxDmaBuffer, size);
 80029b6:	4b0a      	ldr	r3, [pc, #40]	@ (80029e0 <e22_lora_reception_complete+0x34>)
 80029b8:	f8d3 3ab0 	ldr.w	r3, [r3, #2736]	@ 0xab0
 80029bc:	79fa      	ldrb	r2, [r7, #7]
 80029be:	4619      	mov	r1, r3
 80029c0:	4808      	ldr	r0, [pc, #32]	@ (80029e4 <e22_lora_reception_complete+0x38>)
 80029c2:	f7ff fe81 	bl	80026c8 <circ_buffer_enqueue>
	//Activate UART reception again
	hE22.loraStartReception(hE22.huart, hE22.pRxDmaBuffer, MAX_DATA_PACKET_SIZE);
 80029c6:	4b06      	ldr	r3, [pc, #24]	@ (80029e0 <e22_lora_reception_complete+0x34>)
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	4a05      	ldr	r2, [pc, #20]	@ (80029e0 <e22_lora_reception_complete+0x34>)
 80029cc:	6810      	ldr	r0, [r2, #0]
 80029ce:	4a04      	ldr	r2, [pc, #16]	@ (80029e0 <e22_lora_reception_complete+0x34>)
 80029d0:	f8d2 1ab0 	ldr.w	r1, [r2, #2736]	@ 0xab0
 80029d4:	22f0      	movs	r2, #240	@ 0xf0
 80029d6:	4798      	blx	r3
}
 80029d8:	bf00      	nop
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	20002968 	.word	0x20002968
 80029e4:	20002f46 	.word	0x20002f46

080029e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029ee:	f000 fc33 	bl	8003258 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029f2:	f000 f84d 	bl	8002a90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029f6:	f000 f905 	bl	8002c04 <MX_GPIO_Init>
  MX_DMA_Init();
 80029fa:	f000 f8db 	bl	8002bb4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80029fe:	f000 f8af 	bl	8002b60 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //Initialize e22 LoRa module
  e22_lora_init(&huart2,
 8002a02:	4b17      	ldr	r3, [pc, #92]	@ (8002a60 <main+0x78>)
 8002a04:	9301      	str	r3, [sp, #4]
 8002a06:	4b17      	ldr	r3, [pc, #92]	@ (8002a64 <main+0x7c>)
 8002a08:	9300      	str	r3, [sp, #0]
 8002a0a:	4b17      	ldr	r3, [pc, #92]	@ (8002a68 <main+0x80>)
 8002a0c:	4a17      	ldr	r2, [pc, #92]	@ (8002a6c <main+0x84>)
 8002a0e:	4918      	ldr	r1, [pc, #96]	@ (8002a70 <main+0x88>)
 8002a10:	4818      	ldr	r0, [pc, #96]	@ (8002a74 <main+0x8c>)
 8002a12:	f7ff fef7 	bl	8002804 <e22_lora_init>
				main_e22_configurationMode,
				main_e22_transceiverMode);


  //Start FreeRTOS task creation
  xTaskCreate(led_toggle_task, "Toggle GPIO13", 128, NULL, 1, NULL);
 8002a16:	2300      	movs	r3, #0
 8002a18:	9301      	str	r3, [sp, #4]
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	9300      	str	r3, [sp, #0]
 8002a1e:	2300      	movs	r3, #0
 8002a20:	2280      	movs	r2, #128	@ 0x80
 8002a22:	4915      	ldr	r1, [pc, #84]	@ (8002a78 <main+0x90>)
 8002a24:	4815      	ldr	r0, [pc, #84]	@ (8002a7c <main+0x94>)
 8002a26:	f7fe f887 	bl	8000b38 <xTaskCreate>

  xTaskCreate(e22_handle_task, "E22 LoRa Handler", 128 * 4, NULL, 1, NULL);
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	9301      	str	r3, [sp, #4]
 8002a2e:	2301      	movs	r3, #1
 8002a30:	9300      	str	r3, [sp, #0]
 8002a32:	2300      	movs	r3, #0
 8002a34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a38:	4911      	ldr	r1, [pc, #68]	@ (8002a80 <main+0x98>)
 8002a3a:	4812      	ldr	r0, [pc, #72]	@ (8002a84 <main+0x9c>)
 8002a3c:	f7fe f87c 	bl	8000b38 <xTaskCreate>

  xTaskCreate(e22_transmission_task, "E22 LoRa Tx Task", 128 * 4, NULL, 1, NULL);
 8002a40:	2300      	movs	r3, #0
 8002a42:	9301      	str	r3, [sp, #4]
 8002a44:	2301      	movs	r3, #1
 8002a46:	9300      	str	r3, [sp, #0]
 8002a48:	2300      	movs	r3, #0
 8002a4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a4e:	490e      	ldr	r1, [pc, #56]	@ (8002a88 <main+0xa0>)
 8002a50:	480e      	ldr	r0, [pc, #56]	@ (8002a8c <main+0xa4>)
 8002a52:	f7fe f871 	bl	8000b38 <xTaskCreate>

  vTaskStartScheduler();
 8002a56:	f7fe fa51 	bl	8000efc <vTaskStartScheduler>
  //The rest is not executed.
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002a5a:	bf00      	nop
 8002a5c:	e7fd      	b.n	8002a5a <main+0x72>
 8002a5e:	bf00      	nop
 8002a60:	08002dc5 	.word	0x08002dc5
 8002a64:	08002ddd 	.word	0x08002ddd
 8002a68:	08002e31 	.word	0x08002e31
 8002a6c:	08004f91 	.word	0x08004f91
 8002a70:	08004eb1 	.word	0x08004eb1
 8002a74:	20003600 	.word	0x20003600
 8002a78:	080062d8 	.word	0x080062d8
 8002a7c:	08002cf1 	.word	0x08002cf1
 8002a80:	080062e8 	.word	0x080062e8
 8002a84:	08002d25 	.word	0x08002d25
 8002a88:	080062fc 	.word	0x080062fc
 8002a8c:	08002d5d 	.word	0x08002d5d

08002a90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b094      	sub	sp, #80	@ 0x50
 8002a94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a96:	f107 0320 	add.w	r3, r7, #32
 8002a9a:	2230      	movs	r2, #48	@ 0x30
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f003 fbcc 	bl	800623c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002aa4:	f107 030c 	add.w	r3, r7, #12
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	601a      	str	r2, [r3, #0]
 8002aac:	605a      	str	r2, [r3, #4]
 8002aae:	609a      	str	r2, [r3, #8]
 8002ab0:	60da      	str	r2, [r3, #12]
 8002ab2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	60bb      	str	r3, [r7, #8]
 8002ab8:	4b27      	ldr	r3, [pc, #156]	@ (8002b58 <SystemClock_Config+0xc8>)
 8002aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abc:	4a26      	ldr	r2, [pc, #152]	@ (8002b58 <SystemClock_Config+0xc8>)
 8002abe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ac2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ac4:	4b24      	ldr	r3, [pc, #144]	@ (8002b58 <SystemClock_Config+0xc8>)
 8002ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002acc:	60bb      	str	r3, [r7, #8]
 8002ace:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	607b      	str	r3, [r7, #4]
 8002ad4:	4b21      	ldr	r3, [pc, #132]	@ (8002b5c <SystemClock_Config+0xcc>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a20      	ldr	r2, [pc, #128]	@ (8002b5c <SystemClock_Config+0xcc>)
 8002ada:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ade:	6013      	str	r3, [r2, #0]
 8002ae0:	4b1e      	ldr	r3, [pc, #120]	@ (8002b5c <SystemClock_Config+0xcc>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002ae8:	607b      	str	r3, [r7, #4]
 8002aea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002aec:	2301      	movs	r3, #1
 8002aee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002af0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002af4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002af6:	2302      	movs	r3, #2
 8002af8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002afa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8002b00:	230c      	movs	r3, #12
 8002b02:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002b04:	2360      	movs	r3, #96	@ 0x60
 8002b06:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b08:	2302      	movs	r3, #2
 8002b0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002b0c:	2304      	movs	r3, #4
 8002b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b10:	f107 0320 	add.w	r3, r7, #32
 8002b14:	4618      	mov	r0, r3
 8002b16:	f001 fa7d 	bl	8004014 <HAL_RCC_OscConfig>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002b20:	f000 f9c6 	bl	8002eb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b24:	230f      	movs	r3, #15
 8002b26:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b34:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b36:	2300      	movs	r3, #0
 8002b38:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002b3a:	f107 030c 	add.w	r3, r7, #12
 8002b3e:	2103      	movs	r1, #3
 8002b40:	4618      	mov	r0, r3
 8002b42:	f001 fcdf 	bl	8004504 <HAL_RCC_ClockConfig>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002b4c:	f000 f9b0 	bl	8002eb0 <Error_Handler>
  }
}
 8002b50:	bf00      	nop
 8002b52:	3750      	adds	r7, #80	@ 0x50
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	40023800 	.word	0x40023800
 8002b5c:	40007000 	.word	0x40007000

08002b60 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b64:	4b11      	ldr	r3, [pc, #68]	@ (8002bac <MX_USART2_UART_Init+0x4c>)
 8002b66:	4a12      	ldr	r2, [pc, #72]	@ (8002bb0 <MX_USART2_UART_Init+0x50>)
 8002b68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002b6a:	4b10      	ldr	r3, [pc, #64]	@ (8002bac <MX_USART2_UART_Init+0x4c>)
 8002b6c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002b70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b72:	4b0e      	ldr	r3, [pc, #56]	@ (8002bac <MX_USART2_UART_Init+0x4c>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b78:	4b0c      	ldr	r3, [pc, #48]	@ (8002bac <MX_USART2_UART_Init+0x4c>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8002bac <MX_USART2_UART_Init+0x4c>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b84:	4b09      	ldr	r3, [pc, #36]	@ (8002bac <MX_USART2_UART_Init+0x4c>)
 8002b86:	220c      	movs	r2, #12
 8002b88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b8a:	4b08      	ldr	r3, [pc, #32]	@ (8002bac <MX_USART2_UART_Init+0x4c>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b90:	4b06      	ldr	r3, [pc, #24]	@ (8002bac <MX_USART2_UART_Init+0x4c>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b96:	4805      	ldr	r0, [pc, #20]	@ (8002bac <MX_USART2_UART_Init+0x4c>)
 8002b98:	f002 f93a 	bl	8004e10 <HAL_UART_Init>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002ba2:	f000 f985 	bl	8002eb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002ba6:	bf00      	nop
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	20003600 	.word	0x20003600
 8002bb0:	40004400 	.word	0x40004400

08002bb4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002bba:	2300      	movs	r3, #0
 8002bbc:	607b      	str	r3, [r7, #4]
 8002bbe:	4b10      	ldr	r3, [pc, #64]	@ (8002c00 <MX_DMA_Init+0x4c>)
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc2:	4a0f      	ldr	r2, [pc, #60]	@ (8002c00 <MX_DMA_Init+0x4c>)
 8002bc4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bca:	4b0d      	ldr	r3, [pc, #52]	@ (8002c00 <MX_DMA_Init+0x4c>)
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bd2:	607b      	str	r3, [r7, #4]
 8002bd4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	2100      	movs	r1, #0
 8002bda:	2010      	movs	r0, #16
 8002bdc:	f000 fc36 	bl	800344c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002be0:	2010      	movs	r0, #16
 8002be2:	f000 fc4f 	bl	8003484 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002be6:	2200      	movs	r2, #0
 8002be8:	2100      	movs	r1, #0
 8002bea:	2011      	movs	r0, #17
 8002bec:	f000 fc2e 	bl	800344c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002bf0:	2011      	movs	r0, #17
 8002bf2:	f000 fc47 	bl	8003484 <HAL_NVIC_EnableIRQ>

}
 8002bf6:	bf00      	nop
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40023800 	.word	0x40023800

08002c04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08a      	sub	sp, #40	@ 0x28
 8002c08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c0a:	f107 0314 	add.w	r3, r7, #20
 8002c0e:	2200      	movs	r2, #0
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	605a      	str	r2, [r3, #4]
 8002c14:	609a      	str	r2, [r3, #8]
 8002c16:	60da      	str	r2, [r3, #12]
 8002c18:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	613b      	str	r3, [r7, #16]
 8002c1e:	4b31      	ldr	r3, [pc, #196]	@ (8002ce4 <MX_GPIO_Init+0xe0>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c22:	4a30      	ldr	r2, [pc, #192]	@ (8002ce4 <MX_GPIO_Init+0xe0>)
 8002c24:	f043 0304 	orr.w	r3, r3, #4
 8002c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c2a:	4b2e      	ldr	r3, [pc, #184]	@ (8002ce4 <MX_GPIO_Init+0xe0>)
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2e:	f003 0304 	and.w	r3, r3, #4
 8002c32:	613b      	str	r3, [r7, #16]
 8002c34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c36:	2300      	movs	r3, #0
 8002c38:	60fb      	str	r3, [r7, #12]
 8002c3a:	4b2a      	ldr	r3, [pc, #168]	@ (8002ce4 <MX_GPIO_Init+0xe0>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3e:	4a29      	ldr	r2, [pc, #164]	@ (8002ce4 <MX_GPIO_Init+0xe0>)
 8002c40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c46:	4b27      	ldr	r3, [pc, #156]	@ (8002ce4 <MX_GPIO_Init+0xe0>)
 8002c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c4e:	60fb      	str	r3, [r7, #12]
 8002c50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c52:	2300      	movs	r3, #0
 8002c54:	60bb      	str	r3, [r7, #8]
 8002c56:	4b23      	ldr	r3, [pc, #140]	@ (8002ce4 <MX_GPIO_Init+0xe0>)
 8002c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5a:	4a22      	ldr	r2, [pc, #136]	@ (8002ce4 <MX_GPIO_Init+0xe0>)
 8002c5c:	f043 0301 	orr.w	r3, r3, #1
 8002c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c62:	4b20      	ldr	r3, [pc, #128]	@ (8002ce4 <MX_GPIO_Init+0xe0>)
 8002c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	60bb      	str	r3, [r7, #8]
 8002c6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c6e:	2300      	movs	r3, #0
 8002c70:	607b      	str	r3, [r7, #4]
 8002c72:	4b1c      	ldr	r3, [pc, #112]	@ (8002ce4 <MX_GPIO_Init+0xe0>)
 8002c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c76:	4a1b      	ldr	r2, [pc, #108]	@ (8002ce4 <MX_GPIO_Init+0xe0>)
 8002c78:	f043 0302 	orr.w	r3, r3, #2
 8002c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c7e:	4b19      	ldr	r3, [pc, #100]	@ (8002ce4 <MX_GPIO_Init+0xe0>)
 8002c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	607b      	str	r3, [r7, #4]
 8002c88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin, GPIO_PIN_RESET);
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002c90:	4815      	ldr	r0, [pc, #84]	@ (8002ce8 <MX_GPIO_Init+0xe4>)
 8002c92:	f001 f98b 	bl	8003fac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M0_Pin|M2_Pin, GPIO_PIN_RESET);
 8002c96:	2200      	movs	r2, #0
 8002c98:	2106      	movs	r1, #6
 8002c9a:	4814      	ldr	r0, [pc, #80]	@ (8002cec <MX_GPIO_Init+0xe8>)
 8002c9c:	f001 f986 	bl	8003fac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BOARD_LED_Pin */
  GPIO_InitStruct.Pin = BOARD_LED_Pin;
 8002ca0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ca4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002caa:	2300      	movs	r3, #0
 8002cac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BOARD_LED_GPIO_Port, &GPIO_InitStruct);
 8002cb2:	f107 0314 	add.w	r3, r7, #20
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	480b      	ldr	r0, [pc, #44]	@ (8002ce8 <MX_GPIO_Init+0xe4>)
 8002cba:	f000 fff3 	bl	8003ca4 <HAL_GPIO_Init>

  /*Configure GPIO pins : M0_Pin M2_Pin */
  GPIO_InitStruct.Pin = M0_Pin|M2_Pin;
 8002cbe:	2306      	movs	r3, #6
 8002cc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cce:	f107 0314 	add.w	r3, r7, #20
 8002cd2:	4619      	mov	r1, r3
 8002cd4:	4805      	ldr	r0, [pc, #20]	@ (8002cec <MX_GPIO_Init+0xe8>)
 8002cd6:	f000 ffe5 	bl	8003ca4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002cda:	bf00      	nop
 8002cdc:	3728      	adds	r7, #40	@ 0x28
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	40020800 	.word	0x40020800
 8002cec:	40020400 	.word	0x40020400

08002cf0 <led_toggle_task>:

/* USER CODE BEGIN 4 */
static void led_toggle_task(void *parameter)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
	 TickType_t xLastWakeTime;
	 const TickType_t xPeriod = 1000;
 8002cf8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002cfc:	60fb      	str	r3, [r7, #12]

	for(;;)
	{
		xTaskDelayUntil( &xLastWakeTime, pdMS_TO_TICKS(xPeriod));
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d04:	fb02 f303 	mul.w	r3, r2, r3
 8002d08:	4a05      	ldr	r2, [pc, #20]	@ (8002d20 <led_toggle_task+0x30>)
 8002d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0e:	099a      	lsrs	r2, r3, #6
 8002d10:	f107 0308 	add.w	r3, r7, #8
 8002d14:	4611      	mov	r1, r2
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fe f86e 	bl	8000df8 <xTaskDelayUntil>
 8002d1c:	e7ef      	b.n	8002cfe <led_toggle_task+0xe>
 8002d1e:	bf00      	nop
 8002d20:	10624dd3 	.word	0x10624dd3

08002d24 <e22_handle_task>:
}
/**
 * @brief 	LoRa module manager task
 */
static void e22_handle_task(void *parameter)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
	 TickType_t xLastWakeTime;
	 const TickType_t xPeriod = 100;
 8002d2c:	2364      	movs	r3, #100	@ 0x64
 8002d2e:	60fb      	str	r3, [r7, #12]

	for(;;)
	{
		xTaskDelayUntil( &xLastWakeTime, pdMS_TO_TICKS(xPeriod));
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d36:	fb02 f303 	mul.w	r3, r2, r3
 8002d3a:	4a07      	ldr	r2, [pc, #28]	@ (8002d58 <e22_handle_task+0x34>)
 8002d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d40:	099a      	lsrs	r2, r3, #6
 8002d42:	f107 0308 	add.w	r3, r7, #8
 8002d46:	4611      	mov	r1, r2
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7fe f855 	bl	8000df8 <xTaskDelayUntil>

		e22_lora_manager();
 8002d4e:	f7ff fdd5 	bl	80028fc <e22_lora_manager>
		xTaskDelayUntil( &xLastWakeTime, pdMS_TO_TICKS(xPeriod));
 8002d52:	bf00      	nop
 8002d54:	e7ec      	b.n	8002d30 <e22_handle_task+0xc>
 8002d56:	bf00      	nop
 8002d58:	10624dd3 	.word	0x10624dd3

08002d5c <e22_transmission_task>:
}
/**
 * @brief 	LoRa Packet transmission task
 */
static void e22_transmission_task(void *parameter)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b088      	sub	sp, #32
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
	 TickType_t xLastWakeTime;
	 const TickType_t xPeriod = 1000;
 8002d64:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d68:	61fb      	str	r3, [r7, #28]

	 const uint8_t packetSize = 4;
 8002d6a:	2304      	movs	r3, #4
 8002d6c:	76fb      	strb	r3, [r7, #27]

	 const uint8_t receiverAddress = 0x09;
 8002d6e:	2309      	movs	r3, #9
 8002d70:	76bb      	strb	r3, [r7, #26]

	 const uint8_t ComChannel = 0x12;
 8002d72:	2312      	movs	r3, #18
 8002d74:	767b      	strb	r3, [r7, #25]

	 uint8_t packet[5] = "ping";
 8002d76:	4a11      	ldr	r2, [pc, #68]	@ (8002dbc <e22_transmission_task+0x60>)
 8002d78:	f107 030c 	add.w	r3, r7, #12
 8002d7c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002d80:	6018      	str	r0, [r3, #0]
 8002d82:	3304      	adds	r3, #4
 8002d84:	7019      	strb	r1, [r3, #0]

	for(;;)
	{
		xTaskDelayUntil( &xLastWakeTime, pdMS_TO_TICKS(xPeriod));
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d8c:	fb02 f303 	mul.w	r3, r2, r3
 8002d90:	4a0b      	ldr	r2, [pc, #44]	@ (8002dc0 <e22_transmission_task+0x64>)
 8002d92:	fba2 2303 	umull	r2, r3, r2, r3
 8002d96:	099a      	lsrs	r2, r3, #6
 8002d98:	f107 0314 	add.w	r3, r7, #20
 8002d9c:	4611      	mov	r1, r2
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7fe f82a 	bl	8000df8 <xTaskDelayUntil>

		e22_lora_transnit(packet, packetSize, receiverAddress, ComChannel);
 8002da4:	7efb      	ldrb	r3, [r7, #27]
 8002da6:	b299      	uxth	r1, r3
 8002da8:	7ebb      	ldrb	r3, [r7, #26]
 8002daa:	b29a      	uxth	r2, r3
 8002dac:	7e7b      	ldrb	r3, [r7, #25]
 8002dae:	f107 000c 	add.w	r0, r7, #12
 8002db2:	f7ff fd5f 	bl	8002874 <e22_lora_transnit>
		xTaskDelayUntil( &xLastWakeTime, pdMS_TO_TICKS(xPeriod));
 8002db6:	bf00      	nop
 8002db8:	e7e5      	b.n	8002d86 <e22_transmission_task+0x2a>
 8002dba:	bf00      	nop
 8002dbc:	08006310 	.word	0x08006310
 8002dc0:	10624dd3 	.word	0x10624dd3

08002dc4 <main_e22_transceiverMode>:
/**
 * @brief 	LoRa module transceiver mode selection.  when this mode is active, the module configuration can't be modified.
 *
 */
static void main_e22_transceiverMode(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, M0_Pin|M2_Pin, GPIO_PIN_RESET);
 8002dc8:	2200      	movs	r2, #0
 8002dca:	2106      	movs	r1, #6
 8002dcc:	4802      	ldr	r0, [pc, #8]	@ (8002dd8 <main_e22_transceiverMode+0x14>)
 8002dce:	f001 f8ed 	bl	8003fac <HAL_GPIO_WritePin>
}
 8002dd2:	bf00      	nop
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	40020400 	.word	0x40020400

08002ddc <main_e22_configurationMode>:
/**
 * @brief 	LoRa module config mode selection. when this mode is active, wireless communication is inactive.
 *
 */
static void main_e22_configurationMode(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, M0_Pin, GPIO_PIN_RESET);
 8002de0:	2200      	movs	r2, #0
 8002de2:	2102      	movs	r1, #2
 8002de4:	4804      	ldr	r0, [pc, #16]	@ (8002df8 <main_e22_configurationMode+0x1c>)
 8002de6:	f001 f8e1 	bl	8003fac <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, M2_Pin, GPIO_PIN_SET);
 8002dea:	2201      	movs	r2, #1
 8002dec:	2104      	movs	r1, #4
 8002dee:	4802      	ldr	r0, [pc, #8]	@ (8002df8 <main_e22_configurationMode+0x1c>)
 8002df0:	f001 f8dc 	bl	8003fac <HAL_GPIO_WritePin>
}
 8002df4:	bf00      	nop
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	40020400 	.word	0x40020400

08002dfc <HAL_UART_TxCpltCallback>:
 * @brief 	UART data transmission complete callback over DMA
 *
 * @param 	huart	:	Pointer to the UART handler
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
	//Change the TX line state to ready
	e22_lora_make_ready();
 8002e04:	f7ff fdc4 	bl	8002990 <e22_lora_make_ready>
}
 8002e08:	bf00      	nop
 8002e0a:	3708      	adds	r7, #8
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <HAL_UARTEx_RxEventCallback>:
 * @param 	huart	:	Pointer to the UART handler
 *
 * @param 	Size	:	Packet size received over UART
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	460b      	mov	r3, r1
 8002e1a:	807b      	strh	r3, [r7, #2]
	e22_lora_reception_complete(Size);
 8002e1c:	887b      	ldrh	r3, [r7, #2]
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7ff fdc3 	bl	80029ac <e22_lora_reception_complete>
}
 8002e26:	bf00      	nop
 8002e28:	3708      	adds	r7, #8
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
	...

08002e30 <main_lora_packet_receive>:
 * @param 	dataPacket	:	dataPacket Pointer to the buffer containing the received data packet.
 *
 * @param 	size		:	size of the received data packet.
 */
static void main_lora_packet_receive(uint8_t* dataPacket, uint8_t size)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b0be      	sub	sp, #248	@ 0xf8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	460b      	mov	r3, r1
 8002e3a:	70fb      	strb	r3, [r7, #3]
	uint8_t loraPacket[MAX_DATA_PACKET_SIZE] = {0};
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	60bb      	str	r3, [r7, #8]
 8002e40:	f107 030c 	add.w	r3, r7, #12
 8002e44:	22ec      	movs	r2, #236	@ 0xec
 8002e46:	2100      	movs	r1, #0
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f003 f9f7 	bl	800623c <memset>
	//Copy data to the main layer
	memcpy(&loraPacket, dataPacket, size);
 8002e4e:	78fa      	ldrb	r2, [r7, #3]
 8002e50:	f107 0308 	add.w	r3, r7, #8
 8002e54:	6879      	ldr	r1, [r7, #4]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f003 fa1c 	bl	8006294 <memcpy>
	// TODO: implement main layer packet handling

	if(0 == memcmp(loraPacket, "pong", size))
 8002e5c:	78fa      	ldrb	r2, [r7, #3]
 8002e5e:	f107 0308 	add.w	r3, r7, #8
 8002e62:	4908      	ldr	r1, [pc, #32]	@ (8002e84 <main_lora_packet_receive+0x54>)
 8002e64:	4618      	mov	r0, r3
 8002e66:	f003 f9d9 	bl	800621c <memcmp>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d104      	bne.n	8002e7a <main_lora_packet_receive+0x4a>
	{
		HAL_GPIO_TogglePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin);
 8002e70:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002e74:	4804      	ldr	r0, [pc, #16]	@ (8002e88 <main_lora_packet_receive+0x58>)
 8002e76:	f001 f8b2 	bl	8003fde <HAL_GPIO_TogglePin>
	}
}
 8002e7a:	bf00      	nop
 8002e7c:	37f8      	adds	r7, #248	@ 0xf8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	08006318 	.word	0x08006318
 8002e88:	40020800 	.word	0x40020800

08002e8c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a04      	ldr	r2, [pc, #16]	@ (8002eac <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d101      	bne.n	8002ea2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002e9e:	f000 f9fd 	bl	800329c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002ea2:	bf00      	nop
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	40014400 	.word	0x40014400

08002eb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002eb4:	b672      	cpsid	i
}
 8002eb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002eb8:	bf00      	nop
 8002eba:	e7fd      	b.n	8002eb8 <Error_Handler+0x8>

08002ebc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	607b      	str	r3, [r7, #4]
 8002ec6:	4b10      	ldr	r3, [pc, #64]	@ (8002f08 <HAL_MspInit+0x4c>)
 8002ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eca:	4a0f      	ldr	r2, [pc, #60]	@ (8002f08 <HAL_MspInit+0x4c>)
 8002ecc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ed0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8002f08 <HAL_MspInit+0x4c>)
 8002ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eda:	607b      	str	r3, [r7, #4]
 8002edc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ede:	2300      	movs	r3, #0
 8002ee0:	603b      	str	r3, [r7, #0]
 8002ee2:	4b09      	ldr	r3, [pc, #36]	@ (8002f08 <HAL_MspInit+0x4c>)
 8002ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee6:	4a08      	ldr	r2, [pc, #32]	@ (8002f08 <HAL_MspInit+0x4c>)
 8002ee8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eec:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eee:	4b06      	ldr	r3, [pc, #24]	@ (8002f08 <HAL_MspInit+0x4c>)
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ef6:	603b      	str	r3, [r7, #0]
 8002ef8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002efa:	bf00      	nop
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	40023800 	.word	0x40023800

08002f0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b08a      	sub	sp, #40	@ 0x28
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f14:	f107 0314 	add.w	r3, r7, #20
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]
 8002f1c:	605a      	str	r2, [r3, #4]
 8002f1e:	609a      	str	r2, [r3, #8]
 8002f20:	60da      	str	r2, [r3, #12]
 8002f22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a4b      	ldr	r2, [pc, #300]	@ (8003058 <HAL_UART_MspInit+0x14c>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	f040 8090 	bne.w	8003050 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f30:	2300      	movs	r3, #0
 8002f32:	613b      	str	r3, [r7, #16]
 8002f34:	4b49      	ldr	r3, [pc, #292]	@ (800305c <HAL_UART_MspInit+0x150>)
 8002f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f38:	4a48      	ldr	r2, [pc, #288]	@ (800305c <HAL_UART_MspInit+0x150>)
 8002f3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f40:	4b46      	ldr	r3, [pc, #280]	@ (800305c <HAL_UART_MspInit+0x150>)
 8002f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f48:	613b      	str	r3, [r7, #16]
 8002f4a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	60fb      	str	r3, [r7, #12]
 8002f50:	4b42      	ldr	r3, [pc, #264]	@ (800305c <HAL_UART_MspInit+0x150>)
 8002f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f54:	4a41      	ldr	r2, [pc, #260]	@ (800305c <HAL_UART_MspInit+0x150>)
 8002f56:	f043 0301 	orr.w	r3, r3, #1
 8002f5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f5c:	4b3f      	ldr	r3, [pc, #252]	@ (800305c <HAL_UART_MspInit+0x150>)
 8002f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	60fb      	str	r3, [r7, #12]
 8002f66:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002f68:	230c      	movs	r3, #12
 8002f6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f70:	2300      	movs	r3, #0
 8002f72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f74:	2303      	movs	r3, #3
 8002f76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f78:	2307      	movs	r3, #7
 8002f7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f7c:	f107 0314 	add.w	r3, r7, #20
 8002f80:	4619      	mov	r1, r3
 8002f82:	4837      	ldr	r0, [pc, #220]	@ (8003060 <HAL_UART_MspInit+0x154>)
 8002f84:	f000 fe8e 	bl	8003ca4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002f88:	4b36      	ldr	r3, [pc, #216]	@ (8003064 <HAL_UART_MspInit+0x158>)
 8002f8a:	4a37      	ldr	r2, [pc, #220]	@ (8003068 <HAL_UART_MspInit+0x15c>)
 8002f8c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002f8e:	4b35      	ldr	r3, [pc, #212]	@ (8003064 <HAL_UART_MspInit+0x158>)
 8002f90:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002f94:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f96:	4b33      	ldr	r3, [pc, #204]	@ (8003064 <HAL_UART_MspInit+0x158>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f9c:	4b31      	ldr	r3, [pc, #196]	@ (8003064 <HAL_UART_MspInit+0x158>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002fa2:	4b30      	ldr	r3, [pc, #192]	@ (8003064 <HAL_UART_MspInit+0x158>)
 8002fa4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002fa8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002faa:	4b2e      	ldr	r3, [pc, #184]	@ (8003064 <HAL_UART_MspInit+0x158>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fb0:	4b2c      	ldr	r3, [pc, #176]	@ (8003064 <HAL_UART_MspInit+0x158>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002fb6:	4b2b      	ldr	r3, [pc, #172]	@ (8003064 <HAL_UART_MspInit+0x158>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002fbc:	4b29      	ldr	r3, [pc, #164]	@ (8003064 <HAL_UART_MspInit+0x158>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fc2:	4b28      	ldr	r3, [pc, #160]	@ (8003064 <HAL_UART_MspInit+0x158>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002fc8:	4826      	ldr	r0, [pc, #152]	@ (8003064 <HAL_UART_MspInit+0x158>)
 8002fca:	f000 fa69 	bl	80034a0 <HAL_DMA_Init>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002fd4:	f7ff ff6c 	bl	8002eb0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	4a22      	ldr	r2, [pc, #136]	@ (8003064 <HAL_UART_MspInit+0x158>)
 8002fdc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002fde:	4a21      	ldr	r2, [pc, #132]	@ (8003064 <HAL_UART_MspInit+0x158>)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002fe4:	4b21      	ldr	r3, [pc, #132]	@ (800306c <HAL_UART_MspInit+0x160>)
 8002fe6:	4a22      	ldr	r2, [pc, #136]	@ (8003070 <HAL_UART_MspInit+0x164>)
 8002fe8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002fea:	4b20      	ldr	r3, [pc, #128]	@ (800306c <HAL_UART_MspInit+0x160>)
 8002fec:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002ff0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ff2:	4b1e      	ldr	r3, [pc, #120]	@ (800306c <HAL_UART_MspInit+0x160>)
 8002ff4:	2240      	movs	r2, #64	@ 0x40
 8002ff6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ff8:	4b1c      	ldr	r3, [pc, #112]	@ (800306c <HAL_UART_MspInit+0x160>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ffe:	4b1b      	ldr	r3, [pc, #108]	@ (800306c <HAL_UART_MspInit+0x160>)
 8003000:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003004:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003006:	4b19      	ldr	r3, [pc, #100]	@ (800306c <HAL_UART_MspInit+0x160>)
 8003008:	2200      	movs	r2, #0
 800300a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800300c:	4b17      	ldr	r3, [pc, #92]	@ (800306c <HAL_UART_MspInit+0x160>)
 800300e:	2200      	movs	r2, #0
 8003010:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003012:	4b16      	ldr	r3, [pc, #88]	@ (800306c <HAL_UART_MspInit+0x160>)
 8003014:	2200      	movs	r2, #0
 8003016:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003018:	4b14      	ldr	r3, [pc, #80]	@ (800306c <HAL_UART_MspInit+0x160>)
 800301a:	2200      	movs	r2, #0
 800301c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800301e:	4b13      	ldr	r3, [pc, #76]	@ (800306c <HAL_UART_MspInit+0x160>)
 8003020:	2200      	movs	r2, #0
 8003022:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003024:	4811      	ldr	r0, [pc, #68]	@ (800306c <HAL_UART_MspInit+0x160>)
 8003026:	f000 fa3b 	bl	80034a0 <HAL_DMA_Init>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d001      	beq.n	8003034 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8003030:	f7ff ff3e 	bl	8002eb0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4a0d      	ldr	r2, [pc, #52]	@ (800306c <HAL_UART_MspInit+0x160>)
 8003038:	639a      	str	r2, [r3, #56]	@ 0x38
 800303a:	4a0c      	ldr	r2, [pc, #48]	@ (800306c <HAL_UART_MspInit+0x160>)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003040:	2200      	movs	r2, #0
 8003042:	2100      	movs	r1, #0
 8003044:	2026      	movs	r0, #38	@ 0x26
 8003046:	f000 fa01 	bl	800344c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800304a:	2026      	movs	r0, #38	@ 0x26
 800304c:	f000 fa1a 	bl	8003484 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003050:	bf00      	nop
 8003052:	3728      	adds	r7, #40	@ 0x28
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	40004400 	.word	0x40004400
 800305c:	40023800 	.word	0x40023800
 8003060:	40020000 	.word	0x40020000
 8003064:	20003648 	.word	0x20003648
 8003068:	40026088 	.word	0x40026088
 800306c:	200036a8 	.word	0x200036a8
 8003070:	400260a0 	.word	0x400260a0

08003074 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b08c      	sub	sp, #48	@ 0x30
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800307c:	2300      	movs	r3, #0
 800307e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8003080:	2300      	movs	r3, #0
 8003082:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8003084:	2300      	movs	r3, #0
 8003086:	60bb      	str	r3, [r7, #8]
 8003088:	4b2e      	ldr	r3, [pc, #184]	@ (8003144 <HAL_InitTick+0xd0>)
 800308a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800308c:	4a2d      	ldr	r2, [pc, #180]	@ (8003144 <HAL_InitTick+0xd0>)
 800308e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003092:	6453      	str	r3, [r2, #68]	@ 0x44
 8003094:	4b2b      	ldr	r3, [pc, #172]	@ (8003144 <HAL_InitTick+0xd0>)
 8003096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003098:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800309c:	60bb      	str	r3, [r7, #8]
 800309e:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80030a0:	f107 020c 	add.w	r2, r7, #12
 80030a4:	f107 0310 	add.w	r3, r7, #16
 80030a8:	4611      	mov	r1, r2
 80030aa:	4618      	mov	r0, r3
 80030ac:	f001 fc0a 	bl	80048c4 <HAL_RCC_GetClockConfig>
  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80030b0:	f001 fbf4 	bl	800489c <HAL_RCC_GetPCLK2Freq>
 80030b4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80030b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030b8:	4a23      	ldr	r2, [pc, #140]	@ (8003148 <HAL_InitTick+0xd4>)
 80030ba:	fba2 2303 	umull	r2, r3, r2, r3
 80030be:	0c9b      	lsrs	r3, r3, #18
 80030c0:	3b01      	subs	r3, #1
 80030c2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 80030c4:	4b21      	ldr	r3, [pc, #132]	@ (800314c <HAL_InitTick+0xd8>)
 80030c6:	4a22      	ldr	r2, [pc, #136]	@ (8003150 <HAL_InitTick+0xdc>)
 80030c8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 80030ca:	4b20      	ldr	r3, [pc, #128]	@ (800314c <HAL_InitTick+0xd8>)
 80030cc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80030d0:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 80030d2:	4a1e      	ldr	r2, [pc, #120]	@ (800314c <HAL_InitTick+0xd8>)
 80030d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d6:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 80030d8:	4b1c      	ldr	r3, [pc, #112]	@ (800314c <HAL_InitTick+0xd8>)
 80030da:	2200      	movs	r2, #0
 80030dc:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030de:	4b1b      	ldr	r3, [pc, #108]	@ (800314c <HAL_InitTick+0xd8>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030e4:	4b19      	ldr	r3, [pc, #100]	@ (800314c <HAL_InitTick+0xd8>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 80030ea:	4818      	ldr	r0, [pc, #96]	@ (800314c <HAL_InitTick+0xd8>)
 80030ec:	f001 fc1c 	bl	8004928 <HAL_TIM_Base_Init>
 80030f0:	4603      	mov	r3, r0
 80030f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80030f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d11b      	bne.n	8003136 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 80030fe:	4813      	ldr	r0, [pc, #76]	@ (800314c <HAL_InitTick+0xd8>)
 8003100:	f001 fc6c 	bl	80049dc <HAL_TIM_Base_Start_IT>
 8003104:	4603      	mov	r3, r0
 8003106:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800310a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800310e:	2b00      	cmp	r3, #0
 8003110:	d111      	bne.n	8003136 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003112:	2019      	movs	r0, #25
 8003114:	f000 f9b6 	bl	8003484 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2b0f      	cmp	r3, #15
 800311c:	d808      	bhi.n	8003130 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800311e:	2200      	movs	r2, #0
 8003120:	6879      	ldr	r1, [r7, #4]
 8003122:	2019      	movs	r0, #25
 8003124:	f000 f992 	bl	800344c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003128:	4a0a      	ldr	r2, [pc, #40]	@ (8003154 <HAL_InitTick+0xe0>)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6013      	str	r3, [r2, #0]
 800312e:	e002      	b.n	8003136 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003136:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800313a:	4618      	mov	r0, r3
 800313c:	3730      	adds	r7, #48	@ 0x30
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	40023800 	.word	0x40023800
 8003148:	431bde83 	.word	0x431bde83
 800314c:	20003708 	.word	0x20003708
 8003150:	40014400 	.word	0x40014400
 8003154:	2000000c 	.word	0x2000000c

08003158 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800315c:	bf00      	nop
 800315e:	e7fd      	b.n	800315c <NMI_Handler+0x4>

08003160 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003164:	bf00      	nop
 8003166:	e7fd      	b.n	8003164 <HardFault_Handler+0x4>

08003168 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800316c:	bf00      	nop
 800316e:	e7fd      	b.n	800316c <MemManage_Handler+0x4>

08003170 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003174:	bf00      	nop
 8003176:	e7fd      	b.n	8003174 <BusFault_Handler+0x4>

08003178 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800317c:	bf00      	nop
 800317e:	e7fd      	b.n	800317c <UsageFault_Handler+0x4>

08003180 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003184:	bf00      	nop
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
	...

08003190 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003194:	4802      	ldr	r0, [pc, #8]	@ (80031a0 <DMA1_Stream5_IRQHandler+0x10>)
 8003196:	f000 fb1b 	bl	80037d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800319a:	bf00      	nop
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	20003648 	.word	0x20003648

080031a4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80031a8:	4802      	ldr	r0, [pc, #8]	@ (80031b4 <DMA1_Stream6_IRQHandler+0x10>)
 80031aa:	f000 fb11 	bl	80037d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80031ae:	bf00      	nop
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	200036a8 	.word	0x200036a8

080031b8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80031bc:	4802      	ldr	r0, [pc, #8]	@ (80031c8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80031be:	f001 fc6f 	bl	8004aa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80031c2:	bf00      	nop
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	20003708 	.word	0x20003708

080031cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80031d0:	4802      	ldr	r0, [pc, #8]	@ (80031dc <USART2_IRQHandler+0x10>)
 80031d2:	f001 ff3b 	bl	800504c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80031d6:	bf00      	nop
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	20003600 	.word	0x20003600

080031e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031e4:	4b06      	ldr	r3, [pc, #24]	@ (8003200 <SystemInit+0x20>)
 80031e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ea:	4a05      	ldr	r2, [pc, #20]	@ (8003200 <SystemInit+0x20>)
 80031ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031f4:	bf00      	nop
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	e000ed00 	.word	0xe000ed00

08003204 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003204:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800323c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003208:	480d      	ldr	r0, [pc, #52]	@ (8003240 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800320a:	490e      	ldr	r1, [pc, #56]	@ (8003244 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800320c:	4a0e      	ldr	r2, [pc, #56]	@ (8003248 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800320e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003210:	e002      	b.n	8003218 <LoopCopyDataInit>

08003212 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003212:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003214:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003216:	3304      	adds	r3, #4

08003218 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003218:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800321a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800321c:	d3f9      	bcc.n	8003212 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800321e:	4a0b      	ldr	r2, [pc, #44]	@ (800324c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003220:	4c0b      	ldr	r4, [pc, #44]	@ (8003250 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003222:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003224:	e001      	b.n	800322a <LoopFillZerobss>

08003226 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003226:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003228:	3204      	adds	r2, #4

0800322a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800322a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800322c:	d3fb      	bcc.n	8003226 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800322e:	f7ff ffd7 	bl	80031e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003232:	f003 f80b 	bl	800624c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003236:	f7ff fbd7 	bl	80029e8 <main>
  bx  lr    
 800323a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800323c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003240:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003244:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8003248:	08006350 	.word	0x08006350
  ldr r2, =_sbss
 800324c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8003250:	20003754 	.word	0x20003754

08003254 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003254:	e7fe      	b.n	8003254 <ADC_IRQHandler>
	...

08003258 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800325c:	4b0e      	ldr	r3, [pc, #56]	@ (8003298 <HAL_Init+0x40>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a0d      	ldr	r2, [pc, #52]	@ (8003298 <HAL_Init+0x40>)
 8003262:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003266:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003268:	4b0b      	ldr	r3, [pc, #44]	@ (8003298 <HAL_Init+0x40>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a0a      	ldr	r2, [pc, #40]	@ (8003298 <HAL_Init+0x40>)
 800326e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003272:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003274:	4b08      	ldr	r3, [pc, #32]	@ (8003298 <HAL_Init+0x40>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a07      	ldr	r2, [pc, #28]	@ (8003298 <HAL_Init+0x40>)
 800327a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800327e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003280:	2003      	movs	r0, #3
 8003282:	f000 f8d8 	bl	8003436 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003286:	200f      	movs	r0, #15
 8003288:	f7ff fef4 	bl	8003074 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800328c:	f7ff fe16 	bl	8002ebc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003290:	2300      	movs	r3, #0
}
 8003292:	4618      	mov	r0, r3
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	40023c00 	.word	0x40023c00

0800329c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032a0:	4b06      	ldr	r3, [pc, #24]	@ (80032bc <HAL_IncTick+0x20>)
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	461a      	mov	r2, r3
 80032a6:	4b06      	ldr	r3, [pc, #24]	@ (80032c0 <HAL_IncTick+0x24>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4413      	add	r3, r2
 80032ac:	4a04      	ldr	r2, [pc, #16]	@ (80032c0 <HAL_IncTick+0x24>)
 80032ae:	6013      	str	r3, [r2, #0]
}
 80032b0:	bf00      	nop
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	20000010 	.word	0x20000010
 80032c0:	20003750 	.word	0x20003750

080032c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	af00      	add	r7, sp, #0
  return uwTick;
 80032c8:	4b03      	ldr	r3, [pc, #12]	@ (80032d8 <HAL_GetTick+0x14>)
 80032ca:	681b      	ldr	r3, [r3, #0]
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	20003750 	.word	0x20003750

080032dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f003 0307 	and.w	r3, r3, #7
 80032ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003320 <__NVIC_SetPriorityGrouping+0x44>)
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032f2:	68ba      	ldr	r2, [r7, #8]
 80032f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032f8:	4013      	ands	r3, r2
 80032fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003304:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003308:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800330c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800330e:	4a04      	ldr	r2, [pc, #16]	@ (8003320 <__NVIC_SetPriorityGrouping+0x44>)
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	60d3      	str	r3, [r2, #12]
}
 8003314:	bf00      	nop
 8003316:	3714      	adds	r7, #20
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	e000ed00 	.word	0xe000ed00

08003324 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003328:	4b04      	ldr	r3, [pc, #16]	@ (800333c <__NVIC_GetPriorityGrouping+0x18>)
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	0a1b      	lsrs	r3, r3, #8
 800332e:	f003 0307 	and.w	r3, r3, #7
}
 8003332:	4618      	mov	r0, r3
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	e000ed00 	.word	0xe000ed00

08003340 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	4603      	mov	r3, r0
 8003348:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800334a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800334e:	2b00      	cmp	r3, #0
 8003350:	db0b      	blt.n	800336a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003352:	79fb      	ldrb	r3, [r7, #7]
 8003354:	f003 021f 	and.w	r2, r3, #31
 8003358:	4907      	ldr	r1, [pc, #28]	@ (8003378 <__NVIC_EnableIRQ+0x38>)
 800335a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800335e:	095b      	lsrs	r3, r3, #5
 8003360:	2001      	movs	r0, #1
 8003362:	fa00 f202 	lsl.w	r2, r0, r2
 8003366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800336a:	bf00      	nop
 800336c:	370c      	adds	r7, #12
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	e000e100 	.word	0xe000e100

0800337c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	4603      	mov	r3, r0
 8003384:	6039      	str	r1, [r7, #0]
 8003386:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800338c:	2b00      	cmp	r3, #0
 800338e:	db0a      	blt.n	80033a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	b2da      	uxtb	r2, r3
 8003394:	490c      	ldr	r1, [pc, #48]	@ (80033c8 <__NVIC_SetPriority+0x4c>)
 8003396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800339a:	0112      	lsls	r2, r2, #4
 800339c:	b2d2      	uxtb	r2, r2
 800339e:	440b      	add	r3, r1
 80033a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033a4:	e00a      	b.n	80033bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	b2da      	uxtb	r2, r3
 80033aa:	4908      	ldr	r1, [pc, #32]	@ (80033cc <__NVIC_SetPriority+0x50>)
 80033ac:	79fb      	ldrb	r3, [r7, #7]
 80033ae:	f003 030f 	and.w	r3, r3, #15
 80033b2:	3b04      	subs	r3, #4
 80033b4:	0112      	lsls	r2, r2, #4
 80033b6:	b2d2      	uxtb	r2, r2
 80033b8:	440b      	add	r3, r1
 80033ba:	761a      	strb	r2, [r3, #24]
}
 80033bc:	bf00      	nop
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr
 80033c8:	e000e100 	.word	0xe000e100
 80033cc:	e000ed00 	.word	0xe000ed00

080033d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b089      	sub	sp, #36	@ 0x24
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f003 0307 	and.w	r3, r3, #7
 80033e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	f1c3 0307 	rsb	r3, r3, #7
 80033ea:	2b04      	cmp	r3, #4
 80033ec:	bf28      	it	cs
 80033ee:	2304      	movcs	r3, #4
 80033f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	3304      	adds	r3, #4
 80033f6:	2b06      	cmp	r3, #6
 80033f8:	d902      	bls.n	8003400 <NVIC_EncodePriority+0x30>
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	3b03      	subs	r3, #3
 80033fe:	e000      	b.n	8003402 <NVIC_EncodePriority+0x32>
 8003400:	2300      	movs	r3, #0
 8003402:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003404:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	fa02 f303 	lsl.w	r3, r2, r3
 800340e:	43da      	mvns	r2, r3
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	401a      	ands	r2, r3
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003418:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	fa01 f303 	lsl.w	r3, r1, r3
 8003422:	43d9      	mvns	r1, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003428:	4313      	orrs	r3, r2
         );
}
 800342a:	4618      	mov	r0, r3
 800342c:	3724      	adds	r7, #36	@ 0x24
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr

08003436 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003436:	b580      	push	{r7, lr}
 8003438:	b082      	sub	sp, #8
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f7ff ff4c 	bl	80032dc <__NVIC_SetPriorityGrouping>
}
 8003444:	bf00      	nop
 8003446:	3708      	adds	r7, #8
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800344c:	b580      	push	{r7, lr}
 800344e:	b086      	sub	sp, #24
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
 8003458:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800345a:	2300      	movs	r3, #0
 800345c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800345e:	f7ff ff61 	bl	8003324 <__NVIC_GetPriorityGrouping>
 8003462:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	68b9      	ldr	r1, [r7, #8]
 8003468:	6978      	ldr	r0, [r7, #20]
 800346a:	f7ff ffb1 	bl	80033d0 <NVIC_EncodePriority>
 800346e:	4602      	mov	r2, r0
 8003470:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003474:	4611      	mov	r1, r2
 8003476:	4618      	mov	r0, r3
 8003478:	f7ff ff80 	bl	800337c <__NVIC_SetPriority>
}
 800347c:	bf00      	nop
 800347e:	3718      	adds	r7, #24
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}

08003484 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	4603      	mov	r3, r0
 800348c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800348e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff ff54 	bl	8003340 <__NVIC_EnableIRQ>
}
 8003498:	bf00      	nop
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b086      	sub	sp, #24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034a8:	2300      	movs	r3, #0
 80034aa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80034ac:	f7ff ff0a 	bl	80032c4 <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d101      	bne.n	80034bc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e099      	b.n	80035f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2202      	movs	r2, #2
 80034c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 0201 	bic.w	r2, r2, #1
 80034da:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034dc:	e00f      	b.n	80034fe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034de:	f7ff fef1 	bl	80032c4 <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b05      	cmp	r3, #5
 80034ea:	d908      	bls.n	80034fe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2220      	movs	r2, #32
 80034f0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2203      	movs	r2, #3
 80034f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e078      	b.n	80035f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0301 	and.w	r3, r3, #1
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1e8      	bne.n	80034de <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003514:	697a      	ldr	r2, [r7, #20]
 8003516:	4b38      	ldr	r3, [pc, #224]	@ (80035f8 <HAL_DMA_Init+0x158>)
 8003518:	4013      	ands	r3, r2
 800351a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685a      	ldr	r2, [r3, #4]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800352a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	691b      	ldr	r3, [r3, #16]
 8003530:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003536:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003542:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a1b      	ldr	r3, [r3, #32]
 8003548:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800354a:	697a      	ldr	r2, [r7, #20]
 800354c:	4313      	orrs	r3, r2
 800354e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003554:	2b04      	cmp	r3, #4
 8003556:	d107      	bne.n	8003568 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003560:	4313      	orrs	r3, r2
 8003562:	697a      	ldr	r2, [r7, #20]
 8003564:	4313      	orrs	r3, r2
 8003566:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	697a      	ldr	r2, [r7, #20]
 800356e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	f023 0307 	bic.w	r3, r3, #7
 800357e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	4313      	orrs	r3, r2
 8003588:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358e:	2b04      	cmp	r3, #4
 8003590:	d117      	bne.n	80035c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003596:	697a      	ldr	r2, [r7, #20]
 8003598:	4313      	orrs	r3, r2
 800359a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00e      	beq.n	80035c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 fb01 	bl	8003bac <DMA_CheckFifoParam>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d008      	beq.n	80035c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2240      	movs	r2, #64	@ 0x40
 80035b4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80035be:	2301      	movs	r3, #1
 80035c0:	e016      	b.n	80035f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	697a      	ldr	r2, [r7, #20]
 80035c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 fab8 	bl	8003b40 <DMA_CalcBaseAndBitshift>
 80035d0:	4603      	mov	r3, r0
 80035d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d8:	223f      	movs	r2, #63	@ 0x3f
 80035da:	409a      	lsls	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80035ee:	2300      	movs	r3, #0
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3718      	adds	r7, #24
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	f010803f 	.word	0xf010803f

080035fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
 8003608:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800360a:	2300      	movs	r3, #0
 800360c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003612:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800361a:	2b01      	cmp	r3, #1
 800361c:	d101      	bne.n	8003622 <HAL_DMA_Start_IT+0x26>
 800361e:	2302      	movs	r3, #2
 8003620:	e040      	b.n	80036a4 <HAL_DMA_Start_IT+0xa8>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b01      	cmp	r3, #1
 8003634:	d12f      	bne.n	8003696 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2202      	movs	r2, #2
 800363a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2200      	movs	r2, #0
 8003642:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	68b9      	ldr	r1, [r7, #8]
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	f000 fa4a 	bl	8003ae4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003654:	223f      	movs	r2, #63	@ 0x3f
 8003656:	409a      	lsls	r2, r3
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f042 0216 	orr.w	r2, r2, #22
 800366a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003670:	2b00      	cmp	r3, #0
 8003672:	d007      	beq.n	8003684 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f042 0208 	orr.w	r2, r2, #8
 8003682:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f042 0201 	orr.w	r2, r2, #1
 8003692:	601a      	str	r2, [r3, #0]
 8003694:	e005      	b.n	80036a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800369e:	2302      	movs	r3, #2
 80036a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80036a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3718      	adds	r7, #24
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80036ba:	f7ff fe03 	bl	80032c4 <HAL_GetTick>
 80036be:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d008      	beq.n	80036de <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2280      	movs	r2, #128	@ 0x80
 80036d0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e052      	b.n	8003784 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f022 0216 	bic.w	r2, r2, #22
 80036ec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	695a      	ldr	r2, [r3, #20]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036fc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003702:	2b00      	cmp	r3, #0
 8003704:	d103      	bne.n	800370e <HAL_DMA_Abort+0x62>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800370a:	2b00      	cmp	r3, #0
 800370c:	d007      	beq.n	800371e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f022 0208 	bic.w	r2, r2, #8
 800371c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f022 0201 	bic.w	r2, r2, #1
 800372c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800372e:	e013      	b.n	8003758 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003730:	f7ff fdc8 	bl	80032c4 <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	2b05      	cmp	r3, #5
 800373c:	d90c      	bls.n	8003758 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2220      	movs	r2, #32
 8003742:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2203      	movs	r2, #3
 8003748:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e015      	b.n	8003784 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1e4      	bne.n	8003730 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800376a:	223f      	movs	r2, #63	@ 0x3f
 800376c:	409a      	lsls	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2201      	movs	r2, #1
 8003776:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003782:	2300      	movs	r3, #0
}
 8003784:	4618      	mov	r0, r3
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}

0800378c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800379a:	b2db      	uxtb	r3, r3
 800379c:	2b02      	cmp	r3, #2
 800379e:	d004      	beq.n	80037aa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2280      	movs	r2, #128	@ 0x80
 80037a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e00c      	b.n	80037c4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2205      	movs	r2, #5
 80037ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f022 0201 	bic.w	r2, r2, #1
 80037c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037c2:	2300      	movs	r3, #0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b086      	sub	sp, #24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80037d8:	2300      	movs	r3, #0
 80037da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037dc:	4b8e      	ldr	r3, [pc, #568]	@ (8003a18 <HAL_DMA_IRQHandler+0x248>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a8e      	ldr	r2, [pc, #568]	@ (8003a1c <HAL_DMA_IRQHandler+0x24c>)
 80037e2:	fba2 2303 	umull	r2, r3, r2, r3
 80037e6:	0a9b      	lsrs	r3, r3, #10
 80037e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fa:	2208      	movs	r2, #8
 80037fc:	409a      	lsls	r2, r3
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	4013      	ands	r3, r2
 8003802:	2b00      	cmp	r3, #0
 8003804:	d01a      	beq.n	800383c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0304 	and.w	r3, r3, #4
 8003810:	2b00      	cmp	r3, #0
 8003812:	d013      	beq.n	800383c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 0204 	bic.w	r2, r2, #4
 8003822:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003828:	2208      	movs	r2, #8
 800382a:	409a      	lsls	r2, r3
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003834:	f043 0201 	orr.w	r2, r3, #1
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003840:	2201      	movs	r2, #1
 8003842:	409a      	lsls	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	4013      	ands	r3, r2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d012      	beq.n	8003872 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00b      	beq.n	8003872 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800385e:	2201      	movs	r2, #1
 8003860:	409a      	lsls	r2, r3
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800386a:	f043 0202 	orr.w	r2, r3, #2
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003876:	2204      	movs	r2, #4
 8003878:	409a      	lsls	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	4013      	ands	r3, r2
 800387e:	2b00      	cmp	r3, #0
 8003880:	d012      	beq.n	80038a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d00b      	beq.n	80038a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003894:	2204      	movs	r2, #4
 8003896:	409a      	lsls	r2, r3
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038a0:	f043 0204 	orr.w	r2, r3, #4
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ac:	2210      	movs	r2, #16
 80038ae:	409a      	lsls	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	4013      	ands	r3, r2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d043      	beq.n	8003940 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0308 	and.w	r3, r3, #8
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d03c      	beq.n	8003940 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ca:	2210      	movs	r2, #16
 80038cc:	409a      	lsls	r2, r3
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d018      	beq.n	8003912 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d108      	bne.n	8003900 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d024      	beq.n	8003940 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	4798      	blx	r3
 80038fe:	e01f      	b.n	8003940 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003904:	2b00      	cmp	r3, #0
 8003906:	d01b      	beq.n	8003940 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	4798      	blx	r3
 8003910:	e016      	b.n	8003940 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800391c:	2b00      	cmp	r3, #0
 800391e:	d107      	bne.n	8003930 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f022 0208 	bic.w	r2, r2, #8
 800392e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003934:	2b00      	cmp	r3, #0
 8003936:	d003      	beq.n	8003940 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003944:	2220      	movs	r2, #32
 8003946:	409a      	lsls	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	4013      	ands	r3, r2
 800394c:	2b00      	cmp	r3, #0
 800394e:	f000 808f 	beq.w	8003a70 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0310 	and.w	r3, r3, #16
 800395c:	2b00      	cmp	r3, #0
 800395e:	f000 8087 	beq.w	8003a70 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003966:	2220      	movs	r2, #32
 8003968:	409a      	lsls	r2, r3
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003974:	b2db      	uxtb	r3, r3
 8003976:	2b05      	cmp	r3, #5
 8003978:	d136      	bne.n	80039e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f022 0216 	bic.w	r2, r2, #22
 8003988:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	695a      	ldr	r2, [r3, #20]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003998:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d103      	bne.n	80039aa <HAL_DMA_IRQHandler+0x1da>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d007      	beq.n	80039ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 0208 	bic.w	r2, r2, #8
 80039b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039be:	223f      	movs	r2, #63	@ 0x3f
 80039c0:	409a      	lsls	r2, r3
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2201      	movs	r2, #1
 80039ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d07e      	beq.n	8003adc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	4798      	blx	r3
        }
        return;
 80039e6:	e079      	b.n	8003adc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d01d      	beq.n	8003a32 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d10d      	bne.n	8003a20 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d031      	beq.n	8003a70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	4798      	blx	r3
 8003a14:	e02c      	b.n	8003a70 <HAL_DMA_IRQHandler+0x2a0>
 8003a16:	bf00      	nop
 8003a18:	20000008 	.word	0x20000008
 8003a1c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d023      	beq.n	8003a70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	4798      	blx	r3
 8003a30:	e01e      	b.n	8003a70 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10f      	bne.n	8003a60 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 0210 	bic.w	r2, r2, #16
 8003a4e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d003      	beq.n	8003a70 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d032      	beq.n	8003ade <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d022      	beq.n	8003aca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2205      	movs	r2, #5
 8003a88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f022 0201 	bic.w	r2, r2, #1
 8003a9a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	60bb      	str	r3, [r7, #8]
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d307      	bcc.n	8003ab8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0301 	and.w	r3, r3, #1
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d1f2      	bne.n	8003a9c <HAL_DMA_IRQHandler+0x2cc>
 8003ab6:	e000      	b.n	8003aba <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003ab8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d005      	beq.n	8003ade <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	4798      	blx	r3
 8003ada:	e000      	b.n	8003ade <HAL_DMA_IRQHandler+0x30e>
        return;
 8003adc:	bf00      	nop
    }
  }
}
 8003ade:	3718      	adds	r7, #24
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b085      	sub	sp, #20
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
 8003af0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b00:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	683a      	ldr	r2, [r7, #0]
 8003b08:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	2b40      	cmp	r3, #64	@ 0x40
 8003b10:	d108      	bne.n	8003b24 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68ba      	ldr	r2, [r7, #8]
 8003b20:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b22:	e007      	b.n	8003b34 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	68ba      	ldr	r2, [r7, #8]
 8003b2a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	60da      	str	r2, [r3, #12]
}
 8003b34:	bf00      	nop
 8003b36:	3714      	adds	r7, #20
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b085      	sub	sp, #20
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	3b10      	subs	r3, #16
 8003b50:	4a14      	ldr	r2, [pc, #80]	@ (8003ba4 <DMA_CalcBaseAndBitshift+0x64>)
 8003b52:	fba2 2303 	umull	r2, r3, r2, r3
 8003b56:	091b      	lsrs	r3, r3, #4
 8003b58:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b5a:	4a13      	ldr	r2, [pc, #76]	@ (8003ba8 <DMA_CalcBaseAndBitshift+0x68>)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	4413      	add	r3, r2
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	461a      	mov	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2b03      	cmp	r3, #3
 8003b6c:	d909      	bls.n	8003b82 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b76:	f023 0303 	bic.w	r3, r3, #3
 8003b7a:	1d1a      	adds	r2, r3, #4
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b80:	e007      	b.n	8003b92 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b8a:	f023 0303 	bic.w	r3, r3, #3
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3714      	adds	r7, #20
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	aaaaaaab 	.word	0xaaaaaaab
 8003ba8:	08006338 	.word	0x08006338

08003bac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b085      	sub	sp, #20
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bbc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d11f      	bne.n	8003c06 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	2b03      	cmp	r3, #3
 8003bca:	d856      	bhi.n	8003c7a <DMA_CheckFifoParam+0xce>
 8003bcc:	a201      	add	r2, pc, #4	@ (adr r2, 8003bd4 <DMA_CheckFifoParam+0x28>)
 8003bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd2:	bf00      	nop
 8003bd4:	08003be5 	.word	0x08003be5
 8003bd8:	08003bf7 	.word	0x08003bf7
 8003bdc:	08003be5 	.word	0x08003be5
 8003be0:	08003c7b 	.word	0x08003c7b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d046      	beq.n	8003c7e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bf4:	e043      	b.n	8003c7e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003bfe:	d140      	bne.n	8003c82 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c04:	e03d      	b.n	8003c82 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c0e:	d121      	bne.n	8003c54 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	2b03      	cmp	r3, #3
 8003c14:	d837      	bhi.n	8003c86 <DMA_CheckFifoParam+0xda>
 8003c16:	a201      	add	r2, pc, #4	@ (adr r2, 8003c1c <DMA_CheckFifoParam+0x70>)
 8003c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c1c:	08003c2d 	.word	0x08003c2d
 8003c20:	08003c33 	.word	0x08003c33
 8003c24:	08003c2d 	.word	0x08003c2d
 8003c28:	08003c45 	.word	0x08003c45
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c30:	e030      	b.n	8003c94 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d025      	beq.n	8003c8a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c42:	e022      	b.n	8003c8a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c48:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c4c:	d11f      	bne.n	8003c8e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c52:	e01c      	b.n	8003c8e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d903      	bls.n	8003c62 <DMA_CheckFifoParam+0xb6>
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	2b03      	cmp	r3, #3
 8003c5e:	d003      	beq.n	8003c68 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c60:	e018      	b.n	8003c94 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	73fb      	strb	r3, [r7, #15]
      break;
 8003c66:	e015      	b.n	8003c94 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00e      	beq.n	8003c92 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	73fb      	strb	r3, [r7, #15]
      break;
 8003c78:	e00b      	b.n	8003c92 <DMA_CheckFifoParam+0xe6>
      break;
 8003c7a:	bf00      	nop
 8003c7c:	e00a      	b.n	8003c94 <DMA_CheckFifoParam+0xe8>
      break;
 8003c7e:	bf00      	nop
 8003c80:	e008      	b.n	8003c94 <DMA_CheckFifoParam+0xe8>
      break;
 8003c82:	bf00      	nop
 8003c84:	e006      	b.n	8003c94 <DMA_CheckFifoParam+0xe8>
      break;
 8003c86:	bf00      	nop
 8003c88:	e004      	b.n	8003c94 <DMA_CheckFifoParam+0xe8>
      break;
 8003c8a:	bf00      	nop
 8003c8c:	e002      	b.n	8003c94 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c8e:	bf00      	nop
 8003c90:	e000      	b.n	8003c94 <DMA_CheckFifoParam+0xe8>
      break;
 8003c92:	bf00      	nop
    }
  } 
  
  return status; 
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3714      	adds	r7, #20
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop

08003ca4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b089      	sub	sp, #36	@ 0x24
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cba:	2300      	movs	r3, #0
 8003cbc:	61fb      	str	r3, [r7, #28]
 8003cbe:	e159      	b.n	8003f74 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	f040 8148 	bne.w	8003f6e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f003 0303 	and.w	r3, r3, #3
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d005      	beq.n	8003cf6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d130      	bne.n	8003d58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	2203      	movs	r2, #3
 8003d02:	fa02 f303 	lsl.w	r3, r2, r3
 8003d06:	43db      	mvns	r3, r3
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	68da      	ldr	r2, [r3, #12]
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	005b      	lsls	r3, r3, #1
 8003d16:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	69ba      	ldr	r2, [r7, #24]
 8003d24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	fa02 f303 	lsl.w	r3, r2, r3
 8003d34:	43db      	mvns	r3, r3
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	091b      	lsrs	r3, r3, #4
 8003d42:	f003 0201 	and.w	r2, r3, #1
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f003 0303 	and.w	r3, r3, #3
 8003d60:	2b03      	cmp	r3, #3
 8003d62:	d017      	beq.n	8003d94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	005b      	lsls	r3, r3, #1
 8003d6e:	2203      	movs	r2, #3
 8003d70:	fa02 f303 	lsl.w	r3, r2, r3
 8003d74:	43db      	mvns	r3, r3
 8003d76:	69ba      	ldr	r2, [r7, #24]
 8003d78:	4013      	ands	r3, r2
 8003d7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	689a      	ldr	r2, [r3, #8]
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	005b      	lsls	r3, r3, #1
 8003d84:	fa02 f303 	lsl.w	r3, r2, r3
 8003d88:	69ba      	ldr	r2, [r7, #24]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f003 0303 	and.w	r3, r3, #3
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d123      	bne.n	8003de8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	08da      	lsrs	r2, r3, #3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	3208      	adds	r2, #8
 8003da8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	f003 0307 	and.w	r3, r3, #7
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	220f      	movs	r2, #15
 8003db8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	69ba      	ldr	r2, [r7, #24]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	691a      	ldr	r2, [r3, #16]
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	f003 0307 	and.w	r3, r3, #7
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	08da      	lsrs	r2, r3, #3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	3208      	adds	r2, #8
 8003de2:	69b9      	ldr	r1, [r7, #24]
 8003de4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	005b      	lsls	r3, r3, #1
 8003df2:	2203      	movs	r2, #3
 8003df4:	fa02 f303 	lsl.w	r3, r2, r3
 8003df8:	43db      	mvns	r3, r3
 8003dfa:	69ba      	ldr	r2, [r7, #24]
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f003 0203 	and.w	r2, r3, #3
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	005b      	lsls	r3, r3, #1
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	69ba      	ldr	r2, [r7, #24]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	f000 80a2 	beq.w	8003f6e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60fb      	str	r3, [r7, #12]
 8003e2e:	4b57      	ldr	r3, [pc, #348]	@ (8003f8c <HAL_GPIO_Init+0x2e8>)
 8003e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e32:	4a56      	ldr	r2, [pc, #344]	@ (8003f8c <HAL_GPIO_Init+0x2e8>)
 8003e34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e38:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e3a:	4b54      	ldr	r3, [pc, #336]	@ (8003f8c <HAL_GPIO_Init+0x2e8>)
 8003e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e42:	60fb      	str	r3, [r7, #12]
 8003e44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e46:	4a52      	ldr	r2, [pc, #328]	@ (8003f90 <HAL_GPIO_Init+0x2ec>)
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	089b      	lsrs	r3, r3, #2
 8003e4c:	3302      	adds	r3, #2
 8003e4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	f003 0303 	and.w	r3, r3, #3
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	220f      	movs	r2, #15
 8003e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e62:	43db      	mvns	r3, r3
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	4013      	ands	r3, r2
 8003e68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a49      	ldr	r2, [pc, #292]	@ (8003f94 <HAL_GPIO_Init+0x2f0>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d019      	beq.n	8003ea6 <HAL_GPIO_Init+0x202>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a48      	ldr	r2, [pc, #288]	@ (8003f98 <HAL_GPIO_Init+0x2f4>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d013      	beq.n	8003ea2 <HAL_GPIO_Init+0x1fe>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a47      	ldr	r2, [pc, #284]	@ (8003f9c <HAL_GPIO_Init+0x2f8>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d00d      	beq.n	8003e9e <HAL_GPIO_Init+0x1fa>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a46      	ldr	r2, [pc, #280]	@ (8003fa0 <HAL_GPIO_Init+0x2fc>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d007      	beq.n	8003e9a <HAL_GPIO_Init+0x1f6>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a45      	ldr	r2, [pc, #276]	@ (8003fa4 <HAL_GPIO_Init+0x300>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d101      	bne.n	8003e96 <HAL_GPIO_Init+0x1f2>
 8003e92:	2304      	movs	r3, #4
 8003e94:	e008      	b.n	8003ea8 <HAL_GPIO_Init+0x204>
 8003e96:	2307      	movs	r3, #7
 8003e98:	e006      	b.n	8003ea8 <HAL_GPIO_Init+0x204>
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e004      	b.n	8003ea8 <HAL_GPIO_Init+0x204>
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	e002      	b.n	8003ea8 <HAL_GPIO_Init+0x204>
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e000      	b.n	8003ea8 <HAL_GPIO_Init+0x204>
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	69fa      	ldr	r2, [r7, #28]
 8003eaa:	f002 0203 	and.w	r2, r2, #3
 8003eae:	0092      	lsls	r2, r2, #2
 8003eb0:	4093      	lsls	r3, r2
 8003eb2:	69ba      	ldr	r2, [r7, #24]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003eb8:	4935      	ldr	r1, [pc, #212]	@ (8003f90 <HAL_GPIO_Init+0x2ec>)
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	089b      	lsrs	r3, r3, #2
 8003ebe:	3302      	adds	r3, #2
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ec6:	4b38      	ldr	r3, [pc, #224]	@ (8003fa8 <HAL_GPIO_Init+0x304>)
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	43db      	mvns	r3, r3
 8003ed0:	69ba      	ldr	r2, [r7, #24]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d003      	beq.n	8003eea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003eea:	4a2f      	ldr	r2, [pc, #188]	@ (8003fa8 <HAL_GPIO_Init+0x304>)
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ef0:	4b2d      	ldr	r3, [pc, #180]	@ (8003fa8 <HAL_GPIO_Init+0x304>)
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	69ba      	ldr	r2, [r7, #24]
 8003efc:	4013      	ands	r3, r2
 8003efe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d003      	beq.n	8003f14 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f0c:	69ba      	ldr	r2, [r7, #24]
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f14:	4a24      	ldr	r2, [pc, #144]	@ (8003fa8 <HAL_GPIO_Init+0x304>)
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f1a:	4b23      	ldr	r3, [pc, #140]	@ (8003fa8 <HAL_GPIO_Init+0x304>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	43db      	mvns	r3, r3
 8003f24:	69ba      	ldr	r2, [r7, #24]
 8003f26:	4013      	ands	r3, r2
 8003f28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d003      	beq.n	8003f3e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f3e:	4a1a      	ldr	r2, [pc, #104]	@ (8003fa8 <HAL_GPIO_Init+0x304>)
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f44:	4b18      	ldr	r3, [pc, #96]	@ (8003fa8 <HAL_GPIO_Init+0x304>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	4013      	ands	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d003      	beq.n	8003f68 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f68:	4a0f      	ldr	r2, [pc, #60]	@ (8003fa8 <HAL_GPIO_Init+0x304>)
 8003f6a:	69bb      	ldr	r3, [r7, #24]
 8003f6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	3301      	adds	r3, #1
 8003f72:	61fb      	str	r3, [r7, #28]
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	2b0f      	cmp	r3, #15
 8003f78:	f67f aea2 	bls.w	8003cc0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f7c:	bf00      	nop
 8003f7e:	bf00      	nop
 8003f80:	3724      	adds	r7, #36	@ 0x24
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	40023800 	.word	0x40023800
 8003f90:	40013800 	.word	0x40013800
 8003f94:	40020000 	.word	0x40020000
 8003f98:	40020400 	.word	0x40020400
 8003f9c:	40020800 	.word	0x40020800
 8003fa0:	40020c00 	.word	0x40020c00
 8003fa4:	40021000 	.word	0x40021000
 8003fa8:	40013c00 	.word	0x40013c00

08003fac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	807b      	strh	r3, [r7, #2]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fbc:	787b      	ldrb	r3, [r7, #1]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fc2:	887a      	ldrh	r2, [r7, #2]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003fc8:	e003      	b.n	8003fd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003fca:	887b      	ldrh	r3, [r7, #2]
 8003fcc:	041a      	lsls	r2, r3, #16
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	619a      	str	r2, [r3, #24]
}
 8003fd2:	bf00      	nop
 8003fd4:	370c      	adds	r7, #12
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr

08003fde <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b085      	sub	sp, #20
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003ff0:	887a      	ldrh	r2, [r7, #2]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	041a      	lsls	r2, r3, #16
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	43d9      	mvns	r1, r3
 8003ffc:	887b      	ldrh	r3, [r7, #2]
 8003ffe:	400b      	ands	r3, r1
 8004000:	431a      	orrs	r2, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	619a      	str	r2, [r3, #24]
}
 8004006:	bf00      	nop
 8004008:	3714      	adds	r7, #20
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
	...

08004014 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b086      	sub	sp, #24
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e267      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d075      	beq.n	800411e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004032:	4b88      	ldr	r3, [pc, #544]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f003 030c 	and.w	r3, r3, #12
 800403a:	2b04      	cmp	r3, #4
 800403c:	d00c      	beq.n	8004058 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800403e:	4b85      	ldr	r3, [pc, #532]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004046:	2b08      	cmp	r3, #8
 8004048:	d112      	bne.n	8004070 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800404a:	4b82      	ldr	r3, [pc, #520]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004052:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004056:	d10b      	bne.n	8004070 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004058:	4b7e      	ldr	r3, [pc, #504]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d05b      	beq.n	800411c <HAL_RCC_OscConfig+0x108>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d157      	bne.n	800411c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e242      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004078:	d106      	bne.n	8004088 <HAL_RCC_OscConfig+0x74>
 800407a:	4b76      	ldr	r3, [pc, #472]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a75      	ldr	r2, [pc, #468]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 8004080:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004084:	6013      	str	r3, [r2, #0]
 8004086:	e01d      	b.n	80040c4 <HAL_RCC_OscConfig+0xb0>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004090:	d10c      	bne.n	80040ac <HAL_RCC_OscConfig+0x98>
 8004092:	4b70      	ldr	r3, [pc, #448]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a6f      	ldr	r2, [pc, #444]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 8004098:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800409c:	6013      	str	r3, [r2, #0]
 800409e:	4b6d      	ldr	r3, [pc, #436]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a6c      	ldr	r2, [pc, #432]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 80040a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040a8:	6013      	str	r3, [r2, #0]
 80040aa:	e00b      	b.n	80040c4 <HAL_RCC_OscConfig+0xb0>
 80040ac:	4b69      	ldr	r3, [pc, #420]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a68      	ldr	r2, [pc, #416]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 80040b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040b6:	6013      	str	r3, [r2, #0]
 80040b8:	4b66      	ldr	r3, [pc, #408]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a65      	ldr	r2, [pc, #404]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 80040be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d013      	beq.n	80040f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040cc:	f7ff f8fa 	bl	80032c4 <HAL_GetTick>
 80040d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040d2:	e008      	b.n	80040e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040d4:	f7ff f8f6 	bl	80032c4 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b64      	cmp	r3, #100	@ 0x64
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e207      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040e6:	4b5b      	ldr	r3, [pc, #364]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d0f0      	beq.n	80040d4 <HAL_RCC_OscConfig+0xc0>
 80040f2:	e014      	b.n	800411e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f4:	f7ff f8e6 	bl	80032c4 <HAL_GetTick>
 80040f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040fa:	e008      	b.n	800410e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040fc:	f7ff f8e2 	bl	80032c4 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	2b64      	cmp	r3, #100	@ 0x64
 8004108:	d901      	bls.n	800410e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e1f3      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800410e:	4b51      	ldr	r3, [pc, #324]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1f0      	bne.n	80040fc <HAL_RCC_OscConfig+0xe8>
 800411a:	e000      	b.n	800411e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800411c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d063      	beq.n	80041f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800412a:	4b4a      	ldr	r3, [pc, #296]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 030c 	and.w	r3, r3, #12
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00b      	beq.n	800414e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004136:	4b47      	ldr	r3, [pc, #284]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800413e:	2b08      	cmp	r3, #8
 8004140:	d11c      	bne.n	800417c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004142:	4b44      	ldr	r3, [pc, #272]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d116      	bne.n	800417c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800414e:	4b41      	ldr	r3, [pc, #260]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d005      	beq.n	8004166 <HAL_RCC_OscConfig+0x152>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d001      	beq.n	8004166 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e1c7      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004166:	4b3b      	ldr	r3, [pc, #236]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	4937      	ldr	r1, [pc, #220]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 8004176:	4313      	orrs	r3, r2
 8004178:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800417a:	e03a      	b.n	80041f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d020      	beq.n	80041c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004184:	4b34      	ldr	r3, [pc, #208]	@ (8004258 <HAL_RCC_OscConfig+0x244>)
 8004186:	2201      	movs	r2, #1
 8004188:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800418a:	f7ff f89b 	bl	80032c4 <HAL_GetTick>
 800418e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004190:	e008      	b.n	80041a4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004192:	f7ff f897 	bl	80032c4 <HAL_GetTick>
 8004196:	4602      	mov	r2, r0
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	2b02      	cmp	r3, #2
 800419e:	d901      	bls.n	80041a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e1a8      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041a4:	4b2b      	ldr	r3, [pc, #172]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d0f0      	beq.n	8004192 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041b0:	4b28      	ldr	r3, [pc, #160]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	00db      	lsls	r3, r3, #3
 80041be:	4925      	ldr	r1, [pc, #148]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	600b      	str	r3, [r1, #0]
 80041c4:	e015      	b.n	80041f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041c6:	4b24      	ldr	r3, [pc, #144]	@ (8004258 <HAL_RCC_OscConfig+0x244>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041cc:	f7ff f87a 	bl	80032c4 <HAL_GetTick>
 80041d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041d2:	e008      	b.n	80041e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041d4:	f7ff f876 	bl	80032c4 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b02      	cmp	r3, #2
 80041e0:	d901      	bls.n	80041e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e187      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1f0      	bne.n	80041d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0308 	and.w	r3, r3, #8
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d036      	beq.n	800426c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d016      	beq.n	8004234 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004206:	4b15      	ldr	r3, [pc, #84]	@ (800425c <HAL_RCC_OscConfig+0x248>)
 8004208:	2201      	movs	r2, #1
 800420a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800420c:	f7ff f85a 	bl	80032c4 <HAL_GetTick>
 8004210:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004212:	e008      	b.n	8004226 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004214:	f7ff f856 	bl	80032c4 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	2b02      	cmp	r3, #2
 8004220:	d901      	bls.n	8004226 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	e167      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004226:	4b0b      	ldr	r3, [pc, #44]	@ (8004254 <HAL_RCC_OscConfig+0x240>)
 8004228:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d0f0      	beq.n	8004214 <HAL_RCC_OscConfig+0x200>
 8004232:	e01b      	b.n	800426c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004234:	4b09      	ldr	r3, [pc, #36]	@ (800425c <HAL_RCC_OscConfig+0x248>)
 8004236:	2200      	movs	r2, #0
 8004238:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800423a:	f7ff f843 	bl	80032c4 <HAL_GetTick>
 800423e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004240:	e00e      	b.n	8004260 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004242:	f7ff f83f 	bl	80032c4 <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	2b02      	cmp	r3, #2
 800424e:	d907      	bls.n	8004260 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e150      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
 8004254:	40023800 	.word	0x40023800
 8004258:	42470000 	.word	0x42470000
 800425c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004260:	4b88      	ldr	r3, [pc, #544]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 8004262:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1ea      	bne.n	8004242 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0304 	and.w	r3, r3, #4
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 8097 	beq.w	80043a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800427a:	2300      	movs	r3, #0
 800427c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800427e:	4b81      	ldr	r3, [pc, #516]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 8004280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004282:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d10f      	bne.n	80042aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800428a:	2300      	movs	r3, #0
 800428c:	60bb      	str	r3, [r7, #8]
 800428e:	4b7d      	ldr	r3, [pc, #500]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004292:	4a7c      	ldr	r2, [pc, #496]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 8004294:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004298:	6413      	str	r3, [r2, #64]	@ 0x40
 800429a:	4b7a      	ldr	r3, [pc, #488]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 800429c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042a2:	60bb      	str	r3, [r7, #8]
 80042a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042a6:	2301      	movs	r3, #1
 80042a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042aa:	4b77      	ldr	r3, [pc, #476]	@ (8004488 <HAL_RCC_OscConfig+0x474>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d118      	bne.n	80042e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042b6:	4b74      	ldr	r3, [pc, #464]	@ (8004488 <HAL_RCC_OscConfig+0x474>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a73      	ldr	r2, [pc, #460]	@ (8004488 <HAL_RCC_OscConfig+0x474>)
 80042bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042c2:	f7fe ffff 	bl	80032c4 <HAL_GetTick>
 80042c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042c8:	e008      	b.n	80042dc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042ca:	f7fe fffb 	bl	80032c4 <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d901      	bls.n	80042dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e10c      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042dc:	4b6a      	ldr	r3, [pc, #424]	@ (8004488 <HAL_RCC_OscConfig+0x474>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d0f0      	beq.n	80042ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d106      	bne.n	80042fe <HAL_RCC_OscConfig+0x2ea>
 80042f0:	4b64      	ldr	r3, [pc, #400]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 80042f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042f4:	4a63      	ldr	r2, [pc, #396]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 80042f6:	f043 0301 	orr.w	r3, r3, #1
 80042fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80042fc:	e01c      	b.n	8004338 <HAL_RCC_OscConfig+0x324>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	2b05      	cmp	r3, #5
 8004304:	d10c      	bne.n	8004320 <HAL_RCC_OscConfig+0x30c>
 8004306:	4b5f      	ldr	r3, [pc, #380]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 8004308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800430a:	4a5e      	ldr	r2, [pc, #376]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 800430c:	f043 0304 	orr.w	r3, r3, #4
 8004310:	6713      	str	r3, [r2, #112]	@ 0x70
 8004312:	4b5c      	ldr	r3, [pc, #368]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 8004314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004316:	4a5b      	ldr	r2, [pc, #364]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 8004318:	f043 0301 	orr.w	r3, r3, #1
 800431c:	6713      	str	r3, [r2, #112]	@ 0x70
 800431e:	e00b      	b.n	8004338 <HAL_RCC_OscConfig+0x324>
 8004320:	4b58      	ldr	r3, [pc, #352]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 8004322:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004324:	4a57      	ldr	r2, [pc, #348]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 8004326:	f023 0301 	bic.w	r3, r3, #1
 800432a:	6713      	str	r3, [r2, #112]	@ 0x70
 800432c:	4b55      	ldr	r3, [pc, #340]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 800432e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004330:	4a54      	ldr	r2, [pc, #336]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 8004332:	f023 0304 	bic.w	r3, r3, #4
 8004336:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d015      	beq.n	800436c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004340:	f7fe ffc0 	bl	80032c4 <HAL_GetTick>
 8004344:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004346:	e00a      	b.n	800435e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004348:	f7fe ffbc 	bl	80032c4 <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004356:	4293      	cmp	r3, r2
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e0cb      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800435e:	4b49      	ldr	r3, [pc, #292]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 8004360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004362:	f003 0302 	and.w	r3, r3, #2
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0ee      	beq.n	8004348 <HAL_RCC_OscConfig+0x334>
 800436a:	e014      	b.n	8004396 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800436c:	f7fe ffaa 	bl	80032c4 <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004372:	e00a      	b.n	800438a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004374:	f7fe ffa6 	bl	80032c4 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004382:	4293      	cmp	r3, r2
 8004384:	d901      	bls.n	800438a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	e0b5      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800438a:	4b3e      	ldr	r3, [pc, #248]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 800438c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d1ee      	bne.n	8004374 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004396:	7dfb      	ldrb	r3, [r7, #23]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d105      	bne.n	80043a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800439c:	4b39      	ldr	r3, [pc, #228]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 800439e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a0:	4a38      	ldr	r2, [pc, #224]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 80043a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f000 80a1 	beq.w	80044f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043b2:	4b34      	ldr	r3, [pc, #208]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f003 030c 	and.w	r3, r3, #12
 80043ba:	2b08      	cmp	r3, #8
 80043bc:	d05c      	beq.n	8004478 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d141      	bne.n	800444a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043c6:	4b31      	ldr	r3, [pc, #196]	@ (800448c <HAL_RCC_OscConfig+0x478>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043cc:	f7fe ff7a 	bl	80032c4 <HAL_GetTick>
 80043d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043d2:	e008      	b.n	80043e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043d4:	f7fe ff76 	bl	80032c4 <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e087      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043e6:	4b27      	ldr	r3, [pc, #156]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1f0      	bne.n	80043d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	69da      	ldr	r2, [r3, #28]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a1b      	ldr	r3, [r3, #32]
 80043fa:	431a      	orrs	r2, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004400:	019b      	lsls	r3, r3, #6
 8004402:	431a      	orrs	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004408:	085b      	lsrs	r3, r3, #1
 800440a:	3b01      	subs	r3, #1
 800440c:	041b      	lsls	r3, r3, #16
 800440e:	431a      	orrs	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004414:	061b      	lsls	r3, r3, #24
 8004416:	491b      	ldr	r1, [pc, #108]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 8004418:	4313      	orrs	r3, r2
 800441a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800441c:	4b1b      	ldr	r3, [pc, #108]	@ (800448c <HAL_RCC_OscConfig+0x478>)
 800441e:	2201      	movs	r2, #1
 8004420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004422:	f7fe ff4f 	bl	80032c4 <HAL_GetTick>
 8004426:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004428:	e008      	b.n	800443c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800442a:	f7fe ff4b 	bl	80032c4 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d901      	bls.n	800443c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e05c      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800443c:	4b11      	ldr	r3, [pc, #68]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d0f0      	beq.n	800442a <HAL_RCC_OscConfig+0x416>
 8004448:	e054      	b.n	80044f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800444a:	4b10      	ldr	r3, [pc, #64]	@ (800448c <HAL_RCC_OscConfig+0x478>)
 800444c:	2200      	movs	r2, #0
 800444e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004450:	f7fe ff38 	bl	80032c4 <HAL_GetTick>
 8004454:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004456:	e008      	b.n	800446a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004458:	f7fe ff34 	bl	80032c4 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	2b02      	cmp	r3, #2
 8004464:	d901      	bls.n	800446a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e045      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800446a:	4b06      	ldr	r3, [pc, #24]	@ (8004484 <HAL_RCC_OscConfig+0x470>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1f0      	bne.n	8004458 <HAL_RCC_OscConfig+0x444>
 8004476:	e03d      	b.n	80044f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	699b      	ldr	r3, [r3, #24]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d107      	bne.n	8004490 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	e038      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
 8004484:	40023800 	.word	0x40023800
 8004488:	40007000 	.word	0x40007000
 800448c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004490:	4b1b      	ldr	r3, [pc, #108]	@ (8004500 <HAL_RCC_OscConfig+0x4ec>)
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d028      	beq.n	80044f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d121      	bne.n	80044f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d11a      	bne.n	80044f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044c0:	4013      	ands	r3, r2
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d111      	bne.n	80044f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d6:	085b      	lsrs	r3, r3, #1
 80044d8:	3b01      	subs	r3, #1
 80044da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044dc:	429a      	cmp	r2, r3
 80044de:	d107      	bne.n	80044f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d001      	beq.n	80044f4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e000      	b.n	80044f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3718      	adds	r7, #24
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	40023800 	.word	0x40023800

08004504 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d101      	bne.n	8004518 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e0cc      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004518:	4b68      	ldr	r3, [pc, #416]	@ (80046bc <HAL_RCC_ClockConfig+0x1b8>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0307 	and.w	r3, r3, #7
 8004520:	683a      	ldr	r2, [r7, #0]
 8004522:	429a      	cmp	r2, r3
 8004524:	d90c      	bls.n	8004540 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004526:	4b65      	ldr	r3, [pc, #404]	@ (80046bc <HAL_RCC_ClockConfig+0x1b8>)
 8004528:	683a      	ldr	r2, [r7, #0]
 800452a:	b2d2      	uxtb	r2, r2
 800452c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800452e:	4b63      	ldr	r3, [pc, #396]	@ (80046bc <HAL_RCC_ClockConfig+0x1b8>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 0307 	and.w	r3, r3, #7
 8004536:	683a      	ldr	r2, [r7, #0]
 8004538:	429a      	cmp	r2, r3
 800453a:	d001      	beq.n	8004540 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e0b8      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d020      	beq.n	800458e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0304 	and.w	r3, r3, #4
 8004554:	2b00      	cmp	r3, #0
 8004556:	d005      	beq.n	8004564 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004558:	4b59      	ldr	r3, [pc, #356]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	4a58      	ldr	r2, [pc, #352]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 800455e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004562:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0308 	and.w	r3, r3, #8
 800456c:	2b00      	cmp	r3, #0
 800456e:	d005      	beq.n	800457c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004570:	4b53      	ldr	r3, [pc, #332]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	4a52      	ldr	r2, [pc, #328]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004576:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800457a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800457c:	4b50      	ldr	r3, [pc, #320]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	494d      	ldr	r1, [pc, #308]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 800458a:	4313      	orrs	r3, r2
 800458c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	2b00      	cmp	r3, #0
 8004598:	d044      	beq.n	8004624 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d107      	bne.n	80045b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a2:	4b47      	ldr	r3, [pc, #284]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d119      	bne.n	80045e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e07f      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d003      	beq.n	80045c2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045be:	2b03      	cmp	r3, #3
 80045c0:	d107      	bne.n	80045d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045c2:	4b3f      	ldr	r3, [pc, #252]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d109      	bne.n	80045e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e06f      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045d2:	4b3b      	ldr	r3, [pc, #236]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e067      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045e2:	4b37      	ldr	r3, [pc, #220]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f023 0203 	bic.w	r2, r3, #3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	4934      	ldr	r1, [pc, #208]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045f4:	f7fe fe66 	bl	80032c4 <HAL_GetTick>
 80045f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045fa:	e00a      	b.n	8004612 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045fc:	f7fe fe62 	bl	80032c4 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800460a:	4293      	cmp	r3, r2
 800460c:	d901      	bls.n	8004612 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e04f      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004612:	4b2b      	ldr	r3, [pc, #172]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f003 020c 	and.w	r2, r3, #12
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	429a      	cmp	r2, r3
 8004622:	d1eb      	bne.n	80045fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004624:	4b25      	ldr	r3, [pc, #148]	@ (80046bc <HAL_RCC_ClockConfig+0x1b8>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0307 	and.w	r3, r3, #7
 800462c:	683a      	ldr	r2, [r7, #0]
 800462e:	429a      	cmp	r2, r3
 8004630:	d20c      	bcs.n	800464c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004632:	4b22      	ldr	r3, [pc, #136]	@ (80046bc <HAL_RCC_ClockConfig+0x1b8>)
 8004634:	683a      	ldr	r2, [r7, #0]
 8004636:	b2d2      	uxtb	r2, r2
 8004638:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800463a:	4b20      	ldr	r3, [pc, #128]	@ (80046bc <HAL_RCC_ClockConfig+0x1b8>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 0307 	and.w	r3, r3, #7
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	429a      	cmp	r2, r3
 8004646:	d001      	beq.n	800464c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e032      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0304 	and.w	r3, r3, #4
 8004654:	2b00      	cmp	r3, #0
 8004656:	d008      	beq.n	800466a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004658:	4b19      	ldr	r3, [pc, #100]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	4916      	ldr	r1, [pc, #88]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004666:	4313      	orrs	r3, r2
 8004668:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0308 	and.w	r3, r3, #8
 8004672:	2b00      	cmp	r3, #0
 8004674:	d009      	beq.n	800468a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004676:	4b12      	ldr	r3, [pc, #72]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	00db      	lsls	r3, r3, #3
 8004684:	490e      	ldr	r1, [pc, #56]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004686:	4313      	orrs	r3, r2
 8004688:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800468a:	f000 f821 	bl	80046d0 <HAL_RCC_GetSysClockFreq>
 800468e:	4602      	mov	r2, r0
 8004690:	4b0b      	ldr	r3, [pc, #44]	@ (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	091b      	lsrs	r3, r3, #4
 8004696:	f003 030f 	and.w	r3, r3, #15
 800469a:	490a      	ldr	r1, [pc, #40]	@ (80046c4 <HAL_RCC_ClockConfig+0x1c0>)
 800469c:	5ccb      	ldrb	r3, [r1, r3]
 800469e:	fa22 f303 	lsr.w	r3, r2, r3
 80046a2:	4a09      	ldr	r2, [pc, #36]	@ (80046c8 <HAL_RCC_ClockConfig+0x1c4>)
 80046a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80046a6:	4b09      	ldr	r3, [pc, #36]	@ (80046cc <HAL_RCC_ClockConfig+0x1c8>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f7fe fce2 	bl	8003074 <HAL_InitTick>

  return HAL_OK;
 80046b0:	2300      	movs	r3, #0
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3710      	adds	r7, #16
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	40023c00 	.word	0x40023c00
 80046c0:	40023800 	.word	0x40023800
 80046c4:	08006320 	.word	0x08006320
 80046c8:	20000008 	.word	0x20000008
 80046cc:	2000000c 	.word	0x2000000c

080046d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046d4:	b090      	sub	sp, #64	@ 0x40
 80046d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80046d8:	2300      	movs	r3, #0
 80046da:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80046dc:	2300      	movs	r3, #0
 80046de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80046e0:	2300      	movs	r3, #0
 80046e2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80046e4:	2300      	movs	r3, #0
 80046e6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046e8:	4b59      	ldr	r3, [pc, #356]	@ (8004850 <HAL_RCC_GetSysClockFreq+0x180>)
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f003 030c 	and.w	r3, r3, #12
 80046f0:	2b08      	cmp	r3, #8
 80046f2:	d00d      	beq.n	8004710 <HAL_RCC_GetSysClockFreq+0x40>
 80046f4:	2b08      	cmp	r3, #8
 80046f6:	f200 80a1 	bhi.w	800483c <HAL_RCC_GetSysClockFreq+0x16c>
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d002      	beq.n	8004704 <HAL_RCC_GetSysClockFreq+0x34>
 80046fe:	2b04      	cmp	r3, #4
 8004700:	d003      	beq.n	800470a <HAL_RCC_GetSysClockFreq+0x3a>
 8004702:	e09b      	b.n	800483c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004704:	4b53      	ldr	r3, [pc, #332]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x184>)
 8004706:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004708:	e09b      	b.n	8004842 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800470a:	4b53      	ldr	r3, [pc, #332]	@ (8004858 <HAL_RCC_GetSysClockFreq+0x188>)
 800470c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800470e:	e098      	b.n	8004842 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004710:	4b4f      	ldr	r3, [pc, #316]	@ (8004850 <HAL_RCC_GetSysClockFreq+0x180>)
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004718:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800471a:	4b4d      	ldr	r3, [pc, #308]	@ (8004850 <HAL_RCC_GetSysClockFreq+0x180>)
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d028      	beq.n	8004778 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004726:	4b4a      	ldr	r3, [pc, #296]	@ (8004850 <HAL_RCC_GetSysClockFreq+0x180>)
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	099b      	lsrs	r3, r3, #6
 800472c:	2200      	movs	r2, #0
 800472e:	623b      	str	r3, [r7, #32]
 8004730:	627a      	str	r2, [r7, #36]	@ 0x24
 8004732:	6a3b      	ldr	r3, [r7, #32]
 8004734:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004738:	2100      	movs	r1, #0
 800473a:	4b47      	ldr	r3, [pc, #284]	@ (8004858 <HAL_RCC_GetSysClockFreq+0x188>)
 800473c:	fb03 f201 	mul.w	r2, r3, r1
 8004740:	2300      	movs	r3, #0
 8004742:	fb00 f303 	mul.w	r3, r0, r3
 8004746:	4413      	add	r3, r2
 8004748:	4a43      	ldr	r2, [pc, #268]	@ (8004858 <HAL_RCC_GetSysClockFreq+0x188>)
 800474a:	fba0 1202 	umull	r1, r2, r0, r2
 800474e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004750:	460a      	mov	r2, r1
 8004752:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004754:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004756:	4413      	add	r3, r2
 8004758:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800475a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800475c:	2200      	movs	r2, #0
 800475e:	61bb      	str	r3, [r7, #24]
 8004760:	61fa      	str	r2, [r7, #28]
 8004762:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004766:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800476a:	f7fb fd39 	bl	80001e0 <__aeabi_uldivmod>
 800476e:	4602      	mov	r2, r0
 8004770:	460b      	mov	r3, r1
 8004772:	4613      	mov	r3, r2
 8004774:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004776:	e053      	b.n	8004820 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004778:	4b35      	ldr	r3, [pc, #212]	@ (8004850 <HAL_RCC_GetSysClockFreq+0x180>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	099b      	lsrs	r3, r3, #6
 800477e:	2200      	movs	r2, #0
 8004780:	613b      	str	r3, [r7, #16]
 8004782:	617a      	str	r2, [r7, #20]
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800478a:	f04f 0b00 	mov.w	fp, #0
 800478e:	4652      	mov	r2, sl
 8004790:	465b      	mov	r3, fp
 8004792:	f04f 0000 	mov.w	r0, #0
 8004796:	f04f 0100 	mov.w	r1, #0
 800479a:	0159      	lsls	r1, r3, #5
 800479c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047a0:	0150      	lsls	r0, r2, #5
 80047a2:	4602      	mov	r2, r0
 80047a4:	460b      	mov	r3, r1
 80047a6:	ebb2 080a 	subs.w	r8, r2, sl
 80047aa:	eb63 090b 	sbc.w	r9, r3, fp
 80047ae:	f04f 0200 	mov.w	r2, #0
 80047b2:	f04f 0300 	mov.w	r3, #0
 80047b6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80047ba:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80047be:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80047c2:	ebb2 0408 	subs.w	r4, r2, r8
 80047c6:	eb63 0509 	sbc.w	r5, r3, r9
 80047ca:	f04f 0200 	mov.w	r2, #0
 80047ce:	f04f 0300 	mov.w	r3, #0
 80047d2:	00eb      	lsls	r3, r5, #3
 80047d4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047d8:	00e2      	lsls	r2, r4, #3
 80047da:	4614      	mov	r4, r2
 80047dc:	461d      	mov	r5, r3
 80047de:	eb14 030a 	adds.w	r3, r4, sl
 80047e2:	603b      	str	r3, [r7, #0]
 80047e4:	eb45 030b 	adc.w	r3, r5, fp
 80047e8:	607b      	str	r3, [r7, #4]
 80047ea:	f04f 0200 	mov.w	r2, #0
 80047ee:	f04f 0300 	mov.w	r3, #0
 80047f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047f6:	4629      	mov	r1, r5
 80047f8:	028b      	lsls	r3, r1, #10
 80047fa:	4621      	mov	r1, r4
 80047fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004800:	4621      	mov	r1, r4
 8004802:	028a      	lsls	r2, r1, #10
 8004804:	4610      	mov	r0, r2
 8004806:	4619      	mov	r1, r3
 8004808:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800480a:	2200      	movs	r2, #0
 800480c:	60bb      	str	r3, [r7, #8]
 800480e:	60fa      	str	r2, [r7, #12]
 8004810:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004814:	f7fb fce4 	bl	80001e0 <__aeabi_uldivmod>
 8004818:	4602      	mov	r2, r0
 800481a:	460b      	mov	r3, r1
 800481c:	4613      	mov	r3, r2
 800481e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004820:	4b0b      	ldr	r3, [pc, #44]	@ (8004850 <HAL_RCC_GetSysClockFreq+0x180>)
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	0c1b      	lsrs	r3, r3, #16
 8004826:	f003 0303 	and.w	r3, r3, #3
 800482a:	3301      	adds	r3, #1
 800482c:	005b      	lsls	r3, r3, #1
 800482e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004830:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004834:	fbb2 f3f3 	udiv	r3, r2, r3
 8004838:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800483a:	e002      	b.n	8004842 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800483c:	4b05      	ldr	r3, [pc, #20]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x184>)
 800483e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004840:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004844:	4618      	mov	r0, r3
 8004846:	3740      	adds	r7, #64	@ 0x40
 8004848:	46bd      	mov	sp, r7
 800484a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800484e:	bf00      	nop
 8004850:	40023800 	.word	0x40023800
 8004854:	00f42400 	.word	0x00f42400
 8004858:	017d7840 	.word	0x017d7840

0800485c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004860:	4b03      	ldr	r3, [pc, #12]	@ (8004870 <HAL_RCC_GetHCLKFreq+0x14>)
 8004862:	681b      	ldr	r3, [r3, #0]
}
 8004864:	4618      	mov	r0, r3
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	20000008 	.word	0x20000008

08004874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004878:	f7ff fff0 	bl	800485c <HAL_RCC_GetHCLKFreq>
 800487c:	4602      	mov	r2, r0
 800487e:	4b05      	ldr	r3, [pc, #20]	@ (8004894 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	0a9b      	lsrs	r3, r3, #10
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	4903      	ldr	r1, [pc, #12]	@ (8004898 <HAL_RCC_GetPCLK1Freq+0x24>)
 800488a:	5ccb      	ldrb	r3, [r1, r3]
 800488c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004890:	4618      	mov	r0, r3
 8004892:	bd80      	pop	{r7, pc}
 8004894:	40023800 	.word	0x40023800
 8004898:	08006330 	.word	0x08006330

0800489c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048a0:	f7ff ffdc 	bl	800485c <HAL_RCC_GetHCLKFreq>
 80048a4:	4602      	mov	r2, r0
 80048a6:	4b05      	ldr	r3, [pc, #20]	@ (80048bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	0b5b      	lsrs	r3, r3, #13
 80048ac:	f003 0307 	and.w	r3, r3, #7
 80048b0:	4903      	ldr	r1, [pc, #12]	@ (80048c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048b2:	5ccb      	ldrb	r3, [r1, r3]
 80048b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	40023800 	.word	0x40023800
 80048c0:	08006330 	.word	0x08006330

080048c4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	220f      	movs	r2, #15
 80048d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80048d4:	4b12      	ldr	r3, [pc, #72]	@ (8004920 <HAL_RCC_GetClockConfig+0x5c>)
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f003 0203 	and.w	r2, r3, #3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80048e0:	4b0f      	ldr	r3, [pc, #60]	@ (8004920 <HAL_RCC_GetClockConfig+0x5c>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80048ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004920 <HAL_RCC_GetClockConfig+0x5c>)
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80048f8:	4b09      	ldr	r3, [pc, #36]	@ (8004920 <HAL_RCC_GetClockConfig+0x5c>)
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	08db      	lsrs	r3, r3, #3
 80048fe:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004906:	4b07      	ldr	r3, [pc, #28]	@ (8004924 <HAL_RCC_GetClockConfig+0x60>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 0207 	and.w	r2, r3, #7
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	601a      	str	r2, [r3, #0]
}
 8004912:	bf00      	nop
 8004914:	370c      	adds	r7, #12
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
 800491e:	bf00      	nop
 8004920:	40023800 	.word	0x40023800
 8004924:	40023c00 	.word	0x40023c00

08004928 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e041      	b.n	80049be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004940:	b2db      	uxtb	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	d106      	bne.n	8004954 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 f839 	bl	80049c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	3304      	adds	r3, #4
 8004964:	4619      	mov	r1, r3
 8004966:	4610      	mov	r0, r2
 8004968:	f000 f9b2 	bl	8004cd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049bc:	2300      	movs	r3, #0
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3708      	adds	r7, #8
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b083      	sub	sp, #12
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80049ce:	bf00      	nop
 80049d0:	370c      	adds	r7, #12
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr
	...

080049dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80049dc:	b480      	push	{r7}
 80049de:	b085      	sub	sp, #20
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d001      	beq.n	80049f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e044      	b.n	8004a7e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2202      	movs	r2, #2
 80049f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68da      	ldr	r2, [r3, #12]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f042 0201 	orr.w	r2, r2, #1
 8004a0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a1e      	ldr	r2, [pc, #120]	@ (8004a8c <HAL_TIM_Base_Start_IT+0xb0>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d018      	beq.n	8004a48 <HAL_TIM_Base_Start_IT+0x6c>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a1e:	d013      	beq.n	8004a48 <HAL_TIM_Base_Start_IT+0x6c>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a1a      	ldr	r2, [pc, #104]	@ (8004a90 <HAL_TIM_Base_Start_IT+0xb4>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d00e      	beq.n	8004a48 <HAL_TIM_Base_Start_IT+0x6c>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a19      	ldr	r2, [pc, #100]	@ (8004a94 <HAL_TIM_Base_Start_IT+0xb8>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d009      	beq.n	8004a48 <HAL_TIM_Base_Start_IT+0x6c>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a17      	ldr	r2, [pc, #92]	@ (8004a98 <HAL_TIM_Base_Start_IT+0xbc>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d004      	beq.n	8004a48 <HAL_TIM_Base_Start_IT+0x6c>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a16      	ldr	r2, [pc, #88]	@ (8004a9c <HAL_TIM_Base_Start_IT+0xc0>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d111      	bne.n	8004a6c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f003 0307 	and.w	r3, r3, #7
 8004a52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2b06      	cmp	r3, #6
 8004a58:	d010      	beq.n	8004a7c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f042 0201 	orr.w	r2, r2, #1
 8004a68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a6a:	e007      	b.n	8004a7c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f042 0201 	orr.w	r2, r2, #1
 8004a7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3714      	adds	r7, #20
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop
 8004a8c:	40010000 	.word	0x40010000
 8004a90:	40000400 	.word	0x40000400
 8004a94:	40000800 	.word	0x40000800
 8004a98:	40000c00 	.word	0x40000c00
 8004a9c:	40014000 	.word	0x40014000

08004aa0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	f003 0302 	and.w	r3, r3, #2
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d020      	beq.n	8004b04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f003 0302 	and.w	r3, r3, #2
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d01b      	beq.n	8004b04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f06f 0202 	mvn.w	r2, #2
 8004ad4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	699b      	ldr	r3, [r3, #24]
 8004ae2:	f003 0303 	and.w	r3, r3, #3
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d003      	beq.n	8004af2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 f8d2 	bl	8004c94 <HAL_TIM_IC_CaptureCallback>
 8004af0:	e005      	b.n	8004afe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f000 f8c4 	bl	8004c80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f000 f8d5 	bl	8004ca8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	f003 0304 	and.w	r3, r3, #4
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d020      	beq.n	8004b50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f003 0304 	and.w	r3, r3, #4
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d01b      	beq.n	8004b50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f06f 0204 	mvn.w	r2, #4
 8004b20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2202      	movs	r2, #2
 8004b26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d003      	beq.n	8004b3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 f8ac 	bl	8004c94 <HAL_TIM_IC_CaptureCallback>
 8004b3c:	e005      	b.n	8004b4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f000 f89e 	bl	8004c80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 f8af 	bl	8004ca8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	f003 0308 	and.w	r3, r3, #8
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d020      	beq.n	8004b9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f003 0308 	and.w	r3, r3, #8
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d01b      	beq.n	8004b9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f06f 0208 	mvn.w	r2, #8
 8004b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2204      	movs	r2, #4
 8004b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	69db      	ldr	r3, [r3, #28]
 8004b7a:	f003 0303 	and.w	r3, r3, #3
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d003      	beq.n	8004b8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f000 f886 	bl	8004c94 <HAL_TIM_IC_CaptureCallback>
 8004b88:	e005      	b.n	8004b96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f878 	bl	8004c80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f000 f889 	bl	8004ca8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	f003 0310 	and.w	r3, r3, #16
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d020      	beq.n	8004be8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f003 0310 	and.w	r3, r3, #16
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d01b      	beq.n	8004be8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f06f 0210 	mvn.w	r2, #16
 8004bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2208      	movs	r2, #8
 8004bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	69db      	ldr	r3, [r3, #28]
 8004bc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d003      	beq.n	8004bd6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 f860 	bl	8004c94 <HAL_TIM_IC_CaptureCallback>
 8004bd4:	e005      	b.n	8004be2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 f852 	bl	8004c80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f863 	bl	8004ca8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00c      	beq.n	8004c0c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f003 0301 	and.w	r3, r3, #1
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d007      	beq.n	8004c0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f06f 0201 	mvn.w	r2, #1
 8004c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7fe f940 	bl	8002e8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00c      	beq.n	8004c30 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d007      	beq.n	8004c30 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004c28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f000 f8e6 	bl	8004dfc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00c      	beq.n	8004c54 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d007      	beq.n	8004c54 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004c4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 f834 	bl	8004cbc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	f003 0320 	and.w	r3, r3, #32
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d00c      	beq.n	8004c78 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f003 0320 	and.w	r3, r3, #32
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d007      	beq.n	8004c78 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f06f 0220 	mvn.w	r2, #32
 8004c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 f8b8 	bl	8004de8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c78:	bf00      	nop
 8004c7a:	3710      	adds	r7, #16
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b085      	sub	sp, #20
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a3a      	ldr	r2, [pc, #232]	@ (8004dcc <TIM_Base_SetConfig+0xfc>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d00f      	beq.n	8004d08 <TIM_Base_SetConfig+0x38>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cee:	d00b      	beq.n	8004d08 <TIM_Base_SetConfig+0x38>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a37      	ldr	r2, [pc, #220]	@ (8004dd0 <TIM_Base_SetConfig+0x100>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d007      	beq.n	8004d08 <TIM_Base_SetConfig+0x38>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a36      	ldr	r2, [pc, #216]	@ (8004dd4 <TIM_Base_SetConfig+0x104>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d003      	beq.n	8004d08 <TIM_Base_SetConfig+0x38>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a35      	ldr	r2, [pc, #212]	@ (8004dd8 <TIM_Base_SetConfig+0x108>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d108      	bne.n	8004d1a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a2b      	ldr	r2, [pc, #172]	@ (8004dcc <TIM_Base_SetConfig+0xfc>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d01b      	beq.n	8004d5a <TIM_Base_SetConfig+0x8a>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d28:	d017      	beq.n	8004d5a <TIM_Base_SetConfig+0x8a>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a28      	ldr	r2, [pc, #160]	@ (8004dd0 <TIM_Base_SetConfig+0x100>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d013      	beq.n	8004d5a <TIM_Base_SetConfig+0x8a>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a27      	ldr	r2, [pc, #156]	@ (8004dd4 <TIM_Base_SetConfig+0x104>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d00f      	beq.n	8004d5a <TIM_Base_SetConfig+0x8a>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a26      	ldr	r2, [pc, #152]	@ (8004dd8 <TIM_Base_SetConfig+0x108>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d00b      	beq.n	8004d5a <TIM_Base_SetConfig+0x8a>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a25      	ldr	r2, [pc, #148]	@ (8004ddc <TIM_Base_SetConfig+0x10c>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d007      	beq.n	8004d5a <TIM_Base_SetConfig+0x8a>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a24      	ldr	r2, [pc, #144]	@ (8004de0 <TIM_Base_SetConfig+0x110>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d003      	beq.n	8004d5a <TIM_Base_SetConfig+0x8a>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a23      	ldr	r2, [pc, #140]	@ (8004de4 <TIM_Base_SetConfig+0x114>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d108      	bne.n	8004d6c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	689a      	ldr	r2, [r3, #8]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a0e      	ldr	r2, [pc, #56]	@ (8004dcc <TIM_Base_SetConfig+0xfc>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d103      	bne.n	8004da0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	691a      	ldr	r2, [r3, #16]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	f003 0301 	and.w	r3, r3, #1
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d105      	bne.n	8004dbe <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	f023 0201 	bic.w	r2, r3, #1
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	611a      	str	r2, [r3, #16]
  }
}
 8004dbe:	bf00      	nop
 8004dc0:	3714      	adds	r7, #20
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	40010000 	.word	0x40010000
 8004dd0:	40000400 	.word	0x40000400
 8004dd4:	40000800 	.word	0x40000800
 8004dd8:	40000c00 	.word	0x40000c00
 8004ddc:	40014000 	.word	0x40014000
 8004de0:	40014400 	.word	0x40014400
 8004de4:	40014800 	.word	0x40014800

08004de8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e04:	bf00      	nop
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d101      	bne.n	8004e22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e042      	b.n	8004ea8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d106      	bne.n	8004e3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f7fe f868 	bl	8002f0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2224      	movs	r2, #36	@ 0x24
 8004e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68da      	ldr	r2, [r3, #12]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f000 ff6d 	bl	8005d34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	691a      	ldr	r2, [r3, #16]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	695a      	ldr	r2, [r3, #20]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68da      	ldr	r2, [r3, #12]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2220      	movs	r2, #32
 8004e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3708      	adds	r7, #8
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b08c      	sub	sp, #48	@ 0x30
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	60b9      	str	r1, [r7, #8]
 8004eba:	4613      	mov	r3, r2
 8004ebc:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b20      	cmp	r3, #32
 8004ec8:	d156      	bne.n	8004f78 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d002      	beq.n	8004ed6 <HAL_UART_Transmit_DMA+0x26>
 8004ed0:	88fb      	ldrh	r3, [r7, #6]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e04f      	b.n	8004f7a <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8004eda:	68ba      	ldr	r2, [r7, #8]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	88fa      	ldrh	r2, [r7, #6]
 8004ee4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	88fa      	ldrh	r2, [r7, #6]
 8004eea:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2221      	movs	r2, #33	@ 0x21
 8004ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efe:	4a21      	ldr	r2, [pc, #132]	@ (8004f84 <HAL_UART_Transmit_DMA+0xd4>)
 8004f00:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f06:	4a20      	ldr	r2, [pc, #128]	@ (8004f88 <HAL_UART_Transmit_DMA+0xd8>)
 8004f08:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f0e:	4a1f      	ldr	r2, [pc, #124]	@ (8004f8c <HAL_UART_Transmit_DMA+0xdc>)
 8004f10:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f16:	2200      	movs	r2, #0
 8004f18:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8004f1a:	f107 0308 	add.w	r3, r7, #8
 8004f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f26:	6819      	ldr	r1, [r3, #0]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	3304      	adds	r3, #4
 8004f2e:	461a      	mov	r2, r3
 8004f30:	88fb      	ldrh	r3, [r7, #6]
 8004f32:	f7fe fb63 	bl	80035fc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004f3e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	3314      	adds	r3, #20
 8004f46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	e853 3f00 	ldrex	r3, [r3]
 8004f4e:	617b      	str	r3, [r7, #20]
   return(result);
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	3314      	adds	r3, #20
 8004f5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f60:	627a      	str	r2, [r7, #36]	@ 0x24
 8004f62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f64:	6a39      	ldr	r1, [r7, #32]
 8004f66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f68:	e841 2300 	strex	r3, r2, [r1]
 8004f6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d1e5      	bne.n	8004f40 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8004f74:	2300      	movs	r3, #0
 8004f76:	e000      	b.n	8004f7a <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8004f78:	2302      	movs	r3, #2
  }
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3730      	adds	r7, #48	@ 0x30
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	080055c1 	.word	0x080055c1
 8004f88:	0800565b 	.word	0x0800565b
 8004f8c:	080057df 	.word	0x080057df

08004f90 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b08c      	sub	sp, #48	@ 0x30
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b20      	cmp	r3, #32
 8004fa8:	d14a      	bne.n	8005040 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d002      	beq.n	8004fb6 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004fb0:	88fb      	ldrh	r3, [r7, #6]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d101      	bne.n	8004fba <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e043      	b.n	8005042 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004fc6:	88fb      	ldrh	r3, [r7, #6]
 8004fc8:	461a      	mov	r2, r3
 8004fca:	68b9      	ldr	r1, [r7, #8]
 8004fcc:	68f8      	ldr	r0, [r7, #12]
 8004fce:	f000 fc51 	bl	8005874 <UART_Start_Receive_DMA>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004fd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d12c      	bne.n	800503a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d125      	bne.n	8005034 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fe8:	2300      	movs	r3, #0
 8004fea:	613b      	str	r3, [r7, #16]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	613b      	str	r3, [r7, #16]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	613b      	str	r3, [r7, #16]
 8004ffc:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	330c      	adds	r3, #12
 8005004:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	e853 3f00 	ldrex	r3, [r3]
 800500c:	617b      	str	r3, [r7, #20]
   return(result);
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f043 0310 	orr.w	r3, r3, #16
 8005014:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	330c      	adds	r3, #12
 800501c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800501e:	627a      	str	r2, [r7, #36]	@ 0x24
 8005020:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005022:	6a39      	ldr	r1, [r7, #32]
 8005024:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005026:	e841 2300 	strex	r3, r2, [r1]
 800502a:	61fb      	str	r3, [r7, #28]
   return(result);
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d1e5      	bne.n	8004ffe <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8005032:	e002      	b.n	800503a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800503a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800503e:	e000      	b.n	8005042 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8005040:	2302      	movs	r3, #2
  }
}
 8005042:	4618      	mov	r0, r3
 8005044:	3730      	adds	r7, #48	@ 0x30
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
	...

0800504c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b0ba      	sub	sp, #232	@ 0xe8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	695b      	ldr	r3, [r3, #20]
 800506e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005072:	2300      	movs	r3, #0
 8005074:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005078:	2300      	movs	r3, #0
 800507a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800507e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005082:	f003 030f 	and.w	r3, r3, #15
 8005086:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800508a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800508e:	2b00      	cmp	r3, #0
 8005090:	d10f      	bne.n	80050b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005096:	f003 0320 	and.w	r3, r3, #32
 800509a:	2b00      	cmp	r3, #0
 800509c:	d009      	beq.n	80050b2 <HAL_UART_IRQHandler+0x66>
 800509e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050a2:	f003 0320 	and.w	r3, r3, #32
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d003      	beq.n	80050b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 fd83 	bl	8005bb6 <UART_Receive_IT>
      return;
 80050b0:	e25b      	b.n	800556a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80050b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	f000 80de 	beq.w	8005278 <HAL_UART_IRQHandler+0x22c>
 80050bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050c0:	f003 0301 	and.w	r3, r3, #1
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d106      	bne.n	80050d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80050c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050cc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 80d1 	beq.w	8005278 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80050d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050da:	f003 0301 	and.w	r3, r3, #1
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00b      	beq.n	80050fa <HAL_UART_IRQHandler+0xae>
 80050e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d005      	beq.n	80050fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050f2:	f043 0201 	orr.w	r2, r3, #1
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050fe:	f003 0304 	and.w	r3, r3, #4
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00b      	beq.n	800511e <HAL_UART_IRQHandler+0xd2>
 8005106:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b00      	cmp	r3, #0
 8005110:	d005      	beq.n	800511e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005116:	f043 0202 	orr.w	r2, r3, #2
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800511e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005122:	f003 0302 	and.w	r3, r3, #2
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00b      	beq.n	8005142 <HAL_UART_IRQHandler+0xf6>
 800512a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	2b00      	cmp	r3, #0
 8005134:	d005      	beq.n	8005142 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800513a:	f043 0204 	orr.w	r2, r3, #4
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005146:	f003 0308 	and.w	r3, r3, #8
 800514a:	2b00      	cmp	r3, #0
 800514c:	d011      	beq.n	8005172 <HAL_UART_IRQHandler+0x126>
 800514e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005152:	f003 0320 	and.w	r3, r3, #32
 8005156:	2b00      	cmp	r3, #0
 8005158:	d105      	bne.n	8005166 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800515a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800515e:	f003 0301 	and.w	r3, r3, #1
 8005162:	2b00      	cmp	r3, #0
 8005164:	d005      	beq.n	8005172 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800516a:	f043 0208 	orr.w	r2, r3, #8
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005176:	2b00      	cmp	r3, #0
 8005178:	f000 81f2 	beq.w	8005560 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800517c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005180:	f003 0320 	and.w	r3, r3, #32
 8005184:	2b00      	cmp	r3, #0
 8005186:	d008      	beq.n	800519a <HAL_UART_IRQHandler+0x14e>
 8005188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800518c:	f003 0320 	and.w	r3, r3, #32
 8005190:	2b00      	cmp	r3, #0
 8005192:	d002      	beq.n	800519a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 fd0e 	bl	8005bb6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a4:	2b40      	cmp	r3, #64	@ 0x40
 80051a6:	bf0c      	ite	eq
 80051a8:	2301      	moveq	r3, #1
 80051aa:	2300      	movne	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051b6:	f003 0308 	and.w	r3, r3, #8
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d103      	bne.n	80051c6 <HAL_UART_IRQHandler+0x17a>
 80051be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d04f      	beq.n	8005266 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 fc16 	bl	80059f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d6:	2b40      	cmp	r3, #64	@ 0x40
 80051d8:	d141      	bne.n	800525e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	3314      	adds	r3, #20
 80051e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80051e8:	e853 3f00 	ldrex	r3, [r3]
 80051ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80051f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80051f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	3314      	adds	r3, #20
 8005202:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005206:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800520a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800520e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005212:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005216:	e841 2300 	strex	r3, r2, [r1]
 800521a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800521e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1d9      	bne.n	80051da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800522a:	2b00      	cmp	r3, #0
 800522c:	d013      	beq.n	8005256 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005232:	4a7e      	ldr	r2, [pc, #504]	@ (800542c <HAL_UART_IRQHandler+0x3e0>)
 8005234:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800523a:	4618      	mov	r0, r3
 800523c:	f7fe faa6 	bl	800378c <HAL_DMA_Abort_IT>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d016      	beq.n	8005274 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800524a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005250:	4610      	mov	r0, r2
 8005252:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005254:	e00e      	b.n	8005274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 f9a8 	bl	80055ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800525c:	e00a      	b.n	8005274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 f9a4 	bl	80055ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005264:	e006      	b.n	8005274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f9a0 	bl	80055ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005272:	e175      	b.n	8005560 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005274:	bf00      	nop
    return;
 8005276:	e173      	b.n	8005560 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800527c:	2b01      	cmp	r3, #1
 800527e:	f040 814f 	bne.w	8005520 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005286:	f003 0310 	and.w	r3, r3, #16
 800528a:	2b00      	cmp	r3, #0
 800528c:	f000 8148 	beq.w	8005520 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005294:	f003 0310 	and.w	r3, r3, #16
 8005298:	2b00      	cmp	r3, #0
 800529a:	f000 8141 	beq.w	8005520 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800529e:	2300      	movs	r3, #0
 80052a0:	60bb      	str	r3, [r7, #8]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	60bb      	str	r3, [r7, #8]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	60bb      	str	r3, [r7, #8]
 80052b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	695b      	ldr	r3, [r3, #20]
 80052ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052be:	2b40      	cmp	r3, #64	@ 0x40
 80052c0:	f040 80b6 	bne.w	8005430 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80052d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f000 8145 	beq.w	8005564 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80052de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80052e2:	429a      	cmp	r2, r3
 80052e4:	f080 813e 	bcs.w	8005564 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80052ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052f4:	69db      	ldr	r3, [r3, #28]
 80052f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052fa:	f000 8088 	beq.w	800540e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	330c      	adds	r3, #12
 8005304:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005308:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800530c:	e853 3f00 	ldrex	r3, [r3]
 8005310:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005314:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005318:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800531c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	330c      	adds	r3, #12
 8005326:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800532a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800532e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005332:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005336:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800533a:	e841 2300 	strex	r3, r2, [r1]
 800533e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005342:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1d9      	bne.n	80052fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	3314      	adds	r3, #20
 8005350:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005352:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005354:	e853 3f00 	ldrex	r3, [r3]
 8005358:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800535a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800535c:	f023 0301 	bic.w	r3, r3, #1
 8005360:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	3314      	adds	r3, #20
 800536a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800536e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005372:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005374:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005376:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800537a:	e841 2300 	strex	r3, r2, [r1]
 800537e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005380:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1e1      	bne.n	800534a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	3314      	adds	r3, #20
 800538c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005390:	e853 3f00 	ldrex	r3, [r3]
 8005394:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005396:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005398:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800539c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	3314      	adds	r3, #20
 80053a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80053aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80053ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80053b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80053b2:	e841 2300 	strex	r3, r2, [r1]
 80053b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80053b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d1e3      	bne.n	8005386 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2220      	movs	r2, #32
 80053c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	330c      	adds	r3, #12
 80053d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053d6:	e853 3f00 	ldrex	r3, [r3]
 80053da:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80053dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80053de:	f023 0310 	bic.w	r3, r3, #16
 80053e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	330c      	adds	r3, #12
 80053ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80053f0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80053f2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80053f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80053f8:	e841 2300 	strex	r3, r2, [r1]
 80053fc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80053fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1e3      	bne.n	80053cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005408:	4618      	mov	r0, r3
 800540a:	f7fe f94f 	bl	80036ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2202      	movs	r2, #2
 8005412:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800541c:	b29b      	uxth	r3, r3
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	b29b      	uxth	r3, r3
 8005422:	4619      	mov	r1, r3
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f7fd fcf3 	bl	8002e10 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800542a:	e09b      	b.n	8005564 <HAL_UART_IRQHandler+0x518>
 800542c:	08005abf 	.word	0x08005abf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005438:	b29b      	uxth	r3, r3
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005444:	b29b      	uxth	r3, r3
 8005446:	2b00      	cmp	r3, #0
 8005448:	f000 808e 	beq.w	8005568 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800544c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005450:	2b00      	cmp	r3, #0
 8005452:	f000 8089 	beq.w	8005568 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	330c      	adds	r3, #12
 800545c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005460:	e853 3f00 	ldrex	r3, [r3]
 8005464:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005468:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800546c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	330c      	adds	r3, #12
 8005476:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800547a:	647a      	str	r2, [r7, #68]	@ 0x44
 800547c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005480:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005482:	e841 2300 	strex	r3, r2, [r1]
 8005486:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005488:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1e3      	bne.n	8005456 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	3314      	adds	r3, #20
 8005494:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005498:	e853 3f00 	ldrex	r3, [r3]
 800549c:	623b      	str	r3, [r7, #32]
   return(result);
 800549e:	6a3b      	ldr	r3, [r7, #32]
 80054a0:	f023 0301 	bic.w	r3, r3, #1
 80054a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	3314      	adds	r3, #20
 80054ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80054b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80054b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80054b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054ba:	e841 2300 	strex	r3, r2, [r1]
 80054be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80054c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d1e3      	bne.n	800548e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2220      	movs	r2, #32
 80054ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	330c      	adds	r3, #12
 80054da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	e853 3f00 	ldrex	r3, [r3]
 80054e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f023 0310 	bic.w	r3, r3, #16
 80054ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	330c      	adds	r3, #12
 80054f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80054f8:	61fa      	str	r2, [r7, #28]
 80054fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fc:	69b9      	ldr	r1, [r7, #24]
 80054fe:	69fa      	ldr	r2, [r7, #28]
 8005500:	e841 2300 	strex	r3, r2, [r1]
 8005504:	617b      	str	r3, [r7, #20]
   return(result);
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d1e3      	bne.n	80054d4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2202      	movs	r2, #2
 8005510:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005512:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005516:	4619      	mov	r1, r3
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f7fd fc79 	bl	8002e10 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800551e:	e023      	b.n	8005568 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005520:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005524:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005528:	2b00      	cmp	r3, #0
 800552a:	d009      	beq.n	8005540 <HAL_UART_IRQHandler+0x4f4>
 800552c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005530:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005534:	2b00      	cmp	r3, #0
 8005536:	d003      	beq.n	8005540 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 fad4 	bl	8005ae6 <UART_Transmit_IT>
    return;
 800553e:	e014      	b.n	800556a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005548:	2b00      	cmp	r3, #0
 800554a:	d00e      	beq.n	800556a <HAL_UART_IRQHandler+0x51e>
 800554c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005554:	2b00      	cmp	r3, #0
 8005556:	d008      	beq.n	800556a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f000 fb14 	bl	8005b86 <UART_EndTransmit_IT>
    return;
 800555e:	e004      	b.n	800556a <HAL_UART_IRQHandler+0x51e>
    return;
 8005560:	bf00      	nop
 8005562:	e002      	b.n	800556a <HAL_UART_IRQHandler+0x51e>
      return;
 8005564:	bf00      	nop
 8005566:	e000      	b.n	800556a <HAL_UART_IRQHandler+0x51e>
      return;
 8005568:	bf00      	nop
  }
}
 800556a:	37e8      	adds	r7, #232	@ 0xe8
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005578:	bf00      	nop
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005584:	b480      	push	{r7}
 8005586:	b083      	sub	sp, #12
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800558c:	bf00      	nop
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80055b4:	bf00      	nop
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b090      	sub	sp, #64	@ 0x40
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d137      	bne.n	800564c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80055dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055de:	2200      	movs	r2, #0
 80055e0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80055e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	3314      	adds	r3, #20
 80055e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ec:	e853 3f00 	ldrex	r3, [r3]
 80055f0:	623b      	str	r3, [r7, #32]
   return(result);
 80055f2:	6a3b      	ldr	r3, [r7, #32]
 80055f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80055fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	3314      	adds	r3, #20
 8005600:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005602:	633a      	str	r2, [r7, #48]	@ 0x30
 8005604:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005606:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005608:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800560a:	e841 2300 	strex	r3, r2, [r1]
 800560e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1e5      	bne.n	80055e2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	330c      	adds	r3, #12
 800561c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	e853 3f00 	ldrex	r3, [r3]
 8005624:	60fb      	str	r3, [r7, #12]
   return(result);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800562c:	637b      	str	r3, [r7, #52]	@ 0x34
 800562e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	330c      	adds	r3, #12
 8005634:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005636:	61fa      	str	r2, [r7, #28]
 8005638:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563a:	69b9      	ldr	r1, [r7, #24]
 800563c:	69fa      	ldr	r2, [r7, #28]
 800563e:	e841 2300 	strex	r3, r2, [r1]
 8005642:	617b      	str	r3, [r7, #20]
   return(result);
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d1e5      	bne.n	8005616 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800564a:	e002      	b.n	8005652 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800564c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800564e:	f7fd fbd5 	bl	8002dfc <HAL_UART_TxCpltCallback>
}
 8005652:	bf00      	nop
 8005654:	3740      	adds	r7, #64	@ 0x40
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}

0800565a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800565a:	b580      	push	{r7, lr}
 800565c:	b084      	sub	sp, #16
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005666:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f7ff ff81 	bl	8005570 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800566e:	bf00      	nop
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}

08005676 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005676:	b580      	push	{r7, lr}
 8005678:	b09c      	sub	sp, #112	@ 0x70
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005682:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800568e:	2b00      	cmp	r3, #0
 8005690:	d172      	bne.n	8005778 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005692:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005694:	2200      	movs	r2, #0
 8005696:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005698:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	330c      	adds	r3, #12
 800569e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056a2:	e853 3f00 	ldrex	r3, [r3]
 80056a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80056a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056ae:	66bb      	str	r3, [r7, #104]	@ 0x68
 80056b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	330c      	adds	r3, #12
 80056b6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80056b8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80056ba:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80056be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80056c0:	e841 2300 	strex	r3, r2, [r1]
 80056c4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80056c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1e5      	bne.n	8005698 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	3314      	adds	r3, #20
 80056d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056d6:	e853 3f00 	ldrex	r3, [r3]
 80056da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056de:	f023 0301 	bic.w	r3, r3, #1
 80056e2:	667b      	str	r3, [r7, #100]	@ 0x64
 80056e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	3314      	adds	r3, #20
 80056ea:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80056ec:	647a      	str	r2, [r7, #68]	@ 0x44
 80056ee:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056f4:	e841 2300 	strex	r3, r2, [r1]
 80056f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d1e5      	bne.n	80056cc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005700:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	3314      	adds	r3, #20
 8005706:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570a:	e853 3f00 	ldrex	r3, [r3]
 800570e:	623b      	str	r3, [r7, #32]
   return(result);
 8005710:	6a3b      	ldr	r3, [r7, #32]
 8005712:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005716:	663b      	str	r3, [r7, #96]	@ 0x60
 8005718:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	3314      	adds	r3, #20
 800571e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005720:	633a      	str	r2, [r7, #48]	@ 0x30
 8005722:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005724:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005728:	e841 2300 	strex	r3, r2, [r1]
 800572c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800572e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005730:	2b00      	cmp	r3, #0
 8005732:	d1e5      	bne.n	8005700 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005734:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005736:	2220      	movs	r2, #32
 8005738:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800573c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800573e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005740:	2b01      	cmp	r3, #1
 8005742:	d119      	bne.n	8005778 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005744:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	330c      	adds	r3, #12
 800574a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	e853 3f00 	ldrex	r3, [r3]
 8005752:	60fb      	str	r3, [r7, #12]
   return(result);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f023 0310 	bic.w	r3, r3, #16
 800575a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800575c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	330c      	adds	r3, #12
 8005762:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005764:	61fa      	str	r2, [r7, #28]
 8005766:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005768:	69b9      	ldr	r1, [r7, #24]
 800576a:	69fa      	ldr	r2, [r7, #28]
 800576c:	e841 2300 	strex	r3, r2, [r1]
 8005770:	617b      	str	r3, [r7, #20]
   return(result);
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1e5      	bne.n	8005744 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005778:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800577a:	2200      	movs	r2, #0
 800577c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800577e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005782:	2b01      	cmp	r3, #1
 8005784:	d106      	bne.n	8005794 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005786:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005788:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800578a:	4619      	mov	r1, r3
 800578c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800578e:	f7fd fb3f 	bl	8002e10 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005792:	e002      	b.n	800579a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005794:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005796:	f7ff fef5 	bl	8005584 <HAL_UART_RxCpltCallback>
}
 800579a:	bf00      	nop
 800579c:	3770      	adds	r7, #112	@ 0x70
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b084      	sub	sp, #16
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ae:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2201      	movs	r2, #1
 80057b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d108      	bne.n	80057d0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80057c2:	085b      	lsrs	r3, r3, #1
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	4619      	mov	r1, r3
 80057c8:	68f8      	ldr	r0, [r7, #12]
 80057ca:	f7fd fb21 	bl	8002e10 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80057ce:	e002      	b.n	80057d6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80057d0:	68f8      	ldr	r0, [r7, #12]
 80057d2:	f7ff fee1 	bl	8005598 <HAL_UART_RxHalfCpltCallback>
}
 80057d6:	bf00      	nop
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}

080057de <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80057de:	b580      	push	{r7, lr}
 80057e0:	b084      	sub	sp, #16
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80057e6:	2300      	movs	r3, #0
 80057e8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ee:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	695b      	ldr	r3, [r3, #20]
 80057f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057fa:	2b80      	cmp	r3, #128	@ 0x80
 80057fc:	bf0c      	ite	eq
 80057fe:	2301      	moveq	r3, #1
 8005800:	2300      	movne	r3, #0
 8005802:	b2db      	uxtb	r3, r3
 8005804:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800580c:	b2db      	uxtb	r3, r3
 800580e:	2b21      	cmp	r3, #33	@ 0x21
 8005810:	d108      	bne.n	8005824 <UART_DMAError+0x46>
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d005      	beq.n	8005824 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	2200      	movs	r2, #0
 800581c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800581e:	68b8      	ldr	r0, [r7, #8]
 8005820:	f000 f8c2 	bl	80059a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800582e:	2b40      	cmp	r3, #64	@ 0x40
 8005830:	bf0c      	ite	eq
 8005832:	2301      	moveq	r3, #1
 8005834:	2300      	movne	r3, #0
 8005836:	b2db      	uxtb	r3, r3
 8005838:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b22      	cmp	r3, #34	@ 0x22
 8005844:	d108      	bne.n	8005858 <UART_DMAError+0x7a>
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d005      	beq.n	8005858 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	2200      	movs	r2, #0
 8005850:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005852:	68b8      	ldr	r0, [r7, #8]
 8005854:	f000 f8d0 	bl	80059f8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800585c:	f043 0210 	orr.w	r2, r3, #16
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005864:	68b8      	ldr	r0, [r7, #8]
 8005866:	f7ff fea1 	bl	80055ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800586a:	bf00      	nop
 800586c:	3710      	adds	r7, #16
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
	...

08005874 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b098      	sub	sp, #96	@ 0x60
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	4613      	mov	r3, r2
 8005880:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005882:	68ba      	ldr	r2, [r7, #8]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	88fa      	ldrh	r2, [r7, #6]
 800588c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2222      	movs	r2, #34	@ 0x22
 8005898:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a0:	4a3e      	ldr	r2, [pc, #248]	@ (800599c <UART_Start_Receive_DMA+0x128>)
 80058a2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a8:	4a3d      	ldr	r2, [pc, #244]	@ (80059a0 <UART_Start_Receive_DMA+0x12c>)
 80058aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058b0:	4a3c      	ldr	r2, [pc, #240]	@ (80059a4 <UART_Start_Receive_DMA+0x130>)
 80058b2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058b8:	2200      	movs	r2, #0
 80058ba:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80058bc:	f107 0308 	add.w	r3, r7, #8
 80058c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	3304      	adds	r3, #4
 80058cc:	4619      	mov	r1, r3
 80058ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	88fb      	ldrh	r3, [r7, #6]
 80058d4:	f7fd fe92 	bl	80035fc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80058d8:	2300      	movs	r3, #0
 80058da:	613b      	str	r3, [r7, #16]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	613b      	str	r3, [r7, #16]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	613b      	str	r3, [r7, #16]
 80058ec:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d019      	beq.n	800592a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	330c      	adds	r3, #12
 80058fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005900:	e853 3f00 	ldrex	r3, [r3]
 8005904:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005908:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800590c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	330c      	adds	r3, #12
 8005914:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005916:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005918:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800591a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800591c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800591e:	e841 2300 	strex	r3, r2, [r1]
 8005922:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005924:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005926:	2b00      	cmp	r3, #0
 8005928:	d1e5      	bne.n	80058f6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	3314      	adds	r3, #20
 8005930:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005934:	e853 3f00 	ldrex	r3, [r3]
 8005938:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800593a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593c:	f043 0301 	orr.w	r3, r3, #1
 8005940:	657b      	str	r3, [r7, #84]	@ 0x54
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	3314      	adds	r3, #20
 8005948:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800594a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800594c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800594e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005950:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005952:	e841 2300 	strex	r3, r2, [r1]
 8005956:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800595a:	2b00      	cmp	r3, #0
 800595c:	d1e5      	bne.n	800592a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	3314      	adds	r3, #20
 8005964:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005966:	69bb      	ldr	r3, [r7, #24]
 8005968:	e853 3f00 	ldrex	r3, [r3]
 800596c:	617b      	str	r3, [r7, #20]
   return(result);
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005974:	653b      	str	r3, [r7, #80]	@ 0x50
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3314      	adds	r3, #20
 800597c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800597e:	627a      	str	r2, [r7, #36]	@ 0x24
 8005980:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005982:	6a39      	ldr	r1, [r7, #32]
 8005984:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005986:	e841 2300 	strex	r3, r2, [r1]
 800598a:	61fb      	str	r3, [r7, #28]
   return(result);
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d1e5      	bne.n	800595e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3760      	adds	r7, #96	@ 0x60
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}
 800599c:	08005677 	.word	0x08005677
 80059a0:	080057a3 	.word	0x080057a3
 80059a4:	080057df 	.word	0x080057df

080059a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b089      	sub	sp, #36	@ 0x24
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	330c      	adds	r3, #12
 80059b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	e853 3f00 	ldrex	r3, [r3]
 80059be:	60bb      	str	r3, [r7, #8]
   return(result);
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80059c6:	61fb      	str	r3, [r7, #28]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	330c      	adds	r3, #12
 80059ce:	69fa      	ldr	r2, [r7, #28]
 80059d0:	61ba      	str	r2, [r7, #24]
 80059d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d4:	6979      	ldr	r1, [r7, #20]
 80059d6:	69ba      	ldr	r2, [r7, #24]
 80059d8:	e841 2300 	strex	r3, r2, [r1]
 80059dc:	613b      	str	r3, [r7, #16]
   return(result);
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d1e5      	bne.n	80059b0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2220      	movs	r2, #32
 80059e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80059ec:	bf00      	nop
 80059ee:	3724      	adds	r7, #36	@ 0x24
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr

080059f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b095      	sub	sp, #84	@ 0x54
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	330c      	adds	r3, #12
 8005a06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a0a:	e853 3f00 	ldrex	r3, [r3]
 8005a0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	330c      	adds	r3, #12
 8005a1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a20:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a28:	e841 2300 	strex	r3, r2, [r1]
 8005a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1e5      	bne.n	8005a00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	3314      	adds	r3, #20
 8005a3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a3c:	6a3b      	ldr	r3, [r7, #32]
 8005a3e:	e853 3f00 	ldrex	r3, [r3]
 8005a42:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a44:	69fb      	ldr	r3, [r7, #28]
 8005a46:	f023 0301 	bic.w	r3, r3, #1
 8005a4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	3314      	adds	r3, #20
 8005a52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a54:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a5c:	e841 2300 	strex	r3, r2, [r1]
 8005a60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d1e5      	bne.n	8005a34 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d119      	bne.n	8005aa4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	330c      	adds	r3, #12
 8005a76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	e853 3f00 	ldrex	r3, [r3]
 8005a7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	f023 0310 	bic.w	r3, r3, #16
 8005a86:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	330c      	adds	r3, #12
 8005a8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a90:	61ba      	str	r2, [r7, #24]
 8005a92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a94:	6979      	ldr	r1, [r7, #20]
 8005a96:	69ba      	ldr	r2, [r7, #24]
 8005a98:	e841 2300 	strex	r3, r2, [r1]
 8005a9c:	613b      	str	r3, [r7, #16]
   return(result);
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d1e5      	bne.n	8005a70 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2220      	movs	r2, #32
 8005aa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005ab2:	bf00      	nop
 8005ab4:	3754      	adds	r7, #84	@ 0x54
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr

08005abe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005abe:	b580      	push	{r7, lr}
 8005ac0:	b084      	sub	sp, #16
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ad8:	68f8      	ldr	r0, [r7, #12]
 8005ada:	f7ff fd67 	bl	80055ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ade:	bf00      	nop
 8005ae0:	3710      	adds	r7, #16
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ae6:	b480      	push	{r7}
 8005ae8:	b085      	sub	sp, #20
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	2b21      	cmp	r3, #33	@ 0x21
 8005af8:	d13e      	bne.n	8005b78 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b02:	d114      	bne.n	8005b2e <UART_Transmit_IT+0x48>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	691b      	ldr	r3, [r3, #16]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d110      	bne.n	8005b2e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a1b      	ldr	r3, [r3, #32]
 8005b10:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	881b      	ldrh	r3, [r3, #0]
 8005b16:	461a      	mov	r2, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b20:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6a1b      	ldr	r3, [r3, #32]
 8005b26:	1c9a      	adds	r2, r3, #2
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	621a      	str	r2, [r3, #32]
 8005b2c:	e008      	b.n	8005b40 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	1c59      	adds	r1, r3, #1
 8005b34:	687a      	ldr	r2, [r7, #4]
 8005b36:	6211      	str	r1, [r2, #32]
 8005b38:	781a      	ldrb	r2, [r3, #0]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	3b01      	subs	r3, #1
 8005b48:	b29b      	uxth	r3, r3
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d10f      	bne.n	8005b74 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68da      	ldr	r2, [r3, #12]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b62:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	68da      	ldr	r2, [r3, #12]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b72:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005b74:	2300      	movs	r3, #0
 8005b76:	e000      	b.n	8005b7a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005b78:	2302      	movs	r3, #2
  }
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3714      	adds	r7, #20
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr

08005b86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b86:	b580      	push	{r7, lr}
 8005b88:	b082      	sub	sp, #8
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68da      	ldr	r2, [r3, #12]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2220      	movs	r2, #32
 8005ba2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f7fd f928 	bl	8002dfc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005bac:	2300      	movs	r3, #0
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3708      	adds	r7, #8
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}

08005bb6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005bb6:	b580      	push	{r7, lr}
 8005bb8:	b08c      	sub	sp, #48	@ 0x30
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	2b22      	cmp	r3, #34	@ 0x22
 8005bc8:	f040 80ae 	bne.w	8005d28 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bd4:	d117      	bne.n	8005c06 <UART_Receive_IT+0x50>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d113      	bne.n	8005c06 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005bde:	2300      	movs	r3, #0
 8005be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bf4:	b29a      	uxth	r2, r3
 8005bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bfe:	1c9a      	adds	r2, r3, #2
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c04:	e026      	b.n	8005c54 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c18:	d007      	beq.n	8005c2a <UART_Receive_IT+0x74>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10a      	bne.n	8005c38 <UART_Receive_IT+0x82>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	691b      	ldr	r3, [r3, #16]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d106      	bne.n	8005c38 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	b2da      	uxtb	r2, r3
 8005c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c34:	701a      	strb	r2, [r3, #0]
 8005c36:	e008      	b.n	8005c4a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c44:	b2da      	uxtb	r2, r3
 8005c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c48:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c4e:	1c5a      	adds	r2, r3, #1
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	3b01      	subs	r3, #1
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	687a      	ldr	r2, [r7, #4]
 8005c60:	4619      	mov	r1, r3
 8005c62:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d15d      	bne.n	8005d24 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	68da      	ldr	r2, [r3, #12]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f022 0220 	bic.w	r2, r2, #32
 8005c76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68da      	ldr	r2, [r3, #12]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	695a      	ldr	r2, [r3, #20]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f022 0201 	bic.w	r2, r2, #1
 8005c96:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2220      	movs	r2, #32
 8005c9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d135      	bne.n	8005d1a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	330c      	adds	r3, #12
 8005cba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	e853 3f00 	ldrex	r3, [r3]
 8005cc2:	613b      	str	r3, [r7, #16]
   return(result);
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	f023 0310 	bic.w	r3, r3, #16
 8005cca:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	330c      	adds	r3, #12
 8005cd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cd4:	623a      	str	r2, [r7, #32]
 8005cd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd8:	69f9      	ldr	r1, [r7, #28]
 8005cda:	6a3a      	ldr	r2, [r7, #32]
 8005cdc:	e841 2300 	strex	r3, r2, [r1]
 8005ce0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d1e5      	bne.n	8005cb4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0310 	and.w	r3, r3, #16
 8005cf2:	2b10      	cmp	r3, #16
 8005cf4:	d10a      	bne.n	8005d0c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	60fb      	str	r3, [r7, #12]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	60fb      	str	r3, [r7, #12]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	60fb      	str	r3, [r7, #12]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d10:	4619      	mov	r1, r3
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f7fd f87c 	bl	8002e10 <HAL_UARTEx_RxEventCallback>
 8005d18:	e002      	b.n	8005d20 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f7ff fc32 	bl	8005584 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d20:	2300      	movs	r3, #0
 8005d22:	e002      	b.n	8005d2a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005d24:	2300      	movs	r3, #0
 8005d26:	e000      	b.n	8005d2a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005d28:	2302      	movs	r3, #2
  }
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3730      	adds	r7, #48	@ 0x30
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
	...

08005d34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d38:	b0c0      	sub	sp, #256	@ 0x100
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	691b      	ldr	r3, [r3, #16]
 8005d48:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d50:	68d9      	ldr	r1, [r3, #12]
 8005d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	ea40 0301 	orr.w	r3, r0, r1
 8005d5c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d62:	689a      	ldr	r2, [r3, #8]
 8005d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	431a      	orrs	r2, r3
 8005d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	431a      	orrs	r2, r3
 8005d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d78:	69db      	ldr	r3, [r3, #28]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005d8c:	f021 010c 	bic.w	r1, r1, #12
 8005d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005d9a:	430b      	orrs	r3, r1
 8005d9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	695b      	ldr	r3, [r3, #20]
 8005da6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dae:	6999      	ldr	r1, [r3, #24]
 8005db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	ea40 0301 	orr.w	r3, r0, r1
 8005dba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	4b8f      	ldr	r3, [pc, #572]	@ (8006000 <UART_SetConfig+0x2cc>)
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d005      	beq.n	8005dd4 <UART_SetConfig+0xa0>
 8005dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	4b8d      	ldr	r3, [pc, #564]	@ (8006004 <UART_SetConfig+0x2d0>)
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d104      	bne.n	8005dde <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005dd4:	f7fe fd62 	bl	800489c <HAL_RCC_GetPCLK2Freq>
 8005dd8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ddc:	e003      	b.n	8005de6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005dde:	f7fe fd49 	bl	8004874 <HAL_RCC_GetPCLK1Freq>
 8005de2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dea:	69db      	ldr	r3, [r3, #28]
 8005dec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005df0:	f040 810c 	bne.w	800600c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005df4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005dfe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e02:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e06:	4622      	mov	r2, r4
 8005e08:	462b      	mov	r3, r5
 8005e0a:	1891      	adds	r1, r2, r2
 8005e0c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e0e:	415b      	adcs	r3, r3
 8005e10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e16:	4621      	mov	r1, r4
 8005e18:	eb12 0801 	adds.w	r8, r2, r1
 8005e1c:	4629      	mov	r1, r5
 8005e1e:	eb43 0901 	adc.w	r9, r3, r1
 8005e22:	f04f 0200 	mov.w	r2, #0
 8005e26:	f04f 0300 	mov.w	r3, #0
 8005e2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e36:	4690      	mov	r8, r2
 8005e38:	4699      	mov	r9, r3
 8005e3a:	4623      	mov	r3, r4
 8005e3c:	eb18 0303 	adds.w	r3, r8, r3
 8005e40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005e44:	462b      	mov	r3, r5
 8005e46:	eb49 0303 	adc.w	r3, r9, r3
 8005e4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005e5a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005e5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005e62:	460b      	mov	r3, r1
 8005e64:	18db      	adds	r3, r3, r3
 8005e66:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e68:	4613      	mov	r3, r2
 8005e6a:	eb42 0303 	adc.w	r3, r2, r3
 8005e6e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e70:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005e74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005e78:	f7fa f9b2 	bl	80001e0 <__aeabi_uldivmod>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	460b      	mov	r3, r1
 8005e80:	4b61      	ldr	r3, [pc, #388]	@ (8006008 <UART_SetConfig+0x2d4>)
 8005e82:	fba3 2302 	umull	r2, r3, r3, r2
 8005e86:	095b      	lsrs	r3, r3, #5
 8005e88:	011c      	lsls	r4, r3, #4
 8005e8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e8e:	2200      	movs	r2, #0
 8005e90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005e94:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005e98:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005e9c:	4642      	mov	r2, r8
 8005e9e:	464b      	mov	r3, r9
 8005ea0:	1891      	adds	r1, r2, r2
 8005ea2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005ea4:	415b      	adcs	r3, r3
 8005ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ea8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005eac:	4641      	mov	r1, r8
 8005eae:	eb12 0a01 	adds.w	sl, r2, r1
 8005eb2:	4649      	mov	r1, r9
 8005eb4:	eb43 0b01 	adc.w	fp, r3, r1
 8005eb8:	f04f 0200 	mov.w	r2, #0
 8005ebc:	f04f 0300 	mov.w	r3, #0
 8005ec0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ec4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005ec8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ecc:	4692      	mov	sl, r2
 8005ece:	469b      	mov	fp, r3
 8005ed0:	4643      	mov	r3, r8
 8005ed2:	eb1a 0303 	adds.w	r3, sl, r3
 8005ed6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005eda:	464b      	mov	r3, r9
 8005edc:	eb4b 0303 	adc.w	r3, fp, r3
 8005ee0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ef0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005ef4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005ef8:	460b      	mov	r3, r1
 8005efa:	18db      	adds	r3, r3, r3
 8005efc:	643b      	str	r3, [r7, #64]	@ 0x40
 8005efe:	4613      	mov	r3, r2
 8005f00:	eb42 0303 	adc.w	r3, r2, r3
 8005f04:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f0a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f0e:	f7fa f967 	bl	80001e0 <__aeabi_uldivmod>
 8005f12:	4602      	mov	r2, r0
 8005f14:	460b      	mov	r3, r1
 8005f16:	4611      	mov	r1, r2
 8005f18:	4b3b      	ldr	r3, [pc, #236]	@ (8006008 <UART_SetConfig+0x2d4>)
 8005f1a:	fba3 2301 	umull	r2, r3, r3, r1
 8005f1e:	095b      	lsrs	r3, r3, #5
 8005f20:	2264      	movs	r2, #100	@ 0x64
 8005f22:	fb02 f303 	mul.w	r3, r2, r3
 8005f26:	1acb      	subs	r3, r1, r3
 8005f28:	00db      	lsls	r3, r3, #3
 8005f2a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005f2e:	4b36      	ldr	r3, [pc, #216]	@ (8006008 <UART_SetConfig+0x2d4>)
 8005f30:	fba3 2302 	umull	r2, r3, r3, r2
 8005f34:	095b      	lsrs	r3, r3, #5
 8005f36:	005b      	lsls	r3, r3, #1
 8005f38:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005f3c:	441c      	add	r4, r3
 8005f3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f42:	2200      	movs	r2, #0
 8005f44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f48:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005f4c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005f50:	4642      	mov	r2, r8
 8005f52:	464b      	mov	r3, r9
 8005f54:	1891      	adds	r1, r2, r2
 8005f56:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005f58:	415b      	adcs	r3, r3
 8005f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005f60:	4641      	mov	r1, r8
 8005f62:	1851      	adds	r1, r2, r1
 8005f64:	6339      	str	r1, [r7, #48]	@ 0x30
 8005f66:	4649      	mov	r1, r9
 8005f68:	414b      	adcs	r3, r1
 8005f6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f6c:	f04f 0200 	mov.w	r2, #0
 8005f70:	f04f 0300 	mov.w	r3, #0
 8005f74:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005f78:	4659      	mov	r1, fp
 8005f7a:	00cb      	lsls	r3, r1, #3
 8005f7c:	4651      	mov	r1, sl
 8005f7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f82:	4651      	mov	r1, sl
 8005f84:	00ca      	lsls	r2, r1, #3
 8005f86:	4610      	mov	r0, r2
 8005f88:	4619      	mov	r1, r3
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	4642      	mov	r2, r8
 8005f8e:	189b      	adds	r3, r3, r2
 8005f90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005f94:	464b      	mov	r3, r9
 8005f96:	460a      	mov	r2, r1
 8005f98:	eb42 0303 	adc.w	r3, r2, r3
 8005f9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005fac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005fb0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005fb4:	460b      	mov	r3, r1
 8005fb6:	18db      	adds	r3, r3, r3
 8005fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fba:	4613      	mov	r3, r2
 8005fbc:	eb42 0303 	adc.w	r3, r2, r3
 8005fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fc2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005fc6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005fca:	f7fa f909 	bl	80001e0 <__aeabi_uldivmod>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8006008 <UART_SetConfig+0x2d4>)
 8005fd4:	fba3 1302 	umull	r1, r3, r3, r2
 8005fd8:	095b      	lsrs	r3, r3, #5
 8005fda:	2164      	movs	r1, #100	@ 0x64
 8005fdc:	fb01 f303 	mul.w	r3, r1, r3
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	00db      	lsls	r3, r3, #3
 8005fe4:	3332      	adds	r3, #50	@ 0x32
 8005fe6:	4a08      	ldr	r2, [pc, #32]	@ (8006008 <UART_SetConfig+0x2d4>)
 8005fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fec:	095b      	lsrs	r3, r3, #5
 8005fee:	f003 0207 	and.w	r2, r3, #7
 8005ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4422      	add	r2, r4
 8005ffa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ffc:	e106      	b.n	800620c <UART_SetConfig+0x4d8>
 8005ffe:	bf00      	nop
 8006000:	40011000 	.word	0x40011000
 8006004:	40011400 	.word	0x40011400
 8006008:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800600c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006010:	2200      	movs	r2, #0
 8006012:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006016:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800601a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800601e:	4642      	mov	r2, r8
 8006020:	464b      	mov	r3, r9
 8006022:	1891      	adds	r1, r2, r2
 8006024:	6239      	str	r1, [r7, #32]
 8006026:	415b      	adcs	r3, r3
 8006028:	627b      	str	r3, [r7, #36]	@ 0x24
 800602a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800602e:	4641      	mov	r1, r8
 8006030:	1854      	adds	r4, r2, r1
 8006032:	4649      	mov	r1, r9
 8006034:	eb43 0501 	adc.w	r5, r3, r1
 8006038:	f04f 0200 	mov.w	r2, #0
 800603c:	f04f 0300 	mov.w	r3, #0
 8006040:	00eb      	lsls	r3, r5, #3
 8006042:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006046:	00e2      	lsls	r2, r4, #3
 8006048:	4614      	mov	r4, r2
 800604a:	461d      	mov	r5, r3
 800604c:	4643      	mov	r3, r8
 800604e:	18e3      	adds	r3, r4, r3
 8006050:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006054:	464b      	mov	r3, r9
 8006056:	eb45 0303 	adc.w	r3, r5, r3
 800605a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800605e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800606a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800606e:	f04f 0200 	mov.w	r2, #0
 8006072:	f04f 0300 	mov.w	r3, #0
 8006076:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800607a:	4629      	mov	r1, r5
 800607c:	008b      	lsls	r3, r1, #2
 800607e:	4621      	mov	r1, r4
 8006080:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006084:	4621      	mov	r1, r4
 8006086:	008a      	lsls	r2, r1, #2
 8006088:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800608c:	f7fa f8a8 	bl	80001e0 <__aeabi_uldivmod>
 8006090:	4602      	mov	r2, r0
 8006092:	460b      	mov	r3, r1
 8006094:	4b60      	ldr	r3, [pc, #384]	@ (8006218 <UART_SetConfig+0x4e4>)
 8006096:	fba3 2302 	umull	r2, r3, r3, r2
 800609a:	095b      	lsrs	r3, r3, #5
 800609c:	011c      	lsls	r4, r3, #4
 800609e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060a2:	2200      	movs	r2, #0
 80060a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80060a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80060ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80060b0:	4642      	mov	r2, r8
 80060b2:	464b      	mov	r3, r9
 80060b4:	1891      	adds	r1, r2, r2
 80060b6:	61b9      	str	r1, [r7, #24]
 80060b8:	415b      	adcs	r3, r3
 80060ba:	61fb      	str	r3, [r7, #28]
 80060bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060c0:	4641      	mov	r1, r8
 80060c2:	1851      	adds	r1, r2, r1
 80060c4:	6139      	str	r1, [r7, #16]
 80060c6:	4649      	mov	r1, r9
 80060c8:	414b      	adcs	r3, r1
 80060ca:	617b      	str	r3, [r7, #20]
 80060cc:	f04f 0200 	mov.w	r2, #0
 80060d0:	f04f 0300 	mov.w	r3, #0
 80060d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80060d8:	4659      	mov	r1, fp
 80060da:	00cb      	lsls	r3, r1, #3
 80060dc:	4651      	mov	r1, sl
 80060de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060e2:	4651      	mov	r1, sl
 80060e4:	00ca      	lsls	r2, r1, #3
 80060e6:	4610      	mov	r0, r2
 80060e8:	4619      	mov	r1, r3
 80060ea:	4603      	mov	r3, r0
 80060ec:	4642      	mov	r2, r8
 80060ee:	189b      	adds	r3, r3, r2
 80060f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80060f4:	464b      	mov	r3, r9
 80060f6:	460a      	mov	r2, r1
 80060f8:	eb42 0303 	adc.w	r3, r2, r3
 80060fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	2200      	movs	r2, #0
 8006108:	67bb      	str	r3, [r7, #120]	@ 0x78
 800610a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800610c:	f04f 0200 	mov.w	r2, #0
 8006110:	f04f 0300 	mov.w	r3, #0
 8006114:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006118:	4649      	mov	r1, r9
 800611a:	008b      	lsls	r3, r1, #2
 800611c:	4641      	mov	r1, r8
 800611e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006122:	4641      	mov	r1, r8
 8006124:	008a      	lsls	r2, r1, #2
 8006126:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800612a:	f7fa f859 	bl	80001e0 <__aeabi_uldivmod>
 800612e:	4602      	mov	r2, r0
 8006130:	460b      	mov	r3, r1
 8006132:	4611      	mov	r1, r2
 8006134:	4b38      	ldr	r3, [pc, #224]	@ (8006218 <UART_SetConfig+0x4e4>)
 8006136:	fba3 2301 	umull	r2, r3, r3, r1
 800613a:	095b      	lsrs	r3, r3, #5
 800613c:	2264      	movs	r2, #100	@ 0x64
 800613e:	fb02 f303 	mul.w	r3, r2, r3
 8006142:	1acb      	subs	r3, r1, r3
 8006144:	011b      	lsls	r3, r3, #4
 8006146:	3332      	adds	r3, #50	@ 0x32
 8006148:	4a33      	ldr	r2, [pc, #204]	@ (8006218 <UART_SetConfig+0x4e4>)
 800614a:	fba2 2303 	umull	r2, r3, r2, r3
 800614e:	095b      	lsrs	r3, r3, #5
 8006150:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006154:	441c      	add	r4, r3
 8006156:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800615a:	2200      	movs	r2, #0
 800615c:	673b      	str	r3, [r7, #112]	@ 0x70
 800615e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006160:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006164:	4642      	mov	r2, r8
 8006166:	464b      	mov	r3, r9
 8006168:	1891      	adds	r1, r2, r2
 800616a:	60b9      	str	r1, [r7, #8]
 800616c:	415b      	adcs	r3, r3
 800616e:	60fb      	str	r3, [r7, #12]
 8006170:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006174:	4641      	mov	r1, r8
 8006176:	1851      	adds	r1, r2, r1
 8006178:	6039      	str	r1, [r7, #0]
 800617a:	4649      	mov	r1, r9
 800617c:	414b      	adcs	r3, r1
 800617e:	607b      	str	r3, [r7, #4]
 8006180:	f04f 0200 	mov.w	r2, #0
 8006184:	f04f 0300 	mov.w	r3, #0
 8006188:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800618c:	4659      	mov	r1, fp
 800618e:	00cb      	lsls	r3, r1, #3
 8006190:	4651      	mov	r1, sl
 8006192:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006196:	4651      	mov	r1, sl
 8006198:	00ca      	lsls	r2, r1, #3
 800619a:	4610      	mov	r0, r2
 800619c:	4619      	mov	r1, r3
 800619e:	4603      	mov	r3, r0
 80061a0:	4642      	mov	r2, r8
 80061a2:	189b      	adds	r3, r3, r2
 80061a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061a6:	464b      	mov	r3, r9
 80061a8:	460a      	mov	r2, r1
 80061aa:	eb42 0303 	adc.w	r3, r2, r3
 80061ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80061b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80061ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80061bc:	f04f 0200 	mov.w	r2, #0
 80061c0:	f04f 0300 	mov.w	r3, #0
 80061c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80061c8:	4649      	mov	r1, r9
 80061ca:	008b      	lsls	r3, r1, #2
 80061cc:	4641      	mov	r1, r8
 80061ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061d2:	4641      	mov	r1, r8
 80061d4:	008a      	lsls	r2, r1, #2
 80061d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80061da:	f7fa f801 	bl	80001e0 <__aeabi_uldivmod>
 80061de:	4602      	mov	r2, r0
 80061e0:	460b      	mov	r3, r1
 80061e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006218 <UART_SetConfig+0x4e4>)
 80061e4:	fba3 1302 	umull	r1, r3, r3, r2
 80061e8:	095b      	lsrs	r3, r3, #5
 80061ea:	2164      	movs	r1, #100	@ 0x64
 80061ec:	fb01 f303 	mul.w	r3, r1, r3
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	011b      	lsls	r3, r3, #4
 80061f4:	3332      	adds	r3, #50	@ 0x32
 80061f6:	4a08      	ldr	r2, [pc, #32]	@ (8006218 <UART_SetConfig+0x4e4>)
 80061f8:	fba2 2303 	umull	r2, r3, r2, r3
 80061fc:	095b      	lsrs	r3, r3, #5
 80061fe:	f003 020f 	and.w	r2, r3, #15
 8006202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4422      	add	r2, r4
 800620a:	609a      	str	r2, [r3, #8]
}
 800620c:	bf00      	nop
 800620e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006212:	46bd      	mov	sp, r7
 8006214:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006218:	51eb851f 	.word	0x51eb851f

0800621c <memcmp>:
 800621c:	b510      	push	{r4, lr}
 800621e:	3901      	subs	r1, #1
 8006220:	4402      	add	r2, r0
 8006222:	4290      	cmp	r0, r2
 8006224:	d101      	bne.n	800622a <memcmp+0xe>
 8006226:	2000      	movs	r0, #0
 8006228:	e005      	b.n	8006236 <memcmp+0x1a>
 800622a:	7803      	ldrb	r3, [r0, #0]
 800622c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006230:	42a3      	cmp	r3, r4
 8006232:	d001      	beq.n	8006238 <memcmp+0x1c>
 8006234:	1b18      	subs	r0, r3, r4
 8006236:	bd10      	pop	{r4, pc}
 8006238:	3001      	adds	r0, #1
 800623a:	e7f2      	b.n	8006222 <memcmp+0x6>

0800623c <memset>:
 800623c:	4402      	add	r2, r0
 800623e:	4603      	mov	r3, r0
 8006240:	4293      	cmp	r3, r2
 8006242:	d100      	bne.n	8006246 <memset+0xa>
 8006244:	4770      	bx	lr
 8006246:	f803 1b01 	strb.w	r1, [r3], #1
 800624a:	e7f9      	b.n	8006240 <memset+0x4>

0800624c <__libc_init_array>:
 800624c:	b570      	push	{r4, r5, r6, lr}
 800624e:	4d0d      	ldr	r5, [pc, #52]	@ (8006284 <__libc_init_array+0x38>)
 8006250:	4c0d      	ldr	r4, [pc, #52]	@ (8006288 <__libc_init_array+0x3c>)
 8006252:	1b64      	subs	r4, r4, r5
 8006254:	10a4      	asrs	r4, r4, #2
 8006256:	2600      	movs	r6, #0
 8006258:	42a6      	cmp	r6, r4
 800625a:	d109      	bne.n	8006270 <__libc_init_array+0x24>
 800625c:	4d0b      	ldr	r5, [pc, #44]	@ (800628c <__libc_init_array+0x40>)
 800625e:	4c0c      	ldr	r4, [pc, #48]	@ (8006290 <__libc_init_array+0x44>)
 8006260:	f000 f826 	bl	80062b0 <_init>
 8006264:	1b64      	subs	r4, r4, r5
 8006266:	10a4      	asrs	r4, r4, #2
 8006268:	2600      	movs	r6, #0
 800626a:	42a6      	cmp	r6, r4
 800626c:	d105      	bne.n	800627a <__libc_init_array+0x2e>
 800626e:	bd70      	pop	{r4, r5, r6, pc}
 8006270:	f855 3b04 	ldr.w	r3, [r5], #4
 8006274:	4798      	blx	r3
 8006276:	3601      	adds	r6, #1
 8006278:	e7ee      	b.n	8006258 <__libc_init_array+0xc>
 800627a:	f855 3b04 	ldr.w	r3, [r5], #4
 800627e:	4798      	blx	r3
 8006280:	3601      	adds	r6, #1
 8006282:	e7f2      	b.n	800626a <__libc_init_array+0x1e>
 8006284:	08006348 	.word	0x08006348
 8006288:	08006348 	.word	0x08006348
 800628c:	08006348 	.word	0x08006348
 8006290:	0800634c 	.word	0x0800634c

08006294 <memcpy>:
 8006294:	440a      	add	r2, r1
 8006296:	4291      	cmp	r1, r2
 8006298:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800629c:	d100      	bne.n	80062a0 <memcpy+0xc>
 800629e:	4770      	bx	lr
 80062a0:	b510      	push	{r4, lr}
 80062a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80062aa:	4291      	cmp	r1, r2
 80062ac:	d1f9      	bne.n	80062a2 <memcpy+0xe>
 80062ae:	bd10      	pop	{r4, pc}

080062b0 <_init>:
 80062b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062b2:	bf00      	nop
 80062b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062b6:	bc08      	pop	{r3}
 80062b8:	469e      	mov	lr, r3
 80062ba:	4770      	bx	lr

080062bc <_fini>:
 80062bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062be:	bf00      	nop
 80062c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062c2:	bc08      	pop	{r3}
 80062c4:	469e      	mov	lr, r3
 80062c6:	4770      	bx	lr
