<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn250519113909"></A><B><U><big>pn250519113909</big></U></B>
#Start recording tcl command: 5/19/2025 11:37:22
#Project Location: C:/Project/Working/FPGA/HOME/Lattice/4162025/Seed_Driver/Rev_5; Project name: seed_driver
prj_project open "C:/Project/Working/FPGA/HOME/Lattice/4162025/Seed_Driver/Rev_5/seed_driver.ldf"
pgr_project close
pgr_project open "C:/Project/Working/FPGA/HOME/Lattice/4162025/Seed_Driver/Rev_5/impl1/impl1.xcf"
pgr_program run
pgr_project save "C:/Project/Working/FPGA/HOME/Lattice/4162025/Seed_Driver/Rev_5/impl1/impl1.xcf"
prj_project close
#Stop recording: 5/19/2025 11:39:09



<A name="pn250527095931"></A><B><U><big>pn250527095931</big></U></B>
#Start recording tcl command: 5/27/2025 09:58:28
#Project Location: C:/Project/Working/FPGA/HOME/Lattice/4162025/Seed_Driver/Rev_5; Project name: seed_driver
prj_project open "C:/Project/Working/FPGA/HOME/Lattice/4162025/Seed_Driver/Rev_5/seed_driver.ldf"
pgr_project close
pgr_project open "C:/Project/Working/FPGA/HOME/Lattice/4162025/Seed_Driver/Rev_5/impl1/impl1.xcf"
pgr_program run
pgr_project save "C:/Project/Working/FPGA/HOME/Lattice/4162025/Seed_Driver/Rev_5/impl1/impl1.xcf"
prj_project close
#Stop recording: 5/27/2025 09:59:31



<A name="pn250603013001"></A><B><U><big>pn250603013001</big></U></B>
#Start recording tcl command: 6/3/2025 01:24:42
#Project Location: C:/Project/Working/FPGA/HOME/Lattice/5272025/Seed_Driver/Rev_5; Project name: seed_driver
prj_project open "C:/Project/Working/FPGA/HOME/Lattice/5272025/Seed_Driver/Rev_5/seed_driver.ldf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_project open "C:/Project/Working/FPGA/HOME/Lattice/5272025/Seed_Driver/Rev_5/impl1/impl1.xcf"
pgr_program run
pgr_program run
pgr_project save "C:/Project/Working/FPGA/HOME/Lattice/5272025/Seed_Driver/Rev_5/impl1/impl1.xcf"
prj_project save
prj_project close
#Stop recording: 6/3/2025 01:30:01



<A name="pn250603015204"></A><B><U><big>pn250603015204</big></U></B>
#Start recording tcl command: 6/3/2025 01:37:54
#Project Location: C:/Project/Working/FPGA/HOME/Lattice/5272025/Seed_Driver/Rev_5; Project name: seed_driver
prj_project open "C:/Project/Working/FPGA/HOME/Lattice/5272025/Seed_Driver/Rev_5/seed_driver.ldf"
pgr_project close
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_project open "C:/Project/Working/FPGA/HOME/Lattice/5272025/Seed_Driver/Rev_5/impl1/impl1.xcf"
pgr_program run
pgr_project save "C:/Project/Working/FPGA/HOME/Lattice/5272025/Seed_Driver/Rev_5/impl1/impl1.xcf"
prj_project save
prj_project close
#Stop recording: 6/3/2025 01:52:04



<A name="pn250623102224"></A><B><U><big>pn250623102224</big></U></B>
#Start recording tcl command: 6/23/2025 09:25:32
#Project Location: D:/FPGA/62062025/Seed_Driver/Rev_7; Project name: seed_driver
prj_project open "D:/FPGA/62062025/Seed_Driver/Rev_7/seed_driver.ldf"
pgr_project close
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_project open "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
pgr_program run
pgr_program run
pgr_program run
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_program run
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/62062025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_project save
prj_project close
#Stop recording: 6/23/2025 10:22:24



<A name="pn250630124253"></A><B><U><big>pn250630124253</big></U></B>
#Start recording tcl command: 6/30/2025 11:10:58
#Project Location: D:/FPGA/62762025/Seed_Driver/Rev_7; Project name: seed_driver
prj_project open "D:/FPGA/62762025/Seed_Driver/Rev_7/seed_driver.ldf"
pgr_project close
pgr_project open "D:/FPGA/62762025/Seed_Driver/Rev_7/impl1/impl1.xcf"
pgr_program run
pgr_project save "D:/FPGA/62762025/Seed_Driver/Rev_7/impl1/impl1.xcf"
prj_project close
#Stop recording: 6/30/2025 12:42:53



<A name="pn250702164028"></A><B><U><big>pn250702164028</big></U></B>
#Start recording tcl command: 7/2/2025 16:32:12
#Project Location: D:/FPGA/Release_GIT_70262025/Seed_Driver/Rev_7; Project name: seed_driver
prj_project open "D:/FPGA/Release_GIT_70262025/Seed_Driver/Rev_7/seed_driver.ldf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
prj_project save
prj_project close
#Stop recording: 7/2/2025 16:40:28



<A name="pn250713100943"></A><B><U><big>pn250713100943</big></U></B>
#Start recording tcl command: 7/11/2025 08:02:01
#Project Location: D:/FPGA/71062025/Seed_Driver/Rev_8; Project name: seed_driver
prj_project open "D:/FPGA/71062025/Seed_Driver/Rev_8/seed_driver.ldf"
pgr_project close
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_project open "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_run Export -impl impl1 -task Jedecgen -forceAll
pgr_program run
pgr_project save "D:/FPGA/71062025/Seed_Driver/Rev_8/impl1/impl1.xcf"
prj_project save
prj_project close
#Stop recording: 7/13/2025 10:09:43



<A name="pn250715095655"></A><B><U><big>pn250715095655</big></U></B>
#Start recording tcl command: 7/15/2025 09:55:49
#Project Location: D:/FPGA/7132025/Seed_Driver/Rev_9; Project name: seed_driver
prj_project open "D:/FPGA/7132025/Seed_Driver/Rev_9/seed_driver.ldf"
pgr_project close
pgr_project open "D:/FPGA/7132025/Seed_Driver/Rev_9/impl1/impl1.xcf"
pgr_program run
pgr_project save "D:/FPGA/7132025/Seed_Driver/Rev_9/impl1/impl1.xcf"
prj_project close
#Stop recording: 7/15/2025 09:56:55



<A name="pn250715142754"></A><B><U><big>pn250715142754</big></U></B>
#Start recording tcl command: 7/15/2025 11:33:42
#Project Location: D:/FPGA/7132025/Seed_Driver/Rev_9; Project name: seed_driver
prj_project open "D:/FPGA/7132025/Seed_Driver/Rev_9/seed_driver.ldf"
pgr_project close
pgr_project open "D:/FPGA/7132025/Seed_Driver/Rev_9/impl1/impl1.xcf"
pgr_program run
pgr_program run
pgr_project save "D:/FPGA/7132025/Seed_Driver/Rev_9/impl1/impl1.xcf"
prj_project close
#Stop recording: 7/15/2025 14:27:55



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
