

================================================================
== Synthesis Summary Report of 'icmp_server'
================================================================
+ General Information: 
    * Date:           Wed Nov  3 14:22:44 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        ICMP_hls_prj
    * Solution:       ultrascale_plus (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+-----------+-----+
    |    Modules    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |            |           |     |
    |    & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |    LUT    | URAM|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+-----------+-----+
    |+ icmp_server  |     -|  0.53|        2|   6.200|         -|        1|     -|       yes|     -|   -|  1481 (~0%)|  556 (~0%)|    -|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-------------+---------------+-------+-------+-------+--------+-------+--------+
| Interface   | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-------------+---------------+-------+-------+-------+--------+-------+--------+
| m_axis_icmp | both          | 512   | 64    | 1     | 1      | 64    | 1      |
| s_axis_icmp | both          | 512   | 64    | 1     | 1      | 64    | 1      |
+-------------+---------------+-------+-------+-------+--------+-------+--------+

* REGISTER
+-------------+-----------+----------+
| Interface   | Mode      | Bitwidth |
+-------------+-----------+----------+
| myIpAddress | ap_stable | 32       |
+-------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------------------------------------------+
| Argument    | Direction | Datatype                                     |
+-------------+-----------+----------------------------------------------+
| dataIn      | in        | stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& |
| myIpAddress | in        | ap_uint<32>&                                 |
| dataOut     | out       | stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& |
+-------------+-----------+----------------------------------------------+

* SW-to-HW Mapping
+-------------+-------------+-----------+
| Argument    | HW Name     | HW Type   |
+-------------+-------------+-----------+
| dataIn      | s_axis_icmp | interface |
| myIpAddress | myIpAddress | port      |
| dataOut     | m_axis_icmp | interface |
+-------------+-------------+-----------+


================================================================
== M_AXI Burst Information
================================================================

