# ðŸ“Œ Lab_no_2 Repository

This repository contains the design and verification files for **Lab_no_2**, including SystemVerilog code, test benches, constraints, and documentation.

## ðŸ“‚ Folder Structure


## ðŸš€ Project Overview

This project involves the design, simulation, and implementation of a digital system using **SystemVerilog** and **FPGA constraints**.

## ðŸ›  Tools & Technologies

- **SystemVerilog** (for RTL and testbench)
- **Vivado / Quartus** (for FPGA synthesis)
- **ModelSim / QuestaSim** (for simulation)
- **Draw.io** (for documentation)

## ðŸ“œ Usage

1. **Clone the repository:**
   ```bash
   git clone https://github.com/yourusername/Lab_no_2.git
   cd Lab_no_2
