`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:
//
// Create Date:   18:48:44 02/09/2024
// Design Name:   TLC
// Module Name:   /home/ise/TLC.v/TLC_tb.v
// Project Name:  TLC.v
// Target Device:  
// Tool versions:  
// Description: 
//
// Verilog Test Fixture created by ISE for module: TLC
//
// Dependencies:
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
////////////////////////////////////////////////////////////////////////////////

module TLC_tb;

	// Inputs
	reg clk;
	reg rst;

	// Outputs
	wire [2:0] light_M1;
	wire [2:0] light_M2;
	wire [2:0] light_MT;
	wire [2:0] light_S;
   wire [3:0] count;
	wire [2:0] ps;
	// Instantiate the Unit Under Test (UUT)
	TLC uut (
		.clk(clk), 
		.rst(rst), 
		.light_M1(light_M1), 
		.light_M2(light_M2), 
		.light_MT(light_MT), 
		.light_S(light_S)
	);

	initial 
	begin
		// Initialize Inputs
		clk = 1'b0;
		forever #(1000000000/2) clk=~clk;
     end
	  
	 initial 
	 begin
	 rst=0;
	 #1000000000;
	 rst=1;
	 #1000000000;
	 rst=0;
	 #(1000000000*200);
	 $finish;
	 end
	 
	 
      
endmodule
