ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on May 14, 2022 at 21:26:46 CST
ncverilog
	-f filelist.f
		../rtl/testfixture.sv
		../rtl/core.sv
		../rtl/u_ifu.sv
		../rtl/u_dec.sv
		../rtl/u_rf.sv
		../rtl/u_hz.sv
		../rtl/u_exe.sv
		../rtl/u_br_adr.sv
		../rtl/u_lsu.sv
		../rtl/u_alu.sv
	+nc64bit
	+access+r
Recompiling... reason: file '../rtl/u_lsu.sv' is newer than expected.
	expected: Mon Mar 14 08:32:21 2022
	actual:   Sat May 14 21:26:43 2022
file: ../rtl/u_lsu.sv
	module worklib.u_lsu:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.core:sv <0x11749c42>
			streams: 102, words: 22380
		worklib.testfixture:sv <0x35fe25ce>
			streams:  54, words: 126686
		worklib.u_lsu:sv <0x69530dd8>
			streams:   3, words:  1152
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 10      10
		Registers:              242     242
		Scalar wires:            86       -
		Vectored wires:          86       -
		Always blocks:           30      30
		Initial blocks:           9       9
		Parallel blocks:          2       2
		Cont. assignments:        1       1
		Pseudo assignments:     110     110
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
cyc 15203,pc 00000b8c,ins fd842683,ifu_vld 1,[iLD 1,f3 010,hibf000],lsu_a00010000,lsu_rd00000
cyc 15204,pc 00000b90,ins 00f687b3,ifu_vld 1,[iLD 0,f3 001,hibf001],lsu_a00011fec,lsu_rd10000
cyc 15205,pc 00000b90,ins 0007a783,ifu_vld 1,[iLD 0,f3 001,hibf001],lsu_a00000000,lsu_rd11fec
cyc 15206,pc 00000b90,ins 0007a783,ifu_vld 1,[iLD 0,f3 001,hibf000],lsu_a00000000,lsu_rd00000
cyc 15207,pc 00000b94,ins 0007a783,ifu_vld 1,[iLD 1,f3 010,hibf000],lsu_a00000000,lsu_rd00000
cyc 15208,pc 00000b98,ins 00f70a63,ifu_vld 1,[iLD 0,f3 000,hibf001],lsu_a00011fd8,lsu_rd00000
cyc 15209,pc 00000b98,ins fec42703,ifu_vld 1,[iLD 0,f3 000,hibf001],lsu_a00000000,lsu_rd11fd8
cyc 15210,pc 00000b98,ins fec42703,ifu_vld 1,[iLD 0,f3 000,hibf000],lsu_a00000000,lsu_rd00000
cyc 15211,pc 00000b9c,ins fec42703,ifu_vld 1,[iLD 1,f3 010,hibf000],lsu_a00000000,lsu_rd00000
cyc 15212,pc 00000ba0,ins dead07b7,ifu_vld 1,[iLD 0,f3 000,hibf001],lsu_a00000bd8,lsu_rd00000
cyc 15213,pc 00000ba0,ins 00f767b3,ifu_vld 1,[iLD 0,f3 000,hibf001],lsu_a00000000,lsu_rd00bd8
cyc 15214,pc 00000ba0,ins 00f767b3,ifu_vld 1,[iLD 0,f3 000,hibf010],lsu_a00000000,lsu_rd00000
cyc 15215,pc 00000ba8,ins 00f767b3,ifu_vld 0,[iLD 0,f3 000,hibf100],lsu_a00000000,lsu_rd00000
cyc 15216,pc 00000bac,ins fec42783,ifu_vld 0,[iLD 0,f3 000,hibf100],lsu_a00000000,lsu_rd00000
cyc 15217,pc 00000bb0,ins 00178793,ifu_vld 1,[iLD 0,f3 000,hibf000],lsu_a00000000,lsu_rd00000
cyc 15218,pc 00000bb4,ins fef42623,ifu_vld 1,[iLD 1,f3 010,hibf000],lsu_a00000000,lsu_rd00000
cyc 15219,pc 00000bb8,ins fec42703,ifu_vld 1,[iLD 0,f3 000,hibf001],lsu_a00011fec,lsu_rd00000
cyc 15220,pc 00000bb8,ins fd442783,ifu_vld 1,[iLD 0,f3 000,hibf001],lsu_a00000000,lsu_rd11fec
cyc 15221,pc 00000bb8,ins fd442783,ifu_vld 1,[iLD 0,f3 000,hibf000],lsu_a00000000,lsu_rd00000
cyc 15222,pc 00000bbc,ins fd442783,ifu_vld 1,[iLD 0,f3 010,hibf000],lsu_a00000000,lsu_rd00000
dump_sram break
Simulation complete via $finish(1) at time 159946 NS + 0
../rtl/testfixture.sv:195   $finish; 
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on May 14, 2022 at 21:26:48 CST  (total: 00:00:02)
