
K
Command: %s
53*	vivadotcl2#
phys_opt_design2default:defaultZ4-113
›
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-347
‹
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-349
x
CPhysical synthesis in post route mode ( %s%% nets are fully routed)99*	vivadotcl2
100.02default:defaultZ4-241
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
X

Starting %s Task
103*constraints2&
Physical Synthesis2default:defaultZ18-103
y

Phase %s%s
101*constraints2
1 2default:default25
!Physical Synthesis Initialization2default:defaultZ18-101
)
%s*constraints2
 2default:default
s
gPhase 1 Physical Synthesis Initialization | Checksum: 13ef63c78
----- Checksum: : df87ebed : 5f6e508b 
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1182.117 ; gain = 10.7932default:default
‹
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2.
Netlist sorting complete. 2default:default2
00:00:002default:default2 
00:00:00.1132default:default2
1182.1172default:default2
0.0002default:defaultZ17-268
r

Phase %s%s
101*constraints2
2 2default:default2.
Critical Path Optimization2default:defaultZ18-101
ø
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.0272default:default2
-263.7022default:default2
0.0522default:default2
0.0002default:defaultZ32-668
Ë
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2j
)io0/inst_ADC_TOP/isnt_filter/p_0_in_0[15])io0/inst_ADC_TOP/isnt_filter/p_0_in_0[15]2default:default8Z32-702
Ã
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2b
%io0/inst_ADC_TOP/isnt_filter/O81_repN%io0/inst_ADC_TOP/isnt_filter/O81_repN2default:default8Z32-702
Ë
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[63])io0/inst_ADC_TOP/isnt_filter/y_array0[63]2default:default8Z32-702
â
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2€
4io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[59]_i_24io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[59]_i_22default:default8Z32-702
â
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2€
4io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[55]_i_24io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[55]_i_22default:default8Z32-702
â
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2€
4io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[51]_i_24io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[51]_i_22default:default8Z32-702
â
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2€
4io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[47]_i_24io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[47]_i_22default:default8Z32-702
â
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2€
4io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[43]_i_24io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[43]_i_22default:default8Z32-702
â
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2€
4io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[39]_i_24io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[39]_i_22default:default8Z32-702
â
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2€
4io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[35]_i_24io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[35]_i_22default:default8Z32-702
â
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2€
4io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[31]_i_24io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[31]_i_22default:default8Z32-702
â
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2€
4io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[27]_i_24io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[27]_i_22default:default8Z32-702
â
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2€
4io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[23]_i_24io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[23]_i_22default:default8Z32-702
â
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2€
4io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[19]_i_24io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[19]_i_22default:default8Z32-702
ø
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-4.9542default:default2
-260.4932default:default2
0.0522default:default2
0.0002default:defaultZ32-668
Ù
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_80io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_82default:default8Z32-702
£
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2B
io0/n_105_y_array1__2io0/n_105_y_array1__22default:default8Z32-702
£
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2B
io0/n_106_y_array1__1io0/n_106_y_array1__12default:default8Z32-702
»
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2Z
!io0/inst_ADC_TOP/isnt_filter/A[3]!io0/inst_ADC_TOP/isnt_filter/A[3]2default:default8Z32-702
Ñ
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2p
,io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[3]_1,io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[3]_12default:default8Z32-702
Ý
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1362io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1362default:default8Z32-702
§
(Processed net %s.  Re-placed instance %s337*physynth2f
'io0/inst_ADC_TOP/isnt_filter/O78_repN_2'io0/inst_ADC_TOP/isnt_filter/O78_repN_22default:default2x
0io0/inst_ADC_TOP/isnt_filter/g0_b0_i_3_replica_2	0io0/inst_ADC_TOP/isnt_filter/g0_b0_i_3_replica_22default:default8Z32-663
ø
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-4.8472default:default2
-254.4492default:default2
0.0522default:default2
0.0002default:defaultZ32-668
Ù
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__10io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__12default:default8Z32-702
»
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2Z
!io0/inst_ADC_TOP/isnt_filter/A[9]!io0/inst_ADC_TOP/isnt_filter/A[9]2default:default8Z32-702
Í
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2l
*io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[9]*io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[9]2default:default8Z32-702
Û
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_911io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_912default:default8Z32-702
Ý
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2572io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2572default:default8Z32-702
Ý
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6022io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_6022default:default8Z32-702
Ù
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[63]_i_20io0/inst_ADC_TOP/isnt_filter/n_0_y_array[63]_i_22default:default8Z32-702

BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2
clkclk2default:default8Z32-702
m
aPhase 2 Critical Path Optimization | Checksum: 1dcddfea8
----- Checksum: : 1a345f58b : 3998091d 
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 1209.555 ; gain = 38.2302default:default
‹
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2.
Netlist sorting complete. 2default:default2
00:00:002default:default2 
00:00:00.1062default:default2
1209.5552default:default2
0.0002default:defaultZ17-268
Ú
OPost Physical Optimization Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |343*physynth2
-4.8472default:default2
-254.4492default:default2
0.0522default:default2
0.0002default:defaultZ32-669
i
]Ending Physical Synthesis Task | Checksum: 1dcddfea8
----- Checksum: : 1a345f58b : 3998091d 
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:00:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1209.555 ; gain = 38.2302default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
À
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
5422default:default2
1262default:default2
02default:default2
02default:defaultZ4-41
X
%s completed successfully
29*	vivadotcl2#
phys_opt_design2default:defaultZ4-42
ÿ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2%
phys_opt_design: 2default:default2
00:01:362default:default2
00:01:182default:default2
1209.5552default:default2
39.6022default:defaultZ17-268
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
‚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:132default:default2
00:00:132default:default2
1209.5552default:default2
0.0002default:defaultZ17-268
ÿ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:202default:default2
00:00:222default:default2
1209.5552default:default2
0.0002default:defaultZ17-268
€
UpdateTimingParams:%s.
91*timing2P
< Speed grade: -1, Delay Type: min_max, Constraints type: SDC2default:defaultZ38-91
s
CMultithreading enabled for timing update using a maximum of %s CPUs155*timing2
22default:defaultZ38-191
¯
rThe design failed to meet the timing requirements. Please see the %s report for details on the timing violations.
188*timing2"
timing summary2default:defaultZ38-282
„
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2+
report_timing_summary: 2default:default2
00:00:392default:default2
00:00:252default:default2
1209.5552default:default2
0.0002default:defaultZ17-268


End Record