// MSX PICOVERSE PROJECT
// (c) 2026 Cristiano Goncalves
// The Retro Hacker
//
// loadrom.c - PIO-based ROM loader for MSX PICOVERSE project - v2.0
//
// This program loads ROM images using the MSX PICOVERSE project with the RP2040 PIO
// (Programmable I/O) hardware to handle MSX bus timing deterministically.
// The PIO state machines monitor /SLTSL and /RD//WR signals, assert /WAIT to freeze
// the Z80, and exchange address/data with the CPU through FIFOs. This frees the CPU
// from tight bit-banging loops and guarantees timing via the /WAIT mechanism.
//
// You need to concatenate the ROM image to the end of this program binary in order to load it.
// The program will then act as a simple ROM cartridge that responds to memory read requests from the MSX.
// 
// This work is licensed under a "Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International
// License". https://creativecommons.org/licenses/by-nc-sa/4.0/

#include <string.h>
#include "pico/stdlib.h"
#include "pico/multicore.h"
#include "hardware/clocks.h"
#include "hardware/dma.h"
#include "hardware/pio.h"
#include "hardware/sync.h"
#include "../../tool/src/nextor_sunrise.h"
#include "loadrom.h"
#include "sunrise_ide.h"
#define MUX_ADDR
#ifdef MUX_ADDR
#include "msx_bus2.pio.h"
#else
#include "msx_bus.pio.h"
#endif
#include "loop.h"
#include "tusb_config.h"
#include "tusb.h"
#ifdef MUX_ADDR
#include "sunrise_sd.h"
#endif
// -----------------------------------------------------------------------
// PIO bus context
// -----------------------------------------------------------------------
typedef struct {
    PIO pio_read;
    PIO pio_write;
    PIO pio_bus;
    uint sm_read;
    uint sm_write;
    uint sm_bus_writer;
    int offset_read;
    int offset_write;
    int offset_bus;
} msx_pio_bus_t;

static msx_pio_bus_t msx_bus;
static uint32_t rom_cached_size = 0;
static bool msx_bus_programs_loaded = false;

static msx_pio_bus_t msx_io_bus;
static bool msx_io_bus_programs_loaded = false;

// Current cache capacity in bytes. Normal mode uses full rom_sram size,
// mapper mode reduces this to 0 so mapper RAM can use full SRAM.
static uint32_t rom_cache_capacity = CACHE_SIZE;

// -----------------------------------------------------------------------
// ROM source preparation (cache to SRAM, flash fallback for large ROMs)
// -----------------------------------------------------------------------
// For ROMs that fit in the 192KB SRAM cache, the entire ROM is copied to
// SRAM and rom_base is redirected there.  For ROMs larger than the cache,
// the first 192KB is cached in SRAM and rom_base stays pointing to flash.
// read_rom_byte() transparently serves from SRAM for offsets within the
// cached region and falls back to flash XIP for the rest.
static inline void __not_in_flash_func(prepare_rom_source)(
    uint32_t offset,
    bool cache_enable,
    uint32_t preferred_size,
    const uint8_t **rom_base_out,
    uint32_t *available_length_out)
{
    const uint8_t *rom_base = rom + offset;
    uint32_t available_length = active_rom_size;

    if (preferred_size != 0u && (available_length == 0u || available_length > preferred_size))
    {
        available_length = preferred_size;
    }

    if (cache_enable && available_length > 0u)
    {
        uint32_t bytes_to_cache = (available_length > rom_cache_capacity)
                      ? rom_cache_capacity
                                  : available_length;

        gpio_init(PIN_WAIT);
        gpio_set_dir(PIN_WAIT, GPIO_OUT);
        gpio_put(PIN_WAIT, 0);

        // DMA bulk copy from flash XIP to SRAM.
        // Byte transfers are used because rom_base may not be 4-byte aligned
        // (ROM data starts at __flash_binary_end + 55-byte header).  With
        // DMA_SIZE_32 the RP2040 silently masks the two LSBs of the address,
        // reading from the wrong location and corrupting the cache.
        int dma_chan = dma_claim_unused_channel(true);
        dma_channel_config dma_cfg = dma_channel_get_default_config(dma_chan);
        channel_config_set_transfer_data_size(&dma_cfg, DMA_SIZE_8);
        channel_config_set_read_increment(&dma_cfg, true);
        channel_config_set_write_increment(&dma_cfg, true);
        dma_channel_configure(dma_chan, &dma_cfg,
            rom_sram,                        // write address (SRAM)
            rom_base,                        // read address (flash XIP)
            bytes_to_cache,                  // transfer count (bytes)
            true);                           // start immediately
        dma_channel_wait_for_finish_blocking(dma_chan);
        dma_channel_unclaim(dma_chan);
        gpio_set_dir(PIN_WAIT, GPIO_IN);

        rom_cached_size = bytes_to_cache;

        if (available_length <= rom_cache_capacity)
        {
            // Entire ROM fits in SRAM cache
            rom_base = rom_sram;
        }
        // else: ROM exceeds cache.  rom_base stays pointing to flash.
        // read_rom_byte() serves from SRAM for offsets < rom_cached_size,
        // and falls back to flash XIP for the rest.
    }
    else
    {
        rom_cached_size = 0;
    }

    *rom_base_out = rom_base;
    *available_length_out = available_length;
}

// -----------------------------------------------------------------------
// GPIO initialisation (address, data, control pins)
// -----------------------------------------------------------------------
static inline void setup_gpio(void)
{
    // Address pins A0-A15 as inputs
    for (uint pin = PIN_A0; pin <= PIN_A15; ++pin)
    {
        gpio_init(pin);
        gpio_set_dir(pin, GPIO_IN);
    }
#ifdef MUX_ADDR
    gpio_init(PIN_A_HIGH); gpio_set_dir(PIN_A_HIGH, GPIO_OUT);
#endif
    // Data pins D0-D7 (will be managed by PIO)
    for (uint pin = PIN_D0; pin <= PIN_D7; ++pin)
    {
        gpio_init(pin);
    }

    // Control signals as inputs
    gpio_init(PIN_RD);      gpio_set_dir(PIN_RD, GPIO_IN);
    gpio_init(PIN_WR);      gpio_set_dir(PIN_WR, GPIO_IN);
    gpio_init(PIN_IORQ);    gpio_set_dir(PIN_IORQ, GPIO_IN);
    gpio_init(PIN_SLTSL);   gpio_set_dir(PIN_SLTSL, GPIO_IN);
    gpio_init(PIN_BUSDIR);  gpio_set_dir(PIN_BUSDIR, GPIO_IN);
}

static inline void reset_pio(PIO pio, uint sm)
{
    pio_sm_set_enabled(pio, sm, false);
    pio_sm_clear_fifos(pio, sm);
    pio_sm_restart(pio, sm);
}

static inline void put_bus_blocking(uint32_t token)
{
    //pio_sm_put_blocking(msx_bus.pio_read, msx_bus.sm_read, token);
    pio_sm_put_blocking(msx_bus.pio_bus, msx_bus.sm_bus_writer, token);
}

// -----------------------------------------------------------------------
// PIO bus initialisation
// -----------------------------------------------------------------------
static void msx_pio_bus_init(void)
{
    msx_bus.pio_read  = pio0;
    msx_bus.pio_bus   = pio0;
    msx_bus.pio_write = pio1;
    msx_bus.sm_read       = 0;
    msx_bus.sm_bus_writer = 1;
    msx_bus.sm_write      = 0;

    if (!msx_bus_programs_loaded)
    {
        if ((msx_bus.offset_read  = pio_add_program(msx_bus.pio_read, &msx_read_responder_program))<0)
            panic("Failed to add program");
        if ((msx_bus.offset_bus  = pio_add_program(msx_bus.pio_bus, &msx_bus_writer_program))<0)
            panic("Failed to add program");
        if ((msx_bus.offset_write = pio_add_program(msx_bus.pio_write, &msx_write_captor_program))<0)
            panic("Failed to add program");
        msx_bus_programs_loaded = true;
    }

    reset_pio(msx_bus.pio_read, msx_bus.sm_read);
    reset_pio(msx_bus.pio_bus, msx_bus.sm_bus_writer);
    reset_pio(msx_bus.pio_write, msx_bus.sm_write);
    pio_sm_exec(msx_bus.pio_bus, msx_bus.sm_bus_writer, pio_encode_jmp(msx_bus.offset_bus));

#ifdef MUX_ADDR
    pio_gpio_init(msx_bus.pio_read, PIN_A_HIGH);
    pio_gpio_init(msx_bus.pio_write, PIN_A_HIGH2);
    gpio_pull_down(PIN_A_HIGH);
    gpio_pull_down(PIN_A_HIGH2);
    gpio_set_drive_strength(PIN_A_HIGH, GPIO_DRIVE_STRENGTH_8MA);
    gpio_set_drive_strength(PIN_A_HIGH2, GPIO_DRIVE_STRENGTH_8MA);
    pio_sm_set_consecutive_pindirs(msx_bus.pio_read, msx_bus.sm_read, PIN_A_HIGH, 1, true);
    pio_sm_set_consecutive_pindirs(msx_bus.pio_write, msx_bus.sm_write, PIN_A_HIGH2, 1, true);
 
    pio_sm_set_pins_with_mask(msx_bus.pio_read, msx_bus.sm_read, 0/* (1 << PIN_A_HIGH) */, (1 << PIN_A_HIGH));
    pio_sm_set_pins_with_mask(msx_bus.pio_write, msx_bus.sm_write, 0/* (1 << PIN_A_HIGH) */, (1 << PIN_A_HIGH2));
#endif
    // ----- Read responder SM (SM0) -----
    pio_sm_config cfg_read = msx_read_responder_program_get_default_config(msx_bus.offset_read);
#ifdef MUX_ADDR    
    sm_config_set_in_pins(&cfg_read, PIN_A8);
#else
    sm_config_set_in_pins(&cfg_read, PIN_A0);
#endif
    sm_config_set_in_shift(&cfg_read, false, false, 16);
    //sm_config_set_out_pins(&cfg_read, PIN_D0, 8);
    sm_config_set_out_shift(&cfg_read, true, false, 32);
#ifdef MUX_ADDR    
    sm_config_set_set_pins(&cfg_read, PIN_A_HIGH, 1);
#endif
    //sm_config_set_set_pins(&cfg_read, PIN_WAIT, 1);
    sm_config_set_jmp_pin(&cfg_read, PIN_RD);
    sm_config_set_clkdiv(&cfg_read, 1.0f);
    pio_sm_init(msx_bus.pio_read, msx_bus.sm_read, msx_bus.offset_read, &cfg_read);


    // ----- Bus writer SM -----
    pio_sm_config cfg_bus = msx_bus_writer_program_get_default_config(msx_bus.offset_bus);
    sm_config_set_in_shift(&cfg_bus, false, false, 16);
    sm_config_set_out_pins(&cfg_bus, PIN_D0, 8);
    sm_config_set_out_shift(&cfg_bus, true, false, 32);
    sm_config_set_sideset_pin_base(&cfg_bus, PIN_WAIT);

    //sm_config_set_jmp_pin(&cfg_bus, PIN_RD);
    sm_config_set_clkdiv(&cfg_bus, 1.0f);
    pio_sm_init(msx_bus.pio_bus, msx_bus.sm_bus_writer, msx_bus.offset_bus, &cfg_bus);

    // Now hand /WAIT to PIO1 — the output register already has it HIGH
    pio_gpio_init(msx_bus.pio_bus, PIN_WAIT);
    pio_gpio_init(msx_bus.pio_bus, PIN_BUSDIR);
    pio_sm_set_consecutive_pindirs(msx_bus.pio_bus, msx_bus.sm_bus_writer, PIN_WAIT, 2, true);

    // Set /WAIT pin HIGH in the PIO output register BEFORE switching mux.
    // This prevents a brief /WAIT=LOW glitch that would freeze the Z80.
    pio_sm_set_pins_with_mask(msx_bus.pio_bus, msx_bus.sm_bus_writer, 1u << PIN_WAIT, 1u << PIN_WAIT);


    // ----- Write captor SM (SM1) -----
    pio_sm_config cfg_write = msx_write_captor_program_get_default_config(msx_bus.offset_write);
#ifdef MUX_ADDR    
    sm_config_set_in_pins(&cfg_write, PIN_A8);
#else
    sm_config_set_in_pins(&cfg_write, PIN_A0);
#endif
    sm_config_set_in_shift(&cfg_write, false, false, 32);
    sm_config_set_out_shift(&cfg_write, true, false, 32);
    sm_config_set_fifo_join(&cfg_write, PIO_FIFO_JOIN_RX);
    sm_config_set_jmp_pin(&cfg_write, PIN_WR);
#ifdef MUX_ADDR    
    sm_config_set_set_pins(&cfg_write, PIN_A_HIGH2, 1);
#endif
    sm_config_set_clkdiv(&cfg_write, 1.0f);
    pio_sm_init(msx_bus.pio_write, msx_bus.sm_write, msx_bus.offset_write, &cfg_write);

    pio_sm_set_consecutive_pindirs(msx_bus.pio_bus, msx_bus.sm_bus_writer, PIN_WAIT, 1, true);

    for (uint pin = PIN_D0; pin <= PIN_D7; ++pin)
    {
        pio_gpio_init(msx_bus.pio_bus, pin);
    }
    //pio_sm_set_consecutive_pindirs(msx_bus.pio_read, msx_bus.sm_read, PIN_D0, 8, false);
    pio_sm_set_consecutive_pindirs(msx_bus.pio_bus, msx_bus.sm_bus_writer, PIN_D0, 8, false);
    //pio_sm_set_consecutive_pindirs(msx_bus.pio_write, msx_bus.sm_write, PIN_D0, 8, false);

    pio_sm_set_enabled(msx_bus.pio_read, msx_bus.sm_read, true);
    pio_sm_set_enabled(msx_bus.pio_bus, msx_bus.sm_bus_writer, true);
    pio_sm_set_enabled(msx_bus.pio_write, msx_bus.sm_write, true);
}

// -----------------------------------------------------------------------
// PIO I/O bus initialisation (for memory mapper port access on PIO1)
// -----------------------------------------------------------------------
static void msx_pio_io_bus_init(void)
{
    msx_io_bus.pio_read  = pio0;
    msx_io_bus.pio_write = pio1;
    msx_io_bus.sm_read  = 2;
    msx_io_bus.sm_write = 1;

    if (!msx_io_bus_programs_loaded)
    {
        if ((msx_io_bus.offset_read = pio_add_program(msx_io_bus.pio_read, &msx_io_read_responder_program))<0)
            panic("Failed to add program");
        if ((msx_io_bus.offset_write = pio_add_program(msx_io_bus.pio_write, &msx_io_write_captor_program))<0)
            panic("Failed to add program");
        msx_io_bus_programs_loaded = true;
    }

    reset_pio(msx_io_bus.pio_read, msx_io_bus.sm_read);
    reset_pio(msx_io_bus.pio_write, msx_io_bus.sm_write);

#ifdef MUX_ADDR
    pio_gpio_init(msx_io_bus.pio_read, PIN_A_HIGH);
    pio_gpio_init(msx_io_bus.pio_write, PIN_A_HIGH2);
    gpio_pull_down(PIN_A_HIGH);
    gpio_pull_down(PIN_A_HIGH2);
    gpio_set_drive_strength(PIN_A_HIGH, GPIO_DRIVE_STRENGTH_8MA);
    gpio_set_drive_strength(PIN_A_HIGH2, GPIO_DRIVE_STRENGTH_8MA);
    pio_sm_set_consecutive_pindirs(msx_io_bus.pio_read, msx_io_bus.sm_read, PIN_A_HIGH, 1, true);
    pio_sm_set_consecutive_pindirs(msx_io_bus.pio_write, msx_io_bus.sm_write, PIN_A_HIGH2, 1, true);
 
    pio_sm_set_pins_with_mask(msx_io_bus.pio_read, msx_io_bus.sm_read, 0/* (1 << PIN_A_HIGH) */, (1 << PIN_A_HIGH));
    pio_sm_set_pins_with_mask(msx_io_bus.pio_write, msx_io_bus.sm_write, 0/* (1 << PIN_A_HIGH) */, (1 << PIN_A_HIGH2));
#endif
    pio_sm_config cfg_io_read = msx_io_read_responder_program_get_default_config(msx_io_bus.offset_read);
#ifdef MUX_ADDR    
    sm_config_set_in_pins(&cfg_io_read, PIN_A8);
#else
    sm_config_set_in_pins(&cfg_io_read, PIN_A0);
#endif
    sm_config_set_in_shift(&cfg_io_read, false, false, 32);
    sm_config_set_out_shift(&cfg_io_read, true, false, 32);
    sm_config_set_jmp_pin(&cfg_io_read, PIN_RD);
    sm_config_set_clkdiv(&cfg_io_read, 1.0f);
#ifdef MUX_ADDR
    pio_sm_set_pins_with_mask(msx_io_bus.pio_read, msx_io_bus.sm_read, 0, (1 << PIN_A_HIGH));
#endif
    pio_sm_init(msx_io_bus.pio_read, msx_io_bus.sm_read, msx_io_bus.offset_read, &cfg_io_read);

    pio_sm_config cfg_io_write = msx_io_write_captor_program_get_default_config(msx_io_bus.offset_write);
#ifdef MUX_ADDR    
    sm_config_set_in_pins(&cfg_io_write, PIN_A8);
#else
    sm_config_set_in_pins(&cfg_io_write, PIN_A0);
#endif
    sm_config_set_in_shift(&cfg_io_write, false, false, 32);
    sm_config_set_out_shift(&cfg_io_write, true, false, 32);
    sm_config_set_fifo_join(&cfg_io_write, PIO_FIFO_JOIN_RX);
    sm_config_set_jmp_pin(&cfg_io_write, PIN_WR);
#ifdef MUX_ADDR    
    sm_config_set_set_pins(&cfg_io_write, PIN_A_HIGH2, 1);
#endif
    sm_config_set_clkdiv(&cfg_io_write, 1.0f);
    pio_sm_init(msx_io_bus.pio_write, msx_io_bus.sm_write, msx_io_bus.offset_write, &cfg_io_write);

    pio_sm_set_consecutive_pindirs(msx_io_bus.pio_read, msx_io_bus.sm_read, PIN_D0, 8, false);
    pio_sm_set_consecutive_pindirs(msx_io_bus.pio_write, msx_io_bus.sm_write, PIN_D0, 8, false);
#if 1
    //pio_gpio_init(msx_io_bus.pio_read, PIN_WAIT);
    //pio_gpio_init(msx_io_bus.pio_read, PIN_BUSDIR);
    //pio_sm_set_consecutive_pindirs(msx_io_bus.pio_read, msx_io_bus.sm_read, PIN_WAIT, 2, true);
#endif

    pio_sm_set_enabled(msx_io_bus.pio_read, msx_io_bus.sm_read, true);
    pio_sm_set_enabled(msx_io_bus.pio_write, msx_io_bus.sm_write, true);
}

// -----------------------------------------------------------------------
// Token helpers
// -----------------------------------------------------------------------

// Read a byte from the ROM, using SRAM cache when possible, flash otherwise.
static inline uint8_t __not_in_flash_func(read_rom_byte)(const uint8_t *rom_base, uint32_t rel)
{
    return (rel < rom_cached_size) ? rom_sram[rel] : rom_base[rel];
}

// Build a 16-bit token to send back to the read SM via TX FIFO.
//   bits[7:0]  = data byte
//   bits[15:8] = pindirs mask (0xFF = drive bus, 0x00 = tri-state)
static inline uint16_t __not_in_flash_func(pio_build_token)(bool drive, uint8_t data)
{
    uint8_t dir_mask = drive ? 0xFFu : 0x00u;
    return (uint16_t)data | ((uint16_t)dir_mask << 8);
}

// Try to consume a write event from the write captor FIFO.
// Returns false if FIFO is empty.
static __noinline bool __not_in_flash_func(pio_try_get_write)(uint16_t *addr_out, uint8_t *data_out)
{
    if (pio_sm_is_rx_fifo_empty(msx_bus.pio_write, msx_bus.sm_write))
        return false;

    uint32_t sample = pio_sm_get(msx_bus.pio_write, msx_bus.sm_write);
    *addr_out = (uint16_t)(sample & 0xFFFFu);
    *data_out = (uint8_t)((sample >> 16) & 0xFFu);
    return true;
}

// Drain all pending write events, invoking a handler for each.
static inline void __not_in_flash_func(pio_drain_writes)(void (*handler)(uint16_t addr, uint8_t data, void *ctx), void *ctx)
{
    uint16_t addr;
    uint8_t data;
    while (pio_try_get_write(&addr, &data))
    {
        handler(addr, data, ctx);
    }
}

// Try to consume an I/O write event from the I/O write captor FIFO (PIO1).
// Returns false if FIFO is empty.
static inline bool __not_in_flash_func(pio_try_get_io_write)(uint16_t *addr_out, uint8_t *data_out)
{
    if (pio_sm_is_rx_fifo_empty(msx_io_bus.pio_write, msx_io_bus.sm_write))
        return false;

    uint32_t sample = pio_sm_get(msx_io_bus.pio_write, msx_io_bus.sm_write);
#ifdef MUX_ADDR
    *addr_out = (uint16_t)(sample & 0xFFu);
    *data_out = (uint8_t)((sample >> 8) & 0xFFu);
#else
    *addr_out = (uint16_t)(sample & 0xFFFFu);
    *data_out = (uint8_t)((sample >> 16) & 0xFFu);
#endif
    return true;
}

// Map an 8-bit mapper register value to a valid mapper page index.
// 192KB mapper RAM provides 12 pages of 16KB each.
static inline uint8_t __not_in_flash_func(mapper_page_from_reg)(uint8_t reg)
{
    return (uint8_t)(reg % MAPPER_PAGES);
}

// Try to consume an I/O read event from the I/O read responder FIFO (PIO1).
// Returns false if FIFO is empty.
static inline bool __not_in_flash_func(pio_try_get_io_read)(uint16_t *addr_out)
{
    if (pio_sm_is_rx_fifo_empty(msx_io_bus.pio_read, msx_io_bus.sm_read))
        return false;

    *addr_out = (uint16_t)pio_sm_get(msx_io_bus.pio_read, msx_io_bus.sm_read);
    return true;
}

// Drain all pending I/O write events, invoking a handler for each.
static inline void __not_in_flash_func(pio_drain_io_writes)(void (*handler)(uint16_t addr, uint8_t data, void *ctx), void *ctx)
{
    uint16_t addr;
    uint8_t data;
    while (pio_try_get_io_write(&addr, &data))
    {
        handler(addr, data, ctx);
    }
}

// -----------------------------------------------------------------------
// Bank switching write handlers (used by mapper ROM types)
// -----------------------------------------------------------------------

// Context structures passed to write handlers
typedef struct {
    uint8_t *bank_regs;
} bank8_ctx_t;

typedef struct {
    uint16_t *bank_regs;
} bank16_ctx_t;

// Konami SCC write handler
static inline void __not_in_flash_func(handle_konamiscc_write)(uint16_t addr, uint8_t data, void *ctx)
{
    uint8_t *regs = ((bank8_ctx_t *)ctx)->bank_regs;
    if      (addr >= 0x5000u && addr <= 0x57FFu) regs[0] = data;
    else if (addr >= 0x7000u && addr <= 0x77FFu) regs[1] = data;
    else if (addr >= 0x9000u && addr <= 0x97FFu) regs[2] = data;
    else if (addr >= 0xB000u && addr <= 0xB7FFu) regs[3] = data;
}

// Konami (no SCC) write handler
static inline void __not_in_flash_func(handle_konami_write)(uint16_t addr, uint8_t data, void *ctx)
{
    uint8_t *regs = ((bank8_ctx_t *)ctx)->bank_regs;
    if      (addr >= 0x6000u && addr <= 0x67FFu) regs[1] = data;
    else if (addr >= 0x8000u && addr <= 0x87FFu) regs[2] = data;
    else if (addr >= 0xA000u && addr <= 0xA7FFu) regs[3] = data;
}

// ASCII8 write handler
static inline void __not_in_flash_func(handle_ascii8_write)(uint16_t addr, uint8_t data, void *ctx)
{
    uint8_t *regs = ((bank8_ctx_t *)ctx)->bank_regs;
    if      (addr >= 0x6000u && addr <= 0x67FFu) regs[0] = data;
    else if (addr >= 0x6800u && addr <= 0x6FFFu) regs[1] = data;
    else if (addr >= 0x7000u && addr <= 0x77FFu) regs[2] = data;
    else if (addr >= 0x7800u && addr <= 0x7FFFu) regs[3] = data;
}

// ASCII16 write handler
static inline void __not_in_flash_func(handle_ascii16_write)(uint16_t addr, uint8_t data, void *ctx)
{
    uint8_t *regs = ((bank8_ctx_t *)ctx)->bank_regs;
    if      (addr >= 0x6000u && addr <= 0x67FFu) regs[0] = data;
    else if (addr >= 0x7000u && addr <= 0x77FFu) regs[1] = data;
}

// ASCII16-X write handler
// Two 12-bit bank registers with mirrored write windows:
//   Page 1 register: 2000/6000/A000/E000 - 2FFF/6FFF/AFFF/EFFF
//   Page 2 register: 3000/7000/B000/F000 - 3FFF/7FFF/BFFF/FFFF
// Bank number format: bits 0-7 from data bus, bits 8-11 from A8-A11.
static inline void __not_in_flash_func(handle_ascii16x_write)(uint16_t addr, uint8_t data, void *ctx)
{
    uint16_t *regs = ((bank16_ctx_t *)ctx)->bank_regs;
    uint8_t high_nibble = (uint8_t)((addr >> 8) & 0x0Fu);
    uint16_t bank = ((uint16_t)high_nibble << 8) | data;

    switch (addr & 0xF000u)
    {
        case 0x2000u:
        case 0x6000u:
        case 0xA000u:
        case 0xE000u:
            regs[0] = bank;
            break;

        case 0x3000u:
        case 0x7000u:
        case 0xB000u:
        case 0xF000u:
            regs[1] = bank;
            break;
    }
}

// NEO8 write handler (16-bit bank registers, 12-bit segment)
static inline void __not_in_flash_func(handle_neo8_write)(uint16_t addr, uint8_t data, void *ctx)
{
    uint16_t *regs = ((bank16_ctx_t *)ctx)->bank_regs;
    uint16_t base_addr = addr & 0xF800u;
    uint8_t bank_index = 6;

    switch (base_addr)
    {
        case 0x5000: case 0x1000: case 0x9000: case 0xD000: bank_index = 0; break;
        case 0x5800: case 0x1800: case 0x9800: case 0xD800: bank_index = 1; break;
        case 0x6000: case 0x2000: case 0xA000: case 0xE000: bank_index = 2; break;
        case 0x6800: case 0x2800: case 0xA800: case 0xE800: bank_index = 3; break;
        case 0x7000: case 0x3000: case 0xB000: case 0xF000: bank_index = 4; break;
        case 0x7800: case 0x3800: case 0xB800: case 0xF800: bank_index = 5; break;
    }

    if (bank_index < 6u)
    {
        if (addr & 0x01u)
            regs[bank_index] = (regs[bank_index] & 0x00FFu) | ((uint16_t)data << 8);
        else
            regs[bank_index] = (regs[bank_index] & 0xFF00u) | data;
        regs[bank_index] &= 0x0FFFu;
    }
}

// NEO16 write handler (16-bit bank registers, 12-bit segment)
static inline void __not_in_flash_func(handle_neo16_write)(uint16_t addr, uint8_t data, void *ctx)
{
    uint16_t *regs = ((bank16_ctx_t *)ctx)->bank_regs;
    uint16_t base_addr = addr & 0xF800u;
    uint8_t bank_index = 3;

    switch (base_addr)
    {
        case 0x5000: case 0x1000: case 0x9000: case 0xD000: bank_index = 0; break;
        case 0x6000: case 0x2000: case 0xA000: case 0xE000: bank_index = 1; break;
        case 0x7000: case 0x3000: case 0xB000: case 0xF000: bank_index = 2; break;
    }

    if (bank_index < 3u)
    {
        if (addr & 0x01u)
            regs[bank_index] = (regs[bank_index] & 0x00FFu) | ((uint16_t)data << 8);
        else
            regs[bank_index] = (regs[bank_index] & 0xFF00u) | data;
        regs[bank_index] &= 0x0FFFu;
    }
}



// -----------------------------------------------------------------------
// Generic banked ROM loop (8KB banks, 8-bit bank registers)
// -----------------------------------------------------------------------
// Services both read and write events from the PIO state machines.
// On each iteration:
//   1. Drain pending write events from the write captor FIFO
//   2. Get the next read address from the read responder FIFO (blocking)
//   3. Drain any writes that arrived during the wait
//   4. Look up data using bank registers and respond
static void __no_inline_not_in_flash_func(banked8_loop)(
    const uint8_t *rom_base,
    uint32_t available_length,
    uint8_t *bank_regs,
    void (*write_handler)(uint16_t, uint8_t, void *))
{
    bank8_ctx_t ctx = { .bank_regs = bank_regs };

    while (true)
    {
        pio_drain_writes(write_handler, &ctx);

        uint16_t addr = (uint16_t)pio_sm_get_blocking(msx_bus.pio_read, msx_bus.sm_read);

        pio_drain_writes(write_handler, &ctx);

        bool in_window = (addr >= 0x4000u) && (addr <= 0xBFFFu);
        uint8_t data = 0xFFu;

        if (in_window)
        {
            uint32_t rel = ((uint32_t)bank_regs[(addr - 0x4000u) >> 13] * 0x2000u) + (addr & 0x1FFFu);
            if (available_length == 0u || rel < available_length)
                data = read_rom_byte(rom_base, rel);
        }

        put_bus_blocking(pio_build_token(in_window, data));
    }
}


// -----------------------------------------------------------------------
// loadrom_planar32 - Planar 16/32KB ROM (no mapper)
// -----------------------------------------------------------------------
// 32KB ROMs occupy 0x4000-0xBFFF. 16KB ROMs occupy 0x4000-0x7FFF.
// No bank switching; pure address-to-data lookup.
void __no_inline_not_in_flash_func(loadrom_planar32)(uint32_t offset, bool cache_enable)
{
    const uint8_t *rom_base;
    uint32_t available_length;
    prepare_rom_source(offset, cache_enable, 32768u, &rom_base, &available_length);

    msx_pio_bus_init();

    while (true)
    {
        uint16_t addr = (uint16_t)pio_sm_get_blocking(msx_bus.pio_read, msx_bus.sm_read);

        bool in_window = (addr >= 0x4000u) && (addr <= 0xBFFFu);
        uint8_t data = in_window ? rom_base[addr - 0x4000u] : 0xFFu;

        put_bus_blocking(pio_build_token(in_window, data));
    }
}

// -----------------------------------------------------------------------
// loadrom_planar48 - 48KB Planar ROM (no mapper)
// -----------------------------------------------------------------------
// Three pages: 0x0000-0x3FFF, 0x4000-0x7FFF, 0x8000-0xBFFF
void __no_inline_not_in_flash_func(loadrom_planar48)(uint32_t offset, bool cache_enable)
{
    const uint8_t *rom_base;
    uint32_t available_length;
    prepare_rom_source(offset, cache_enable, 49152u, &rom_base, &available_length);

    msx_pio_bus_init();

    while (true)
    {
        uint16_t addr = (uint16_t)pio_sm_get_blocking(msx_bus.pio_read, msx_bus.sm_read);

        bool in_window = (addr <= 0xBFFFu);
        uint8_t data = in_window ? rom_base[addr] : 0xFFu;

        put_bus_blocking(pio_build_token(in_window, data));
    }
}

// -----------------------------------------------------------------------
// loadrom_planar64 - 64KB Planar ROM (no mapper)
// -----------------------------------------------------------------------
// Four 16KB pages covering the full 64KB address space.
void __no_inline_not_in_flash_func(loadrom_planar64)(uint32_t offset, bool cache_enable)
{
    const uint8_t *rom_base;
    uint32_t available_length;
    prepare_rom_source(offset, cache_enable, 65536u, &rom_base, &available_length);

    msx_pio_bus_init();

    while (true)
    {
        uint16_t addr = (uint16_t)pio_sm_get_blocking(msx_bus.pio_read, msx_bus.sm_read);

        bool in_window = true;
        uint8_t data = 0xFFu;

        if (available_length == 0u || (uint32_t)addr < available_length)
            data = read_rom_byte(rom_base, (uint32_t)addr);

        put_bus_blocking(pio_build_token(in_window, data));
    }
}

// -----------------------------------------------------------------------
// loadrom_konamiscc - Konami SCC mapper
// -----------------------------------------------------------------------
// 8KB banks: 4000-5FFF, 6000-7FFF, 8000-9FFF, A000-BFFF
// Switch: 5000-57FF→bank0, 7000-77FF→bank1, 9000-97FF→bank2, B000-B7FF→bank3
void __no_inline_not_in_flash_func(loadrom_konamiscc)(uint32_t offset, bool cache_enable)
{
    uint8_t bank_registers[4] = {0, 1, 2, 3};
    const uint8_t *rom_base;
    uint32_t available_length;
    prepare_rom_source(offset, cache_enable, 0u, &rom_base, &available_length);

    msx_pio_bus_init();
    banked8_loop(rom_base, available_length, bank_registers, handle_konamiscc_write);
}

// -----------------------------------------------------------------------
// Manbow2 mapper — Konami SCC banking + AMD AM29F040B flash emulation
// -----------------------------------------------------------------------
// The Manbow2 cartridge uses standard Konami SCC bank switching (4×8KB
// windows at 0x4000-0xBFFF) backed by an AMD AM29F040B 512KB flash chip.
// The last 64KB sector (0x70000-0x7FFFF) is writable and used for save
// data.  All writes in the 0x4000-0xBFFF window pass through both the
// bank-switch decoder and the flash command state machine.
//
// Flash protocol (simplified — only the commands the game actually uses):
//   Program byte:  AA→[x555] 55→[x2AA] A0→[x555] data→[target]
//   Sector erase:  AA→[x555] 55→[x2AA] 80→[x555] AA→[x555] 55→[x2AA] 30→[sector]
//   Auto-select:   AA→[x555] 55→[x2AA] 90→[x555]
//   Reset:         F0→[any]
//
// Save data is backed by SRAM (volatile — lost on power off).  The last
// 64KB of the 192KB SRAM pool is reserved for the writable sector, leaving
// 128KB for the normal ROM cache.

// Flash state machine states
enum manbow2_flash_state {
    MBW2_READ = 0,    // Normal read mode
    MBW2_CMD1,        // Received AA at x555, waiting for 55 at x2AA
    MBW2_CMD2,        // Received 55 at x2AA, waiting for command byte at x555
    MBW2_AUTOSELECT,  // Auto-select / ID mode
    MBW2_PROGRAM,     // Waiting for single data byte to program
    MBW2_ERASE_CMD1,  // Received 80, waiting for AA at x555
    MBW2_ERASE_CMD2,  // Received AA, waiting for 55 at x2AA
    MBW2_ERASE_CMD3   // Received 55, waiting for 30 + sector address
};

// Context for the Manbow2 mapper write handler and main loop
typedef struct {
    uint8_t bank_regs[4];         // Bank registers (Konami SCC style)
    enum manbow2_flash_state state;
    uint8_t *writable_sram;       // Pointer to 64KB SRAM backing the writable sector
    uint32_t writable_offset;     // First flash byte offset of writable sector (0x70000)
    uint32_t writable_size;       // Size of writable sector (0x10000 = 64KB)
    uint32_t rom_size_mask;       // ROM size - 1 (for bank wrapping)
} manbow2_ctx_t;

// Manbow2 write handler — processes both bank switching and flash commands.
// Every write in 0x4000-0xBFFF is routed here.
static inline void __not_in_flash_func(handle_manbow2_write)(uint16_t addr, uint8_t data, void *ctx)
{
    manbow2_ctx_t *mb = (manbow2_ctx_t *)ctx;

    if (addr < 0x4000u || addr > 0xBFFFu)
        return;

    uint8_t page = (uint8_t)((addr - 0x4000u) >> 13);

    // --- Flash command state machine ---
    // Compute the absolute flash address BEFORE updating the bank register.
    // This matches openMSX: flash.write(addr, value) uses the OLD bank,
    // then setRom(page, value) updates it afterward.
    uint32_t flash_addr = (uint32_t)mb->bank_regs[page] * 0x2000u + (addr & 0x1FFFu);

    // --- Bank switching (Konami SCC style) ---
    // Writes where (addr & 0x1800) == 0x1000 within each 8KB page select banks.
    // Updated AFTER flash_addr is computed (matches real hardware ordering).
    if ((addr & 0x1800u) == 0x1000u)
    {
        mb->bank_regs[page] = data & 0x3Fu;  // mask to 64 blocks (512KB / 8KB)
    }

    // Reset command (F0) from any state
    if (data == 0xF0u)
    {
        mb->state = MBW2_READ;
        return;
    }

    switch (mb->state)
    {
        case MBW2_READ:
            if ((flash_addr & 0x7FFu) == 0x555u && data == 0xAAu)
                mb->state = MBW2_CMD1;
            break;

        case MBW2_CMD1:
            if ((flash_addr & 0x7FFu) == 0x2AAu && data == 0x55u)
                mb->state = MBW2_CMD2;
            else
                mb->state = MBW2_READ;
            break;

        case MBW2_CMD2:
            if (data == 0xA0u)
                mb->state = MBW2_PROGRAM;
            else if (data == 0x90u)
                mb->state = MBW2_AUTOSELECT;
            else if (data == 0x80u)
                mb->state = MBW2_ERASE_CMD1;
            else
                mb->state = MBW2_READ;
            break;

        case MBW2_PROGRAM:
        {
            // Program a single byte: flash can only clear bits (AND with existing data).
            // Only the writable sector accepts programming.
            if (flash_addr >= mb->writable_offset &&
                flash_addr < mb->writable_offset + mb->writable_size)
            {
                uint32_t sram_off = flash_addr - mb->writable_offset;
                mb->writable_sram[sram_off] &= data;  // Flash program = AND
            }
            mb->state = MBW2_READ;
            break;
        }

        case MBW2_ERASE_CMD1:
            if ((flash_addr & 0x7FFu) == 0x555u && data == 0xAAu)
                mb->state = MBW2_ERASE_CMD2;
            else
                mb->state = MBW2_READ;
            break;

        case MBW2_ERASE_CMD2:
            if ((flash_addr & 0x7FFu) == 0x2AAu && data == 0x55u)
                mb->state = MBW2_ERASE_CMD3;
            else
                mb->state = MBW2_READ;
            break;

        case MBW2_ERASE_CMD3:
            if (data == 0x30u)
            {
                // Erase the sector containing flash_addr, if writable.
                if (flash_addr >= mb->writable_offset &&
                    flash_addr < mb->writable_offset + mb->writable_size)
                {
                    memset(mb->writable_sram, 0xFF, mb->writable_size);
                }
            }
            mb->state = MBW2_READ;
            break;

        case MBW2_AUTOSELECT:
            // Only F0 (handled above) exits auto-select mode.
            // Any other write is ignored while in this state.
            break;
    }
}

// -----------------------------------------------------------------------
// loadrom_manbow2 - Manbow2 (Konami SCC + AMD flash) mapper
// -----------------------------------------------------------------------
// 8KB banks: 4000-5FFF, 6000-7FFF, 8000-9FFF, A000-BFFF
// Same bank select addresses as Konami SCC.
// Flash sector 7 (last 64KB of 512KB ROM) is writable via SRAM.
void __no_inline_not_in_flash_func(loadrom_manbow2)(uint32_t offset, bool cache_enable)
{
    const uint8_t *rom_base;
    uint32_t available_length;

    // Reserve the last 64KB of the 192KB SRAM pool for the writable flash sector.
    // This leaves 128KB for the ROM cache (sufficient for the first portion
    // of the 512KB ROM; the remainder is served from flash XIP).
    static const uint32_t WRITABLE_SECTOR_SIZE  = 0x10000u;  // 64KB
    static const uint32_t WRITABLE_SECTOR_OFFSET = 0x70000u; // Last sector of 512KB
    uint32_t reduced_cache = CACHE_SIZE - WRITABLE_SECTOR_SIZE;

    // Temporarily reduce cache capacity so prepare_rom_source only uses 128KB
    rom_cache_capacity = reduced_cache;
    prepare_rom_source(offset, cache_enable, 0u, &rom_base, &available_length);

    // Set up the writable SRAM area (last 64KB of sram_pool)
    uint8_t *writable_sram = &rom_sram[reduced_cache];

    // Initialise writable sector with ROM content (the original save data area).
    // If the ROM is large enough to contain sector 7, copy it; otherwise fill 0xFF.
    if (available_length >= WRITABLE_SECTOR_OFFSET + WRITABLE_SECTOR_SIZE)
    {
        // rom_base may point to flash XIP (ROM > cache).  For the writable
        // sector we must always read from flash, not the SRAM cache, because
        // the cache only covers the first 128KB.
        const uint8_t *flash_rom = rom + offset;
        memcpy(writable_sram, flash_rom + WRITABLE_SECTOR_OFFSET, WRITABLE_SECTOR_SIZE);
    }
    else if (available_length > WRITABLE_SECTOR_OFFSET)
    {
        const uint8_t *flash_rom = rom + offset;
        uint32_t partial = available_length - WRITABLE_SECTOR_OFFSET;
        memcpy(writable_sram, flash_rom + WRITABLE_SECTOR_OFFSET, partial);
        memset(writable_sram + partial, 0xFF, WRITABLE_SECTOR_SIZE - partial);
    }
    else
    {
        memset(writable_sram, 0xFF, WRITABLE_SECTOR_SIZE);
    }

    // Initialize Manbow2 context
    manbow2_ctx_t mb = {
        .bank_regs = {0, 1, 2, 3},
        .state = MBW2_READ,
        .writable_sram = writable_sram,
        .writable_offset = WRITABLE_SECTOR_OFFSET,
        .writable_size = WRITABLE_SECTOR_SIZE,
        .rom_size_mask = 0
    };

    msx_pio_bus_init();

    // Main loop: service PIO read/write events.
    // Unlike the generic banked8_loop, this loop continuously drains the
    // write FIFO even while waiting for reads.  Manbow2 generates heavy
    // write traffic (flash data written through 0x5000-0x57FF etc.) that
    // can overflow the 8-entry PIO FIFO if writes are only drained around
    // read events.  Lost bank-switch writes cause the Z80 to read from
    // the wrong bank, crashing the game.  Same pattern as loadrom_sunrise.
    while (true)
    {
        uint16_t addr;

        // Poll: drain write FIFO continuously while waiting for a read
        while (true)
        {
            uint16_t waddr;
            uint8_t wdata;
            while (pio_try_get_write(&waddr, &wdata))
            {
                handle_manbow2_write(waddr, wdata, &mb);
            }
            if (!pio_sm_is_rx_fifo_empty(msx_bus.pio_read, msx_bus.sm_read))
            {
                addr = (uint16_t)pio_sm_get(msx_bus.pio_read, msx_bus.sm_read);
                break;
            }
        }

        // Drain any writes that arrived alongside the read
        {
            uint16_t waddr;
            uint8_t wdata;
            while (pio_try_get_write(&waddr, &wdata))
            {
                handle_manbow2_write(waddr, wdata, &mb);
            }
        }

        bool in_window = (addr >= 0x4000u) && (addr <= 0xBFFFu);
        uint8_t data = 0xFFu;

        if (in_window)
        {
            uint8_t page = (uint8_t)((addr - 0x4000u) >> 13);
            uint32_t rel = (uint32_t)mb.bank_regs[page] * 0x2000u + (addr & 0x1FFFu);

            if (mb.state == MBW2_AUTOSELECT)
            {
                // AMD auto-select: manufacturer ID at offset 0, device ID at offset 1
                // Sector protection at offset 2, extra code at offset 3
                uint32_t id_addr = rel & 0x03u;
                if (id_addr == 0x00u)
                    data = 0x01u;  // AMD manufacturer ID
                else if (id_addr == 0x01u)
                    data = 0xA4u;  // AM29F040B device ID
                else if (id_addr == 0x02u)
                {
                    // Sector write-protect status: 0 = writable, 1 = protected
                    // Only sector 7 (0x70000-0x7FFFF) is writable
                    data = (rel >= mb.writable_offset && rel < mb.writable_offset + mb.writable_size)
                           ? 0x00u : 0x01u;
                }
                else
                    data = 0x00u;
            }
            else
            {
                // Normal read: check writable sector first, then ROM
                if (rel >= mb.writable_offset &&
                    rel < mb.writable_offset + mb.writable_size)
                {
                    data = writable_sram[rel - mb.writable_offset];
                }
                else if (available_length == 0u || rel < available_length)
                {
                    data = read_rom_byte(rom_base, rel);
                }
            }
        }

        put_bus_blocking(pio_build_token(in_window, data));
    }
}

// -----------------------------------------------------------------------
// loadrom_konami - Konami (without SCC) mapper
// -----------------------------------------------------------------------
// 8KB banks: 4000-5FFF, 6000-7FFF, 8000-9FFF, A000-BFFF
// Switch: bank0 fixed, 6000-67FF→bank1, 8000-87FF→bank2, A000-A7FF→bank3
void __no_inline_not_in_flash_func(loadrom_konami)(uint32_t offset, bool cache_enable)
{
    uint8_t bank_registers[4] = {0, 1, 2, 3};
    const uint8_t *rom_base;
    uint32_t available_length;
    prepare_rom_source(offset, cache_enable, 0u, &rom_base, &available_length);

    msx_pio_bus_init();
    banked8_loop(rom_base, available_length, bank_registers, handle_konami_write);
}

// -----------------------------------------------------------------------
// Sunrise IDE write handler (cReg mapper at 0x4104 + IDE registers)
// -----------------------------------------------------------------------
typedef struct {
    sunrise_ide_t *ide;
} sunrise_ctx_t;

static inline void __not_in_flash_func(handle_sunrise_write)(uint16_t addr, uint8_t data, void *ctx)
{
    sunrise_ctx_t *sctx = (sunrise_ctx_t *)ctx;

    // IDE register / control writes (0x4104, 0x7C00-0x7DFF, 0x7E00-0x7EFF)
    if (addr >= 0x4000u && addr <= 0x7FFFu)
    {
        sunrise_ide_handle_write(sctx->ide, addr, data);
    }
}

// -----------------------------------------------------------------------
// loadrom_sunrise - Sunrise IDE Nextor ROM with emulated IDE interface
// -----------------------------------------------------------------------
// Uses the Sunrise IDE mapper: a single 16KB ROM window at 0x4000-0x7FFF
// with page selection via the control register at 0x4104 (bits 7:5 = page).
// No ROM at 0x8000-0xBFFF — the MSX provides its own RAM there.
// IDE register overlay when bit 0 of the control register is set:
//   - 0x7C00-0x7DFF = 16-bit data register (low/high byte latch)
//   - 0x7E00-0x7EFF = ATA task-file registers (mirrored every 16 bytes)
//   - 0x7F00-0x7FFF = ROM data (excluded from IDE space)
// ATA commands are translated to USB MSC operations on Core 1.
void __no_inline_not_in_flash_func(loadrom_sunrise)(uint32_t offset, bool cache_enable)
{
    const uint8_t *rom_base;
    uint32_t available_length;
    prepare_rom_source(offset, cache_enable, 0u, &rom_base, &available_length);

    // Initialise Sunrise IDE state
    static sunrise_ide_t ide;
    sunrise_ide_init(&ide);

    // Share IDE context with Core 1 and launch USB host task
    sunrise_usb_set_ide_ctx(&ide);
    multicore_launch_core1(sunrise_usb_task);

    // Initialise PIO bus engine
    msx_pio_bus_init();

    sunrise_ctx_t ctx = { .ide = &ide };

    // Main loop: service PIO read/write events
    //
    // Unlike other mapper loops, the Sunrise IDE requires continuous write
    // draining.  Each ATA command involves a burst of 8-9 writes (bank
    // switch + IDE_ON + 6 task-file registers + command) with no
    // intervening reads.  The PIO write SM FIFO is 8 entries deep
    // (joined).  If we block on the read FIFO without draining writes,
    // the FIFO can overflow and the SM stalls, silently dropping writes.
    // A lost command or LBA register write causes data corruption.
    //
    // The fix: poll both FIFOs in a tight loop so writes are drained
    // continuously — even while waiting for the next read event.
    while (true)
    {
        uint16_t addr;

        // Poll: drain write FIFO while waiting for a read event
        while (true)
        {
            pio_drain_writes(handle_sunrise_write, &ctx);
            if (!pio_sm_is_rx_fifo_empty(msx_bus.pio_read, msx_bus.sm_read))
            {
                addr = (uint16_t)pio_sm_get(msx_bus.pio_read, msx_bus.sm_read);
                break;
            }
        }

        // Drain any writes that arrived alongside the read
        pio_drain_writes(handle_sunrise_write, &ctx);

        // Sunrise IDE ROM is only at 0x4000-0x7FFF (one 16KB window)
        bool in_window = (addr >= 0x4000u) && (addr <= 0x7FFFu);
        uint8_t data = 0xFFu;

        if (in_window)
        {
            // Check if IDE intercepts this read (0x7C00-0x7EFF when enabled)
            uint8_t ide_data;
            if (sunrise_ide_handle_read(&ide, addr, &ide_data))
            {
                data = ide_data;
            }
            else
            {
                // Sunrise mapper: page selected by ide.segment (cReg bits 7:5)
                uint8_t seg = ide.segment;
                uint32_t rel = ((uint32_t)seg << 14) + (addr & 0x3FFFu);
                if (available_length == 0u || rel < available_length)
                    data = read_rom_byte(rom_base, rel);
            }
        }

        put_bus_blocking(pio_build_token(in_window, data));
    }
}

// -----------------------------------------------------------------------
// loadrom_ascii8 - ASCII8 mapper
// -----------------------------------------------------------------------
// 8KB banks: 4000-5FFF, 6000-7FFF, 8000-9FFF, A000-BFFF
// Switch: 6000-67FF→bank0, 6800-6FFF→bank1, 7000-77FF→bank2, 7800-7FFF→bank3
void __no_inline_not_in_flash_func(loadrom_ascii8)(uint32_t offset, bool cache_enable)
{
    uint8_t bank_registers[4] = {0, 1, 2, 3};
    const uint8_t *rom_base;
    uint32_t available_length;
    prepare_rom_source(offset, cache_enable, 0u, &rom_base, &available_length);

    msx_pio_bus_init();
    banked8_loop(rom_base, available_length, bank_registers, handle_ascii8_write);
}

// -----------------------------------------------------------------------
// loadrom_ascii16 - ASCII16 mapper
// -----------------------------------------------------------------------
// 16KB banks: 4000-7FFF, 8000-BFFF
// Switch: 6000-67FF→bank0, 7000-77FF→bank1
void __no_inline_not_in_flash_func(loadrom_ascii16)(uint32_t offset, bool cache_enable)
{
    uint8_t bank_registers[2] = {0, 1};
    const uint8_t *rom_base;
    uint32_t available_length;
    prepare_rom_source(offset, cache_enable, 0u, &rom_base, &available_length);

    msx_pio_bus_init();

    bank8_ctx_t ctx = { .bank_regs = bank_registers };

    while (true)
    {
        pio_drain_writes(handle_ascii16_write, &ctx);

        uint16_t addr = (uint16_t)pio_sm_get_blocking(msx_bus.pio_read, msx_bus.sm_read);

        pio_drain_writes(handle_ascii16_write, &ctx);

        bool in_window = (addr >= 0x4000u) && (addr <= 0xBFFFu);
        uint8_t data = 0xFFu;

        if (in_window)
        {
            uint8_t bank = (addr >> 15) & 1;
            uint32_t rel = ((uint32_t)bank_registers[bank] << 14) + (addr & 0x3FFFu);
            if (available_length == 0u || rel < available_length)
                data = read_rom_byte(rom_base, rel);
        }

        put_bus_blocking(pio_build_token(in_window, data));
    }
}

// Generic mapper-aware LRU bank cache
// -----------------------------------------------------------------------
// Divides the 192KB SRAM pool into fixed-size slots matching the mapper's
// bank size.  Two configurations are used:
//
//   16KB slots → 12 slots  (ASCII16-X, NEO16)
//    8KB slots → 24 slots  (NEO8)
//
// LRU eviction ensures pinned banks (those mapped to active pages) are
// never evicted.  On a bank-register write the handler ensures the new
// bank is resident; flash is only accessed on a cache miss.  The read
// path then always hits SRAM, keeping /WAIT hold time minimal.

#define BANK_CACHE_MAX_SLOTS 24   // max slots (192KB / 8KB)
#define BANK_CACHE_MAX_PINS   6   // max simultaneously pinned pages
#define BANK_EMPTY           0xFFFFu

typedef struct {
    uint16_t      slot_bank[BANK_CACHE_MAX_SLOTS]; // bank loaded per slot
    uint8_t       slot_lru[BANK_CACHE_MAX_SLOTS];  // LRU counter (0 = MRU)
    int8_t        page_slot[BANK_CACHE_MAX_PINS];  // slot pinned per page
    const uint8_t *flash_base;
    uint32_t      rom_length;
    uint8_t       num_slots;    // actual slot count
    uint8_t       num_pins;     // active pinned pages
    uint16_t      slot_size;    // bytes per slot (8192 or 16384)
    uint8_t       slot_shift;   // log2(slot_size): 13 or 14
} bank_cache_t;

static inline void __not_in_flash_func(bcache_init)(
    bank_cache_t *c, uint16_t slot_size, uint8_t num_pins,
    const uint8_t *flash_base, uint32_t rom_length)
{
    uint8_t num_slots = (uint8_t)(CACHE_SIZE / slot_size);
    c->num_slots  = num_slots;
    c->num_pins   = num_pins;
    c->slot_size  = slot_size;
    c->slot_shift = (slot_size == 8192u) ? 13 : 14;
    c->flash_base = flash_base;
    c->rom_length = rom_length;
    for (int i = 0; i < BANK_CACHE_MAX_SLOTS; i++)
    {
        c->slot_bank[i] = BANK_EMPTY;
        c->slot_lru[i]  = (uint8_t)i;
    }
    for (int i = 0; i < BANK_CACHE_MAX_PINS; i++)
        c->page_slot[i] = -1;
}

// Promote a slot to MRU.
static inline void __not_in_flash_func(bcache_touch)(bank_cache_t *c, int8_t slot)
{
    uint8_t prev = c->slot_lru[slot];
    if (prev == 0) return;
    uint8_t n = c->num_slots;
    for (uint8_t i = 0; i < n; i++)
        if (c->slot_lru[i] < prev) c->slot_lru[i]++;
    c->slot_lru[slot] = 0;
}

// Find the slot holding a given bank, or -1.
static inline int8_t __not_in_flash_func(bcache_find)(bank_cache_t *c, uint16_t bank)
{
    uint8_t n = c->num_slots;
    for (uint8_t i = 0; i < n; i++)
        if (c->slot_bank[i] == bank) return (int8_t)i;
    return -1;
}

// Pick a victim slot (highest LRU counter, not pinned).
static inline int8_t __not_in_flash_func(bcache_evict)(bank_cache_t *c)
{
    int8_t best = -1;
    uint8_t best_lru = 0;
    uint8_t n = c->num_slots;
    uint8_t np = c->num_pins;
    for (uint8_t i = 0; i < n; i++)
    {
        bool pinned = false;
        for (uint8_t p = 0; p < np; p++)
            if ((int8_t)i == c->page_slot[p]) { pinned = true; break; }
        if (pinned) continue;
        if (best < 0 || c->slot_lru[i] >= best_lru)
        {
            best = (int8_t)i;
            best_lru = c->slot_lru[i];
        }
    }
    return best;
}

// Ensure a bank is resident; returns its slot index.
static inline int8_t __not_in_flash_func(bcache_ensure)(bank_cache_t *c, uint16_t bank)
{
    // Normalize bank number modulo ROM size so out-of-range banks wrap
    // around, matching real hardware mirror behaviour.  Without this,
    // games that use address bits A8-A11 for extended bank numbers (e.g.
    // ASCII16-X) can produce bank numbers beyond the physical ROM and
    // get 0xFF instead of mirrored data.
    if (c->rom_length > 0u)
    {
        uint16_t total_banks = (uint16_t)(c->rom_length >> c->slot_shift);
        if (total_banks > 0u)
            bank = bank % total_banks;
    }

    int8_t slot = bcache_find(c, bank);
    if (slot >= 0) { bcache_touch(c, slot); return slot; }

    slot = bcache_evict(c);
    uint32_t src_off = (uint32_t)(bank & 0x0FFFu) << c->slot_shift;
    uint8_t *dst = &rom_sram[(uint32_t)slot * c->slot_size];
    uint16_t ss = c->slot_size;

    // rom_length == 0 means "unknown / unlimited" (matches the convention
    // used by the non-cached read path).  Always copy from flash in that
    // case.  When rom_length is known and the bank lies beyond the ROM,
    // fill the slot with 0xFF.
    if (c->rom_length == 0u || src_off < c->rom_length)
    {
        uint32_t n = ss;
        if (c->rom_length > 0u && src_off + n > c->rom_length)
            n = c->rom_length - src_off;
        memcpy(dst, c->flash_base + src_off, n);
        if (n < ss) memset(dst + n, 0xFFu, ss - n);
    }
    else
    {
        memset(dst, 0xFFu, ss);
    }

    c->slot_bank[slot] = bank;
    bcache_touch(c, slot);
    return slot;
}

// Pre-fill the cache with the first N banks of the ROM.
static inline void __not_in_flash_func(bcache_prefill)(bank_cache_t *c)
{
    uint16_t max_banks = c->num_slots;
    if (c->rom_length > 0u)
    {
        uint16_t rom_banks = (uint16_t)((c->rom_length + c->slot_size - 1u) / c->slot_size);
        if (rom_banks < max_banks) max_banks = rom_banks;
    }
    for (uint16_t b = 0; b < max_banks; b++)
        bcache_ensure(c, b);
}

// -----------------------------------------------------------------------
// AMD-compatible flash command emulation for ASCII16-X
// -----------------------------------------------------------------------
// Real ASCII16-X cartridges use AMD/SST-compatible flash chips.  Some
// ROMs detect the cartridge by issuing a flash byte-program command and
// verifying the write.  Others use flash for persistent save data.
//
// The state machine below intercepts the standard AMD unlock + command
// sequences and emulates byte-program and sector-erase by modifying the
// SRAM bank cache directly.  This makes the programmed/erased data
// immediately visible on subsequent reads without any change to the fast
// read path.
//
// Flash command addresses use the lower 12 bits: 0xAAA and 0x555,
// matching the convention used by common flash chips (AM29F040,
// MX29LV640, SST39SF040, etc.).

typedef enum {
    FLASH_IDLE = 0,       // Normal read mode
    FLASH_UNLOCK1,        // Received AAh at *AAAh
    FLASH_UNLOCK2,        // Received 55h at *555h
    FLASH_BYTE_PGM,       // Received A0h at *AAAh – next write programs
    FLASH_ERASE_SETUP,    // Received 80h at *AAAh – awaiting second unlock
    FLASH_ERASE_UNLOCK1,  // Received AAh at *AAAh (second unlock cycle)
    FLASH_ERASE_UNLOCK2,  // Received 55h at *555h (second unlock cycle)
} flash_cmd_state_t;

typedef struct {
    uint16_t         bank_regs[2];
    bank_cache_t     cache;
    flash_cmd_state_t flash_state;
} ascii16x_state_t;

// Process a bus write through the AMD flash command state machine.
// On byte-program completion the target byte in the SRAM cache is
// AND-masked with the written value (flash can only clear bits).
// On sector-erase the entire cache slot is filled with FFh.
static inline void __not_in_flash_func(flash_process_write)(
    ascii16x_state_t *st, uint16_t addr, uint8_t data)
{
    uint16_t cmd_addr = addr & 0x0FFFu;

    switch (st->flash_state)
    {
        case FLASH_IDLE:
            if (cmd_addr == 0x0AAAu && data == 0xAAu)
                st->flash_state = FLASH_UNLOCK1;
            else if (data == 0xF0u)
                st->flash_state = FLASH_IDLE;  // Reset to read mode
            break;

        case FLASH_UNLOCK1:
            if (cmd_addr == 0x0555u && data == 0x55u)
                st->flash_state = FLASH_UNLOCK2;
            else
                st->flash_state = FLASH_IDLE;
            break;

        case FLASH_UNLOCK2:
            if (cmd_addr == 0x0AAAu)
            {
                switch (data)
                {
                    case 0xA0u: st->flash_state = FLASH_BYTE_PGM;    break;
                    case 0x80u: st->flash_state = FLASH_ERASE_SETUP;  break;
                    default:    st->flash_state = FLASH_IDLE;         break;
                }
            }
            else
                st->flash_state = FLASH_IDLE;
            break;

        case FLASH_BYTE_PGM:
        {
            // Program one byte: flash can only clear bits (AND-mask).
            uint8_t page_idx = ((addr >> 14) & 0x01u) ? 0u : 1u;
            int8_t slot = st->cache.page_slot[page_idx];
            if (slot >= 0)
            {
                uint32_t off = (uint32_t)slot * st->cache.slot_size
                             + (addr & 0x3FFFu);
                rom_sram[off] &= data;
            }
            st->flash_state = FLASH_IDLE;
            break;
        }

        case FLASH_ERASE_SETUP:
            if (cmd_addr == 0x0AAAu && data == 0xAAu)
                st->flash_state = FLASH_ERASE_UNLOCK1;
            else
                st->flash_state = FLASH_IDLE;
            break;

        case FLASH_ERASE_UNLOCK1:
            if (cmd_addr == 0x0555u && data == 0x55u)
                st->flash_state = FLASH_ERASE_UNLOCK2;
            else
                st->flash_state = FLASH_IDLE;
            break;

        case FLASH_ERASE_UNLOCK2:
            if (data == 0x30u)
            {
                // Sector erase: fill the mapped cache slot with FFh.
                uint8_t page_idx = ((addr >> 14) & 0x01u) ? 0u : 1u;
                int8_t slot = st->cache.page_slot[page_idx];
                if (slot >= 0)
                    memset(&rom_sram[(uint32_t)slot * st->cache.slot_size],
                           0xFFu, st->cache.slot_size);
            }
            st->flash_state = FLASH_IDLE;
            break;
    }
}

// Cached ASCII16-X write handler.
// On every bank-register write the corresponding cache slot is ensured,
// so the read path never touches flash.
// All writes are also fed through the flash command state machine so that
// AMD byte-program and sector-erase sequences are emulated.
static inline void __not_in_flash_func(handle_ascii16x_write_cached)(uint16_t addr, uint8_t data, void *ctx)
{
    ascii16x_state_t *st = (ascii16x_state_t *)ctx;

    // Feed every write to the flash command state machine.
    flash_process_write(st, addr, data);

    // Bank register processing.
    uint8_t high_nibble = (uint8_t)((addr >> 8) & 0x0Fu);
    uint16_t bank = ((uint16_t)high_nibble << 8) | data;
    uint8_t page;

    switch (addr & 0xF000u)
    {
        case 0x2000u: case 0x6000u: case 0xA000u: case 0xE000u: page = 0; break;
        case 0x3000u: case 0x7000u: case 0xB000u: case 0xF000u: page = 1; break;
        default: return;
    }

    st->bank_regs[page] = bank;
    st->cache.page_slot[page] = bcache_ensure(&st->cache, bank);
}

// loadrom_ascii16x - ASCII16-X mapper
// -----------------------------------------------------------------------
// Two 16KB banks mirrored to all four 16KB address quadrants:
//   page 1 bank at 4000-7FFF and C000-FFFF
//   page 2 bank at 0000-3FFF and 8000-BFFF
//
// Bank register mirrors:
//   page 1: 2000-2FFF, 6000-6FFF, A000-AFFF, E000-EFFF
//   page 2: 3000-3FFF, 7000-7FFF, B000-BFFF, F000-FFFF
//
// Bank number is 12-bit:
//   bits 0-7 from data bus (D0-D7)
//   bits 8-11 from address lines A8-A11
//
// Uses a mapper-aware 12-slot LRU cache so every read is served from
// SRAM.  Flash is only accessed during bank-switch cache misses.
void __no_inline_not_in_flash_func(loadrom_ascii16x)(uint32_t offset, bool cache_enable)
{
    (void)cache_enable;

    ascii16x_state_t state;
    memset(&state, 0, sizeof(state));

    bcache_init(&state.cache, 16384u, 2, rom + offset, active_rom_size);
    bcache_prefill(&state.cache);

    // Both pages start at bank 0 after reset
    state.cache.page_slot[0] = bcache_find(&state.cache, 0);
    state.cache.page_slot[1] = state.cache.page_slot[0];

    msx_pio_bus_init();

    while (true)
    {
        pio_drain_writes(handle_ascii16x_write_cached, &state);

        uint16_t addr = (uint16_t)pio_sm_get_blocking(msx_bus.pio_read, msx_bus.sm_read);

        pio_drain_writes(handle_ascii16x_write_cached, &state);

        // ASCII16-X mirrors ROM across all 4 quadrants.
        // Bit 14 selects the page: 1 = page 1 (regs[0]), 0 = page 2 (regs[1]).
        uint8_t data = 0xFFu;
        uint8_t page_idx = ((addr >> 14) & 0x01u) ? 0u : 1u;
        int8_t slot = state.cache.page_slot[page_idx];

        if (slot >= 0)
            data = rom_sram[(uint32_t)slot * state.cache.slot_size + (addr & 0x3FFFu)];

        put_bus_blocking(pio_build_token(true, data));
    }
}

// -----------------------------------------------------------------------
// NEO8 / NEO16 cached state and write handlers
// -----------------------------------------------------------------------

typedef struct {
    uint16_t     bank_regs[6];   // NEO8: 6 registers, NEO16: 3 used
    bank_cache_t cache;
} neo_state_t;

// Cached NEO8 write handler.
// Intercepts bank register writes (16-bit, split even/odd) and ensures
// the newly selected segment is resident in the cache.
static inline void __not_in_flash_func(handle_neo8_write_cached)(uint16_t addr, uint8_t data, void *ctx)
{
    neo_state_t *st = (neo_state_t *)ctx;
    uint16_t base_addr = addr & 0xF800u;
    uint8_t bank_index = 6;

    switch (base_addr)
    {
        case 0x5000: case 0x1000: case 0x9000: case 0xD000: bank_index = 0; break;
        case 0x5800: case 0x1800: case 0x9800: case 0xD800: bank_index = 1; break;
        case 0x6000: case 0x2000: case 0xA000: case 0xE000: bank_index = 2; break;
        case 0x6800: case 0x2800: case 0xA800: case 0xE800: bank_index = 3; break;
        case 0x7000: case 0x3000: case 0xB000: case 0xF000: bank_index = 4; break;
        case 0x7800: case 0x3800: case 0xB800: case 0xF800: bank_index = 5; break;
    }

    if (bank_index < 6u)
    {
        if (addr & 0x01u)
            st->bank_regs[bank_index] = (st->bank_regs[bank_index] & 0x00FFu) | ((uint16_t)data << 8);
        else
            st->bank_regs[bank_index] = (st->bank_regs[bank_index] & 0xFF00u) | data;
        st->bank_regs[bank_index] &= 0x0FFFu;
        st->cache.page_slot[bank_index] = bcache_ensure(&st->cache, st->bank_regs[bank_index]);
    }
}

// Cached NEO16 write handler.
static inline void __not_in_flash_func(handle_neo16_write_cached)(uint16_t addr, uint8_t data, void *ctx)
{
    neo_state_t *st = (neo_state_t *)ctx;
    uint16_t base_addr = addr & 0xF800u;
    uint8_t bank_index = 3;

    switch (base_addr)
    {
        case 0x5000: case 0x1000: case 0x9000: case 0xD000: bank_index = 0; break;
        case 0x6000: case 0x2000: case 0xA000: case 0xE000: bank_index = 1; break;
        case 0x7000: case 0x3000: case 0xB000: case 0xF000: bank_index = 2; break;
    }

    if (bank_index < 3u)
    {
        if (addr & 0x01u)
            st->bank_regs[bank_index] = (st->bank_regs[bank_index] & 0x00FFu) | ((uint16_t)data << 8);
        else
            st->bank_regs[bank_index] = (st->bank_regs[bank_index] & 0xFF00u) | data;
        st->bank_regs[bank_index] &= 0x0FFFu;
        st->cache.page_slot[bank_index] = bcache_ensure(&st->cache, st->bank_regs[bank_index]);
    }
}

// -----------------------------------------------------------------------
// loadrom_neo8 - NEO8 mapper (8KB segments, 16-bit bank registers)
// -----------------------------------------------------------------------
// 6 banks of 8KB covering 0x0000-0xBFFF.
// Uses a mapper-aware 24-slot LRU cache (192KB / 8KB) so every read is
// served from SRAM.  Flash is only accessed during bank-switch misses.
void __no_inline_not_in_flash_func(loadrom_neo8)(uint32_t offset)
{
    neo_state_t state;
    memset(&state, 0, sizeof(state));

    bcache_init(&state.cache, 8192u, 6, rom + offset, active_rom_size);
    bcache_prefill(&state.cache);

    // All 6 banks start at segment 0 after reset
    int8_t slot0 = bcache_find(&state.cache, 0);
    for (int i = 0; i < 6; i++)
        state.cache.page_slot[i] = slot0;

    msx_pio_bus_init();

    while (true)
    {
        pio_drain_writes(handle_neo8_write_cached, &state);

        uint16_t addr = (uint16_t)pio_sm_get_blocking(msx_bus.pio_read, msx_bus.sm_read);

        pio_drain_writes(handle_neo8_write_cached, &state);

        bool in_window = (addr <= 0xBFFFu);
        uint8_t data = 0xFFu;

        if (in_window)
        {
            uint8_t bank_index = addr >> 13;
            if (bank_index < 6u)
            {
                int8_t slot = state.cache.page_slot[bank_index];
                if (slot >= 0)
                    data = rom_sram[(uint32_t)slot * state.cache.slot_size + (addr & 0x1FFFu)];
            }
        }

        put_bus_blocking(pio_build_token(in_window, data));
    }
}

// -----------------------------------------------------------------------
// loadrom_neo16 - NEO16 mapper (16KB segments, 16-bit bank registers)
// -----------------------------------------------------------------------
// 3 banks of 16KB covering 0x0000-0xBFFF.
// Uses a mapper-aware 12-slot LRU cache (192KB / 16KB) so every read is
// served from SRAM.  Flash is only accessed during bank-switch misses.
void __no_inline_not_in_flash_func(loadrom_neo16)(uint32_t offset)
{
    neo_state_t state;
    memset(&state, 0, sizeof(state));

    bcache_init(&state.cache, 16384u, 3, rom + offset, active_rom_size);
    bcache_prefill(&state.cache);

    // All 3 banks start at segment 0 after reset
    int8_t slot0 = bcache_find(&state.cache, 0);
    for (int i = 0; i < 3; i++)
        state.cache.page_slot[i] = slot0;

    msx_pio_bus_init();

    while (true)
    {
        pio_drain_writes(handle_neo16_write_cached, &state);

        uint16_t addr = (uint16_t)pio_sm_get_blocking(msx_bus.pio_read, msx_bus.sm_read);

        pio_drain_writes(handle_neo16_write_cached, &state);

        bool in_window = (addr <= 0xBFFFu);
        uint8_t data = 0xFFu;

        if (in_window)
        {
            uint8_t bank_index = addr >> 14;
            if (bank_index < 3u)
            {
                int8_t slot = state.cache.page_slot[bank_index];
                if (slot >= 0)
                    data = rom_sram[(uint32_t)slot * state.cache.slot_size + (addr & 0x3FFFu)];
            }
        }

        put_bus_blocking(pio_build_token(in_window, data));
    }
}

// -----------------------------------------------------------------------
// MSX keyboard matrix — 16 entries (rows 0-10 used), active-low
// All entries start at 0xFF = no key pressed
// -----------------------------------------------------------------------
static volatile uint8_t keys[16];
static volatile uint8_t keyboard_row;
extern volatile bool bSerialEstablished;

void __not_in_flash_func(get_FT245_status)(uint32_t *p_add, bool *p_in_window, uint8_t *p_data)
{
    if (p_add)
        *p_add = 0x10000;
    if (p_in_window)
        *p_in_window = true;
    if (!tud_inited())
        tud_init(0);
    bool bEmpty = bufIsEmpty();
    if (bEmpty)
    {
        if (p_data)
            *p_data = FT245R_RXEMPTY | (bSerialEstablished ? 0 : FT245R_TXFULL);
    }
    else
    {
        if (p_data)
            *p_data = 0;
        bSerialEstablished = true;
    }
}

void __not_in_flash_func(get_FT245_avail)(uint32_t *p_add, bool *p_in_window, uint8_t *p_data)
{
    if (p_add)
        *p_add = 0x10000;
    if (p_in_window)
        *p_in_window = true;
#if 0
    bool bEmpty = tud_cdc_available() == 0;
    if (!bEmpty)
    {
        if (p_data)
            *p_data = tud_cdc_read_char();
    }
    else
    {
        if (p_data)
            *p_data = 0;
    }
#else
    if (p_data && !bufIsEmpty(p_data))
        *p_data = bufGetByte();
#endif
}

// -----------------------------------------------------------------------
// loadrom_sunrise_mapper - Sunrise IDE Nextor + 192KB Memory Mapper (test)
// -----------------------------------------------------------------------
// Implements expanded slot with two sub-slots:
//   Sub-slot 0: Nextor ROM (Sunrise IDE) — 16KB window at 0x4000-0x7FFF
//   Sub-slot 1: 192KB Memory Mapper RAM — all 4 pages (0x0000-0xFFFF)
//
// The sub-slot register at 0xFFFF controls which sub-slot is selected
// for each 16KB page (bits 1:0 = page 0, bits 3:2 = page 1, etc.).
// Reading 0xFFFF returns the bitwise NOT of the sub-slot register.
//
// Memory mapper page registers (I/O ports FC-FF) select which 16KB page
// of mapper RAM appears in each address range:
//   Port FC → page at 0x0000-0x3FFF
//   Port FD → page at 0x4000-0x7FFF
//   Port FE → page at 0x8000-0xBFFF
//   Port FF → page at 0xC000-0xFFFF
//
// Reset values per BIOS convention: FC=3, FD=2, FE=1, FF=0
//
// The mapper RAM is 192KB = 12 pages of 16KB. Page registers are treated
// as 8-bit values and normalized to 0..11 when accessing RAM.
void __no_inline_not_in_flash_func(loadrom_sunrise_mapper)(uint32_t offset, bool cache_enable)
{
    (void)cache_enable;

    // ---------------------------------------------------------------
    // Phase 1 — Bootstrap: serve a tiny ROM that restarts the MSX.
    //
    // On cold power-on the Pico and MSX start simultaneously.  The MSX2
    // BIOS probes slots very early, and if the Pico is not yet ready
    // the BIOS records the slot as empty/simple.  Releasing WAIT later
    // with an expanded-slot mapper active leaves the BIOS in an
    // inconsistent state, causing a freeze (blue screen on MSX2).
    //
    // To guarantee a clean boot we first serve a minimal ROM whose INIT
    // routine executes JP 0x0000 (cold restart).  Once the restart is
    // detected we freeze the CPU and set up the full mapper before the
    // BIOS probes slots again.  This mirrors the multirom flow where
    // the menu ROM triggers rst 0x00 before switching to mapper mode.
    // ---------------------------------------------------------------

    // Minimal MSX ROM:  AB header with INIT that sets port F4 bit 7
    // (forces cold-boot on MSX2+, showing RAM count) then restarts.
    // Matches the Carnivore2-style sequence used by multirom's menu.
    static const uint8_t bootstrap_rom[] = {
        0x41, 0x42,            // 'AB' ROM header                           ; 4000
        0x0A, 0x40,            // INIT = 0x400A                             ; 4002
        0x00, 0x00,            // STATEMENT = none                          ; 4004
        0x00, 0x00,            // DEVICE = none                             ; 4006
        0x00, 0x00,            // TEXT = none                               ; 4008
        0xF3,                  // DI                                        ; 400A
        0xDB, 0xF4,            // IN A, (0xF4)                              ; 400B
        0xF6, 0x80,            // OR 0x80       (set bit 7 → cold boot)     ; 400D
        0xD3, 0xF4,            // OUT (0xF4), A                             ; 400F
        0xC7                   // RST 0x00      (cold restart)              ; 4011
    };

    // Start PIO memory bus so the MSX can discover the bootstrap ROM.
    msx_pio_bus_init();

    // Serve bootstrap ROM reads until the restart is detected.
    bool restart_detected = false;
    bool init_called = false;
    if (0)
    {
        init_called = restart_detected = true;
    }

    while (!restart_detected)
    {
        // Drain writes (ignored during bootstrap)
        {
            uint16_t waddr;
            uint8_t wdata;
            while (pio_try_get_write(&waddr, &wdata)) { }
        }

        if (!pio_sm_is_rx_fifo_empty(msx_bus.pio_read, msx_bus.sm_read))
        {
            uint16_t addr = (uint16_t)pio_sm_get(msx_bus.pio_read, msx_bus.sm_read);

            // After the bootstrap INIT has been called, addr 0x0000
            // via SLTSL means the BIOS is rescanning our slot during
            // the second boot (MSX2 path).
            if (init_called && addr == 0x0000u)
            {
                put_bus_blocking(pio_build_token(false, 0xFFu));
                //pio_sm_put_blocking(msx_bus.pio_read, msx_bus.sm_read, pio_build_token(false, 0xFFu));
                restart_detected = true;
            }
            else
            {
                // Track execution of INIT (0x400A-0x4011)
                if (/* addr >= 0x400Au && addr <=  */ addr == 0x4011u)
                    init_called = true;

                // Serve bootstrap ROM at 0x4000-0x7FFF
                bool in_window = (addr >= 0x4000u && addr <= 0x7FFFu);
                uint8_t data = 0xFFu;
                if (in_window)
                {
                    bool bInTable = (addr >= 0x4000u && addr < 0x4000u+sizeof(bootstrap_rom));
                    if (bInTable)
                        data = bootstrap_rom[addr-0x4000u];
                }
                put_bus_blocking(pio_build_token(in_window, data));
            }
        }
        else
        {
            // MSX1 path: SLTSL is not asserted for addr 0x0000
            // (the BIOS ROM is in slot 0).  Detect the restart on
            // the raw address bus instead, same approach as multirom.
            if (init_called && !gpio_get(PIN_RD))
            {
#ifdef MUX_ADDR
                gpio_init(PIN_A_HIGH); gpio_set_dir(PIN_A_HIGH, true);
                gpio_put(PIN_A_HIGH, true); sleep_us(1);
                uint16_t addr = ((gpio_get_all() >> 8) & 0xFFu);
                gpio_put(PIN_A_HIGH, false); sleep_us(1); 
                addr = (addr << 8) | ((gpio_get_all() >> 8) & 0xFFu);
#else
                uint16_t addr = (gpio_get_all() & 0xFFFFu);
#endif
                if (addr == 0x0000u)
                {
                    restart_detected = true;
                }
            }
        }
    }

    // ---------------------------------------------------------------
    // Phase 2 — Initialise the expanded-slot mapper.
    // The MSX just restarted — freeze it before the BIOS probes slots.
    // ---------------------------------------------------------------
    pio_sm_set_enabled(msx_bus.pio_read, msx_bus.sm_read, false);
    pio_sm_set_enabled(msx_bus.pio_write, msx_bus.sm_write, false);

    gpio_init(PIN_WAIT);
    gpio_set_dir(PIN_WAIT, GPIO_OUT);
    gpio_put(PIN_WAIT, 0);            // Assert WAIT — freeze MSX bus

    // Mapper mode: disable ROM cache and reserve full SRAM for mapper RAM.
    rom_cache_capacity = 0u;

    const uint8_t *rom_base;
    uint32_t available_length;
    prepare_rom_source(offset, false, 0u, &rom_base, &available_length);

    // Initialise Sunrise IDE state
    static sunrise_ide_t ide;
    sunrise_ide_init(&ide);

    // Share IDE context with Core 1 and launch USB host task
#ifdef MUX_ADDR
    sunrise_sd_set_ide_ctx(&ide);
    multicore_launch_core1(sunrise_sd_task/* sunrise_usb_task */);
#else
    sunrise_usb_set_ide_ctx(&ide);
    multicore_launch_core1(sunrise_usb_task);
#endif

    // Initialise mapper page registers (BIOS convention)
    uint8_t mapper_reg[4] = { 3, 2, 1, 0 };  // FC, FD, FE, FF

    // Sub-slot register: bits [1:0]=page0, [3:2]=page1, [5:4]=page2, [7:6]=page3
    // Boot mapping for Nextor MAP_INIT compatibility:
    //   page0 -> sub-slot0
    //   page1 -> sub-slot0 (Sunrise ROM/IDE)
    //   page2 -> sub-slot1 (mapper RAM, probe target at 0x8000)
    //   page3 -> sub-slot0
    // Value: 0b00010000 = 0x10
    uint8_t subslot_reg = 0x10;
    static uint8_t slot_reg = 0;

    // Clear mapper RAM
    memset(mapper_ram, 0xFF, MAPPER_SIZE);

    // Initialise PIO I/O bus FIRST (mapper port handlers must be ready
    // before the memory bus releases WAIT and the BIOS starts probing).
    msx_pio_io_bus_init();

    // Initialise PIO memory bus — this hands PIN_WAIT back to the PIO
    // read SM whose first instruction uses "side 1" (WAIT released),
    // so the MSX resumes execution with everything fully initialised.

    msx_pio_bus_init();
    //sunrise_ctx_t ctx = { .ide = &ide };

    // Main loop: service memory reads/writes and I/O reads/writes
    //
    // We must poll all four FIFOs continuously:
    //   PIO0 SM0 RX (memory read) — respond with data
    //   PIO1 SM3 RX (memory write) — handle Sunrise IDE writes + mapper RAM writes + sub-slot reg
    //   PIO0 SM2 RX (I/O read) — respond with mapper page register values
    //   PIO1 SM1 RX (I/O write) — update mapper page registers
    while (true)
    {
        // --- Drain memory writes (Sunrise IDE + mapper RAM + sub-slot) ---
        {
            uint16_t waddr;
            uint8_t wdata;
            while (pio_try_get_write(&waddr, &wdata))
            {
                uint8_t page = (waddr >> 14) & 0x03u;
                uint8_t active_subslot = (subslot_reg >> (page * 2)) & 0x03u;
                // Sub-slot register write at 0xFFFF
                if (waddr == 0xFFFFu)
                {
                    subslot_reg = wdata;
                }
                else if (waddr == FT245RM && active_subslot==FT245R_Subslot)
                {
                    putSerial(wdata);
                }
                // Determine sub-slot for this write address
                else
                {

                    if (active_subslot == 0)
                    {
                        // Sub-slot 0: Sunrise IDE (0x4000-0x7FFF only)
                        if (waddr >= 0x4000u && waddr <= 0x7FFFu)
                        {
                            sunrise_ide_handle_write(&ide, waddr, wdata);
                        }
                    }
                    else if (active_subslot == 1)
                    {
                        // Sub-slot 1: Memory mapper RAM — write to mapped page
                        uint8_t mapper_page = mapper_page_from_reg(mapper_reg[page]);
                        uint32_t mapper_offset = ((uint32_t)mapper_page << 14) | (waddr & 0x3FFFu);
                        mapper_ram[mapper_offset] = wdata;
                    }
                    // Sub-slots 2 and 3: unused, writes are ignored
                }
            }
        }

        // --- Drain I/O writes (mapper page registers FC-FF) ---
        // I/O ports are global (not slot-dependent), so the mapper must
        // always track writes to FC-FF regardless of subslot selection.
        {
            uint16_t io_addr;
            uint8_t io_data;
            while (pio_try_get_io_write(&io_addr, &io_data))
            {
                uint8_t port = io_addr & 0xFFu;
                switch (port)
                {
                case 0xFCu:
                case 0xFDu:
                case 0xFEu:
                case 0xFFu:
                    mapper_reg[port - 0xFCu] = io_data & 0x0Fu;
                    break;
                case 0xA8u:
                    slot_reg = io_data;
                    break;
                case 0xAAu:
                    // Keyboard support
                    break;
                    // PPI port C full write — keyboard row in lower nibble
                    keyboard_row = io_data & 0x0Fu;
                    uint16_t io_addr;
                    if (pio_try_get_io_read(&io_addr))
                    {
                        uint8_t port = io_addr & 0xFFu;
                        bool in_window = false;
                        uint8_t data = 0xFFu;

                        if (port == 0xA9u)
                        {
                            uint8_t row = keyboard_row & 0x0Fu;
                            if (row == 2)
                            {
                                data = 0xfdu;
                                in_window = true;
                            }
                        }

                        put_bus_blocking(pio_build_token(in_window, data));
                    }
                    break;
                case FT245R:
                    putSerial(io_data);
                    break;
                default:
                    break;
                }
            }
        }

        // --- Handle I/O reads (mapper page registers FC-FF) ---
        // I/O ports are global (not slot-dependent), so the mapper must
        // always respond to FC-FF reads regardless of subslot selection.
        {
            uint16_t io_addr;
            while (pio_try_get_io_read(&io_addr))
            {
                uint8_t port = io_addr & 0xFFu;
                bool in_window = false;
                uint8_t data = 0xFFu;
                uint32_t _add = 0;
                if (port >= 0xFCu)
                {
                    in_window = true;
                    data = (uint8_t)(0xF0u | (mapper_reg[port - 0xFCu] & 0x0Fu));
                }
                else  if (port == FT245R)
                {
                    get_FT245_avail(&_add, &in_window, &data);
                }
                else if (port == FT245R + 1)
                {
                    get_FT245_status(&_add, &in_window, &data);
                }
                else if (port == FT245R + 2)
                {
                    _add = 0x10000;
                    in_window = true;
                    data = FT245R_Magic;
                }
                //pio_sm_put_blocking(msx_io_bus.pio_read, msx_io_bus.sm_read, pio_build_token(in_window, data)+_add);
                put_bus_blocking(pio_build_token(in_window, data)+_add);
             }
        }

        // --- Handle memory reads ---
        if (!pio_sm_is_rx_fifo_empty(msx_bus.pio_read, msx_bus.sm_read))
        {
            uint16_t addr = (uint16_t)pio_sm_get(msx_bus.pio_read, msx_bus.sm_read);
            uint8_t data = 0xFFu;
            bool in_window = false;
            uint8_t page = (addr >> 14) & 0x03u;
            uint8_t active_subslot = (subslot_reg >> (page * 2)) & 0x03u;

            // Sub-slot register read at 0xFFFF: return ~subslot_reg
            if (addr == 0xFFFFu)
            {
                // Only respond if page 3 (0xC000-0xFFFF) is in a sub-slot we own.
                // The MSX reads 0xFFFF to detect expanded slot; we always respond
                // because the cartridge owns the entire slot.
                in_window = true;
                data = ~subslot_reg;
            }
            else if (active_subslot == FT245R_Subslot)
            {
                if (addr == FT245RM)
                {
                    get_FT245_avail(NULL, &in_window, &data);
                }
                else if (addr == FT245RM + 1)
                {
                    get_FT245_status(NULL, &in_window, &data);
                }
                else if (addr == FT245RM + 2)
                {
                    in_window = true;
                    data = FT245R_Magic;
                }
            }
            else if (active_subslot == 0)
            {
                // Sub-slot 0: Nextor ROM (0x4000-0x7FFF only)
                if (addr >= 0x4000u && addr <= 0x7FFFu)
                {
                    in_window = true;

                    // Check if IDE intercepts this read
                    uint8_t ide_data;
                    if (sunrise_ide_handle_read(&ide, addr, &ide_data))
                    {
                        data = ide_data;
                    }
                    else
                    {
                        // Sunrise mapper: page selected by ide.segment
                        uint8_t seg = ide.segment;
                        uint32_t rel = ((uint32_t)seg << 14) + (addr & 0x3FFFu);
                        if (available_length == 0u || rel < available_length)
                            data = read_rom_byte(rom_base, rel);
                    }
                }
            }
            else if (active_subslot == 1)
            {
                // Sub-slot 1: Memory mapper RAM — all 4 pages
                in_window = true;
                uint8_t mapper_page = mapper_page_from_reg(mapper_reg[page]);
                uint32_t mapper_offset = ((uint32_t)mapper_page << 14) | (addr & 0x3FFFu);
                data = mapper_ram[mapper_offset];
            }
            // Sub-slots 2 and 3: unused, return 0xFF (not in window)
 
            put_bus_blocking(pio_build_token(in_window, data));
        }
        getSerial();
        flushSerial();
    }
}

//-----------------------------------------------------------------------------
// Вызывается при получении отчета от устройства через конечную точку прерывания
// Примечание: если есть идентификатор отчета (составной), то это 1-й байт отчета
void tuh_hid_report_received_cb(uint8_t dev_addr, uint8_t instance, uint8_t const *report, uint16_t len)
{
}


int Start();
int main()
{
    Start();
    return 0;
}

// -----------------------------------------------------------------------
// Main program
// -----------------------------------------------------------------------
int __no_inline_not_in_flash_func(Start)()
{
    // Set system clock to 230MHz for ROM loading timing headroom
    set_sys_clock_khz(230000, true);

#ifndef MUX_ADDR
    tusb_init();
#else
    tud_init(0);
#endif
    stdio_init_all();
    // Initialize GPIO
    setup_gpio();

    // Parse ROM header
    char rom_name[ROM_NAME_MAX];
    memcpy(rom_name, rom, ROM_NAME_MAX);
    uint8_t rom_type = 11;//rom[ROM_NAME_MAX];

    uint32_t rom_size = ___nextor_kernel_Nextor_2_1_4_SunriseIDE_MasterOnly_ROM_len;
    //memcpy(&rom_size, rom + ROM_NAME_MAX + 1, sizeof(uint32_t));
    active_rom_size = rom_size;

    // Load the ROM based on the detected mapper type
    // 1 - 16KB ROM
    // 2 - 32KB ROM
    // 3 - Konami SCC ROM
    // 4 - Planar48 ROM
    // 5 - ASCII8 ROM
    // 6 - ASCII16 ROM
    // 7 - Konami (without SCC) ROM
    // 8 - NEO8 ROM
    // 9 - NEO16 ROM
    // 10 - Sunrise IDE Nextor ROM (SYSTEM)
    // 11 - Sunrise IDE Nextor ROM + 128KB Memory Mapper
    // 12 - ASCII16-X ROM
    // 13 - Planar64 ROM
    // 14 - Manbow2 (Konami SCC + AMD flash)
    switch (rom_type) 
    {
        case 1:
        case 2:
            loadrom_planar32(ROM_RECORD_SIZE, true); 
            break;
        case 3:
            loadrom_konamiscc(ROM_RECORD_SIZE, true); 
            break;
        case 4:
            loadrom_planar48(ROM_RECORD_SIZE, true); 
            break;
        case 5:
            loadrom_ascii8(ROM_RECORD_SIZE, true); 
            break;
        case 6:
            loadrom_ascii16(ROM_RECORD_SIZE, true); 
            break;
        case 7:
            loadrom_konami(ROM_RECORD_SIZE, true); 
            break;
        case 8:
            loadrom_neo8(ROM_RECORD_SIZE);
            break;
        case 9:
            loadrom_neo16(ROM_RECORD_SIZE);
            break;
        case 10:
            loadrom_sunrise(ROM_RECORD_SIZE, true);
            break;
        case 11:
            loadrom_sunrise_mapper(0/* ROM_RECORD_SIZE */, true);
            break;
        case 12:
            loadrom_ascii16x(ROM_RECORD_SIZE, true);
            break;
        case 13:
            loadrom_planar64(ROM_RECORD_SIZE, true);
            break;
        case 14:
            loadrom_manbow2(ROM_RECORD_SIZE, true);
            break;
        default:
            break;
    }
    return 0;
}
