{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739485947076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739485947077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 19:32:27 2025 " "Processing started: Thu Feb 13 19:32:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739485947077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485947077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485947077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739485947494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739485947494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "params.v 0 0 " "Found 0 design units, including 0 entities, in source file params.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Controle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "Registradores.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorimediato.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorimediato.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorImediato " "Found entity 1: GeradorImediato" {  } { { "GeradorImediato.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/GeradorImediato.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954615 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALUControle.v(11) " "Verilog HDL information at ALUControle.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ALUControle.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALUControle.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739485954617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControle " "Found entity 1: ALUControle" {  } { { "ALUControle.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALUControle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file uniciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Found entity 1: Uniciclo" {  } { { "Uniciclo.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Uniciclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file multiciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiciclo " "Found entity 1: Multiciclo" {  } { { "Multiciclo.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Multiciclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/fdiv.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami.v 1 1 " "Found 1 design units, including 1 entities, in source file rami.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramI " "Found entity 1: ramI" {  } { { "ramI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramd.v 1 1 " "Found 1 design units, including 1 entities, in source file ramd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramD " "Found entity 1: ramD" {  } { { "ramD.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739485954680 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "LEDR TopDE.v(18) " "Verilog HDL warning at TopDE.v(18): initial value for variable LEDR should be constant" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 18 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1739485954687 "|TopDE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:FDVI1 " "Elaborating entity \"fdiv\" for hierarchy \"fdiv:FDVI1\"" {  } { { "TopDE.v" "FDVI1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485954720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline Pipeline:PIP1 " "Elaborating entity \"Pipeline\" for hierarchy \"Pipeline:PIP1\"" {  } { { "TopDE.v" "PIP1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485954726 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Pipeline.v(240) " "Verilog HDL Case Statement warning at Pipeline.v(240): incomplete case statement has no default case item" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1739485954730 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteData Pipeline.v(240) " "Verilog HDL Always Construct warning at Pipeline.v(240): inferring latch(es) for variable \"WriteData\", which holds its previous value in one or more paths through the always construct" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739485954730 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "estado Pipeline.v(11) " "Output port \"estado\" at Pipeline.v(11) has no driver" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739485954732 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[0\] Pipeline.v(240) " "Inferred latch for \"WriteData\[0\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954734 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[1\] Pipeline.v(240) " "Inferred latch for \"WriteData\[1\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954734 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[2\] Pipeline.v(240) " "Inferred latch for \"WriteData\[2\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954734 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[3\] Pipeline.v(240) " "Inferred latch for \"WriteData\[3\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954734 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[4\] Pipeline.v(240) " "Inferred latch for \"WriteData\[4\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954734 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[5\] Pipeline.v(240) " "Inferred latch for \"WriteData\[5\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954734 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[6\] Pipeline.v(240) " "Inferred latch for \"WriteData\[6\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954734 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[7\] Pipeline.v(240) " "Inferred latch for \"WriteData\[7\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954734 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[8\] Pipeline.v(240) " "Inferred latch for \"WriteData\[8\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954734 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[9\] Pipeline.v(240) " "Inferred latch for \"WriteData\[9\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954734 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[10\] Pipeline.v(240) " "Inferred latch for \"WriteData\[10\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954734 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[11\] Pipeline.v(240) " "Inferred latch for \"WriteData\[11\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[12\] Pipeline.v(240) " "Inferred latch for \"WriteData\[12\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[13\] Pipeline.v(240) " "Inferred latch for \"WriteData\[13\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[14\] Pipeline.v(240) " "Inferred latch for \"WriteData\[14\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[15\] Pipeline.v(240) " "Inferred latch for \"WriteData\[15\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[16\] Pipeline.v(240) " "Inferred latch for \"WriteData\[16\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[17\] Pipeline.v(240) " "Inferred latch for \"WriteData\[17\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[18\] Pipeline.v(240) " "Inferred latch for \"WriteData\[18\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[19\] Pipeline.v(240) " "Inferred latch for \"WriteData\[19\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[20\] Pipeline.v(240) " "Inferred latch for \"WriteData\[20\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[21\] Pipeline.v(240) " "Inferred latch for \"WriteData\[21\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[22\] Pipeline.v(240) " "Inferred latch for \"WriteData\[22\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[23\] Pipeline.v(240) " "Inferred latch for \"WriteData\[23\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[24\] Pipeline.v(240) " "Inferred latch for \"WriteData\[24\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[25\] Pipeline.v(240) " "Inferred latch for \"WriteData\[25\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[26\] Pipeline.v(240) " "Inferred latch for \"WriteData\[26\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[27\] Pipeline.v(240) " "Inferred latch for \"WriteData\[27\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[28\] Pipeline.v(240) " "Inferred latch for \"WriteData\[28\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[29\] Pipeline.v(240) " "Inferred latch for \"WriteData\[29\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[30\] Pipeline.v(240) " "Inferred latch for \"WriteData\[30\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteData\[31\] Pipeline.v(240) " "Inferred latch for \"WriteData\[31\]\" at Pipeline.v(240)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954735 "|TopDE|Pipeline:PIP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramI Pipeline:PIP1\|ramI:MemC " "Elaborating entity \"ramI\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\"" {  } { { "Pipeline.v" "MemC" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485954760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "altsyncram_component" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485954841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485954850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component " "Instantiated megafunction \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485954851 ""}  } { { "ramI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739485954851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_omq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_omq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_omq1 " "Found entity 1: altsyncram_omq1" {  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_omq1 Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated " "Elaborating entity \"altsyncram_omq1\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485954895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r0h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r0h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r0h2 " "Found entity 1: altsyncram_r0h2" {  } { { "db/altsyncram_r0h2.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_r0h2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485954936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485954936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r0h2 Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|altsyncram_r0h2:altsyncram1 " "Elaborating entity \"altsyncram_r0h2\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|altsyncram_r0h2:altsyncram1\"" {  } { { "db/altsyncram_omq1.tdf" "altsyncram1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485954937 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16345 16384 0 1 1 " "16345 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "39 16383 " "Addresses ranging from 39 to 16383 are not initialized" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1739485954953 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1739485954953 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 16384 C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif " "Memory depth (1024) in the design file differs from memory depth (16384) in the Memory Initialization File \"C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ramI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1739485954954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_omq1.tdf" "mgl_prim2" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485955525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485955543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485955543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485955543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485955543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129268293 " "Parameter \"NODE_NAME\" = \"1129268293\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485955543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485955543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485955543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485955543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485955543 ""}  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739485955543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485955651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485955773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485955894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Pipeline:PIP1\|Controle:BlocoDeControle " "Elaborating entity \"Controle\" for hierarchy \"Pipeline:PIP1\|Controle:BlocoDeControle\"" {  } { { "Pipeline.v" "BlocoDeControle" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485955932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores Pipeline:PIP1\|Registradores:BancoDeRegistradores " "Elaborating entity \"Registradores\" for hierarchy \"Pipeline:PIP1\|Registradores:BancoDeRegistradores\"" {  } { { "Pipeline.v" "BancoDeRegistradores" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485955939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorImediato Pipeline:PIP1\|GeradorImediato:GeradorDeImediatos " "Elaborating entity \"GeradorImediato\" for hierarchy \"Pipeline:PIP1\|GeradorImediato:GeradorDeImediatos\"" {  } { { "Pipeline.v" "GeradorDeImediatos" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485956018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica " "Elaborating entity \"ALU\" for hierarchy \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\"" {  } { { "Pipeline.v" "UnidadeLogicoAritmetica" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485956031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControle Pipeline:PIP1\|ALUControle:ControleDaULA " "Elaborating entity \"ALUControle\" for hierarchy \"Pipeline:PIP1\|ALUControle:ControleDaULA\"" {  } { { "Pipeline.v" "ControleDaULA" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485956039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramD Pipeline:PIP1\|ramD:MemD " "Elaborating entity \"ramD\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\"" {  } { { "Pipeline.v" "MemD" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485956046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "altsyncram_component" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485956072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485956080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component " "Instantiated megafunction \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956080 ""}  } { { "ramD.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739485956080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_clq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_clq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_clq1 " "Found entity 1: altsyncram_clq1" {  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485956112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485956112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_clq1 Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated " "Elaborating entity \"altsyncram_clq1\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485956112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gvg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gvg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gvg2 " "Found entity 1: altsyncram_gvg2" {  } { { "db/altsyncram_gvg2.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_gvg2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485956153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485956153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gvg2 Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|altsyncram_gvg2:altsyncram1 " "Elaborating entity \"altsyncram_gvg2\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|altsyncram_gvg2:altsyncram1\"" {  } { { "db/altsyncram_clq1.tdf" "altsyncram1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485956154 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "32768 32768 0 1 1 " "32768 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 32767 " "Addresses ranging from 0 to 32767 are not initialized" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1739485956157 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1739485956157 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 32768 C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif " "Memory depth (1024) in the design file differs from memory depth (32768) in the Memory Initialization File \"C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ramD.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1739485956158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_clq1.tdf" "mgl_prim2" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485956176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485956189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485956189 ""}  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739485956189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:D0 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:D0\"" {  } { { "TopDE.v" "D0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485956194 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739485956413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.02.13.19:32:39 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl " "2025.02.13.19:32:39 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485959355 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485961594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485961702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485964578 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485964681 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485964788 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485964911 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485964915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485964916 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739485965585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdf28158/alt_sld_fab.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485965803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485965803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485965881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485965881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485965882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485965882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485965935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485965935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485966017 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485966017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485966017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485966081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485966081 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485967342 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739485968057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[0\] " "Latch Pipeline:PIP1\|WriteData\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[70\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[70\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968129 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[1\] " "Latch Pipeline:PIP1\|WriteData\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968129 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[2\] " "Latch Pipeline:PIP1\|WriteData\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968129 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[3\] " "Latch Pipeline:PIP1\|WriteData\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968129 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[4\] " "Latch Pipeline:PIP1\|WriteData\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968129 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[5\] " "Latch Pipeline:PIP1\|WriteData\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968129 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[6\] " "Latch Pipeline:PIP1\|WriteData\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[7\] " "Latch Pipeline:PIP1\|WriteData\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[8\] " "Latch Pipeline:PIP1\|WriteData\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[9\] " "Latch Pipeline:PIP1\|WriteData\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[10\] " "Latch Pipeline:PIP1\|WriteData\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[11\] " "Latch Pipeline:PIP1\|WriteData\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[12\] " "Latch Pipeline:PIP1\|WriteData\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[13\] " "Latch Pipeline:PIP1\|WriteData\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[14\] " "Latch Pipeline:PIP1\|WriteData\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[15\] " "Latch Pipeline:PIP1\|WriteData\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[16\] " "Latch Pipeline:PIP1\|WriteData\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[17\] " "Latch Pipeline:PIP1\|WriteData\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[18\] " "Latch Pipeline:PIP1\|WriteData\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[19\] " "Latch Pipeline:PIP1\|WriteData\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[20\] " "Latch Pipeline:PIP1\|WriteData\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[21\] " "Latch Pipeline:PIP1\|WriteData\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[22\] " "Latch Pipeline:PIP1\|WriteData\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[23\] " "Latch Pipeline:PIP1\|WriteData\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[24\] " "Latch Pipeline:PIP1\|WriteData\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[25\] " "Latch Pipeline:PIP1\|WriteData\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[26\] " "Latch Pipeline:PIP1\|WriteData\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[27\] " "Latch Pipeline:PIP1\|WriteData\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[28\] " "Latch Pipeline:PIP1\|WriteData\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968130 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[29\] " "Latch Pipeline:PIP1\|WriteData\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968131 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[30\] " "Latch Pipeline:PIP1\|WriteData\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968131 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:PIP1\|WriteData\[31\] " "Latch Pipeline:PIP1\|WriteData\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:PIP1\|MEM_WB\[71\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:PIP1\|MEM_WB\[71\]" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739485968131 ""}  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 240 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739485968131 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[24\] GND " "Pin \"regout\[24\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|regout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[25\] GND " "Pin \"regout\[25\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|regout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[26\] GND " "Pin \"regout\[26\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|regout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[27\] GND " "Pin \"regout\[27\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|regout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[28\] GND " "Pin \"regout\[28\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|regout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[29\] GND " "Pin \"regout\[29\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|regout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[30\] GND " "Pin \"regout\[30\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|regout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[31\] GND " "Pin \"regout\[31\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485971547 "|TopDE|regout[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739485971547 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485972484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739485973254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485973254 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "96 " "Design contains 96 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[0\] " "Pin \"pc\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[1\] " "Pin \"pc\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[2\] " "Pin \"pc\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[3\] " "Pin \"pc\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[4\] " "Pin \"pc\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[5\] " "Pin \"pc\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[6\] " "Pin \"pc\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[7\] " "Pin \"pc\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[8\] " "Pin \"pc\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[9\] " "Pin \"pc\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[10\] " "Pin \"pc\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[11\] " "Pin \"pc\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[12\] " "Pin \"pc\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[13\] " "Pin \"pc\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[14\] " "Pin \"pc\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[15\] " "Pin \"pc\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[16\] " "Pin \"pc\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[17\] " "Pin \"pc\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[18\] " "Pin \"pc\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[19\] " "Pin \"pc\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[20\] " "Pin \"pc\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[21\] " "Pin \"pc\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[22\] " "Pin \"pc\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[23\] " "Pin \"pc\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[24\] " "Pin \"pc\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[25\] " "Pin \"pc\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[26\] " "Pin \"pc\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[27\] " "Pin \"pc\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[28\] " "Pin \"pc\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[29\] " "Pin \"pc\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[30\] " "Pin \"pc\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pc\[31\] " "Pin \"pc\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[0\] " "Pin \"instr\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[1\] " "Pin \"instr\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[2\] " "Pin \"instr\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[3\] " "Pin \"instr\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[4\] " "Pin \"instr\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[5\] " "Pin \"instr\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[6\] " "Pin \"instr\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[7\] " "Pin \"instr\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[8\] " "Pin \"instr\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[9\] " "Pin \"instr\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[10\] " "Pin \"instr\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[11\] " "Pin \"instr\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[12\] " "Pin \"instr\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[13\] " "Pin \"instr\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[14\] " "Pin \"instr\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[15\] " "Pin \"instr\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[16\] " "Pin \"instr\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[17\] " "Pin \"instr\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[18\] " "Pin \"instr\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[19\] " "Pin \"instr\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[20\] " "Pin \"instr\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[21\] " "Pin \"instr\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[22\] " "Pin \"instr\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[23\] " "Pin \"instr\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[24\] " "Pin \"instr\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[25\] " "Pin \"instr\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[26\] " "Pin \"instr\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[27\] " "Pin \"instr\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[28\] " "Pin \"instr\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[29\] " "Pin \"instr\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[30\] " "Pin \"instr\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instr\[31\] " "Pin \"instr\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[0\] " "Pin \"regout\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[1\] " "Pin \"regout\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[2\] " "Pin \"regout\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[3\] " "Pin \"regout\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[4\] " "Pin \"regout\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[5\] " "Pin \"regout\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[6\] " "Pin \"regout\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[7\] " "Pin \"regout\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[8\] " "Pin \"regout\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[9\] " "Pin \"regout\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[10\] " "Pin \"regout\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[11\] " "Pin \"regout\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[12\] " "Pin \"regout\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[13\] " "Pin \"regout\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[14\] " "Pin \"regout\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[15\] " "Pin \"regout\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[16\] " "Pin \"regout\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[17\] " "Pin \"regout\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[18\] " "Pin \"regout\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[19\] " "Pin \"regout\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[20\] " "Pin \"regout\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[21\] " "Pin \"regout\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[22\] " "Pin \"regout\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[23\] " "Pin \"regout\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[24\] " "Pin \"regout\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[25\] " "Pin \"regout\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[26\] " "Pin \"regout\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[27\] " "Pin \"regout\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[28\] " "Pin \"regout\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[29\] " "Pin \"regout\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[30\] " "Pin \"regout\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regout\[31\] " "Pin \"regout\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1739485975062 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1739485975062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3402 " "Implemented 3402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739485975163 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739485975163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3260 " "Implemented 3260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739485975163 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1739485975163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739485975163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739485975181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 19:32:55 2025 " "Processing ended: Thu Feb 13 19:32:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739485975181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739485975181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739485975181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485975181 ""}
