# RTL_Designs
This repository contains practical Verilog/SystemVerilog projects developed during my 6th and 7th semester coursework.
