ISim log file
Running: X:\EC551\image\test_vga_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb X:/EC551/image/test_vga_isim_beh.wdb 
ISim O.76xd (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING:  For instance uut/sprites_mem/, width 11 of formal port x0 is not equal to width 32 of actual constant.
WARNING:  For instance uut/sprites_mem/, width 11 of formal port y0 is not equal to width 32 of actual constant.
WARNING:  For instance uut/sprites_mem/, width 11 of formal port x1 is not equal to width 32 of actual constant.
WARNING:  For instance uut/sprites_mem/, width 11 of formal port y1 is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_vga.uut.memory_1.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim O.76xd (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING:  For instance uut/sprites_mem/, width 11 of formal port x0 is not equal to width 32 of actual constant.
WARNING:  For instance uut/sprites_mem/, width 11 of formal port y0 is not equal to width 32 of actual constant.
WARNING:  For instance uut/sprites_mem/, width 11 of formal port x1 is not equal to width 32 of actual constant.
WARNING:  For instance uut/sprites_mem/, width 11 of formal port y1 is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_vga.uut.memory_1.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 100us
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_vga.uut.memory_1.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 100us
# run 10000us
# run 1s
Stopped at time : 86637862 ns : File "//ad/eng/users/z/a/zafar/EC551/image/test_vga.v" Line 63
# restart
# restart
# run 1s
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_vga.uut.memory_1.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 9108661 ns : File "//ad/eng/users/z/a/zafar/EC551/image/vga_controller_640_60.v" Line 40
# restart
# run 1s
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_vga.uut.memory_1.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 4576847 ns : File "//ad/eng/users/z/a/zafar/EC551/image/test_vga.v" Line 63
# restart
# run 1s
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_vga.uut.memory_1.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 3277027 ns : File "//ad/eng/users/z/a/zafar/EC551/image/test_vga.v" Line 63
# restart
# restart
# run 1s
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_vga.uut.memory_1.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 4342085 ns : File "//ad/eng/users/z/a/zafar/EC551/image/test_vga.v" Line 63
# restart
# restart
# restart
# run 1s
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_vga.uut.memory_1.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 9191318 ns : File "//ad/eng/users/z/a/zafar/EC551/image/test_vga.v" Line 63
# restart
# restart
# run 1s
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_vga.uut.memory_1.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 10185586 ns : File "//ad/eng/users/z/a/zafar/EC551/image/test_vga.v" Line 63
# restart
# restart
# restart
# restart
# run 1s
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_vga.uut.memory_1.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 24680005 ns : File "//ad/eng/users/z/a/zafar/EC551/image/vga_display.v" Line 50
# restart
# restart
# restart
# run 1s
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_vga.uut.memory_1.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 6161830 ns : File "//ad/eng/users/z/a/zafar/EC551/image/test_vga.v" Line 63
# restart
# restart
# restart
# restart
# restart
ISim O.76xd (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING:  For instance uut/sprites_mem/, width 11 of formal port x0 is not equal to width 32 of actual constant.
WARNING:  For instance uut/sprites_mem/, width 11 of formal port y0 is not equal to width 32 of actual constant.
WARNING:  For instance uut/sprites_mem/, width 11 of formal port x1 is not equal to width 32 of actual constant.
WARNING:  For instance uut/sprites_mem/, width 11 of formal port y1 is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_vga.uut.memory_1.inst.\native_mem_module.blk_mem_gen_v6_2_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 1s
Stopped at time : 22829619 ns : File "//ad/eng/users/z/a/zafar/EC551/image/test_vga.v" Line 63
