--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mcs_basico3_top.twx mcs_basico3_top.ncd -o
mcs_basico3_top.twr mcs_basico3_top.pcf -ucf mcs_basico3_top.ucf

Design file:              mcs_basico3_top.ncd
Physical constraint file: mcs_basico3_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ck_100MHz_pad = PERIOD TIMEGRP "ck_100MHz_pad" 100 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ck_100MHz_pad = PERIOD TIMEGRP "ck_100MHz_pad" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (max period limit - period)
  Period: 200.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_866/dcm_sp_inst/CLKFX
  Logical resource: XLXI_866/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: XLXI_866/clkfx
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: XLXI_866/dcm_sp_inst/CLKIN
  Logical resource: XLXI_866/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: XLXI_866/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: XLXI_866/dcm_sp_inst/CLK2X
  Logical resource: XLXI_866/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: XLXI_866/clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cuenta_dcm_7_ = PERIOD TIMEGRP "cuenta_dcm<7>" 0.02 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cuenta_dcm_7_ = PERIOD TIMEGRP "cuenta_dcm<7>" 0.02 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 49998.270ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_14/I0
  Logical resource: XLXI_14/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: cuenta_dcm<7>
--------------------------------------------------------------------------------
Slack: 49998.361ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: ck_display_externo_pad_OBUF/CLK0
  Logical resource: XLXI_142/CK0
  Location pin: OLOGIC_X0Y24.CLK0
  Clock network: ck_20KHz
--------------------------------------------------------------------------------
Slack: 49998.597ns (period - min period limit)
  Period: 50000.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: ck_display_externo_pad_OBUF/CLK1
  Logical resource: XLXI_142/CK1
  Location pin: OLOGIC_X0Y24.CLK1
  Clock network: ck_20KHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_866_clkfx = PERIOD TIMEGRP "XLXI_866_clkfx" 
TS_ck_100MHz_pad * 0.05         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.626ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_867/blk00000001/blk0000002c (SLICE_X16Y28.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_867/blk00000001/blk00000032 (FF)
  Destination:          XLXI_867/blk00000001/blk0000002c (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.484ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_867/blk00000001/blk00000032 to XLXI_867/blk00000001/blk0000002c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.408   XLXI_867/q<3>
                                                       XLXI_867/blk00000001/blk00000032
    SLICE_X16Y27.A5      net (fanout=1)        0.337   XLXI_867/q<0>
    SLICE_X16Y27.COUT    Topcya                0.395   XLXI_867/q<3>
                                                       XLXI_867/blk00000001/blk00000041
                                                       XLXI_867/blk00000001/blk0000001b
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   XLXI_867/blk00000001/sig00000030
    SLICE_X16Y28.CLK     Tcinck                0.341   cuenta_dcm<7>
                                                       XLXI_867/blk00000001/blk00000012
                                                       XLXI_867/blk00000001/blk0000002c
    -------------------------------------------------  ---------------------------
    Total                                      1.484ns (1.144ns logic, 0.340ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_867/blk00000001/blk0000002f (FF)
  Destination:          XLXI_867/blk00000001/blk0000002c (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_867/blk00000001/blk0000002f to XLXI_867/blk00000001/blk0000002c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.408   XLXI_867/q<3>
                                                       XLXI_867/blk00000001/blk0000002f
    SLICE_X16Y27.D5      net (fanout=1)        0.372   XLXI_867/q<3>
    SLICE_X16Y27.COUT    Topcyd                0.260   XLXI_867/q<3>
                                                       XLXI_867/q<3>_rt
                                                       XLXI_867/blk00000001/blk0000001b
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   XLXI_867/blk00000001/sig00000030
    SLICE_X16Y28.CLK     Tcinck                0.341   cuenta_dcm<7>
                                                       XLXI_867/blk00000001/blk00000012
                                                       XLXI_867/blk00000001/blk0000002c
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (1.009ns logic, 0.375ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_867/blk00000001/blk00000031 (FF)
  Destination:          XLXI_867/blk00000001/blk0000002c (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.319ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_867/blk00000001/blk00000031 to XLXI_867/blk00000001/blk0000002c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.BQ      Tcko                  0.408   XLXI_867/q<3>
                                                       XLXI_867/blk00000001/blk00000031
    SLICE_X16Y27.B5      net (fanout=1)        0.192   XLXI_867/q<1>
    SLICE_X16Y27.COUT    Topcyb                0.375   XLXI_867/q<3>
                                                       XLXI_867/q<1>_rt
                                                       XLXI_867/blk00000001/blk0000001b
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   XLXI_867/blk00000001/sig00000030
    SLICE_X16Y28.CLK     Tcinck                0.341   cuenta_dcm<7>
                                                       XLXI_867/blk00000001/blk00000012
                                                       XLXI_867/blk00000001/blk0000002c
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (1.124ns logic, 0.195ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_867/blk00000001/blk0000002b (SLICE_X16Y28.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_867/blk00000001/blk00000032 (FF)
  Destination:          XLXI_867/blk00000001/blk0000002b (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.484ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_867/blk00000001/blk00000032 to XLXI_867/blk00000001/blk0000002b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.408   XLXI_867/q<3>
                                                       XLXI_867/blk00000001/blk00000032
    SLICE_X16Y27.A5      net (fanout=1)        0.337   XLXI_867/q<0>
    SLICE_X16Y27.COUT    Topcya                0.395   XLXI_867/q<3>
                                                       XLXI_867/blk00000001/blk00000041
                                                       XLXI_867/blk00000001/blk0000001b
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   XLXI_867/blk00000001/sig00000030
    SLICE_X16Y28.CLK     Tcinck                0.341   cuenta_dcm<7>
                                                       XLXI_867/blk00000001/blk00000012
                                                       XLXI_867/blk00000001/blk0000002b
    -------------------------------------------------  ---------------------------
    Total                                      1.484ns (1.144ns logic, 0.340ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_867/blk00000001/blk0000002f (FF)
  Destination:          XLXI_867/blk00000001/blk0000002b (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_867/blk00000001/blk0000002f to XLXI_867/blk00000001/blk0000002b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.408   XLXI_867/q<3>
                                                       XLXI_867/blk00000001/blk0000002f
    SLICE_X16Y27.D5      net (fanout=1)        0.372   XLXI_867/q<3>
    SLICE_X16Y27.COUT    Topcyd                0.260   XLXI_867/q<3>
                                                       XLXI_867/q<3>_rt
                                                       XLXI_867/blk00000001/blk0000001b
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   XLXI_867/blk00000001/sig00000030
    SLICE_X16Y28.CLK     Tcinck                0.341   cuenta_dcm<7>
                                                       XLXI_867/blk00000001/blk00000012
                                                       XLXI_867/blk00000001/blk0000002b
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (1.009ns logic, 0.375ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_867/blk00000001/blk00000031 (FF)
  Destination:          XLXI_867/blk00000001/blk0000002b (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.319ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_867/blk00000001/blk00000031 to XLXI_867/blk00000001/blk0000002b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.BQ      Tcko                  0.408   XLXI_867/q<3>
                                                       XLXI_867/blk00000001/blk00000031
    SLICE_X16Y27.B5      net (fanout=1)        0.192   XLXI_867/q<1>
    SLICE_X16Y27.COUT    Topcyb                0.375   XLXI_867/q<3>
                                                       XLXI_867/q<1>_rt
                                                       XLXI_867/blk00000001/blk0000001b
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   XLXI_867/blk00000001/sig00000030
    SLICE_X16Y28.CLK     Tcinck                0.341   cuenta_dcm<7>
                                                       XLXI_867/blk00000001/blk00000012
                                                       XLXI_867/blk00000001/blk0000002b
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (1.124ns logic, 0.195ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_867/blk00000001/blk0000002d (SLICE_X16Y28.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_867/blk00000001/blk00000032 (FF)
  Destination:          XLXI_867/blk00000001/blk0000002d (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.472ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_867/blk00000001/blk00000032 to XLXI_867/blk00000001/blk0000002d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.408   XLXI_867/q<3>
                                                       XLXI_867/blk00000001/blk00000032
    SLICE_X16Y27.A5      net (fanout=1)        0.337   XLXI_867/q<0>
    SLICE_X16Y27.COUT    Topcya                0.395   XLXI_867/q<3>
                                                       XLXI_867/blk00000001/blk00000041
                                                       XLXI_867/blk00000001/blk0000001b
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   XLXI_867/blk00000001/sig00000030
    SLICE_X16Y28.CLK     Tcinck                0.329   cuenta_dcm<7>
                                                       XLXI_867/blk00000001/blk00000012
                                                       XLXI_867/blk00000001/blk0000002d
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (1.132ns logic, 0.340ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_867/blk00000001/blk0000002f (FF)
  Destination:          XLXI_867/blk00000001/blk0000002d (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.372ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_867/blk00000001/blk0000002f to XLXI_867/blk00000001/blk0000002d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.408   XLXI_867/q<3>
                                                       XLXI_867/blk00000001/blk0000002f
    SLICE_X16Y27.D5      net (fanout=1)        0.372   XLXI_867/q<3>
    SLICE_X16Y27.COUT    Topcyd                0.260   XLXI_867/q<3>
                                                       XLXI_867/q<3>_rt
                                                       XLXI_867/blk00000001/blk0000001b
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   XLXI_867/blk00000001/sig00000030
    SLICE_X16Y28.CLK     Tcinck                0.329   cuenta_dcm<7>
                                                       XLXI_867/blk00000001/blk00000012
                                                       XLXI_867/blk00000001/blk0000002d
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.997ns logic, 0.375ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     197.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_867/blk00000001/blk00000031 (FF)
  Destination:          XLXI_867/blk00000001/blk0000002d (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.307ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         ck_5MHz rising at 0.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_867/blk00000001/blk00000031 to XLXI_867/blk00000001/blk0000002d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.BQ      Tcko                  0.408   XLXI_867/q<3>
                                                       XLXI_867/blk00000001/blk00000031
    SLICE_X16Y27.B5      net (fanout=1)        0.192   XLXI_867/q<1>
    SLICE_X16Y27.COUT    Topcyb                0.375   XLXI_867/q<3>
                                                       XLXI_867/q<1>_rt
                                                       XLXI_867/blk00000001/blk0000001b
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   XLXI_867/blk00000001/sig00000030
    SLICE_X16Y28.CLK     Tcinck                0.329   cuenta_dcm<7>
                                                       XLXI_867/blk00000001/blk00000012
                                                       XLXI_867/blk00000001/blk0000002d
    -------------------------------------------------  ---------------------------
    Total                                      1.307ns (1.112ns logic, 0.195ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_866_clkfx = PERIOD TIMEGRP "XLXI_866_clkfx" TS_ck_100MHz_pad * 0.05
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_867/blk00000001/blk0000002b (SLICE_X16Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_867/blk00000001/blk0000002b (FF)
  Destination:          XLXI_867/blk00000001/blk0000002b (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_867/blk00000001/blk0000002b to XLXI_867/blk00000001/blk0000002b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.200   cuenta_dcm<7>
                                                       XLXI_867/blk00000001/blk0000002b
    SLICE_X16Y28.D6      net (fanout=2)        0.022   cuenta_dcm<7>
    SLICE_X16Y28.CLK     Tah         (-Th)    -0.237   cuenta_dcm<7>
                                                       cuenta_dcm<7>_rt
                                                       XLXI_867/blk00000001/blk00000012
                                                       XLXI_867/blk00000001/blk0000002b
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_867/blk00000001/blk00000031 (SLICE_X16Y27.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_867/blk00000001/blk00000031 (FF)
  Destination:          XLXI_867/blk00000001/blk00000031 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_867/blk00000001/blk00000031 to XLXI_867/blk00000001/blk00000031
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.BQ      Tcko                  0.200   XLXI_867/q<3>
                                                       XLXI_867/blk00000001/blk00000031
    SLICE_X16Y27.B5      net (fanout=1)        0.070   XLXI_867/q<1>
    SLICE_X16Y27.CLK     Tah         (-Th)    -0.234   XLXI_867/q<3>
                                                       XLXI_867/q<1>_rt
                                                       XLXI_867/blk00000001/blk0000001b
                                                       XLXI_867/blk00000001/blk00000031
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_867/blk00000001/blk0000002d (SLICE_X16Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_867/blk00000001/blk0000002d (FF)
  Destination:          XLXI_867/blk00000001/blk0000002d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_5MHz rising at 200.000ns
  Destination Clock:    ck_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_867/blk00000001/blk0000002d to XLXI_867/blk00000001/blk0000002d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.BQ      Tcko                  0.200   cuenta_dcm<7>
                                                       XLXI_867/blk00000001/blk0000002d
    SLICE_X16Y28.B5      net (fanout=1)        0.070   XLXI_867/q<5>
    SLICE_X16Y28.CLK     Tah         (-Th)    -0.234   cuenta_dcm<7>
                                                       XLXI_867/q<5>_rt
                                                       XLXI_867/blk00000001/blk00000012
                                                       XLXI_867/blk00000001/blk0000002d
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_866_clkfx = PERIOD TIMEGRP "XLXI_866_clkfx" TS_ck_100MHz_pad * 0.05
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 198.270ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_866/clkout2_buf/I0
  Logical resource: XLXI_866/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_866/clkfx
--------------------------------------------------------------------------------
Slack: 199.570ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_867/q<3>/CLK
  Logical resource: XLXI_867/blk00000001/blk00000032/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: ck_5MHz
--------------------------------------------------------------------------------
Slack: 199.570ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_867/q<3>/CLK
  Logical resource: XLXI_867/blk00000001/blk00000031/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: ck_5MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_866_clk2x = PERIOD TIMEGRP "XLXI_866_clk2x" 
TS_ck_100MHz_pad HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 153140 paths analyzed, 8006 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.286ns.
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1 (RAMB16_X1Y26.ENA), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.118ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.374 - 0.357)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.DMUX    Tshcko                0.488   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X16Y41.C2      net (fanout=1)        1.496   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<28>
    SLICE_X16Y41.COUT    Topcyc                0.295   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<1>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X16Y42.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X16Y42.COUT    Tbyp                  0.076   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X16Y43.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X16Y43.DQ      Tito_logic            0.639   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O_rt
    SLICE_X9Y44.A6       net (fanout=3)        0.828   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
    SLICE_X9Y44.A        Tilo                  0.259   mcs_0/U0/ilmb_cntlr/lmb_as
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/i_AS_I1
    RAMB16_X1Y26.ENA     net (fanout=20)       3.811   mcs_0/U0/ilmb_M_AddrStrobe
    RAMB16_X1Y26.CLKA    Trcck_ENA             0.220   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.118ns (1.977ns logic, 6.141ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.907ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.374 - 0.357)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.BMUX    Tshcko                0.488   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X16Y41.C3      net (fanout=1)        1.285   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<27>
    SLICE_X16Y41.COUT    Topcyc                0.295   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<1>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X16Y42.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X16Y42.COUT    Tbyp                  0.076   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X16Y43.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X16Y43.DQ      Tito_logic            0.639   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O_rt
    SLICE_X9Y44.A6       net (fanout=3)        0.828   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
    SLICE_X9Y44.A        Tilo                  0.259   mcs_0/U0/ilmb_cntlr/lmb_as
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/i_AS_I1
    RAMB16_X1Y26.ENA     net (fanout=20)       3.811   mcs_0/U0/ilmb_M_AddrStrobe
    RAMB16_X1Y26.CLKA    Trcck_ENA             0.220   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.907ns (1.977ns logic, 5.930ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.906ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.374 - 0.357)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y37.BMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<26>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X16Y41.C1      net (fanout=1)        1.311   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<25>
    SLICE_X16Y41.COUT    Topcyc                0.295   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<1>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X16Y42.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X16Y42.COUT    Tbyp                  0.076   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X16Y43.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X16Y43.DQ      Tito_logic            0.639   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O_rt
    SLICE_X9Y44.A6       net (fanout=3)        0.828   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
    SLICE_X9Y44.A        Tilo                  0.259   mcs_0/U0/ilmb_cntlr/lmb_as
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/i_AS_I1
    RAMB16_X1Y26.ENA     net (fanout=20)       3.811   mcs_0/U0/ilmb_M_AddrStrobe
    RAMB16_X1Y26.CLKA    Trcck_ENA             0.220   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.906ns (1.950ns logic, 5.956ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1 (RAMB16_X0Y10.ADDRA11), 149 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.931ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.459 - 0.458)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.AQ      Tcko                  0.391   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I
    SLICE_X20Y44.A2      net (fanout=7)        0.984   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid
    SLICE_X20Y44.A       Tilo                  0.205   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X20Y37.A6      net (fanout=2)        0.734   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X20Y37.COUT    Topcya                0.395   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X20Y38.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
    SLICE_X20Y38.COUT    Tbyp                  0.076   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X
    SLICE_X20Y39.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X/O
    SLICE_X20Y39.CMUX    Tcinc                 0.272   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X
    SLICE_X16Y43.B4      net (fanout=1)        1.278   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_Sum
    SLICE_X16Y43.BMUX    Tilo                  0.251   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/NewPC_Mux
    RAMB16_X0Y10.ADDRA11 net (fanout=17)       2.989   mcs_0/U0/ilmb_M_ABus<19>
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.931ns (1.940ns logic, 5.991ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.895ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.459 - 0.458)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DQ      Tcko                  0.408   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I
    SLICE_X20Y44.A3      net (fanout=41)       0.931   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>
    SLICE_X20Y44.A       Tilo                  0.205   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X20Y37.A6      net (fanout=2)        0.734   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X20Y37.COUT    Topcya                0.395   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X20Y38.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
    SLICE_X20Y38.COUT    Tbyp                  0.076   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X
    SLICE_X20Y39.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X/O
    SLICE_X20Y39.CMUX    Tcinc                 0.272   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X
    SLICE_X16Y43.B4      net (fanout=1)        1.278   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_Sum
    SLICE_X16Y43.BMUX    Tilo                  0.251   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/NewPC_Mux
    RAMB16_X0Y10.ADDRA11 net (fanout=17)       2.989   mcs_0/U0/ilmb_M_ABus<19>
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.895ns (1.957ns logic, 5.938ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.868ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.459 - 0.458)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.AQ      Tcko                  0.391   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I
    SLICE_X20Y44.A2      net (fanout=7)        0.984   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_Valid
    SLICE_X20Y44.A       Tilo                  0.205   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X20Y37.AX      net (fanout=2)        0.841   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X20Y37.COUT    Taxcy                 0.225   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X20Y38.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
    SLICE_X20Y38.COUT    Tbyp                  0.076   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X
    SLICE_X20Y39.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X/O
    SLICE_X20Y39.CMUX    Tcinc                 0.272   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X
    SLICE_X16Y43.B4      net (fanout=1)        1.278   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_Sum
    SLICE_X16Y43.BMUX    Tilo                  0.251   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/NewPC_Mux
    RAMB16_X0Y10.ADDRA11 net (fanout=17)       2.989   mcs_0/U0/ilmb_M_ABus<19>
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.868ns (1.770ns logic, 6.098ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_865/U1/tono_1 (SLICE_X29Y20.B1), 626 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_865/U1/periodo_7 (FF)
  Destination:          XLXI_865/U1/tono_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (0.359 - 0.394)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_865/U1/periodo_7 to XLXI_865/U1/tono_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y15.DQ      Tcko                  0.391   XLXI_865/U1/periodo<7>
                                                       XLXI_865/U1/periodo_7
    SLICE_X33Y13.D1      net (fanout=16)       1.097   XLXI_865/U1/periodo<7>
    SLICE_X33Y13.D       Tilo                  0.259   XLXI_865/U1/U1/Mmux_p1110
                                                       XLXI_865/U1/U1/Mmux_p1111
    SLICE_X32Y13.C2      net (fanout=2)        0.414   XLXI_865/U1/U1/Mmux_p1110
    SLICE_X32Y13.CMUX    Tilo                  0.343   XLXI_865/U1/U1/Mmux_t_o125
                                                       XLXI_865/U1/U1/Mmux_p1112_G
                                                       XLXI_865/U1/U1/Mmux_p1112
    SLICE_X33Y16.B6      net (fanout=1)        0.496   XLXI_865/U1/U1/Mmux_p1111
    SLICE_X33Y16.B       Tilo                  0.259   XLXI_865/U1/periodo<15>
                                                       XLXI_865/U1/U1/Mmux_p1113_SW0
    SLICE_X33Y16.A5      net (fanout=1)        0.187   N164
    SLICE_X33Y16.A       Tilo                  0.259   XLXI_865/U1/periodo<15>
                                                       XLXI_865/U1/U1/Mmux_p1113
    SLICE_X36Y18.B3      net (fanout=1)        0.823   XLXI_865/U1/U1/Mmux_p1112
    SLICE_X36Y18.B       Tilo                  0.205   XLXI_865/U1/periodo<21>
                                                       XLXI_865/U1/U1/Mmux_p1114_SW0
    SLICE_X36Y18.D1      net (fanout=1)        0.443   N148
    SLICE_X36Y18.CMUX    Topdc                 0.338   XLXI_865/U1/periodo<21>
                                                       XLXI_865/U1/U1/Mmux_p1115_F
                                                       XLXI_865/U1/U1/Mmux_p1115
    SLICE_X32Y19.CX      net (fanout=4)        0.971   XLXI_865/U1/U1/p<1>
    SLICE_X32Y19.CMUX    Tcxc                  0.163   N228
                                                       XLXI_865/U1/U1/U1/Tono<1>
    SLICE_X29Y20.B1      net (fanout=1)        0.909   XLXI_865/U1/div<1>
    SLICE_X29Y20.CLK     Tas                   0.322   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_1_glue_set
                                                       XLXI_865/U1/tono_1
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (2.539ns logic, 5.340ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_865/U1/periodo_5 (FF)
  Destination:          XLXI_865/U1/tono_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (0.359 - 0.394)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_865/U1/periodo_5 to XLXI_865/U1/tono_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y15.BQ      Tcko                  0.391   XLXI_865/U1/periodo<7>
                                                       XLXI_865/U1/periodo_5
    SLICE_X33Y13.D2      net (fanout=11)       0.903   XLXI_865/U1/periodo<5>
    SLICE_X33Y13.D       Tilo                  0.259   XLXI_865/U1/U1/Mmux_p1110
                                                       XLXI_865/U1/U1/Mmux_p1111
    SLICE_X32Y13.C2      net (fanout=2)        0.414   XLXI_865/U1/U1/Mmux_p1110
    SLICE_X32Y13.CMUX    Tilo                  0.343   XLXI_865/U1/U1/Mmux_t_o125
                                                       XLXI_865/U1/U1/Mmux_p1112_G
                                                       XLXI_865/U1/U1/Mmux_p1112
    SLICE_X33Y16.B6      net (fanout=1)        0.496   XLXI_865/U1/U1/Mmux_p1111
    SLICE_X33Y16.B       Tilo                  0.259   XLXI_865/U1/periodo<15>
                                                       XLXI_865/U1/U1/Mmux_p1113_SW0
    SLICE_X33Y16.A5      net (fanout=1)        0.187   N164
    SLICE_X33Y16.A       Tilo                  0.259   XLXI_865/U1/periodo<15>
                                                       XLXI_865/U1/U1/Mmux_p1113
    SLICE_X36Y18.B3      net (fanout=1)        0.823   XLXI_865/U1/U1/Mmux_p1112
    SLICE_X36Y18.B       Tilo                  0.205   XLXI_865/U1/periodo<21>
                                                       XLXI_865/U1/U1/Mmux_p1114_SW0
    SLICE_X36Y18.D1      net (fanout=1)        0.443   N148
    SLICE_X36Y18.CMUX    Topdc                 0.338   XLXI_865/U1/periodo<21>
                                                       XLXI_865/U1/U1/Mmux_p1115_F
                                                       XLXI_865/U1/U1/Mmux_p1115
    SLICE_X32Y19.CX      net (fanout=4)        0.971   XLXI_865/U1/U1/p<1>
    SLICE_X32Y19.CMUX    Tcxc                  0.163   N228
                                                       XLXI_865/U1/U1/U1/Tono<1>
    SLICE_X29Y20.B1      net (fanout=1)        0.909   XLXI_865/U1/div<1>
    SLICE_X29Y20.CLK     Tas                   0.322   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_1_glue_set
                                                       XLXI_865/U1/tono_1
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (2.539ns logic, 5.146ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_865/U1/periodo_7 (FF)
  Destination:          XLXI_865/U1/tono_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (0.359 - 0.394)
  Source Clock:         ck_100MHz rising at 0.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_865/U1/periodo_7 to XLXI_865/U1/tono_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y15.DQ      Tcko                  0.391   XLXI_865/U1/periodo<7>
                                                       XLXI_865/U1/periodo_7
    SLICE_X33Y13.D1      net (fanout=16)       1.097   XLXI_865/U1/periodo<7>
    SLICE_X33Y13.D       Tilo                  0.259   XLXI_865/U1/U1/Mmux_p1110
                                                       XLXI_865/U1/U1/Mmux_p1111
    SLICE_X32Y13.D6      net (fanout=2)        0.124   XLXI_865/U1/U1/Mmux_p1110
    SLICE_X32Y13.CMUX    Topdc                 0.338   XLXI_865/U1/U1/Mmux_t_o125
                                                       XLXI_865/U1/U1/Mmux_p1112_F
                                                       XLXI_865/U1/U1/Mmux_p1112
    SLICE_X33Y16.B6      net (fanout=1)        0.496   XLXI_865/U1/U1/Mmux_p1111
    SLICE_X33Y16.B       Tilo                  0.259   XLXI_865/U1/periodo<15>
                                                       XLXI_865/U1/U1/Mmux_p1113_SW0
    SLICE_X33Y16.A5      net (fanout=1)        0.187   N164
    SLICE_X33Y16.A       Tilo                  0.259   XLXI_865/U1/periodo<15>
                                                       XLXI_865/U1/U1/Mmux_p1113
    SLICE_X36Y18.B3      net (fanout=1)        0.823   XLXI_865/U1/U1/Mmux_p1112
    SLICE_X36Y18.B       Tilo                  0.205   XLXI_865/U1/periodo<21>
                                                       XLXI_865/U1/U1/Mmux_p1114_SW0
    SLICE_X36Y18.D1      net (fanout=1)        0.443   N148
    SLICE_X36Y18.CMUX    Topdc                 0.338   XLXI_865/U1/periodo<21>
                                                       XLXI_865/U1/U1/Mmux_p1115_F
                                                       XLXI_865/U1/U1/Mmux_p1115
    SLICE_X32Y19.CX      net (fanout=4)        0.971   XLXI_865/U1/U1/p<1>
    SLICE_X32Y19.CMUX    Tcxc                  0.163   N228
                                                       XLXI_865/U1/U1/U1/Tono<1>
    SLICE_X29Y20.B1      net (fanout=1)        0.909   XLXI_865/U1/div<1>
    SLICE_X29Y20.CLK     Tas                   0.322   XLXI_865/U1/tono<2>
                                                       XLXI_865/U1/tono_1_glue_set
                                                       XLXI_865/U1/tono_1
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (2.534ns logic, 5.050ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_866_clk2x = PERIOD TIMEGRP "XLXI_866_clk2x" TS_ck_100MHz_pad HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (SLICE_X18Y28.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 to mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.AQ      Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X18Y28.CE      net (fanout=1)        0.113   mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X18Y28.CLK     Tckce       (-Th)     0.092   mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.142ns logic, 0.113ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (SLICE_X10Y43.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0 (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.198   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0
    SLICE_X10Y43.D1      net (fanout=36)       0.416   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<0>
    SLICE_X10Y43.CLK     Tah         (-Th)     0.293   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (-0.095ns logic, 0.416ns route)
                                                       (-29.6% logic, 129.6% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (SLICE_X10Y43.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0 (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ck_100MHz rising at 10.000ns
  Destination Clock:    ck_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.198   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0
    SLICE_X10Y43.D1      net (fanout=36)       0.416   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<0>
    SLICE_X10Y43.CLK     Tah         (-Th)     0.293   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (-0.095ns logic, 0.416ns route)
                                                       (-29.6% logic, 129.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_866_clk2x = PERIOD TIMEGRP "XLXI_866_clk2x" TS_ck_100MHz_pad HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: ck_100MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: ck_100MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: ck_100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ck_100MHz_pad
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ck_100MHz_pad               |     10.000ns|      5.340ns|      8.286ns|            0|            0|            0|       153176|
| TS_XLXI_866_clkfx             |    200.000ns|      2.626ns|          N/A|            0|            0|           36|            0|
| TS_XLXI_866_clk2x             |     10.000ns|      8.286ns|          N/A|            0|            0|       153140|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ck_100MHz_pad
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck_100MHz_pad  |    8.286|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 153176 paths, 0 nets, and 11385 connections

Design statistics:
   Minimum period:   8.286ns{1}   (Maximum frequency: 120.685MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 09 09:43:02 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4619 MB



