
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001112                       # Number of seconds simulated
sim_ticks                                  1111918824                       # Number of ticks simulated
final_tick                               400314060252                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140480                       # Simulator instruction rate (inst/s)
host_op_rate                                   180666                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  26197                       # Simulator tick rate (ticks/s)
host_mem_usage                               67374684                       # Number of bytes of host memory used
host_seconds                                 42444.84                       # Real time elapsed on the host
sim_insts                                  5962643589                       # Number of instructions simulated
sim_ops                                    7668352536                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        20608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        37888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         9984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        38016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        37632                       # Number of bytes read from this memory
system.physmem.bytes_read::total               212480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           25344                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        72192                       # Number of bytes written to this memory
system.physmem.bytes_written::total             72192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          161                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          296                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           78                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          297                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          294                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1660                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             564                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  564                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2993024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18533727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3338373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     34074430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1266279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8979073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9669771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3338373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     34189546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3223257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33844197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               191093086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2993024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3338373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1266279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3338373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3223257                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           22793031                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          64925603                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               64925603                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          64925603                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2993024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18533727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3338373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     34074430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1266279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8979073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9669771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3338373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     34189546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3223257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33844197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              256018689                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210177                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172169                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22260                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        87066                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80006                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21303                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2008471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199698                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210177                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101309                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64225                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        109684                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125226                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2422029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.957036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2159735     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27844      1.15%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32245      1.33%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17680      0.73%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           20340      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11690      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7713      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20665      0.85%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124117      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2422029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078822                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.449919                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991448                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       127361                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259949                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2084                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         41183                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34076                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463878                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         41183                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1995050                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          19497                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        98665                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258462                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9168                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1461623                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2050                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2032931                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6803345                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6803345                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          329825                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26684                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1926                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15748                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367666                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2051                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       201581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       472253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2422029                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.564678                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.257168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1846430     76.23%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       231202      9.55%     85.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124591      5.14%     90.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        85785      3.54%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75336      3.11%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38689      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9355      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6120      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4521      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2422029                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            346     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1313     43.64%     55.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1350     44.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144782     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21291      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126782      9.27%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74645      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367666                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.512912                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3009                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002200                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5162420                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1659593                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370675                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3384                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27799                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         41183                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          14508                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1304                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457977                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140680                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75412                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25283                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345745                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118651                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21920                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193248                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187605                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74597                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.504691                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1342797                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342702                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798870                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2092640                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.503550                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381752                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       231095                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22209                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2380846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.332433                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1879349     78.94%     78.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232739      9.78%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97570      4.10%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58504      2.46%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40162      1.69%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26309      1.11%     98.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13807      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10785      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21621      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2380846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21621                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3817196                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2957171                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 244444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.666468                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.666468                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.375028                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.375028                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6068651                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1866102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364675                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          210306                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       172279                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        22269                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        87120                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           80055                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21316                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2009700                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1200426                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             210306                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       101371                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               262459                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          64258                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        108635                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           125298                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21995                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2422397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.606827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.957453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2159938     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           27857      1.15%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           32270      1.33%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           17691      0.73%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           20354      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           11695      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7723      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           20674      0.85%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          124195      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2422397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078870                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.450192                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1992655                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       126335                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           260110                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2087                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         41206                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        34095                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1464794                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         41206                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1996260                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          19558                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        97565                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           258621                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         9183                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1462539                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2045                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4471                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2034180                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6807668                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6807668                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1704135                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          330045                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            26733                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       140785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        75459                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1927                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15760                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1458484                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1368508                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2054                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       201720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       472591                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2422397                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.564940                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.257383                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1846436     76.22%     76.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       231342      9.55%     85.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       124683      5.15%     90.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        85837      3.54%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        75382      3.11%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        38710      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         9361      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6123      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4523      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2422397                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            346     11.51%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1312     43.63%     55.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1349     44.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1145472     83.70%     83.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        21299      1.56%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       126879      9.27%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        74692      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1368508                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.513228                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3007                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002197                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5164474                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1660637                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1343535                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1371515                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3398                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27822                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         41206                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          14567                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1300                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1458882                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           57                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       140785                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        75459                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13020                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        25291                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1346579                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       118740                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        21929                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              193385                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          187717                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             74645                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.505004                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1343630                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1343535                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           799366                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2094026                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.503862                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381736                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1000607                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1227655                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       231246                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22218                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2381191                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.515563                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.332750                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1879401     78.93%     78.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       232871      9.78%     88.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        97626      4.10%     92.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        58536      2.46%     95.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        40184      1.69%     96.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        26327      1.11%     98.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13811      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10793      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        21642      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2381191                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1000607                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1227655                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                186076                       # Number of memory references committed
system.switch_cpus1.commit.loads               112963                       # Number of loads committed
system.switch_cpus1.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            175660                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1106810                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        24975                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        21642                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3818437                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2959016                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32736                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 244076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1000607                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1227655                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1000607                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.664855                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.664855                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.375255                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.375255                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6072474                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1867237                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1365521                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          195124                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       175271                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        17043                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       132549                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          128563                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10679                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          539                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2070649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1112248                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             195124                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       139242                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               246943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          56773                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         41435                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           126621                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        16479                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2398657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.516752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.755637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2151714     89.70%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           38319      1.60%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18338      0.76%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           37941      1.58%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           10683      0.45%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           35521      1.48%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            5133      0.21%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            8506      0.35%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           92502      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2398657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073177                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.417123                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2046831                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        66045                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           246264                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          263                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         39251                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        17249                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1234658                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1679                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         39251                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2049860                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          42497                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        15053                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           243422                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8571                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1231940                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1040                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         6770                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1605773                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5568803                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5568803                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1264977                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          340772                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          156                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            19153                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       231255                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        33397                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          325                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         7420                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1223470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1132915                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1204                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       245861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       521438                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2398657                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.472312                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.082528                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1902343     79.31%     79.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       151485      6.32%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       171669      7.16%     92.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        97288      4.06%     96.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        48706      2.03%     98.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        12533      0.52%     99.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        13992      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          341      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          300      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2398657                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           1887     57.46%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           788     24.00%     81.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          609     18.54%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       882634     77.91%     77.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         8189      0.72%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       209160     18.46%     97.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        32858      2.90%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1132915                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.424874                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3284                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002899                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4668975                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1469509                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1101559                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1136199                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads          878                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        51269                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1411                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         39251                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          31776                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          970                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1223632                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           61                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       231255                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        33397                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           82                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10663                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7279                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        17942                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1117814                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       205963                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        15101                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              238795                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          170261                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             32832                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.419211                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1102017                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1101559                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           668950                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1424079                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.413115                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.469742                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       873454                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       975290                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       248378                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        16749                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2359406                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.413363                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.283410                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1999874     84.76%     84.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       138941      5.89%     90.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        91492      3.88%     94.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        28002      1.19%     95.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        49051      2.08%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         8888      0.38%     98.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         5801      0.25%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4947      0.21%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        32410      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2359406                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       873454                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        975290                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                211967                       # Number of memory references committed
system.switch_cpus2.commit.loads               179981                       # Number of loads committed
system.switch_cpus2.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            150505                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           849613                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        32410                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3550651                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2486640                       # The number of ROB writes
system.switch_cpus2.timesIdled                  48431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 267816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             873454                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               975290                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       873454                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      3.052792                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.052792                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.327569                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.327569                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5207035                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1428170                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1322067                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          198983                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       179086                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        12353                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        91504                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           69190                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10754                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          546                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2087501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1247865                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             198983                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        79944                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               245898                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          39341                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        141186                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           121606                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        12209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2501277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.586094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.909047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2255379     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            8594      0.34%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17914      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            7344      0.29%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           40051      1.60%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           35947      1.44%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6998      0.28%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           14797      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          114253      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2501277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074624                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467983                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2074347                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       154822                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           244772                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          866                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         26466                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17658                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1462367                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1413                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         26466                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2077298                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         133975                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        12955                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           242815                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         7764                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1460187                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          3008                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         3018                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1722444                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6870355                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6870355                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1488187                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          234233                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          176                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            21432                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       341339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       171326                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1670                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8574                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1454954                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          178                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1386210                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1363                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       135279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       332301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2501277                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.554201                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.349006                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2006261     80.21%     80.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       149743      5.99%     86.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       121790      4.87%     91.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        52713      2.11%     93.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        66519      2.66%     95.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        63359      2.53%     98.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        36152      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2955      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1785      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2501277                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3435     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         26839     86.39%     97.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          795      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       873419     63.01%     63.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        12065      0.87%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           82      0.01%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       330223     23.82%     87.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       170421     12.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1386210                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.519867                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              31069                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022413                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5306128                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1590476                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1372315                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1417279                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2568                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        17577                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2042                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          121                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         26466                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         129620                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1952                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1455140                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       341339                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       171326                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           94                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1281                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         6393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7653                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        14046                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1375187                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       328895                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        11022                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              499259                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          179938                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            170364                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.515733                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1372449                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1372315                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           742743                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1467671                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.514656                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.506069                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1104350                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1297737                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       157486                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          169                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        12376                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2474811                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524378                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.345375                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2002971     80.93%     80.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       173155      7.00%     87.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        81027      3.27%     91.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        79457      3.21%     94.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        21492      0.87%     95.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        92067      3.72%     99.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7106      0.29%     99.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5070      0.20%     99.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        12466      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2474811                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1104350                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1297737                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                493043                       # Number of memory references committed
system.switch_cpus3.commit.loads               323759                       # Number of loads committed
system.switch_cpus3.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            171476                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1153911                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        12576                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        12466                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3917555                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2936943                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46987                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 165196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1104350                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1297737                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1104350                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.414518                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.414518                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.414161                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.414161                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6789722                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1599314                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1731848                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          237960                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       198356                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        23342                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        90871                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           85179                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           25148                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1072                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2061160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1304090                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             237960                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       110327                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               270978                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          65974                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        109817                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           129696                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22254                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2484405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.019432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2213427     89.09%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           16466      0.66%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20404      0.82%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           33192      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13646      0.55%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           18115      0.73%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           20666      0.83%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9865      0.40%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          138624      5.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2484405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089241                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.489069                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2049074                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       123289                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           269605                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          167                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         42267                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        35888                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1593602                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         42267                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2051596                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           6360                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       110722                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           267216                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6237                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1583057                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents           850                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4264                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2211533                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7356483                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7356483                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1814494                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          397039                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            22491                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       149427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        76365                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          816                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17439                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1543368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1469261                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1750                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       209254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       439364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2484405                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.591394                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.315584                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1863488     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       282038     11.35%     86.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       116006      4.67%     91.03% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        65189      2.62%     93.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        87584      3.53%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        27800      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        26948      1.08%     99.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        14196      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1156      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2484405                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          10129     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1396     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1319     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1238458     84.29%     84.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        19896      1.35%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          180      0.01%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       134681      9.17%     94.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        76046      5.18%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1469261                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.551013                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              12844                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008742                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5437521                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1752997                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1428303                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1482105                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          966                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        31518                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1393                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         42267                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4829                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          654                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1543737                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1067                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       149427                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        76365                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13121                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        26759                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1441644                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       131985                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        27617                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              208011                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          203189                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             76026                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.540656                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1428318                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1428303                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           855642                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2299255                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.535653                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372139                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1055397                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1300630                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       243115                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        23370                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2442138                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532578                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.351027                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1890808     77.42%     77.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       279881     11.46%     88.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       101602      4.16%     93.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        50345      2.06%     95.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        45822      1.88%     96.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        19470      0.80%     97.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        19319      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9170      0.38%     98.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        25721      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2442138                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1055397                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1300630                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                192881                       # Number of memory references committed
system.switch_cpus4.commit.loads               117909                       # Number of loads committed
system.switch_cpus4.commit.membars                180                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            188478                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1171064                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        26873                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        25721                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3960162                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3129758                       # The number of ROB writes
system.switch_cpus4.timesIdled                  33223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 182068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1055397                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1300630                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1055397                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.526512                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.526512                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395803                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395803                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6483810                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1998323                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1471215                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           360                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          217049                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       177656                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        22954                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        88073                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           83093                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           21886                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1059                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2083498                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1214849                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             217049                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       104979                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               252083                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          63607                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         54845                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           128994                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        22806                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2430793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.613831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2178710     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           11561      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18227      0.75%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           24507      1.01%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           25989      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           21996      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           11638      0.48%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           18525      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          119640      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2430793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081399                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.455601                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2062365                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        76409                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           251478                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         40159                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        35473                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1488794                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         40159                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2068383                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          13835                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        49315                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           245850                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        13242                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1487570                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1692                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5872                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2076332                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6916088                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6916088                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1766966                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          309356                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            41412                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       139998                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        74667                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          836                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        16665                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1484727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1399714                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          403                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       182912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       443263                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2430793                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575826                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268719                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1840022     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       241658      9.94%     85.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       122915      5.06%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        93715      3.86%     94.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        73503      3.02%     97.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        29242      1.20%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        18653      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         9739      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1346      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2430793                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            293     11.90%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           903     36.68%     48.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1266     51.42%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1177781     84.14%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        20785      1.48%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       126719      9.05%     94.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        74255      5.31%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1399714                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.524931                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2462                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001759                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5233083                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1668013                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1376637                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1402176                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2753                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        25104                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1535                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         40159                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          10916                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1173                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1485091                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       139998                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        74667                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           994                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12525                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13574                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        26099                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1378790                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       119137                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        20921                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              193363                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          195390                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             74226                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.517084                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1376716                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1376637                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           791118                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2132164                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.516276                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371040                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1030283                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1267820                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       217267                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        23020                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2390634                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.530328                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378036                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1870717     78.25%     78.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       257517     10.77%     89.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        97690      4.09%     93.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        46191      1.93%     95.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        38613      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        22686      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        20239      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8814      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28167      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2390634                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1030283                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1267820                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                188021                       # Number of memory references committed
system.switch_cpus5.commit.loads               114892                       # Number of loads committed
system.switch_cpus5.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            182776                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1142352                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        26123                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28167                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3847541                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3010354                       # The number of ROB writes
system.switch_cpus5.timesIdled                  33342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 235680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1030283                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1267820                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1030283                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.588098                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.588098                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.386384                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.386384                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6203261                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1919264                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1379635                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          199101                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       179258                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        12366                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        87904                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           69228                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           10734                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          543                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2088785                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1248475                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             199101                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        79962                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               246050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          39471                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        138867                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           121706                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        12218                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2500514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.586495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.909664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2254464     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            8580      0.34%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18064      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7379      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           40008      1.60%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           36011      1.44%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            6853      0.27%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           14750      0.59%     95.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          114405      4.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2500514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074668                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.468212                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2074815                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       153322                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           244931                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          856                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         26586                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        17610                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1462909                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1405                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         26586                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2077804                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         131319                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        13862                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           242923                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8016                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1460713                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3195                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3103                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           30                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1723022                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6872606                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6872606                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1488250                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          234761                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          176                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            21830                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       341392                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       171358                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1622                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8517                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1455706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          178                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1386490                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1287                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       136454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       334578                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2500514                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.554482                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.348977                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2005034     80.18%     80.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       150155      6.00%     86.19% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       121881      4.87%     91.06% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        52799      2.11%     93.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        66487      2.66%     95.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        63269      2.53%     98.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        36108      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3013      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1768      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2500514                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3462     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         26755     86.25%     97.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          802      2.59%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       873616     63.01%     63.01% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        12045      0.87%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           82      0.01%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       330284     23.82%     87.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       170463     12.29%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1386490                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.519972                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              31019                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022372                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5305799                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1592404                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1372479                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1417509                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2511                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        17624                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2070                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          121                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         26586                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         126687                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1968                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1455894                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           37                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       341392                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       171358                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           94                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1284                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        14104                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1375406                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       328974                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        11083                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              499384                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          179952                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            170410                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.515815                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1372607                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1372479                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           742844                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1468241                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.514717                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.505941                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1104399                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1297786                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       158212                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          169                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        12386                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2473928                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524585                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.345552                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2001939     80.92%     80.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       173321      7.01%     87.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        80982      3.27%     91.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        79588      3.22%     94.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        21535      0.87%     95.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        91845      3.71%     99.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7136      0.29%     99.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5100      0.21%     99.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        12482      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2473928                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1104399                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1297786                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                493053                       # Number of memory references committed
system.switch_cpus6.commit.loads               323768                       # Number of loads committed
system.switch_cpus6.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            171488                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1153948                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        12576                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        12482                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3917431                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2938605                       # The number of ROB writes
system.switch_cpus6.timesIdled                  46976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 165959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1104399                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1297786                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1104399                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.414411                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.414411                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.414180                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.414180                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6790629                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1599401                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1732525                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          198587                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       178799                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        12367                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        92206                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           68950                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           10744                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          565                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2086340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1246426                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             198587                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        79694                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               245414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          39366                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        135176                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           121560                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        12227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2493630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.587065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.910687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2248216     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            8485      0.34%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17838      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            7355      0.29%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           39931      1.60%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           35958      1.44%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            6885      0.28%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           14822      0.59%     95.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          114140      4.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2493630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074476                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.467444                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2072142                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       149848                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           244323                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          837                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         26476                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        17569                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1460364                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         26476                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2075145                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         126627                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        15039                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           242276                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         8063                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1458209                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          3167                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         3133                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents           38                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1719896                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6861453                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6861453                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1485963                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          233926                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          177                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           95                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            21932                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       341050                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       171331                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1683                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8554                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1453179                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1385335                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1264                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       135345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       328774                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2493630                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.555550                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.349991                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1998770     80.16%     80.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       149689      6.00%     86.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       121777      4.88%     91.04% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        52721      2.11%     93.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        66728      2.68%     95.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        63114      2.53%     98.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        36124      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         2953      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1754      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2493630                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3439     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         26696     86.28%     97.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          806      2.60%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       872726     63.00%     63.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        12045      0.87%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           82      0.01%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       330055     23.82%     87.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       170427     12.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1385335                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.519538                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              30941                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022335                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5296505                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1588768                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1371206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1416276                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2571                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        17475                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         2153                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          122                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         26476                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         121841                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1947                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1453365                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           34                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       341050                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       171331                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           95                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1264                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         6385                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7731                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        14116                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1374052                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       328681                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        11283                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              499038                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          179799                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            170357                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.515307                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1371351                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1371206                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           742147                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1466722                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.514240                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.505990                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1102949                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1296023                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       157426                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          169                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        12394                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2467154                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.525311                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.346445                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1996023     80.90%     80.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       172876      7.01%     87.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        80757      3.27%     91.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        79397      3.22%     94.40% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        21678      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        91787      3.72%     99.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7120      0.29%     99.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5053      0.20%     99.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        12463      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2467154                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1102949                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1296023                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                492749                       # Number of memory references committed
system.switch_cpus7.commit.loads               323571                       # Number of loads committed
system.switch_cpus7.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            171219                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1152351                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12533                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        12463                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3908127                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2933393                       # The number of ROB writes
system.switch_cpus7.timesIdled                  46931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 172843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1102949                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1296023                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1102949                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.417585                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.417585                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.413636                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.413636                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6784241                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1597995                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1730240                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           168                       # number of misc regfile writes
system.l20.replacements                           150                       # number of replacements
system.l20.tagsinuse                      4094.524669                       # Cycle average of tags in use
system.l20.total_refs                          260982                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l20.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          257.504029                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    23.209247                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    72.181365                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3741.630028                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.062867                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005666                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.017622                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.913484                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          447                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l20.Writeback_hits::total                  249                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          450                       # number of demand (read+write) hits
system.l20.demand_hits::total                     451                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          450                       # number of overall hits
system.l20.overall_hits::total                    451                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          126                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          126                       # number of demand (read+write) misses
system.l20.demand_misses::total                   150                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          126                       # number of overall misses
system.l20.overall_misses::total                  150                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     24563447                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     63938043                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       88501490                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     24563447                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     63938043                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        88501490                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     24563447                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     63938043                       # number of overall miss cycles
system.l20.overall_miss_latency::total       88501490                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          573                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          576                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          576                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.219895                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.218750                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.218750                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 507444.785714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 590009.933333                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 507444.785714                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 590009.933333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 507444.785714                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 590009.933333                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  92                       # number of writebacks
system.l20.writebacks::total                       92                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          126                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          126                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          126                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     54888762                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     77728188                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     54888762                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     77728188                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     54888762                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     77728188                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 435625.095238                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 518187.920000                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 435625.095238                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 518187.920000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 435625.095238                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 518187.920000                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           150                       # number of replacements
system.l21.tagsinuse                      4094.526314                       # Cycle average of tags in use
system.l21.total_refs                          260982                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l21.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          257.499095                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    23.220942                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    72.250615                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3741.555662                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.062866                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005669                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.017639                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.913466                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          447                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l21.Writeback_hits::total                  249                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          450                       # number of demand (read+write) hits
system.l21.demand_hits::total                     451                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          450                       # number of overall hits
system.l21.overall_hits::total                    451                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          126                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          126                       # number of demand (read+write) misses
system.l21.demand_misses::total                   150                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          126                       # number of overall misses
system.l21.overall_misses::total                  150                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     22767509                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     63985078                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       86752587                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     22767509                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     63985078                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        86752587                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     22767509                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     63985078                       # number of overall miss cycles
system.l21.overall_miss_latency::total       86752587                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           25                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          573                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           25                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          576                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           25                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          576                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.219895                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.218750                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.218750                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 948646.208333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 507818.079365                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 578350.580000                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 948646.208333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 507818.079365                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 578350.580000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 948646.208333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 507818.079365                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 578350.580000                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  92                       # number of writebacks
system.l21.writebacks::total                       92                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           24                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          126                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           24                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          126                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           24                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          126                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     21032309                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     54881298                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     75913607                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     21032309                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     54881298                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     75913607                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     21032309                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     54881298                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     75913607                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.218750                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.218750                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 876346.208333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 435565.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 506090.713333                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 876346.208333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 435565.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 506090.713333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 876346.208333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 435565.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 506090.713333                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           187                       # number of replacements
system.l22.tagsinuse                      4095.717730                       # Cycle average of tags in use
system.l22.total_refs                           75398                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4283                       # Sample count of references to valid blocks.
system.l22.avg_refs                         17.604016                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.290022                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    22.520459                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    91.595178                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3903.312071                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019114                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005498                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.022362                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.952957                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999931                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          411                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    412                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              64                       # number of Writeback hits
system.l22.Writeback_hits::total                   64                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          414                       # number of demand (read+write) hits
system.l22.demand_hits::total                     415                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          414                       # number of overall hits
system.l22.overall_hits::total                    415                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          161                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  187                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          161                       # number of demand (read+write) misses
system.l22.demand_misses::total                   187                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          161                       # number of overall misses
system.l22.overall_misses::total                  187                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     23595920                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     72464158                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       96060078                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     23595920                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     72464158                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        96060078                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     23595920                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     72464158                       # number of overall miss cycles
system.l22.overall_miss_latency::total       96060078                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           27                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          572                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                599                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           64                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               64                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           27                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          575                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 602                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           27                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          575                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                602                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.281469                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.312187                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.280000                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.310631                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.280000                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.310631                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 907535.384615                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 450087.937888                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 513690.256684                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 907535.384615                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 450087.937888                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 513690.256684                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 907535.384615                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 450087.937888                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 513690.256684                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  34                       # number of writebacks
system.l22.writebacks::total                       34                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          161                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             187                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          161                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              187                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          161                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             187                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     21729120                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     60904358                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     82633478                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     21729120                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     60904358                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     82633478                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     21729120                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     60904358                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     82633478                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.281469                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.312187                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.280000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.310631                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.280000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.310631                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 835735.384615                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 378287.937888                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 441890.256684                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 835735.384615                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 378287.937888                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 441890.256684                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 835735.384615                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 378287.937888                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 441890.256684                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           325                       # number of replacements
system.l23.tagsinuse                      4095.704939                       # Cycle average of tags in use
system.l23.total_refs                          225271                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4421                       # Sample count of references to valid blocks.
system.l23.avg_refs                         50.954761                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           10.565857                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    23.164682                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   171.932795                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3890.041605                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002580                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005655                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.041976                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.949717                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999928                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          532                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    533                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             226                       # number of Writeback hits
system.l23.Writeback_hits::total                  226                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          535                       # number of demand (read+write) hits
system.l23.demand_hits::total                     536                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          535                       # number of overall hits
system.l23.overall_hits::total                    536                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           29                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          296                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  325                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           29                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          296                       # number of demand (read+write) misses
system.l23.demand_misses::total                   325                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           29                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          296                       # number of overall misses
system.l23.overall_misses::total                  325                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     27158976                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    154078960                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      181237936                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     27158976                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    154078960                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       181237936                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     27158976                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    154078960                       # number of overall miss cycles
system.l23.overall_miss_latency::total      181237936                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           30                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          828                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                858                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          226                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              226                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           30                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          831                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 861                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           30                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          831                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                861                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.357488                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.378788                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.356197                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.377468                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.356197                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.377468                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 936516.413793                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 520537.027027                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 557655.187692                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 936516.413793                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 520537.027027                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 557655.187692                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 936516.413793                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 520537.027027                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 557655.187692                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  81                       # number of writebacks
system.l23.writebacks::total                       81                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          296                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             325                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          296                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              325                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          296                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             325                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     25075178                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    132813291                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    157888469                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     25075178                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    132813291                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    157888469                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     25075178                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    132813291                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    157888469                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.357488                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.378788                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.356197                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.377468                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.356197                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.377468                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 864661.310345                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 448693.550676                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 485810.673846                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 864661.310345                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 448693.550676                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 485810.673846                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 864661.310345                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 448693.550676                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 485810.673846                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                            90                       # number of replacements
system.l24.tagsinuse                      4095.834845                       # Cycle average of tags in use
system.l24.total_refs                          181609                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4186                       # Sample count of references to valid blocks.
system.l24.avg_refs                         43.384854                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          136.265817                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    10.766055                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    38.213565                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3910.589409                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.033268                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002628                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.009329                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.954734                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999960                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          296                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    296                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             100                       # number of Writeback hits
system.l24.Writeback_hits::total                  100                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          296                       # number of demand (read+write) hits
system.l24.demand_hits::total                     296                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          296                       # number of overall hits
system.l24.overall_hits::total                    296                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           11                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           78                       # number of ReadReq misses
system.l24.ReadReq_misses::total                   89                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           11                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           78                       # number of demand (read+write) misses
system.l24.demand_misses::total                    89                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           11                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           78                       # number of overall misses
system.l24.overall_misses::total                   89                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      6479727                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     34347182                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       40826909                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      6479727                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     34347182                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        40826909                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      6479727                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     34347182                       # number of overall miss cycles
system.l24.overall_miss_latency::total       40826909                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           11                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          374                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                385                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          100                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              100                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           11                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          374                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 385                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           11                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          374                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                385                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.208556                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.231169                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.208556                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.231169                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.208556                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.231169                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 589066.090909                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 440348.487179                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 458729.314607                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 589066.090909                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 440348.487179                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 458729.314607                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 589066.090909                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 440348.487179                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 458729.314607                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  57                       # number of writebacks
system.l24.writebacks::total                       57                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           11                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           78                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total              89                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           11                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           78                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total               89                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           11                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           78                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total              89                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      5689927                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     28744099                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     34434026                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      5689927                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     28744099                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     34434026                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      5689927                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     28744099                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     34434026                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.208556                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.231169                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.208556                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.231169                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.208556                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.231169                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 517266.090909                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 368514.089744                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 386899.168539                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 517266.090909                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 368514.089744                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 386899.168539                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 517266.090909                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 368514.089744                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 386899.168539                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           111                       # number of replacements
system.l25.tagsinuse                      4095.727167                       # Cycle average of tags in use
system.l25.total_refs                          193717                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l25.avg_refs                         46.079210                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           91.634283                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    14.815941                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    39.881489                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3949.395454                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.022372                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003617                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.009737                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.964208                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999933                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          320                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    321                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             102                       # number of Writeback hits
system.l25.Writeback_hits::total                  102                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          323                       # number of demand (read+write) hits
system.l25.demand_hits::total                     324                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          323                       # number of overall hits
system.l25.overall_hits::total                    324                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data           84                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  111                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data           84                       # number of demand (read+write) misses
system.l25.demand_misses::total                   111                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data           84                       # number of overall misses
system.l25.overall_misses::total                  111                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     31748543                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     48615095                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       80363638                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     31748543                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     48615095                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        80363638                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     31748543                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     48615095                       # number of overall miss cycles
system.l25.overall_miss_latency::total       80363638                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          404                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                432                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          102                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              102                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          407                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 435                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          407                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                435                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.207921                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.256944                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.206388                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.255172                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.206388                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.255172                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1175871.962963                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 578751.130952                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 723996.738739                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1175871.962963                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 578751.130952                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 723996.738739                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1175871.962963                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 578751.130952                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 723996.738739                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  50                       # number of writebacks
system.l25.writebacks::total                       50                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data           84                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             111                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data           84                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              111                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data           84                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             111                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     29809803                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     42582911                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     72392714                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     29809803                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     42582911                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     72392714                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     29809803                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     42582911                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     72392714                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.207921                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.256944                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.206388                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.255172                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.206388                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.255172                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1104066.777778                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 506939.416667                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 652186.612613                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1104066.777778                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 506939.416667                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 652186.612613                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1104066.777778                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 506939.416667                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 652186.612613                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           326                       # number of replacements
system.l26.tagsinuse                      4095.706719                       # Cycle average of tags in use
system.l26.total_refs                          225276                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4422                       # Sample count of references to valid blocks.
system.l26.avg_refs                         50.944369                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.568493                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    23.139680                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   173.352094                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3888.646452                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002580                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005649                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.042322                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.949377                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999928                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          536                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    537                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             227                       # number of Writeback hits
system.l26.Writeback_hits::total                  227                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          539                       # number of demand (read+write) hits
system.l26.demand_hits::total                     540                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          539                       # number of overall hits
system.l26.overall_hits::total                    540                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           29                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          297                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  326                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           29                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          297                       # number of demand (read+write) misses
system.l26.demand_misses::total                   326                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           29                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          297                       # number of overall misses
system.l26.overall_misses::total                  326                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     24674991                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    153859918                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      178534909                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     24674991                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    153859918                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       178534909                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     24674991                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    153859918                       # number of overall miss cycles
system.l26.overall_miss_latency::total      178534909                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           30                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          833                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                863                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          227                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              227                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           30                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          836                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 866                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           30                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          836                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                866                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.966667                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.356543                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.377752                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.966667                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.355263                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.376443                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.966667                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.355263                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.376443                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 850861.758621                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 518046.861953                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 547653.095092                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 850861.758621                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 518046.861953                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 547653.095092                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 850861.758621                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 518046.861953                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 547653.095092                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  79                       # number of writebacks
system.l26.writebacks::total                       79                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           29                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          297                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             326                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           29                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          297                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              326                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           29                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          297                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             326                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     22591912                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    132520114                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    155112026                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     22591912                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    132520114                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    155112026                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     22591912                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    132520114                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    155112026                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.356543                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.377752                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.966667                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.355263                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.376443                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.966667                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.355263                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.376443                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 779031.448276                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 446195.670034                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 475803.760736                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 779031.448276                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 446195.670034                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 475803.760736                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 779031.448276                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 446195.670034                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 475803.760736                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           322                       # number of replacements
system.l27.tagsinuse                      4095.591924                       # Cycle average of tags in use
system.l27.total_refs                          225271                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4418                       # Sample count of references to valid blocks.
system.l27.avg_refs                         50.989362                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           10.453719                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    22.481669                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   170.970803                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3891.685733                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002552                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005489                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.041741                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.950119                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999900                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          532                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    533                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             226                       # number of Writeback hits
system.l27.Writeback_hits::total                  226                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            4                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    4                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          536                       # number of demand (read+write) hits
system.l27.demand_hits::total                     537                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          536                       # number of overall hits
system.l27.overall_hits::total                    537                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           28                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          294                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  322                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           28                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          294                       # number of demand (read+write) misses
system.l27.demand_misses::total                   322                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           28                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          294                       # number of overall misses
system.l27.overall_misses::total                  322                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     26827397                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    153060492                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      179887889                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     26827397                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    153060492                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       179887889                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     26827397                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    153060492                       # number of overall miss cycles
system.l27.overall_miss_latency::total      179887889                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          826                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                855                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          226                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              226                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            4                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          830                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 859                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          830                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                859                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.355932                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.376608                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.354217                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.374854                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.354217                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.374854                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 958121.321429                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 520613.918367                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 558658.040373                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 958121.321429                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 520613.918367                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 558658.040373                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 958121.321429                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 520613.918367                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 558658.040373                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  79                       # number of writebacks
system.l27.writebacks::total                       79                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          294                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             322                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          294                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              322                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          294                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             322                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     24813554                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    131936930                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    156750484                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     24813554                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    131936930                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    156750484                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     24813554                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    131936930                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    156750484                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.355932                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.376608                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.354217                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.374854                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.354217                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.374854                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 886198.357143                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 448765.068027                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 486802.745342                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 886198.357143                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 448765.068027                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 486802.745342                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 886198.357143                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 448765.068027                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 486802.745342                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.169681                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133150                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.564103                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.169681                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038733                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125188                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125188                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125188                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125188                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125188                       # number of overall hits
system.cpu0.icache.overall_hits::total         125188                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     38887606                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38887606                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     38887606                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38887606                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     38887606                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38887606                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125226                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1023358.052632                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1023358.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1023358.052632                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     24835472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     24835472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     24835472                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 993418.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   576                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203603                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              142071.638221                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.212116                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.787884                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.715672                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.284328                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86887                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72615                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72615                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159502                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159502                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159502                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159502                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           81                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2017                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2017                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    412643262                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    412643262                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     39489433                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     39489433                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    452132695                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    452132695                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    452132695                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    452132695                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 213142.180785                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 213142.180785                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 487523.864198                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 487523.864198                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 224160.979177                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 224160.979177                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 224160.979177                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 224160.979177                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       107868                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       107868                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu0.dcache.writebacks::total              249                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1441                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          576                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     94268447                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     94268447                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     94460747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     94460747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     94460747                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     94460747                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164517.359511                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 164517.359511                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 163994.352431                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 163994.352431                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 163994.352431                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 163994.352431                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               506.181914                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750133223                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1479552.708087                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.181914                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.038753                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.811189                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       125261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         125261                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       125261                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          125261                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       125261                       # number of overall hits
system.cpu1.icache.overall_hits::total         125261                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.cpu1.icache.overall_misses::total           37                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     36668735                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     36668735                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     36668735                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     36668735                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     36668735                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     36668735                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       125298                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       125298                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       125298                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       125298                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       125298                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       125298                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000295                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000295                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 991046.891892                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 991046.891892                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 991046.891892                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 991046.891892                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 991046.891892                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 991046.891892                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     23038505                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     23038505                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     23038505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     23038505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     23038505                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     23038505                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 921540.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 921540.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 921540.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 921540.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 921540.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 921540.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   576                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               118203709                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              142071.765625                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   183.329033                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    72.670967                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.716129                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.283871                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        86943                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          86943                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        72665                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         72665                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          184                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          168                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       159608                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          159608                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       159608                       # number of overall hits
system.cpu1.dcache.overall_hits::total         159608                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1936                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           81                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2017                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2017                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    412330767                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    412330767                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     34081583                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     34081583                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    446412350                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    446412350                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    446412350                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    446412350                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        88879                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        88879                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        72746                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        72746                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       161625                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       161625                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       161625                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       161625                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021782                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021782                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001113                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001113                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012480                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012480                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012480                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012480                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 212980.768079                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 212980.768079                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 420760.283951                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 420760.283951                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 221324.913237                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 221324.913237                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 221324.913237                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 221324.913237                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       116854                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       116854                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu1.dcache.writebacks::total              249                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1363                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           78                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1441                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          573                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          576                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          576                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     94320565                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     94320565                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     94512865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     94512865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     94512865                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     94512865                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006447                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006447                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003564                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003564                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003564                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003564                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164608.315881                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 164608.315881                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 164084.835069                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 164084.835069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 164084.835069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 164084.835069                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               548.520152                       # Cycle average of tags in use
system.cpu2.icache.total_refs               646510148                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1169096.108499                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    23.403809                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.116343                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.037506                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841533                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.879039                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       126587                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         126587                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       126587                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          126587                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       126587                       # number of overall hits
system.cpu2.icache.overall_hits::total         126587                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.cpu2.icache.overall_misses::total           34                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     25794225                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     25794225                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     25794225                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     25794225                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     25794225                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     25794225                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       126621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       126621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       126621                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       126621                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       126621                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       126621                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000269                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000269                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000269                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000269                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000269                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000269                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 758653.676471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 758653.676471                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 758653.676471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 758653.676471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 758653.676471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 758653.676471                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     23887816                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     23887816                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     23887816                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     23887816                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     23887816                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     23887816                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 884733.925926                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 884733.925926                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 884733.925926                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 884733.925926                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 884733.925926                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 884733.925926                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   575                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               151271098                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   831                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              182035.015644                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   152.597408                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   103.402592                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.596084                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.403916                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       189521                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         189521                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        31811                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           77                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           76                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       221332                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          221332                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       221332                       # number of overall hits
system.cpu2.dcache.overall_hits::total         221332                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1919                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1919                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1934                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1934                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1934                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1934                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    429352971                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    429352971                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1219104                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1219104                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    430572075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    430572075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    430572075                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    430572075                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       191440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       191440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       223266                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       223266                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       223266                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       223266                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010024                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010024                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000471                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008662                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008662                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008662                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008662                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 223737.869203                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 223737.869203                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81273.600000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81273.600000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 222632.923992                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 222632.923992                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 222632.923992                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 222632.923992                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           64                       # number of writebacks
system.cpu2.dcache.writebacks::total               64                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1347                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1347                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1359                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1359                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1359                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1359                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          572                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          572                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          575                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          575                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          575                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          575                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    100782014                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    100782014                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    100974314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    100974314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    100974314                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    100974314                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002988                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002988                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002575                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002575                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002575                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002575                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 176192.332168                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 176192.332168                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 175607.502609                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 175607.502609                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 175607.502609                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 175607.502609                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               565.537160                       # Cycle average of tags in use
system.cpu3.icache.total_refs               768704891                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   573                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1341544.312391                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    23.791218                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.745942                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.038127                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868183                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.906310                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       121559                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         121559                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       121559                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          121559                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       121559                       # number of overall hits
system.cpu3.icache.overall_hits::total         121559                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     38007924                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     38007924                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     38007924                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     38007924                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     38007924                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     38007924                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       121606                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       121606                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       121606                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       121606                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       121606                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       121606                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000386                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000386                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000386                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000386                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000386                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000386                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 808679.234043                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 808679.234043                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 808679.234043                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 808679.234043                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 808679.234043                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 808679.234043                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           17                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           30                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           30                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     27466139                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     27466139                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     27466139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     27466139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     27466139                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     27466139                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000247                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000247                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000247                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000247                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 915537.966667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 915537.966667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 915537.966667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 915537.966667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 915537.966667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 915537.966667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   830                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               289297634                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1086                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              266388.244936                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.041447                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.958553                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.433756                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.566244                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       310220                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         310220                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       169095                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        169095                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           86                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           84                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       479315                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          479315                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       479315                       # number of overall hits
system.cpu3.dcache.overall_hits::total         479315                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2945                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2945                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2959                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2959                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2959                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2959                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    736888229                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    736888229                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1857552                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1857552                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    738745781                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    738745781                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    738745781                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    738745781                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       313165                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       313165                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       169109                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       169109                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       482274                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       482274                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       482274                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       482274                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009404                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009404                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000083                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000083                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006136                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006136                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006136                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006136                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 250216.716129                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 250216.716129                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 132682.285714                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 132682.285714                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 249660.622170                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 249660.622170                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 249660.622170                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 249660.622170                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          226                       # number of writebacks
system.cpu3.dcache.writebacks::total              226                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         2117                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2117                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         2128                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2128                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         2128                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2128                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          828                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          828                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          831                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          831                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          831                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          831                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    192931551                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    192931551                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    193123851                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    193123851                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    193123851                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    193123851                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002644                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002644                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001723                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001723                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001723                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001723                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 233009.119565                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 233009.119565                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 232399.339350                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 232399.339350                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 232399.339350                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 232399.339350                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               465.765344                       # Cycle average of tags in use
system.cpu4.icache.total_refs               753005932                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1615892.557940                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    10.765344                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.017252                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.746419                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       129680                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         129680                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       129680                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          129680                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       129680                       # number of overall hits
system.cpu4.icache.overall_hits::total         129680                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           16                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           16                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           16                       # number of overall misses
system.cpu4.icache.overall_misses::total           16                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8829962                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8829962                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8829962                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8829962                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8829962                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8829962                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       129696                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       129696                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       129696                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       129696                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       129696                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       129696                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000123                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000123                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000123                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000123                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000123                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 551872.625000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 551872.625000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 551872.625000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 551872.625000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 551872.625000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 551872.625000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           11                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           11                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           11                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6571027                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6571027                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6571027                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6571027                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6571027                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6571027                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 597366.090909                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 597366.090909                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 597366.090909                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 597366.090909                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 597366.090909                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 597366.090909                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   374                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               109338245                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   630                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              173552.769841                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   130.752719                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   125.247281                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.510753                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.489247                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       101387                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         101387                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        74612                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         74612                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          187                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          187                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          180                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       175999                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          175999                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       175999                       # number of overall hits
system.cpu4.dcache.overall_hits::total         175999                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          967                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          967                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          967                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           967                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          967                       # number of overall misses
system.cpu4.dcache.overall_misses::total          967                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    143098718                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    143098718                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    143098718                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    143098718                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    143098718                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    143098718                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       102354                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       102354                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        74612                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        74612                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       176966                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       176966                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       176966                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       176966                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009448                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009448                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005464                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005464                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005464                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005464                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 147982.128232                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 147982.128232                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 147982.128232                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 147982.128232                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 147982.128232                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 147982.128232                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu4.dcache.writebacks::total              100                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          593                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          593                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          593                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          593                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          593                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          593                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          374                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          374                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          374                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     54300608                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     54300608                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     54300608                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     54300608                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     54300608                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     54300608                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002113                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002113                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 145188.791444                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 145188.791444                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 145188.791444                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 145188.791444                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 145188.791444                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 145188.791444                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               489.905088                       # Cycle average of tags in use
system.cpu5.icache.total_refs               749562901                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1490184.693837                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    14.905088                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.023886                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.785104                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       128958                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         128958                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       128958                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          128958                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       128958                       # number of overall hits
system.cpu5.icache.overall_hits::total         128958                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     35043469                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     35043469                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     35043469                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     35043469                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     35043469                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     35043469                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       128994                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       128994                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       128994                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       128994                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       128994                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       128994                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000279                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000279                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000279                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000279                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000279                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000279                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 973429.694444                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 973429.694444                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 973429.694444                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 973429.694444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 973429.694444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 973429.694444                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     32041255                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     32041255                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     32041255                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     32041255                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     32041255                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     32041255                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1144330.535714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1144330.535714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1144330.535714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1144330.535714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1144330.535714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1144330.535714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   407                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               113240193                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   663                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              170799.687783                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   140.395730                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   115.604270                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.548421                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.451579                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        87546                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          87546                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        72771                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         72771                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          177                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          176                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       160317                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          160317                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       160317                       # number of overall hits
system.cpu5.dcache.overall_hits::total         160317                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1286                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1286                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           16                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1302                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1302                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1302                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1302                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    242275684                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    242275684                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1266128                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1266128                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    243541812                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    243541812                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    243541812                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    243541812                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        88832                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        88832                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        72787                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        72787                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       161619                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       161619                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       161619                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       161619                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.014477                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.014477                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000220                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008056                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008056                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008056                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008056                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 188394.777605                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 188394.777605                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data        79133                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        79133                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 187052.082949                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 187052.082949                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 187052.082949                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 187052.082949                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu5.dcache.writebacks::total              102                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          882                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          882                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          895                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          895                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          895                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          895                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          404                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          407                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          407                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          407                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          407                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     70162857                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     70162857                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     70355157                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     70355157                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     70355157                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     70355157                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004548                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004548                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002518                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002518                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002518                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002518                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 173670.438119                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 173670.438119                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 172862.793612                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 172862.793612                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 172862.793612                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 172862.793612                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               565.513453                       # Cycle average of tags in use
system.cpu6.icache.total_refs               768704995                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   573                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1341544.493892                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    23.764405                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.749048                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.038084                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.868188                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.906272                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       121663                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         121663                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       121663                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          121663                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       121663                       # number of overall hits
system.cpu6.icache.overall_hits::total         121663                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           43                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.cpu6.icache.overall_misses::total           43                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     33015899                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     33015899                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     33015899                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     33015899                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     33015899                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     33015899                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       121706                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       121706                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       121706                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       121706                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       121706                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       121706                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000353                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000353                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000353                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000353                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000353                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000353                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 767811.604651                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 767811.604651                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 767811.604651                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 767811.604651                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 767811.604651                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 767811.604651                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     25000803                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     25000803                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     25000803                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     25000803                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     25000803                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     25000803                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000246                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000246                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000246                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000246                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000246                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000246                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 833360.100000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 833360.100000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 833360.100000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 833360.100000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 833360.100000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 833360.100000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   836                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               289297769                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1092                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              264924.696886                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   110.964165                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   145.035835                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433454                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566546                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       310356                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         310356                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       169095                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        169095                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           85                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           84                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       479451                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          479451                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       479451                       # number of overall hits
system.cpu6.dcache.overall_hits::total         479451                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2948                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2948                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           15                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2963                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2963                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2963                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2963                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    727164909                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    727164909                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2577780                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2577780                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    729742689                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    729742689                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    729742689                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    729742689                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       313304                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       313304                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       169110                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       169110                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       482414                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       482414                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       482414                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       482414                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009409                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009409                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000089                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.006142                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.006142                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.006142                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.006142                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 246663.809023                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 246663.809023                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data       171852                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total       171852                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 246285.078974                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 246285.078974                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 246285.078974                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 246285.078974                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          227                       # number of writebacks
system.cpu6.dcache.writebacks::total              227                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2115                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2115                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2127                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2127                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2127                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2127                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          833                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          833                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          836                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          836                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          836                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          836                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    193027692                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    193027692                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    193219992                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    193219992                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    193219992                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    193219992                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002659                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002659                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001733                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001733                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001733                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001733                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 231725.920768                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 231725.920768                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 231124.392344                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 231124.392344                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 231124.392344                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 231124.392344                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               565.478864                       # Cycle average of tags in use
system.cpu7.icache.total_refs               768704847                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   572                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1343889.592657                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    23.104296                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   542.374568                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.037026                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.869190                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.906216                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       121515                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         121515                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       121515                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          121515                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       121515                       # number of overall hits
system.cpu7.icache.overall_hits::total         121515                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           45                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           45                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           45                       # number of overall misses
system.cpu7.icache.overall_misses::total           45                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     41566338                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     41566338                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     41566338                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     41566338                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     41566338                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     41566338                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       121560                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       121560                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       121560                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       121560                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       121560                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       121560                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000370                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000370                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000370                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000370                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000370                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000370                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 923696.400000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 923696.400000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 923696.400000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 923696.400000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 923696.400000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 923696.400000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           16                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           16                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     27174021                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     27174021                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     27174021                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     27174021                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     27174021                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     27174021                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000239                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000239                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000239                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000239                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000239                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000239                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 937035.206897                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 937035.206897                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 937035.206897                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 937035.206897                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 937035.206897                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 937035.206897                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   830                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               289297350                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1086                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              266387.983425                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   110.901090                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   145.098910                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.433207                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.566793                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       310045                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         310045                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       168985                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        168985                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           87                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           84                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       479030                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          479030                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       479030                       # number of overall hits
system.cpu7.dcache.overall_hits::total         479030                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2916                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2916                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           18                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2934                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2934                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2934                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2934                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    722698984                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    722698984                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2880088                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2880088                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    725579072                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    725579072                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    725579072                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    725579072                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       312961                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       312961                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       169003                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       169003                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       481964                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       481964                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       481964                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       481964                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009317                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009317                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000107                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.006088                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.006088                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.006088                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.006088                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 247839.157750                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 247839.157750                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 160004.888889                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 160004.888889                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 247300.297205                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 247300.297205                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 247300.297205                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 247300.297205                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          226                       # number of writebacks
system.cpu7.dcache.writebacks::total              226                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         2090                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         2090                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           14                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         2104                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2104                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         2104                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2104                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          826                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          826                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            4                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          830                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          830                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          830                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          830                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    191896804                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    191896804                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       272422                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       272422                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    192169226                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    192169226                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    192169226                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    192169226                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002639                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002639                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001722                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001722                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001722                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001722                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 232320.585956                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 232320.585956                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 68105.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68105.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 231529.187952                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 231529.187952                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 231529.187952                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 231529.187952                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
