{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526583902476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526583902481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 20:05:02 2018 " "Processing started: Thu May 17 20:05:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526583902481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583902481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583902482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526583902873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526583902873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/gsbus/gsbus.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/gsbus/gsbus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsbus " "Found entity 1: gsbus" {  } { { "../gsbus/gsbus.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/gsbus/gsbus.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/data_formatter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/data_formatter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_formater " "Found entity 1: data_formater" {  } { { "../data_formatter.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/data_formatter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/stepper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/stepper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stepper " "Found entity 1: stepper" {  } { { "../stepper.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/stepper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/ft232h.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/ft232h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft_232h " "Found entity 1: ft_232h" {  } { { "../ft232h.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ft232h.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_step " "Found entity 1: pipeline_step" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914954 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipeline " "Found entity 2: pipeline" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft232h_transmitter " "Found entity 1: ft232h_transmitter" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft232h_receiver " "Found entity 1: ft232h_receiver" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft232h_fifos_interface " "Found entity 1: ft232h_fifos_interface" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/dac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/dac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/ccd_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/ccd_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ccd_timing " "Found entity 1: ccd_timing" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/film_scanner.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/film_scanner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 film_scanner " "Found entity 1: film_scanner" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_80.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_80.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80 " "Found entity 1: pll_80" {  } { { "pll_80.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/pll_80.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ft_rxfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ft_rxfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft_rxfifo " "Found entity 1: ft_rxfifo" {  } { { "ft_rxfifo.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_rxfifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ft_txfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ft_txfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft_txfifo " "Found entity 1: ft_txfifo" {  } { { "ft_txfifo.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_txfifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583914973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583914973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_aclr film_scanner.sv(190) " "Verilog HDL Implicit Net warning at film_scanner.sv(190): created implicit net for \"rx_aclr\"" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583914973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "film_scanner " "Elaborating entity \"film_scanner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526583915088 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rx_aclr 0 film_scanner.sv(190) " "Net \"rx_aclr\" at film_scanner.sv(190) has no driver or initial value, using a default initial value '0'" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 190 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1526583915092 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[3..1\] film_scanner.sv(58) " "Output port \"led\[3..1\]\" at film_scanner.sv(58) has no driver" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1526583915092 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_pwm film_scanner.sv(7) " "Output port \"led_pwm\" at film_scanner.sv(7) has no driver" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1526583915092 "|film_scanner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80 pll_80:pll_80_inst " "Elaborating entity \"pll_80\" for hierarchy \"pll_80:pll_80_inst\"" {  } { { "../film_scanner.sv" "pll_80_inst" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_80:pll_80_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "altpll_component" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_80:pll_80_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_80:pll_80_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_80:pll_80_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_80 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915160 ""}  } { { "pll_80.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526583915160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_80_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_80_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80_altpll " "Found entity 1: pll_80_altpll" {  } { { "db/pll_80_altpll.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80_altpll pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated " "Elaborating entity \"pll_80_altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd_timing ccd_timing:ccd0 " "Elaborating entity \"ccd_timing\" for hierarchy \"ccd_timing:ccd0\"" {  } { { "../film_scanner.sv" "ccd0" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915220 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_cntr ccd_timing.sv(139) " "Verilog HDL or VHDL warning at ccd_timing.sv(139): object \"start_cntr\" assigned a value but never read" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526583915222 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(66) " "Verilog HDL assignment warning at ccd_timing.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915222 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(171) " "Verilog HDL assignment warning at ccd_timing.sv(171): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915222 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(172) " "Verilog HDL assignment warning at ccd_timing.sv(172): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915222 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(186) " "Verilog HDL assignment warning at ccd_timing.sv(186): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915222 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ccd_timing.sv(202) " "Verilog HDL assignment warning at ccd_timing.sv(202): truncated value with size 32 to match size of target (14)" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915222 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ccd_timing.sv(205) " "Verilog HDL assignment warning at ccd_timing.sv(205): truncated value with size 32 to match size of target (8)" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915223 "|film_scanner|ccd_timing:ccd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:dac0 " "Elaborating entity \"dac\" for hierarchy \"dac:dac0\"" {  } { { "../film_scanner.sv" "dac0" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(50) " "Verilog HDL assignment warning at dac.sv(50): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915226 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(89) " "Verilog HDL assignment warning at dac.sv(89): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915226 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(107) " "Verilog HDL assignment warning at dac.sv(107): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915226 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(108) " "Verilog HDL assignment warning at dac.sv(108): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915226 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(120) " "Verilog HDL assignment warning at dac.sv(120): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915226 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(133) " "Verilog HDL assignment warning at dac.sv(133): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915226 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(177) " "Verilog HDL assignment warning at dac.sv(177): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915226 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(188) " "Verilog HDL assignment warning at dac.sv(188): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915226 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(198) " "Verilog HDL assignment warning at dac.sv(198): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915226 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(211) " "Verilog HDL assignment warning at dac.sv(211): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915226 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(255) " "Verilog HDL assignment warning at dac.sv(255): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915226 "|film_scanner|dac:dac0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper stepper:step0 " "Elaborating entity \"stepper\" for hierarchy \"stepper:step0\"" {  } { { "../film_scanner.sv" "step0" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 stepper.sv(72) " "Verilog HDL assignment warning at stepper.sv(72): truncated value with size 32 to match size of target (19)" {  } { { "../stepper.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/stepper.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583915228 "|film_scanner|stepper:step0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_232h ft_232h:ft0 " "Elaborating entity \"ft_232h\" for hierarchy \"ft_232h:ft0\"" {  } { { "../film_scanner.sv" "ft0" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_rxfifo ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst " "Elaborating entity \"ft_rxfifo\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\"" {  } { { "../ft232h.sv" "ft_rxfifo_inst" { Text "C:/Users/George/Documents/FilmScannerFPGA/ft232h.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ft_rxfifo.v" "dcfifo_component" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_rxfifo.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ft_rxfifo.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_rxfifo.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583915588 ""}  } { { "ft_rxfifo.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_rxfifo.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526583915588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_81n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_81n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_81n1 " "Found entity 1: dcfifo_81n1" {  } { { "db/dcfifo_81n1.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 49 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_81n1 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated " "Elaborating entity \"dcfifo_81n1\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_81n1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_t57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_81n1.tdf" "rdptr_g1p" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_81n1.tdf" "wrptr_g1p" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_os61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os61 " "Found entity 1: altsyncram_os61" {  } { { "db/altsyncram_os61.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_os61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_os61 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|altsyncram_os61:fifo_ram " "Elaborating entity \"altsyncram_os61\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|altsyncram_os61:fifo_ram\"" {  } { { "db/dcfifo_81n1.tdf" "fifo_ram" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_8d9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_81n1.tdf" "rdfull_reg" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_81n1.tdf" "rs_brp" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_nc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\"" {  } { { "db/dcfifo_81n1.tdf" "rs_dgwp" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_id9:dffpipe3 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_id9:dffpipe3\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe3" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_nc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mc8 " "Found entity 1: alt_synch_pipe_mc8" {  } { { "db/alt_synch_pipe_mc8.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_mc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp\"" {  } { { "db/dcfifo_81n1.tdf" "ws_dgrp" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_mc8.tdf" "dffpipe12" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_mc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_b66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_81n1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583915989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583915989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_a66\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_81n1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583915989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|cmpr_f66:rdfull_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|cmpr_f66:rdfull_eq_comp\"" {  } { { "db/dcfifo_81n1.tdf" "rdfull_eq_comp" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_81n1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_txfifo ft_232h:ft0\|ft_txfifo:ft_txfifo_inst " "Elaborating entity \"ft_txfifo\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\"" {  } { { "../ft232h.sv" "ft_txfifo_inst" { Text "C:/Users/George/Documents/FilmScannerFPGA/ft232h.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ft_txfifo.v" "dcfifo_component" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_txfifo.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ft_txfifo.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_txfifo.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526583916421 ""}  } { { "ft_txfifo.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_txfifo.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526583916421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_u7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_u7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_u7n1 " "Found entity 1: dcfifo_u7n1" {  } { { "db/dcfifo_u7n1.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_u7n1 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated " "Elaborating entity \"dcfifo_u7n1\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bib " "Found entity 1: a_gray2bin_bib" {  } { { "db/a_gray2bin_bib.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_gray2bin_bib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bib ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|a_gray2bin_bib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bib\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|a_gray2bin_bib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_u7n1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_a77.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_a77.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_a77 " "Found entity 1: a_graycounter_a77" {  } { { "db/a_graycounter_a77.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_a77.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_a77 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|a_graycounter_a77:rdptr_g1p " "Elaborating entity \"a_graycounter_a77\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|a_graycounter_a77:rdptr_g1p\"" {  } { { "db/dcfifo_u7n1.tdf" "rdptr_g1p" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6lc " "Found entity 1: a_graycounter_6lc" {  } { { "db/a_graycounter_6lc.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_6lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6lc ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|a_graycounter_6lc:wrptr_g1p " "Elaborating entity \"a_graycounter_6lc\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|a_graycounter_6lc:wrptr_g1p\"" {  } { { "db/dcfifo_u7n1.tdf" "wrptr_g1p" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iv61 " "Found entity 1: altsyncram_iv61" {  } { { "db/altsyncram_iv61.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_iv61.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iv61 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|altsyncram_iv61:fifo_ram " "Elaborating entity \"altsyncram_iv61\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|altsyncram_iv61:fifo_ram\"" {  } { { "db/dcfifo_u7n1.tdf" "fifo_ram" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_a87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_a87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_a87 " "Found entity 1: decode_a87" {  } { { "db/decode_a87.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/decode_a87.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_a87 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|altsyncram_iv61:fifo_ram\|decode_a87:decode10 " "Elaborating entity \"decode_a87\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|altsyncram_iv61:fifo_ram\|decode_a87:decode10\"" {  } { { "db/altsyncram_iv61.tdf" "decode10" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_iv61.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q28 " "Found entity 1: mux_q28" {  } { { "db/mux_q28.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/mux_q28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q28 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|altsyncram_iv61:fifo_ram\|mux_q28:mux11 " "Elaborating entity \"mux_q28\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|altsyncram_iv61:fifo_ram\|mux_q28:mux11\"" {  } { { "db/altsyncram_iv61.tdf" "mux11" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_iv61.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i98 " "Found entity 1: alt_synch_pipe_i98" {  } { { "db/alt_synch_pipe_i98.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_i98.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i98 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_i98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i98\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_i98:rs_dgwp\"" {  } { { "db/dcfifo_u7n1.tdf" "rs_dgwp" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_i98:rs_dgwp\|dffpipe_te9:dffpipe12 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_i98:rs_dgwp\|dffpipe_te9:dffpipe12\"" {  } { { "db/alt_synch_pipe_i98.tdf" "dffpipe12" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_i98.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3e8 " "Found entity 1: alt_synch_pipe_3e8" {  } { { "db/alt_synch_pipe_3e8.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_3e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3e8 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3e8\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\"" {  } { { "db/dcfifo_u7n1.tdf" "ws_dgrp" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\|dffpipe_ue9:dffpipe14 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\|dffpipe_ue9:dffpipe14\"" {  } { { "db/alt_synch_pipe_3e8.tdf" "dffpipe14" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_3e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|cmpr_e66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_e66\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|cmpr_e66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_u7n1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d66 " "Found entity 1: cmpr_d66" {  } { { "db/cmpr_d66.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_d66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526583916933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583916933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d66 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|cmpr_d66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_d66\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|cmpr_d66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_u7n1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft232h_fifos_interface ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int " "Elaborating entity \"ft232h_fifos_interface\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\"" {  } { { "../ft232h.sv" "usb_ft232h_fifo_int" { Text "C:/Users/George/Documents/FilmScannerFPGA/ft232h.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft232h_receiver ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst " "Elaborating entity \"ft232h_receiver\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\"" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" "rx_inst" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\|pipeline:pipe_inst " "Elaborating entity \"pipeline\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\|pipeline:pipe_inst\"" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" "pipe_inst" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_step ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\|pipeline:pipe_inst\|pipeline_step:pipeline_generate\[1\].pl_step " "Elaborating entity \"pipeline_step\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\|pipeline:pipe_inst\|pipeline_step:pipeline_generate\[1\].pl_step\"" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" "pipeline_generate\[1\].pl_step" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft232h_transmitter ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_transmitter:tx_inst " "Elaborating entity \"ft232h_transmitter\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_transmitter:tx_inst\"" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" "tx_inst" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_formater data_formater:form0 " "Elaborating entity \"data_formater\" for hierarchy \"data_formater:form0\"" {  } { { "../film_scanner.sv" "form0" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_formatter.sv(24) " "Verilog HDL assignment warning at data_formatter.sv(24): truncated value with size 32 to match size of target (8)" {  } { { "../data_formatter.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/data_formatter.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526583916953 "|film_scanner|data_formater:form0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsbus gsbus:gs_cont " "Elaborating entity \"gsbus\" for hierarchy \"gsbus:gs_cont\"" {  } { { "../film_scanner.sv" "gs_cont" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:cont0 " "Elaborating entity \"control\" for hierarchy \"control:cont0\"" {  } { { "../film_scanner.sv" "cont0" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583916958 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_gpreg_r control.sv(46) " "Verilog HDL or VHDL warning at control.sv(46): object \"bus_gpreg_r\" assigned a value but never read" {  } { { "../control.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/control.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526583916960 "|film_scanner|control:cont0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control.sv(76) " "Verilog HDL Case Statement warning at control.sv(76): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../control.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/control.sv" 76 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1526583916960 "|film_scanner|control:cont0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1526583918833 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_pwm GND " "Pin \"led_pwm\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526583919378 "|film_scanner|led_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_nrst VCC " "Pin \"mtr_nrst\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526583919378 "|film_scanner|mtr_nrst"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_decay VCC " "Pin \"mtr_decay\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526583919378 "|film_scanner|mtr_decay"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[0\] VCC " "Pin \"mtr_m\[0\]\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526583919378 "|film_scanner|mtr_m[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[1\] VCC " "Pin \"mtr_m\[1\]\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526583919378 "|film_scanner|mtr_m[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[2\] VCC " "Pin \"mtr_m\[2\]\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526583919378 "|film_scanner|mtr_m[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_siwu VCC " "Pin \"ft_siwu\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526583919378 "|film_scanner|ft_siwu"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_pwrsav VCC " "Pin \"ft_pwrsav\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526583919378 "|film_scanner|ft_pwrsav"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_nrst VCC " "Pin \"ft_nrst\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526583919378 "|film_scanner|ft_nrst"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526583919378 "|film_scanner|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526583919378 "|film_scanner|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526583919378 "|film_scanner|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526583919378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526583919507 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526583920809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526583921288 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526583921288 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mtr_nhome " "No output dependent on input pin \"mtr_nhome\"" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526583921465 "|film_scanner|mtr_nhome"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mtr_nflt " "No output dependent on input pin \"mtr_nflt\"" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526583921465 "|film_scanner|mtr_nflt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac8 " "No output dependent on input pin \"ft_ac8\"" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526583921465 "|film_scanner|ft_ac8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac9 " "No output dependent on input pin \"ft_ac9\"" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526583921465 "|film_scanner|ft_ac9"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1526583921465 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1226 " "Implemented 1226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526583921465 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526583921465 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1526583921465 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1154 " "Implemented 1154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526583921465 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1526583921465 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1526583921465 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526583921465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526583921522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 20:05:21 2018 " "Processing ended: Thu May 17 20:05:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526583921522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526583921522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526583921522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526583921522 ""}
