Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto da51042608a744d0aba9610e1b323087 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.reg_mux
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
