<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-e</Part>
<TopModelName>infer</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>7.288</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>690501</Best-caseLatency>
<Average-caseLatency>690501</Average-caseLatency>
<Worst-caseLatency>690501</Worst-caseLatency>
<Best-caseRealTimeLatency>6.905 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.905 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>6.905 ms</Worst-caseRealTimeLatency>
<Interval-min>690502</Interval-min>
<Interval-max>690502</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_261_1>
<TripCount>3600</TripCount>
<Latency>3630</Latency>
<AbsoluteTimeLatency>36300</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>32</PipelineDepth>
</VITIS_LOOP_261_1>
<VITIS_LOOP_125_1>
<TripCount>60</TripCount>
<Latency>7320</Latency>
<AbsoluteTimeLatency>73200</AbsoluteTimeLatency>
<IterationLatency>122</IterationLatency>
<VITIS_LOOP_126_2>
<TripCount>60</TripCount>
<Latency>120</Latency>
<AbsoluteTimeLatency>1200</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</VITIS_LOOP_126_2>
</VITIS_LOOP_125_1>
<conv2d1_conv2d2>
<TripCount>3364</TripCount>
<Latency>282576</Latency>
<AbsoluteTimeLatency>2825760</AbsoluteTimeLatency>
<IterationLatency>84</IterationLatency>
<conv2d3_1>
<TripCount>32</TripCount>
<Latency>33</Latency>
<AbsoluteTimeLatency>330</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv2d3_1>
<conv2d4_conv2d5>
<TripCount>9</TripCount>
<Latency>12</Latency>
<AbsoluteTimeLatency>120</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</conv2d4_conv2d5>
<conv2d3_3>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>320</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</conv2d3_3>
</conv2d1_conv2d2>
<max_pooling2d1_max_pooling2d2_max_pooling2d3>
<TripCount>26912</TripCount>
<Latency>26914</Latency>
<AbsoluteTimeLatency>269140</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</max_pooling2d1_max_pooling2d2_max_pooling2d3>
<conv2d1_conv2d2>
<TripCount>729</TripCount>
<Latency>266814</Latency>
<AbsoluteTimeLatency>2668140</AbsoluteTimeLatency>
<IterationLatency>366</IterationLatency>
<conv2d3_1>
<TripCount>32</TripCount>
<Latency>33</Latency>
<AbsoluteTimeLatency>330</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv2d3_1>
<conv2d3_2_conv2d4_conv2d5>
<TripCount>288</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>2940</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</conv2d3_2_conv2d4_conv2d5>
<conv2d3_3>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>320</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</conv2d3_3>
</conv2d1_conv2d2>
<max_pooling2d1_max_pooling2d2_max_pooling2d3>
<TripCount>5408</TripCount>
<Latency>5410</Latency>
<AbsoluteTimeLatency>54100</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</max_pooling2d1_max_pooling2d2_max_pooling2d3>
<conv2d1_conv2d2>
<TripCount>121</TripCount>
<Latency>44286</Latency>
<AbsoluteTimeLatency>442860</AbsoluteTimeLatency>
<IterationLatency>366</IterationLatency>
<conv2d3_1>
<TripCount>32</TripCount>
<Latency>33</Latency>
<AbsoluteTimeLatency>330</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv2d3_1>
<conv2d3_2_conv2d4_conv2d5>
<TripCount>288</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>2940</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</conv2d3_2_conv2d4_conv2d5>
<conv2d3_3>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>320</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</conv2d3_3>
</conv2d1_conv2d2>
<max_pooling2d1_max_pooling2d2_max_pooling2d3>
<TripCount>800</TripCount>
<Latency>801</Latency>
<AbsoluteTimeLatency>8010</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</max_pooling2d1_max_pooling2d2_max_pooling2d3>
<VITIS_LOOP_113_1_VITIS_LOOP_114_2_VITIS_LOOP_115_3>
<TripCount>800</TripCount>
<Latency>800</Latency>
<AbsoluteTimeLatency>8000</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_113_1_VITIS_LOOP_114_2_VITIS_LOOP_115_3>
<dense_relu1>
<TripCount>64</TripCount>
<Latency>51648</Latency>
<AbsoluteTimeLatency>516480</AbsoluteTimeLatency>
<IterationLatency>807</IterationLatency>
<dense_relu2>
<TripCount>800</TripCount>
<Latency>803</Latency>
<AbsoluteTimeLatency>8030</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</dense_relu2>
</dense_relu1>
<dense_relu1>
<TripCount>32</TripCount>
<Latency>98</Latency>
<AbsoluteTimeLatency>980</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>68</PipelineDepth>
</dense_relu1>
<dense_relu1>
<TripCount>16</TripCount>
<Latency>50</Latency>
<AbsoluteTimeLatency>500</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>36</PipelineDepth>
</dense_relu1>
<dense1>
<TripCount>4</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</dense1>
<softmax1_1>
<TripCount>4</TripCount>
<Latency>7</Latency>
<AbsoluteTimeLatency>70</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</softmax1_1>
<softmax1_2>
<TripCount>4</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>540</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>52</PipelineDepth>
</softmax1_2>
<VITIS_LOOP_346_2>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>40</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_346_2>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>351</BRAM_18K>
<DSP>237</DSP>
<FF>23892</FF>
<LUT>20095</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP>360</DSP>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_control_AWVALID</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWREADY</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWADDR</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>15</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WVALID</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WREADY</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WDATA</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WSTRB</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARVALID</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARREADY</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARADDR</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>15</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RVALID</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RREADY</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RDATA</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RRESP</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BVALID</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BREADY</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BRESP</name>
<Object>control</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
