strict digraph "" {
	node [label="\N"];
	"32:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7ff7b7fad8d0>",
		fillcolor=linen,
		label="32:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ff7b7fada50>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"32:CS" -> "33:CA"	[cond="['ena']",
		label=ena,
		lineno=32];
	"34:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ff7b7fadc50>",
		fillcolor=lightcyan,
		label="34:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"32:CS" -> "34:CA"	[cond="['ena']",
		label=ena,
		lineno=32];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ff7b7fadf50>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff7b7fadfd0>",
		fillcolor=cadetblue,
		label="26:BS
q = { data[62:0], 1'b0 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff7b7fadfd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"26:CA" -> "26:BS"	[cond="[]",
		lineno=None];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ff7b7fb82d0>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff7b7fb8350>",
		fillcolor=turquoise,
		label="31:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"30:CA" -> "31:BL"	[cond="[]",
		lineno=None];
	"31:BL" -> "32:CS"	[cond="[]",
		lineno=None];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ff7b7fb8410>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff7b7fb8490>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:CA" -> "23:BL"	[cond="[]",
		lineno=None];
	"33:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff7b7fadad0>",
		fillcolor=cadetblue,
		label="33:BS
q = 64'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff7b7fadad0>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:CA" -> "33:BS"	[cond="[]",
		lineno=None];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ff7b7fb8590>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff7b7fb8610>",
		fillcolor=cadetblue,
		label="25:BS
q = 64'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff7b7fb8610>]",
		style=filled,
		typ=BlockingSubstitution];
	"25:CA" -> "25:BS"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff7b7fb87d0>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7ff7b7fb8810>",
		fillcolor=linen,
		label="21:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"20:BL" -> "21:CS"	[cond="[]",
		lineno=None];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7ff7b7fb88d0>",
		clk_sens=False,
		fillcolor=gold,
		label="19:AL",
		sens="['data']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ena', 'amount', 'data']"];
	"19:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"21:CS" -> "30:CA"	[cond="['amount']",
		label=amount,
		lineno=21];
	"21:CS" -> "22:CA"	[cond="['amount']",
		label=amount,
		lineno=21];
	"Leaf_19:AL"	[def_var="['q']",
		label="Leaf_19:AL"];
	"26:BS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"24:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7ff7b7fb84d0>",
		fillcolor=linen,
		label="24:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"24:CS" -> "26:CA"	[cond="['ena']",
		label=ena,
		lineno=24];
	"24:CS" -> "25:CA"	[cond="['ena']",
		label=ena,
		lineno=24];
	"25:BS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff7b7fadcd0>",
		fillcolor=cadetblue,
		label="34:BS
q = { data[63:1], 1'b0 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff7b7fadcd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"34:BS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"34:CA" -> "34:BS"	[cond="[]",
		lineno=None];
	"33:BS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"23:BL" -> "24:CS"	[cond="[]",
		lineno=None];
}
