
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -275.09

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.39

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.39

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3546.88    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.59    1.30    1.74 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.74   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.17    2.17   library removal time
                                  2.17   data required time
-----------------------------------------------------------------------------
                                  2.17   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.91    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    5.45    0.01    0.02    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3546.88    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.59    1.30    1.74 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.74   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.32    1.88   library recovery time
                                  1.88   data required time
-----------------------------------------------------------------------------
                                  1.88   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.70    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.39    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   47.88    0.03    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   40.97    0.04    0.06    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.26 ^ _16527_/A (BUF_X2)
    19   56.29    0.06    0.09    0.35 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.36 ^ _18242_/A (BUF_X2)
    10   23.47    0.03    0.05    0.42 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.42 ^ _18263_/A (BUF_X2)
    10   42.45    0.05    0.07    0.49 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.05    0.00    0.49 ^ _18344_/A (BUF_X2)
    10   27.65    0.03    0.06    0.55 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.55 ^ _18468_/S (MUX2_X1)
     1    2.38    0.01    0.06    0.61 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.61 v _18469_/B (MUX2_X1)
     1    1.67    0.01    0.06    0.67 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.67 v _18470_/B (MUX2_X1)
     1    3.39    0.01    0.06    0.74 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.74 v _18471_/B1 (AOI21_X1)
     8   31.59    0.15    0.17    0.91 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.15    0.01    0.92 ^ _20600_/A (MUX2_X1)
     7   23.07    0.05    0.11    1.03 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    1.04 ^ _20998_/A (BUF_X1)
    10   22.08    0.05    0.08    1.11 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.12 ^ _21067_/A2 (NAND2_X1)
     1    3.49    0.02    0.03    1.14 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.14 v _30197_/B (FA_X1)
     1    3.93    0.02    0.13    1.27 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.27 ^ _30199_/A (FA_X1)
     1    4.28    0.02    0.09    1.36 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.36 v _30202_/B (FA_X1)
     1    4.38    0.02    0.13    1.49 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.49 ^ _30207_/A (FA_X1)
     1    5.04    0.02    0.09    1.59 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.59 v _30211_/A (FA_X1)
     1    4.26    0.02    0.12    1.71 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.71 ^ _30212_/A (FA_X1)
     1    1.61    0.01    0.09    1.79 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.79 v _21502_/A (INV_X1)
     1    3.31    0.01    0.02    1.81 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.81 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.86 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.86 ^ _23588_/A (BUF_X1)
     5    8.77    0.02    0.04    1.90 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.90 ^ _23632_/A2 (NAND3_X1)
     1    1.78    0.02    0.02    1.92 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.92 v _23633_/A3 (NOR3_X1)
     2    3.77    0.04    0.07    1.99 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.99 ^ _23682_/A2 (NOR2_X1)
     1    3.24    0.01    0.02    2.01 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.01 v _23683_/B2 (AOI21_X2)
     5    9.71    0.04    0.05    2.06 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.06 ^ _23908_/A3 (AND4_X1)
     2    3.83    0.02    0.07    2.13 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.13 ^ _23912_/A2 (NOR3_X1)
     1    2.54    0.01    0.01    2.14 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.14 v _23913_/B (XOR2_X1)
     1    2.77    0.03    0.04    2.18 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.18 ^ _23914_/B (MUX2_X1)
     2    6.79    0.02    0.05    2.24 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.24 ^ _23915_/A2 (NAND2_X1)
     1    5.09    0.02    0.02    2.26 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.26 v _23924_/B2 (AOI221_X1)
     1    7.87    0.08    0.13    2.39 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.39 ^ _23925_/B1 (AOI21_X1)
     4    5.75    0.03    0.04    2.43 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.43 v _24289_/A (BUF_X1)
    10   15.13    0.02    0.06    2.49 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.49 v _25102_/B (MUX2_X1)
     1    1.38    0.01    0.06    2.55 v _25102_/Z (MUX2_X1)
                                         _01911_ (net)
                  0.01    0.00    2.55 v gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.55   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3546.88    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.59    1.30    1.74 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.74   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.32    1.88   library recovery time
                                  1.88   data required time
-----------------------------------------------------------------------------
                                  1.88   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.70    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.39    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   47.88    0.03    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   40.97    0.04    0.06    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.26 ^ _16527_/A (BUF_X2)
    19   56.29    0.06    0.09    0.35 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.36 ^ _18242_/A (BUF_X2)
    10   23.47    0.03    0.05    0.42 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.42 ^ _18263_/A (BUF_X2)
    10   42.45    0.05    0.07    0.49 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.05    0.00    0.49 ^ _18344_/A (BUF_X2)
    10   27.65    0.03    0.06    0.55 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.55 ^ _18468_/S (MUX2_X1)
     1    2.38    0.01    0.06    0.61 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.61 v _18469_/B (MUX2_X1)
     1    1.67    0.01    0.06    0.67 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.67 v _18470_/B (MUX2_X1)
     1    3.39    0.01    0.06    0.74 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.74 v _18471_/B1 (AOI21_X1)
     8   31.59    0.15    0.17    0.91 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.15    0.01    0.92 ^ _20600_/A (MUX2_X1)
     7   23.07    0.05    0.11    1.03 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    1.04 ^ _20998_/A (BUF_X1)
    10   22.08    0.05    0.08    1.11 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.12 ^ _21067_/A2 (NAND2_X1)
     1    3.49    0.02    0.03    1.14 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.14 v _30197_/B (FA_X1)
     1    3.93    0.02    0.13    1.27 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.27 ^ _30199_/A (FA_X1)
     1    4.28    0.02    0.09    1.36 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.36 v _30202_/B (FA_X1)
     1    4.38    0.02    0.13    1.49 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.49 ^ _30207_/A (FA_X1)
     1    5.04    0.02    0.09    1.59 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.59 v _30211_/A (FA_X1)
     1    4.26    0.02    0.12    1.71 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.71 ^ _30212_/A (FA_X1)
     1    1.61    0.01    0.09    1.79 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.79 v _21502_/A (INV_X1)
     1    3.31    0.01    0.02    1.81 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.81 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.86 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.86 ^ _23588_/A (BUF_X1)
     5    8.77    0.02    0.04    1.90 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.90 ^ _23632_/A2 (NAND3_X1)
     1    1.78    0.02    0.02    1.92 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.92 v _23633_/A3 (NOR3_X1)
     2    3.77    0.04    0.07    1.99 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.99 ^ _23682_/A2 (NOR2_X1)
     1    3.24    0.01    0.02    2.01 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.01 v _23683_/B2 (AOI21_X2)
     5    9.71    0.04    0.05    2.06 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.06 ^ _23908_/A3 (AND4_X1)
     2    3.83    0.02    0.07    2.13 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.13 ^ _23912_/A2 (NOR3_X1)
     1    2.54    0.01    0.01    2.14 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.14 v _23913_/B (XOR2_X1)
     1    2.77    0.03    0.04    2.18 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.18 ^ _23914_/B (MUX2_X1)
     2    6.79    0.02    0.05    2.24 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.24 ^ _23915_/A2 (NAND2_X1)
     1    5.09    0.02    0.02    2.26 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.26 v _23924_/B2 (AOI221_X1)
     1    7.87    0.08    0.13    2.39 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.39 ^ _23925_/B1 (AOI21_X1)
     4    5.75    0.03    0.04    2.43 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.43 v _24289_/A (BUF_X1)
    10   15.13    0.02    0.06    2.49 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.49 v _25102_/B (MUX2_X1)
     1    1.38    0.01    0.06    2.55 v _25102_/Z (MUX2_X1)
                                         _01911_ (net)
                  0.01    0.00    2.55 v gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.55   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_17048_/Z                               0.20    0.26   -0.06 (VIOLATED)
_20440_/ZN                              0.20    0.23   -0.04 (VIOLATED)
_18225_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_20328_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_18429_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_18977_/ZN                              0.20    0.21   -0.02 (VIOLATED)
_19183_/ZN                              0.20    0.21   -0.02 (VIOLATED)
_19553_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_20318_/Z                               0.20    0.20   -0.00 (VIOLATED)
_18215_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_20147_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_27504_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22344_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   54.41  -29.08 (VIOLATED)
_18225_/ZN                             26.02   48.98  -22.96 (VIOLATED)
_18429_/ZN                             26.02   48.30  -22.29 (VIOLATED)
_18977_/ZN                             26.02   45.88  -19.87 (VIOLATED)
_19183_/ZN                             26.70   46.19  -19.48 (VIOLATED)
_19553_/ZN                             26.02   43.60  -17.58 (VIOLATED)
_20318_/Z                              25.33   42.57  -17.24 (VIOLATED)
_18215_/ZN                             26.02   43.13  -17.11 (VIOLATED)
_18055_/ZN                             28.99   46.01  -17.02 (VIOLATED)
_27504_/ZN                             23.23   39.84  -16.61 (VIOLATED)
_22344_/ZN                             23.23   39.56  -16.33 (VIOLATED)
_27512_/ZN                             23.23   39.41  -16.18 (VIOLATED)
_18028_/ZN                             26.02   41.53  -15.51 (VIOLATED)
_20328_/ZN                             16.02   31.07  -15.04 (VIOLATED)
_19370_/ZN                             26.02   41.05  -15.04 (VIOLATED)
_20319_/Z                              25.33   39.93  -14.60 (VIOLATED)
_18417_/ZN                             26.02   40.28  -14.26 (VIOLATED)
_19924_/ZN                             25.33   39.06  -13.73 (VIOLATED)
_27522_/ZN                             23.23   36.81  -13.58 (VIOLATED)
_20440_/ZN                             10.47   22.92  -12.45 (VIOLATED)
_24776_/ZN                             16.02   27.56  -11.54 (VIOLATED)
_18603_/ZN                             26.02   37.50  -11.49 (VIOLATED)
_19384_/ZN                             26.70   38.00  -11.30 (VIOLATED)
_19731_/ZN                             26.02   36.57  -10.55 (VIOLATED)
_18615_/ZN                             28.99   38.64   -9.65 (VIOLATED)
_20147_/ZN                             10.47   19.05   -8.58 (VIOLATED)
_18991_/ZN                             31.74   40.01   -8.28 (VIOLATED)
_22284_/ZN                             23.23   31.49   -8.26 (VIOLATED)
_22363_/ZN                             26.05   34.05   -8.00 (VIOLATED)
_20890_/ZN                             16.02   23.27   -7.25 (VIOLATED)
_25831_/ZN                             10.47   17.71   -7.23 (VIOLATED)
_22911_/ZN                             10.47   17.39   -6.92 (VIOLATED)
_28321_/ZN                             16.02   22.51   -6.48 (VIOLATED)
_18471_/ZN                             25.33   31.59   -6.26 (VIOLATED)
_22217_/ZN                             23.23   29.23   -6.00 (VIOLATED)
_17534_/ZN                             13.81   19.56   -5.75 (VIOLATED)
_27230_/ZN                             25.33   31.00   -5.67 (VIOLATED)
_23147_/ZN                             25.33   30.82   -5.49 (VIOLATED)
_22073_/ZN                             23.23   28.66   -5.43 (VIOLATED)
_22052_/ZN                             23.23   28.53   -5.29 (VIOLATED)
_22176_/ZN                             23.23   28.51   -5.28 (VIOLATED)
_20352_/ZN                             16.02   21.22   -5.20 (VIOLATED)
_18358_/ZN                             25.33   30.48   -5.15 (VIOLATED)
_22133_/ZN                             23.23   28.06   -4.83 (VIOLATED)
_22089_/ZN                             23.23   27.93   -4.70 (VIOLATED)
_23513_/ZN                             13.81   18.07   -4.26 (VIOLATED)
_23367_/ZN                             16.02   19.50   -3.48 (VIOLATED)
_22868_/ZN                             10.47   13.76   -3.29 (VIOLATED)
_22301_/ZN                             10.47   13.58   -3.11 (VIOLATED)
_17872_/ZN                             25.33   28.18   -2.85 (VIOLATED)
_17917_/ZN                             25.33   27.80   -2.47 (VIOLATED)
_21836_/ZN                             10.47   12.33   -1.86 (VIOLATED)
_27150_/ZN                             26.05   27.50   -1.45 (VIOLATED)
_23322_/ZN                             10.47   11.54   -1.07 (VIOLATED)
_17600_/ZN                             16.02   17.01   -0.99 (VIOLATED)
_26308_/ZN                             10.47   11.40   -0.93 (VIOLATED)
_19639_/ZN                             26.05   26.97   -0.92 (VIOLATED)
_19282_/ZN                             22.16   22.75   -0.59 (VIOLATED)
_17619_/ZN                             16.02   16.54   -0.51 (VIOLATED)
_20148_/ZN                             10.47   10.83   -0.36 (VIOLATED)
_17829_/ZN                             26.05   26.41   -0.35 (VIOLATED)
_17229_/ZN                             16.02   16.26   -0.24 (VIOLATED)
_20338_/ZN                             28.99   29.20   -0.21 (VIOLATED)
_27740_/ZN                             10.47   10.57   -0.10 (VIOLATED)
_26292_/ZN                             26.70   26.79   -0.09 (VIOLATED)
_23416_/ZN                             10.47   10.54   -0.06 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.05776021629571915

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2909

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-29.075462341308594

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.1479

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 14

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 66

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1238

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1346

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.17 ^ _16525_/Z (BUF_X4)
   0.08    0.25 ^ _16526_/Z (BUF_X2)
   0.10    0.35 ^ _16527_/Z (BUF_X2)
   0.07    0.42 ^ _18242_/Z (BUF_X2)
   0.07    0.49 ^ _18263_/Z (BUF_X2)
   0.06    0.55 ^ _18344_/Z (BUF_X2)
   0.07    0.61 v _18468_/Z (MUX2_X1)
   0.06    0.67 v _18469_/Z (MUX2_X1)
   0.06    0.74 v _18470_/Z (MUX2_X1)
   0.17    0.91 ^ _18471_/ZN (AOI21_X1)
   0.12    1.03 ^ _20600_/Z (MUX2_X1)
   0.09    1.11 ^ _20998_/Z (BUF_X1)
   0.03    1.14 v _21067_/ZN (NAND2_X1)
   0.13    1.27 ^ _30197_/S (FA_X1)
   0.09    1.36 v _30199_/S (FA_X1)
   0.13    1.49 ^ _30202_/S (FA_X1)
   0.09    1.59 v _30207_/S (FA_X1)
   0.12    1.71 ^ _30211_/S (FA_X1)
   0.09    1.79 v _30212_/S (FA_X1)
   0.02    1.81 ^ _21502_/ZN (INV_X1)
   0.04    1.86 ^ _30538_/S (HA_X1)
   0.04    1.90 ^ _23588_/Z (BUF_X1)
   0.02    1.92 v _23632_/ZN (NAND3_X1)
   0.07    1.99 ^ _23633_/ZN (NOR3_X1)
   0.02    2.01 v _23682_/ZN (NOR2_X1)
   0.05    2.06 ^ _23683_/ZN (AOI21_X2)
   0.07    2.13 ^ _23908_/ZN (AND4_X1)
   0.01    2.14 v _23912_/ZN (NOR3_X1)
   0.04    2.18 ^ _23913_/Z (XOR2_X1)
   0.05    2.24 ^ _23914_/Z (MUX2_X1)
   0.02    2.26 v _23915_/ZN (NAND2_X1)
   0.13    2.39 ^ _23924_/ZN (AOI221_X1)
   0.04    2.43 v _23925_/ZN (AOI21_X1)
   0.06    2.49 v _24289_/Z (BUF_X1)
   0.06    2.55 v _25102_/Z (MUX2_X1)
   0.00    2.55 v gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/D (DFFR_X1)
           2.55   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.55   data arrival time
---------------------------------------------------------
          -0.39   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.02    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5486

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3895

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-15.282900

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.48e-03   1.56e-04   1.30e-02  16.0%
Combinational          3.00e-02   3.70e-02   4.29e-04   6.75e-02  83.5%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.13e-02   3.89e-02   5.85e-04   8.08e-02 100.0%
                          51.2%      48.1%       0.7%
