$date
	Sun Oct 23 09:36:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#922498
b1000 &
b1000 %
1$
b1000 !
1"
#922499
0"
#922502
b100 &
b100 %
#922506
b10 &
b10 %
#922510
b1 &
1#
b1 %
#922514
b0 &
b0 %
0#
0$
#1913549
b10111 !
1"
#1913550
b10111 &
b10111 %
1$
#1913551
0"
#1913554
b1000110 &
b1000110 %
#1913558
b100011 &
b100011 %
#1913562
b1101010 &
b1101010 %
#1913566
b110101 &
b110101 %
#1913570
b10100000 &
b10100000 %
#1913574
b1010000 &
b1010000 %
#1913578
b101000 &
b101000 %
#1913582
b10100 &
b10100 %
#1913586
b1010 &
b1010 %
#1913590
b101 &
b101 %
#1913594
b10000 &
b10000 %
#1913598
b1000 &
b1000 %
#1913602
b100 &
b100 %
#1913606
b10 &
b10 %
#1913610
b1 &
b1 %
1#
#1913614
b0 &
0#
b0 %
0$
#2881638
b1100 &
b1100 %
1$
b1100 !
1"
#2881639
0"
#2881642
b110 &
b110 %
#2881646
b11 &
b11 %
#2881650
b1010 &
b1010 %
#2881654
b101 &
b101 %
#2881658
b10000 &
b10000 %
#2881662
b1000 &
b1000 %
#2881666
b100 &
b100 %
#2881670
b10 &
b10 %
#2881674
b1 &
b1 %
1#
#2881678
b0 &
0#
b0 %
0$
#4500012
