{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717219913107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717219913109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  1 10:31:52 2024 " "Processing started: Sat Jun  1 10:31:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717219913109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717219913109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reaction_Timer_System -c Reaction_Timer_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reaction_Timer_System -c Reaction_Timer_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717219913109 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1717219913327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockDivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClockDivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-Behavioral " "Found design unit 1: ClockDivider-Behavioral" {  } { { "ClockDivider.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/ClockDivider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913852 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/ClockDivider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Top_Module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Top_Module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Module-Behavioral " "Found design unit 1: Top_Module-Behavioral" {  } { { "Top_Module.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/Top_Module.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913855 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Module " "Found entity 1: Top_Module" {  } { { "Top_Module.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/Top_Module.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavioral " "Found design unit 1: clk_div-Behavioral" {  } { { "clk_div.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/clk_div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913857 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mili_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mili_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mili_sec-Behavioral " "Found design unit 1: mili_sec-Behavioral" {  } { { "mili_sec.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/mili_sec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913859 ""} { "Info" "ISGN_ENTITY_NAME" "1 mili_sec " "Found entity 1: mili_sec" {  } { { "mili_sec.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/mili_sec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_1sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_1sec-Behavioral " "Found design unit 1: clk_1sec-Behavioral" {  } { { "clk_1sec.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/clk_1sec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913861 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_1sec " "Found entity 1: clk_1sec" {  } { { "clk_1sec.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/clk_1sec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-Behavioral " "Found design unit 1: debouncer-Behavioral" {  } { { "debouncer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913862 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/debouncer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-FSM " "Found design unit 1: cpu-FSM" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913863 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-Behavioral " "Found design unit 1: BCD-Behavioral" {  } { { "BCD.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913864 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_decoder-Behavioral " "Found design unit 1: display_decoder-Behavioral" {  } { { "display_decoder.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/display_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913866 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/display_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_display_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_display_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_display_decoder-Behavioral " "Found design unit 1: tb_display_decoder-Behavioral" {  } { { "tb_display_decoder.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_display_decoder.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913869 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_display_decoder " "Found entity 1: tb_display_decoder" {  } { { "tb_display_decoder.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_display_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_BCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_BCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_BCD-Behavioral " "Found design unit 1: tb_BCD-Behavioral" {  } { { "tb_BCD.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_BCD.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913871 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_BCD " "Found entity 1: tb_BCD" {  } { { "tb_BCD.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_clk_1sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_clk_1sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_clk_1sec-Behavioral " "Found design unit 1: tb_clk_1sec-Behavioral" {  } { { "tb_clk_1sec.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_clk_1sec.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913873 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_clk_1sec " "Found entity 1: tb_clk_1sec" {  } { { "tb_clk_1sec.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_clk_1sec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_cpu-Behavioral " "Found design unit 1: tb_cpu-Behavioral" {  } { { "tb_cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_cpu.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913875 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_cpu " "Found entity 1: tb_cpu" {  } { { "tb_cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_debouncer-Behavioral " "Found design unit 1: tb_debouncer-Behavioral" {  } { { "tb_debouncer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_debouncer.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913878 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_debouncer " "Found entity 1: tb_debouncer" {  } { { "tb_debouncer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_debouncer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-Behavioral " "Found design unit 1: timer-Behavioral" {  } { { "timer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913881 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_configuration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_configuration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_configuration-Behavioral " "Found design unit 1: fsm_configuration-Behavioral" {  } { { "fsm_configuration.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/fsm_configuration.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913884 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_configuration " "Found entity 1: fsm_configuration" {  } { { "fsm_configuration.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/fsm_configuration.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm_configuration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fsm_configuration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fsm_configuration-Behavioral " "Found design unit 1: tb_fsm_configuration-Behavioral" {  } { { "tb_fsm_configuration.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_fsm_configuration.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913888 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fsm_configuration " "Found entity 1: tb_fsm_configuration" {  } { { "tb_fsm_configuration.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_fsm_configuration.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_timer-Behavioral " "Found design unit 1: tb_timer-Behavioral" {  } { { "tb_timer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_timer.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913892 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_timer " "Found entity 1: tb_timer" {  } { { "tb_timer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/tb_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_delay-Behavioral " "Found design unit 1: random_delay-Behavioral" {  } { { "random_delay.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/random_delay.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913894 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_delay " "Found entity 1: random_delay" {  } { { "random_delay.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/random_delay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717219913894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717219913894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Module " "Elaborating entity \"Top_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717219913991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mili_sec mili_sec:uut1 " "Elaborating entity \"mili_sec\" for hierarchy \"mili_sec:uut1\"" {  } { { "Top_Module.vhd" "uut1" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/Top_Module.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219914015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1sec clk_1sec:uut2 " "Elaborating entity \"clk_1sec\" for hierarchy \"clk_1sec:uut2\"" {  } { { "Top_Module.vhd" "uut2" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/Top_Module.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219914017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:uut3_key0 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:uut3_key0\"" {  } { { "Top_Module.vhd" "uut3_key0" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/Top_Module.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219914019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:uut4 " "Elaborating entity \"cpu\" for hierarchy \"cpu:uut4\"" {  } { { "Top_Module.vhd" "uut4" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/Top_Module.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219914027 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_enable cpu.vhd(63) " "Verilog HDL or VHDL warning at cpu.vhd(63): object \"timer_enable\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1717219914028 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "sp1_done cpu.vhd(188) " "VHDL warning at cpu.vhd(188): sensitivity list already contains sp1_done" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 188 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1717219914029 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp1_time_w cpu.vhd(261) " "VHDL Process Statement warning at cpu.vhd(261): signal \"sp1_time_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914029 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp2_done cpu.vhd(305) " "VHDL Process Statement warning at cpu.vhd(305): signal \"sp2_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914030 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp2_time_w cpu.vhd(307) " "VHDL Process Statement warning at cpu.vhd(307): signal \"sp2_time_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914030 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test_cycles_reg cpu.vhd(318) " "VHDL Process Statement warning at cpu.vhd(318): signal \"test_cycles_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914030 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp1_time cpu.vhd(320) " "VHDL Process Statement warning at cpu.vhd(320): signal \"sp1_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914030 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp2_time cpu.vhd(320) " "VHDL Process Statement warning at cpu.vhd(320): signal \"sp2_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914030 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(321) " "VHDL Process Statement warning at cpu.vhd(321): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914030 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp2_time cpu.vhd(322) " "VHDL Process Statement warning at cpu.vhd(322): signal \"sp2_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914030 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp1_time cpu.vhd(322) " "VHDL Process Statement warning at cpu.vhd(322): signal \"sp1_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914030 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(323) " "VHDL Process Statement warning at cpu.vhd(323): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914031 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(328) " "VHDL Process Statement warning at cpu.vhd(328): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914031 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target_score_reg cpu.vhd(328) " "VHDL Process Statement warning at cpu.vhd(328): signal \"target_score_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914031 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(328) " "VHDL Process Statement warning at cpu.vhd(328): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914031 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(340) " "VHDL Process Statement warning at cpu.vhd(340): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914031 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(340) " "VHDL Process Statement warning at cpu.vhd(340): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914031 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(343) " "VHDL Process Statement warning at cpu.vhd(343): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914031 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(343) " "VHDL Process Statement warning at cpu.vhd(343): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914031 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(346) " "VHDL Process Statement warning at cpu.vhd(346): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914031 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(346) " "VHDL Process Statement warning at cpu.vhd(346): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914031 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(352) " "VHDL Process Statement warning at cpu.vhd(352): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914031 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(355) " "VHDL Process Statement warning at cpu.vhd(355): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914032 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(358) " "VHDL Process Statement warning at cpu.vhd(358): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914032 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(359) " "VHDL Process Statement warning at cpu.vhd(359): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914032 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(364) " "VHDL Process Statement warning at cpu.vhd(364): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914032 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(365) " "VHDL Process Statement warning at cpu.vhd(365): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914032 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(371) " "VHDL Process Statement warning at cpu.vhd(371): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914032 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(372) " "VHDL Process Statement warning at cpu.vhd(372): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914032 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(377) " "VHDL Process Statement warning at cpu.vhd(377): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914032 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(378) " "VHDL Process Statement warning at cpu.vhd(378): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717219914032 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "test_cycles_reg cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): inferring latch(es) for signal or variable \"test_cycles_reg\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717219914034 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_playerA_reg cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): inferring latch(es) for signal or variable \"score_playerA_reg\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717219914034 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_playerB_reg cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): inferring latch(es) for signal or variable \"score_playerB_reg\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717219914034 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stimulus_playerA cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): inferring latch(es) for signal or variable \"stimulus_playerA\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717219914034 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stimulus_playerB cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): inferring latch(es) for signal or variable \"stimulus_playerB\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717219914034 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "config_enable cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): inferring latch(es) for signal or variable \"config_enable\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717219914034 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stopwatch_enable1 cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): inferring latch(es) for signal or variable \"stopwatch_enable1\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717219914034 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stopwatch_enable2 cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): inferring latch(es) for signal or variable \"stopwatch_enable2\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717219914034 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sec_en cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): inferring latch(es) for signal or variable \"sec_en\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717219914034 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sec5_en cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): inferring latch(es) for signal or variable \"sec5_en\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717219914034 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717219914035 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sp1_time cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): inferring latch(es) for signal or variable \"sp1_time\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717219914035 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sp2_time cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): inferring latch(es) for signal or variable \"sp2_time\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1717219914035 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[0\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[0\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914038 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[1\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[1\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914038 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[2\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[2\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914038 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[3\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[3\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914038 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[4\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[4\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914038 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[5\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[5\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[6\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[6\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[7\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[7\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[8\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[8\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[9\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[9\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[10\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[10\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[11\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[11\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[12\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[12\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[13\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[13\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[14\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[14\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[15\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[15\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[16\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[16\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[17\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[17\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[18\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[18\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914039 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[19\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[19\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[20\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[20\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[21\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[21\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[22\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[22\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[23\] cpu.vhd(187) " "Inferred latch for \"sp2_time\[23\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[0\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[0\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[1\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[1\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[2\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[2\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[3\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[3\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[4\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[4\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[5\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[5\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[6\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[6\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[7\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[7\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[8\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[8\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914040 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[9\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[9\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914041 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[10\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[10\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914041 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[11\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[11\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914041 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[12\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[12\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914041 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[13\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[13\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914041 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[14\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[14\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914041 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[15\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[15\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914041 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[16\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[16\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914041 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[17\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[17\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914041 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[18\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[18\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914041 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[19\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[19\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914041 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[20\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[20\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914041 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[21\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[21\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914041 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[22\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[22\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914042 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[23\] cpu.vhd(187) " "Inferred latch for \"sp1_time\[23\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914042 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SP2 cpu.vhd(187) " "Inferred latch for \"next_state.SP2\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914042 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SP1 cpu.vhd(187) " "Inferred latch for \"next_state.SP1\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914042 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Penalty cpu.vhd(187) " "Inferred latch for \"next_state.Penalty\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914042 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WINNER cpu.vhd(187) " "Inferred latch for \"next_state.WINNER\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914042 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CHECK_TARGET cpu.vhd(187) " "Inferred latch for \"next_state.CHECK_TARGET\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914042 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.COMPARE cpu.vhd(187) " "Inferred latch for \"next_state.COMPARE\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914043 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SAVE_P2 cpu.vhd(187) " "Inferred latch for \"next_state.SAVE_P2\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914043 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WP2 cpu.vhd(187) " "Inferred latch for \"next_state.WP2\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914043 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STIMULUS2 cpu.vhd(187) " "Inferred latch for \"next_state.STIMULUS2\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914043 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DT_P2 cpu.vhd(187) " "Inferred latch for \"next_state.DT_P2\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914043 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SAVE_P1 cpu.vhd(187) " "Inferred latch for \"next_state.SAVE_P1\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914043 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WP1 cpu.vhd(187) " "Inferred latch for \"next_state.WP1\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914044 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STIMULUS1 cpu.vhd(187) " "Inferred latch for \"next_state.STIMULUS1\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914044 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DT_P1 cpu.vhd(187) " "Inferred latch for \"next_state.DT_P1\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914044 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT_for_START cpu.vhd(187) " "Inferred latch for \"next_state.WAIT_for_START\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914044 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CONFIG cpu.vhd(187) " "Inferred latch for \"next_state.CONFIG\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914044 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE cpu.vhd(187) " "Inferred latch for \"next_state.IDLE\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914044 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec5_en cpu.vhd(187) " "Inferred latch for \"sec5_en\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914044 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_en cpu.vhd(187) " "Inferred latch for \"sec_en\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914045 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stopwatch_enable2 cpu.vhd(187) " "Inferred latch for \"stopwatch_enable2\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914045 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stopwatch_enable1 cpu.vhd(187) " "Inferred latch for \"stopwatch_enable1\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914045 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_enable cpu.vhd(187) " "Inferred latch for \"config_enable\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914045 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerB\[0\] cpu.vhd(187) " "Inferred latch for \"stimulus_playerB\[0\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914045 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerB\[1\] cpu.vhd(187) " "Inferred latch for \"stimulus_playerB\[1\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914045 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerB\[2\] cpu.vhd(187) " "Inferred latch for \"stimulus_playerB\[2\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914045 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerB\[3\] cpu.vhd(187) " "Inferred latch for \"stimulus_playerB\[3\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914045 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerA\[0\] cpu.vhd(187) " "Inferred latch for \"stimulus_playerA\[0\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914045 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerA\[1\] cpu.vhd(187) " "Inferred latch for \"stimulus_playerA\[1\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914045 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerA\[2\] cpu.vhd(187) " "Inferred latch for \"stimulus_playerA\[2\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914046 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerA\[3\] cpu.vhd(187) " "Inferred latch for \"stimulus_playerA\[3\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914046 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[0\] cpu.vhd(187) " "Inferred latch for \"score_playerB_reg\[0\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914046 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[1\] cpu.vhd(187) " "Inferred latch for \"score_playerB_reg\[1\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914046 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[2\] cpu.vhd(187) " "Inferred latch for \"score_playerB_reg\[2\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914046 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[3\] cpu.vhd(187) " "Inferred latch for \"score_playerB_reg\[3\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914046 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[4\] cpu.vhd(187) " "Inferred latch for \"score_playerB_reg\[4\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914046 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[5\] cpu.vhd(187) " "Inferred latch for \"score_playerB_reg\[5\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914046 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[0\] cpu.vhd(187) " "Inferred latch for \"score_playerA_reg\[0\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914046 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[1\] cpu.vhd(187) " "Inferred latch for \"score_playerA_reg\[1\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914046 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[2\] cpu.vhd(187) " "Inferred latch for \"score_playerA_reg\[2\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914047 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[3\] cpu.vhd(187) " "Inferred latch for \"score_playerA_reg\[3\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914047 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[4\] cpu.vhd(187) " "Inferred latch for \"score_playerA_reg\[4\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914047 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[5\] cpu.vhd(187) " "Inferred latch for \"score_playerA_reg\[5\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914047 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[0\] cpu.vhd(187) " "Inferred latch for \"test_cycles_reg\[0\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914047 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[1\] cpu.vhd(187) " "Inferred latch for \"test_cycles_reg\[1\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914047 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[2\] cpu.vhd(187) " "Inferred latch for \"test_cycles_reg\[2\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914047 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[3\] cpu.vhd(187) " "Inferred latch for \"test_cycles_reg\[3\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914047 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[4\] cpu.vhd(187) " "Inferred latch for \"test_cycles_reg\[4\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914047 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[5\] cpu.vhd(187) " "Inferred latch for \"test_cycles_reg\[5\]\" at cpu.vhd(187)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717219914047 "|Top_Module|cpu:uut4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_configuration cpu:uut4\|fsm_configuration:uut1 " "Elaborating entity \"fsm_configuration\" for hierarchy \"cpu:uut4\|fsm_configuration:uut1\"" {  } { { "cpu.vhd" "uut1" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219914067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_delay cpu:uut4\|random_delay:uut2 " "Elaborating entity \"random_delay\" for hierarchy \"cpu:uut4\|random_delay:uut2\"" {  } { { "cpu.vhd" "uut2" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219914068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer cpu:uut4\|timer:spA " "Elaborating entity \"timer\" for hierarchy \"cpu:uut4\|timer:spA\"" {  } { { "cpu.vhd" "spA" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219914069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:uut5_target_Score " "Elaborating entity \"BCD\" for hierarchy \"BCD:uut5_target_Score\"" {  } { { "Top_Module.vhd" "uut5_target_Score" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/Top_Module.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219914072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decoder display_decoder:uut6_target_scoreTens " "Elaborating entity \"display_decoder\" for hierarchy \"display_decoder:uut6_target_scoreTens\"" {  } { { "Top_Module.vhd" "uut6_target_scoreTens" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/Top_Module.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219914073 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:uut4\|stimulus_playerB\[3\] cpu:uut4\|stimulus_playerB\[0\] " "Duplicate LATCH primitive \"cpu:uut4\|stimulus_playerB\[3\]\" merged with LATCH primitive \"cpu:uut4\|stimulus_playerB\[0\]\"" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219915212 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:uut4\|stimulus_playerB\[2\] cpu:uut4\|stimulus_playerB\[0\] " "Duplicate LATCH primitive \"cpu:uut4\|stimulus_playerB\[2\]\" merged with LATCH primitive \"cpu:uut4\|stimulus_playerB\[0\]\"" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219915212 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:uut4\|stimulus_playerB\[1\] cpu:uut4\|stimulus_playerB\[0\] " "Duplicate LATCH primitive \"cpu:uut4\|stimulus_playerB\[1\]\" merged with LATCH primitive \"cpu:uut4\|stimulus_playerB\[0\]\"" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219915212 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:uut4\|stimulus_playerA\[3\] cpu:uut4\|stimulus_playerA\[0\] " "Duplicate LATCH primitive \"cpu:uut4\|stimulus_playerA\[3\]\" merged with LATCH primitive \"cpu:uut4\|stimulus_playerA\[0\]\"" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219915212 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:uut4\|stimulus_playerA\[2\] cpu:uut4\|stimulus_playerA\[0\] " "Duplicate LATCH primitive \"cpu:uut4\|stimulus_playerA\[2\]\" merged with LATCH primitive \"cpu:uut4\|stimulus_playerA\[0\]\"" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219915212 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:uut4\|stimulus_playerA\[1\] cpu:uut4\|stimulus_playerA\[0\] " "Duplicate LATCH primitive \"cpu:uut4\|stimulus_playerA\[1\]\" merged with LATCH primitive \"cpu:uut4\|stimulus_playerA\[0\]\"" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717219915212 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1717219915212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|stimulus_playerB\[0\] " "Latch cpu:uut4\|stimulus_playerB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.STIMULUS2 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.STIMULUS2" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915213 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|stimulus_playerA\[0\] " "Latch cpu:uut4\|stimulus_playerA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.STIMULUS1 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.STIMULUS1" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915213 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|test_cycles_reg\[0\] " "Latch cpu:uut4\|test_cycles_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.COMPARE " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.COMPARE" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915213 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|test_cycles_reg\[1\] " "Latch cpu:uut4\|test_cycles_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.COMPARE " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.COMPARE" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915213 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|test_cycles_reg\[5\] " "Latch cpu:uut4\|test_cycles_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.COMPARE " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.COMPARE" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915213 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|test_cycles_reg\[4\] " "Latch cpu:uut4\|test_cycles_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.COMPARE " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.COMPARE" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915213 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|test_cycles_reg\[2\] " "Latch cpu:uut4\|test_cycles_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.COMPARE " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.COMPARE" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915214 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|test_cycles_reg\[3\] " "Latch cpu:uut4\|test_cycles_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.COMPARE " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.COMPARE" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915214 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|score_playerB_reg\[5\] " "Latch cpu:uut4\|score_playerB_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.SP2 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.SP2" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915214 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|score_playerA_reg\[5\] " "Latch cpu:uut4\|score_playerA_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.SP1 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.SP1" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915214 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|score_playerB_reg\[4\] " "Latch cpu:uut4\|score_playerB_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.SP2 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.SP2" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915214 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|score_playerA_reg\[4\] " "Latch cpu:uut4\|score_playerA_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.SP1 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.SP1" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915214 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|score_playerB_reg\[3\] " "Latch cpu:uut4\|score_playerB_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.SP2 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.SP2" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915214 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|score_playerA_reg\[3\] " "Latch cpu:uut4\|score_playerA_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.SP1 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.SP1" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915214 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|score_playerB_reg\[2\] " "Latch cpu:uut4\|score_playerB_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.SP2 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.SP2" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915214 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|score_playerA_reg\[2\] " "Latch cpu:uut4\|score_playerA_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.SP1 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.SP1" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915214 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|score_playerB_reg\[1\] " "Latch cpu:uut4\|score_playerB_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.SP2 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.SP2" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915214 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|score_playerA_reg\[1\] " "Latch cpu:uut4\|score_playerA_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.SP1 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.SP1" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915214 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|score_playerB_reg\[0\] " "Latch cpu:uut4\|score_playerB_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.COMPARE " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.COMPARE" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915214 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|score_playerA_reg\[0\] " "Latch cpu:uut4\|score_playerA_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.COMPARE " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.COMPARE" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915215 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|config_enable " "Latch cpu:uut4\|config_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.CONFIG " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.CONFIG" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915215 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|next_state.WINNER_1521 " "Latch cpu:uut4\|next_state.WINNER_1521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.Penalty " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.Penalty" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915215 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|next_state.IDLE_1846 " "Latch cpu:uut4\|next_state.IDLE_1846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debouncer:uut3_key1\|enable_stable " "Ports D and ENA on the latch are fed by the same signal debouncer:uut3_key1\|enable_stable" {  } { { "debouncer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/debouncer.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915215 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|next_state.CONFIG_1821 " "Latch cpu:uut4\|next_state.CONFIG_1821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.WINNER " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.WINNER" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915215 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|next_state.WP2_1621 " "Latch cpu:uut4\|next_state.WP2_1621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.STIMULUS2 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.STIMULUS2" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915215 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|next_state.WP1_1721 " "Latch cpu:uut4\|next_state.WP1_1721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.STIMULUS1 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.STIMULUS1" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915215 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|next_state.COMPARE_1571 " "Latch cpu:uut4\|next_state.COMPARE_1571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.SAVE_P2 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.SAVE_P2" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915215 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|next_state.WAIT_for_START_1796 " "Latch cpu:uut4\|next_state.WAIT_for_START_1796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debouncer:uut3_key1\|enable_stable " "Ports D and ENA on the latch are fed by the same signal debouncer:uut3_key1\|enable_stable" {  } { { "debouncer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/debouncer.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915215 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|next_state.DT_P2_1671 " "Latch cpu:uut4\|next_state.DT_P2_1671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.SAVE_P1 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.SAVE_P1" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915215 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|next_state.SAVE_P2_1596 " "Latch cpu:uut4\|next_state.SAVE_P2_1596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.WP2 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.WP2" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915216 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|sec_en " "Latch cpu:uut4\|sec_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.STIMULUS1 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.STIMULUS1" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915216 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|next_state.SAVE_P1_1696 " "Latch cpu:uut4\|next_state.SAVE_P1_1696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.WP1 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.WP1" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915216 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|next_state.DT_P1_1771 " "Latch cpu:uut4\|next_state.DT_P1_1771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.Penalty " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.Penalty" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915216 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 187 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|sec5_en " "Latch cpu:uut4\|sec5_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.WINNER " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.WINNER" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915216 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|stopwatch_enable2 " "Latch cpu:uut4\|stopwatch_enable2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.WP2 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.WP2" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915216 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:uut4\|stopwatch_enable1 " "Latch cpu:uut4\|stopwatch_enable1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:uut4\|current_state.WP1 " "Ports D and ENA on the latch are fed by the same signal cpu:uut4\|current_state.WP1" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1717219915216 ""}  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/QuartusProject/cpu.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1717219915216 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717219915723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717219916734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717219916734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "801 " "Implemented 801 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717219916878 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717219916878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "731 " "Implemented 731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717219916878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717219916878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717219916892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  1 10:31:56 2024 " "Processing ended: Sat Jun  1 10:31:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717219916892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717219916892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717219916892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717219916892 ""}
