RREG32_SOC15,FUNC_0
SOC15_REG_OFFSET,FUNC_1
SOC15_WAIT_ON_RREG,FUNC_2
UVD,VAR_0
UVD_LMI_CTRL2__STALL_ARB_UMC_MASK,VAR_1
UVD_LMI_STATUS__READ_CLEAN_MASK,VAR_2
UVD_LMI_STATUS__UMC_READ_CLEAN_RAW_MASK,VAR_3
UVD_LMI_STATUS__UMC_WRITE_CLEAN_RAW_MASK,VAR_4
UVD_LMI_STATUS__VCPU_LMI_WRITE_CLEAN_MASK,VAR_5
UVD_LMI_STATUS__WRITE_CLEAN_MASK,VAR_6
UVD_LMI_STATUS__WRITE_CLEAN_RAW_MASK,VAR_7
UVD_POWER_STATUS__UVD_POWER_STATUS_MASK,VAR_8
UVD_RB_ARB_CTRL__VCPU_DIS_MASK,VAR_9
UVD_STATUS__IDLE,VAR_10
UVD_VCPU_CNTL__BLK_RST_MASK,VAR_11
UVD_VCPU_CNTL__CLK_EN_MASK,VAR_12
VCN,VAR_13
WREG32_P,FUNC_3
WREG32_SOC15,FUNC_4
jpeg_v2_5_stop,FUNC_5
mmUVD_LMI_CTRL2,VAR_14
mmUVD_LMI_STATUS,VAR_15
mmUVD_POWER_STATUS,VAR_16
mmUVD_RB_ARB_CTRL,VAR_17
mmUVD_STATUS,VAR_18
mmUVD_VCPU_CNTL,VAR_19
vcn_v2_5_enable_clock_gating,FUNC_6
vcn_v2_5_stop,FUNC_7
adev,VAR_20
tmp,VAR_21
i,VAR_22
r,VAR_23
