     7.801.011.236      Number of clock cycless                   
     7.766.655.203      Number of instruction              #    1,00  insns per Number of clock cycles        
                 1      cpu-migrations                                              
       2,038773216 seconds time elapsed
            23.324      Number of X87 uops executed                                                      [57,06%]
            71.092      Number of SSE or AVX-128 double precision FP scalar uops executed                                                      [57,07%]
                 0      Number of SSE or AVX-128 single precision FP scalar uops executed                                                      [57,07%]
                 0      Number of SSE or AVX-128 single precision FP packed uops executed                                                      [57,25%]
                 0      Counts 256-bit packed floating point                                                      [57,38%]
                 0      Counts 256-bit packed single-precision                                                      [57,26%]
     7.563.845.607      Counts 256-bit packed double-precision                                                      [57,07%]
       2,012771848 seconds time elapsed
            23.466      Cache misses              #   36,198 % of all cache refs     [49,91%]
            64.827      Cache references                                             [74,95%]
        14.374.700      mem-loads:p                                                  [75,14%]
           681.328      mem-stores:p                                                 [24,87%]
       2,012823438 seconds time elapsed
     1.009.529.426      L1-dcache-loads                                              [79,98%]
            85.875      L1-dcache-load-misses     #    0,01% of all L1-dcache hits   [79,98%]
           968.560      L1-dcache-stores                                             [80,03%]
            25.502      L1-dcache-store-misses                                       [80,03%]
                 0      L1-dcache-prefetches                                        
             6.171      L1-dcache-prefetch-misses                                    [79,98%]
       2,040006848 seconds time elapsed
                 0      L1-icache-loads                                             
            88.222      L1-icache-load-misses                                       
                 0      L1-icache-prefetches                                        
                 0      L1-icache-prefetch-misses                                   
       2,012465271 seconds time elapsed
            15.800      LLC-loads                                                    [66,59%]
            15.240      LLC-load-misses           #   96,46% of all LL-cache hits    [66,59%]
            13.543      LLC-stores                                                   [66,63%]
            15.891      LLC-store-misses                                             [66,93%]
             7.834      LLC-prefetches                                               [66,79%]
             5.995      LLC-prefetch-misses                                          [66,59%]
       2,011474134 seconds time elapsed
     1.009.323.632      dTLB-loads                                                  
             4.221      dTLB-load-misses          #    0,00% of all dTLB cache hits 
           787.276      dTLB-stores                                                 
               933      dTLB-store-misses                                           
                 0      dTLB-prefetches                                             
                 0      dTLB-prefetch-misses                                        
       2,010825114 seconds time elapsed
             3.095      iTLB-loads                                                  
             2.251      iTLB-load-misses          #   72,73% of all iTLB cache hits 
       101.701.680      branch-loads                                                
            29.588      branch-load-misses                                          
       2,058731455 seconds time elapsed
    13.626.501.660      Stalled cycles                                                      [49,78%]
         2.007.613      CYCLES_L2_PENDING                                                     [50,19%]
     6.799.165.883      CYCLES_LDM_PENDING                                                     [50,29%]
         1.753.707      CYCLES_L1D_PENDING                                                     [50,39%]
     1.385.075.210      CYCLES_NO_EXECUTE                                                     [50,22%]
           923.032      STALLS_L2_PENDING                                                      [50,03%]
           690.653      STALLS_L1D_PENDING                                                     [37,24%]
     1.181.691.932      STALLS_LDM_PENDING                                                     [49,64%]
       2,065304671 seconds time elapsed
             5.624      Counts arithmetic multiply operations                                                      
            84.363      Cycles that the divider is active, includes integer and floating point                                                     
                 0      Number of cycles the divider is activated, includes integer and floating point                                                     
       2,010601714 seconds time elapsed
     8.780.619.825      Uops executed                                                      [49,78%]
     8.781.217.625      Counts total number of uops executed from any thread per cycle                                                      [49,83%]
     8.729.994.906      Counts total number of uops executed per thread each cycle                                                      [50,30%]
    24.657.676.178      Number of cycles with no uops executed                                                      [50,40%]
                 0      Cycles where at least 1 uop was executed per thread:p                                                    [50,30%]
                 0      Cycles where at least 2 uops were executed per thread:p                                                    [50,17%]
                 0      Cycles where at least 3 uops were executed per thread:p                                                    [49,98%]
                 0      Cycles where at least 4 uops were executed per thread:p                                                    [49,78%]
       2,007148959 seconds time elapsed
     3.967.548.533      Uops dispatch to specific ports                                                      [57,22%]
     3.831.144.285      Cycles in which a uop is dispatched on port 0                                                      [57,22%]
     3.730.257.224      Cycles in which a uop is dispatched on port 1                                                      [57,22%]
       505.448.514      Cycles in which a uop is dispatched on port 2                                                      [57,22%]
       504.815.621      Cycles in which a uop is dispatched on port 3                                                      [57,05%]
           544.070      Cycles in which a uop is dispatched on port 4                                                      [57,26%]
       202.520.424      Cycles in which a uop is dispatched on port 5                                                      [57,14%]
       2,047810724 seconds time elapsed
     7.770.646.871      Uops issued                                                      [57,06%]
     7.771.309.016      Number of uops issued by the RAT to the Reservation Station (RS)                                                      [57,06%]
     6.842.188.303      Alias to ANY:c=1:i=1:t=1                                                     [57,06%]
     7.799.857.531      Alias to ANY:c=1:i=1                                                     [57,25%]
            13.256      Number of flags-merge uops allocated. Such uops adds delay                                                      [57,36%]
             9.242      Number of slow LEA or similar uops allocated                                                      [57,25%]
                 0      Number of multiply packed scalar single precision uops allocated                                                      [57,06%]
       2,068390479 seconds time elapsed
                 0      Ilnstruction Cache accesses                                                     
            76.091      Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accesses                                                     
           680.678      Number of cycles wher a code-fetch stalled due to L1 instruction cache miss or iTLB miss                                                     
        61.150.249      Number of Instruction Cache,Buffer                                                     
       2,052787799 seconds time elapsed
         1.408.062      Instruction Length Decoder stalls                                                     
             2.045      Stall caused by changing prefix length of the instruction                                                     
         1.406.043      Stall cycles due to IQ full                                                     
       2,107019892 seconds time elapsed
            27.826      Resource related stall cycles                                                      [79,89%]
     5.853.765.284      Cycles stalled due to Resource Related reason                                                      [80,07%]
     5.853.222.860      Cycles stalled due to no eligible RS entry available                                                      [80,08%]
           129.069      Cycles stalled due to no store buffers available                                                      [80,08%]
            75.404      Cycles stalled due to re-order buffer full                                                      [79,89%]
       2,108701295 seconds time elapsed
