
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:03:19 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fcvt.s.wu.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fcvt.s.wu instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fcvt.s.wu_b25 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fcvt.s.wu_b25)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x14,test_dataset_0)
RVTEST_SIGBASE(x8,signature_x8_1)

inst_0:// rs1==x3, rd==f26,rs1_val == 0 and  fcsr == 0 and rm_val == 7  
/* opcode: fcvt.s.wu ; op1:x3; dest:f26; op1val:0x0; valaddr_reg:x14;
val_offset:0*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f26, x3, dyn, 0, 0, x14, 0*4, x22, x8, x20,lwu)

inst_1:// rs1==x18, rd==f11,rs1_val == 1 and  fcsr == 0 and rm_val == 7  
/* opcode: fcvt.s.wu ; op1:x18; dest:f11; op1val:0x1; valaddr_reg:x14;
val_offset:1*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f11, x18, dyn, 0, 0, x14, 1*4, x22, x8, x20,lwu)

inst_2:// rs1==x19, rd==f10,rs1_val == 2454155456 and  fcsr == 0 and rm_val == 7  
/* opcode: fcvt.s.wu ; op1:x19; dest:f10; op1val:0x924770c0; valaddr_reg:x14;
val_offset:2*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f10, x19, dyn, 0, 0, x14, 2*4, x22, x8, x20,lwu)

inst_3:// rs1==x11, rd==f9,rs1_val == 4294967295 and  fcsr == 0 and rm_val == 7  
/* opcode: fcvt.s.wu ; op1:x11; dest:f9; op1val:0xffffffff; valaddr_reg:x14;
val_offset:3*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f9, x11, dyn, 0, 0, x14, 3*4, x22, x8, x20,lwu)

inst_4:// rs1==x2, rd==f1,
/* opcode: fcvt.s.wu ; op1:x2; dest:f1; op1val:0x0; valaddr_reg:x14;
val_offset:4*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f1, x2, dyn, 0, 0, x14, 4*4, x22, x8, x20,lwu)

inst_5:// rs1==x21, rd==f24,
/* opcode: fcvt.s.wu ; op1:x21; dest:f24; op1val:0x0; valaddr_reg:x14;
val_offset:5*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f24, x21, dyn, 0, 0, x14, 5*4, x22, x8, x20,lwu)

inst_6:// rs1==x12, rd==f17,
/* opcode: fcvt.s.wu ; op1:x12; dest:f17; op1val:0x0; valaddr_reg:x14;
val_offset:6*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f17, x12, dyn, 0, 0, x14, 6*4, x22, x8, x20,lwu)

inst_7:// rs1==x4, rd==f23,
/* opcode: fcvt.s.wu ; op1:x4; dest:f23; op1val:0x0; valaddr_reg:x14;
val_offset:7*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f23, x4, dyn, 0, 0, x14, 7*4, x22, x8, x20,lwu)

inst_8:// rs1==x24, rd==f13,
/* opcode: fcvt.s.wu ; op1:x24; dest:f13; op1val:0x0; valaddr_reg:x14;
val_offset:8*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f13, x24, dyn, 0, 0, x14, 8*4, x22, x8, x20,lwu)

inst_9:// rs1==x9, rd==f21,
/* opcode: fcvt.s.wu ; op1:x9; dest:f21; op1val:0x0; valaddr_reg:x14;
val_offset:9*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f21, x9, dyn, 0, 0, x14, 9*4, x22, x8, x20,lwu)

inst_10:// rs1==x29, rd==f2,
/* opcode: fcvt.s.wu ; op1:x29; dest:f2; op1val:0x0; valaddr_reg:x14;
val_offset:10*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f2, x29, dyn, 0, 0, x14, 10*4, x22, x8, x20,lwu)

inst_11:// rs1==x5, rd==f30,
/* opcode: fcvt.s.wu ; op1:x5; dest:f30; op1val:0x0; valaddr_reg:x14;
val_offset:11*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f30, x5, dyn, 0, 0, x14, 11*4, x22, x8, x20,lwu)

inst_12:// rs1==x30, rd==f0,
/* opcode: fcvt.s.wu ; op1:x30; dest:f0; op1val:0x0; valaddr_reg:x14;
val_offset:12*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f0, x30, dyn, 0, 0, x14, 12*4, x22, x8, x20,lwu)

inst_13:// rs1==x6, rd==f5,
/* opcode: fcvt.s.wu ; op1:x6; dest:f5; op1val:0x0; valaddr_reg:x14;
val_offset:13*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f5, x6, dyn, 0, 0, x14, 13*4, x22, x8, x20,lwu)

inst_14:// rs1==x17, rd==f7,
/* opcode: fcvt.s.wu ; op1:x17; dest:f7; op1val:0x0; valaddr_reg:x14;
val_offset:14*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f7, x17, dyn, 0, 0, x14, 14*4, x22, x8, x20,lwu)

inst_15:// rs1==x7, rd==f12,
/* opcode: fcvt.s.wu ; op1:x7; dest:f12; op1val:0x0; valaddr_reg:x14;
val_offset:15*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f12, x7, dyn, 0, 0, x14, 15*4, x22, x8, x20,lwu)

inst_16:// rs1==x15, rd==f3,
/* opcode: fcvt.s.wu ; op1:x15; dest:f3; op1val:0x0; valaddr_reg:x14;
val_offset:16*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f3, x15, dyn, 0, 0, x14, 16*4, x22, x8, x20,lwu)

inst_17:// rs1==x26, rd==f25,
/* opcode: fcvt.s.wu ; op1:x26; dest:f25; op1val:0x0; valaddr_reg:x14;
val_offset:17*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f25, x26, dyn, 0, 0, x14, 17*4, x22, x8, x20,lwu)

inst_18:// rs1==x31, rd==f27,
/* opcode: fcvt.s.wu ; op1:x31; dest:f27; op1val:0x0; valaddr_reg:x14;
val_offset:18*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f27, x31, dyn, 0, 0, x14, 18*4, x22, x8, x20,lwu)

inst_19:// rs1==x16, rd==f31,
/* opcode: fcvt.s.wu ; op1:x16; dest:f31; op1val:0x0; valaddr_reg:x14;
val_offset:19*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f31, x16, dyn, 0, 0, x14, 19*4, x22, x8, x20,lwu)

inst_20:// rs1==x25, rd==f20,
/* opcode: fcvt.s.wu ; op1:x25; dest:f20; op1val:0x0; valaddr_reg:x14;
val_offset:20*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f20, x25, dyn, 0, 0, x14, 20*4, x22, x8, x20,lwu)

inst_21:// rs1==x0, rd==f4,
/* opcode: fcvt.s.wu ; op1:x0; dest:f4; op1val:0x0; valaddr_reg:x14;
val_offset:21*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f4, x0, dyn, 0, 0, x14, 21*4, x22, x8, x20,lwu)

inst_22:// rs1==x10, rd==f29,
/* opcode: fcvt.s.wu ; op1:x10; dest:f29; op1val:0x0; valaddr_reg:x14;
val_offset:22*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f29, x10, dyn, 0, 0, x14, 22*4, x22, x8, x20,lwu)

inst_23:// rs1==x13, rd==f14,
/* opcode: fcvt.s.wu ; op1:x13; dest:f14; op1val:0x0; valaddr_reg:x14;
val_offset:23*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f14, x13, dyn, 0, 0, x14, 23*4, x22, x8, x20,lwu)

inst_24:// rs1==x1, rd==f6,
/* opcode: fcvt.s.wu ; op1:x1; dest:f6; op1val:0x0; valaddr_reg:x14;
val_offset:24*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f6, x1, dyn, 0, 0, x14, 24*4, x22, x8, x20,lwu)
RVTEST_VALBASEUPD(x3,test_dataset_1)

inst_25:// rs1==x27, rd==f19,
/* opcode: fcvt.s.wu ; op1:x27; dest:f19; op1val:0x0; valaddr_reg:x3;
val_offset:0*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f19, x27, dyn, 0, 0, x3, 0*4, x4, x8, x20,lwu)

inst_26:// rs1==x14, rd==f15,
/* opcode: fcvt.s.wu ; op1:x14; dest:f15; op1val:0x0; valaddr_reg:x3;
val_offset:1*4; rmval:dyn; correctval:0; testreg:x20;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f15, x14, dyn, 0, 0, x3, 1*4, x4, x8, x20,lwu)

inst_27:// rs1==x28, rd==f18,
/* opcode: fcvt.s.wu ; op1:x28; dest:f18; op1val:0x0; valaddr_reg:x3;
val_offset:2*4; rmval:dyn; correctval:0; testreg:x2;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f18, x28, dyn, 0, 0, x3, 2*4, x4, x8, x2,lwu)
RVTEST_SIGBASE(x1,signature_x1_0)

inst_28:// rs1==x8, rd==f28,
/* opcode: fcvt.s.wu ; op1:x8; dest:f28; op1val:0x0; valaddr_reg:x3;
val_offset:3*4; rmval:dyn; correctval:0; testreg:x2;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f28, x8, dyn, 0, 0, x3, 3*4, x4, x1, x2,lwu)

inst_29:// rs1==x22, rd==f16,
/* opcode: fcvt.s.wu ; op1:x22; dest:f16; op1val:0x0; valaddr_reg:x3;
val_offset:4*4; rmval:dyn; correctval:0; testreg:x2;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f16, x22, dyn, 0, 0, x3, 4*4, x4, x1, x2,lwu)

inst_30:// rs1==x23, rd==f22,
/* opcode: fcvt.s.wu ; op1:x23; dest:f22; op1val:0x0; valaddr_reg:x3;
val_offset:5*4; rmval:dyn; correctval:0; testreg:x2;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f22, x23, dyn, 0, 0, x3, 5*4, x4, x1, x2,lwu)

inst_31:// rs1==x20, rd==f8,
/* opcode: fcvt.s.wu ; op1:x20; dest:f8; op1val:0x0; valaddr_reg:x3;
val_offset:6*4; rmval:dyn; correctval:0; testreg:x2;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f8, x20, dyn, 0, 0, x3, 6*4, x4, x1, x2,lwu)

inst_32:// 
/* opcode: fcvt.s.wu ; op1:x31; dest:f31; op1val:0x0; valaddr_reg:x3;
val_offset:7*4; rmval:dyn; correctval:0; testreg:x2;
fcsr_val: 0*/
TEST_FPIO_OP(fcvt.s.wu, f31, x31, dyn, 0, 0, x3, 7*4, x4, x1, x2,lwu)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
.word 0;
.word 1;
.word 2454155456;
.word 4294967295;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
test_dataset_1:
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
.word 0;
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x8_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x8_1:
    .fill 56*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_0:
    .fill 10*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

RVMODEL_DATA_END
