
l496zg_usb_cdc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008248  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  080083f8  080083f8  000093f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008520  08008520  0000a15c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008520  08008520  00009520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008528  08008528  0000a15c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008528  08008528  00009528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800852c  0800852c  0000952c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000015c  20000000  08008530  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d94  2000015c  0800868c  0000a15c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001ef0  0800868c  0000aef0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a15c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b26  00000000  00000000  0000a18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003224  00000000  00000000  0001acb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed0  00000000  00000000  0001ded8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b02  00000000  00000000  0001eda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a848  00000000  00000000  0001f8aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001292b  00000000  00000000  0004a0f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4e25  00000000  00000000  0005ca1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00151842  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fc8  00000000  00000000  00151888  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  00155850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000015c 	.word	0x2000015c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080083e0 	.word	0x080083e0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000160 	.word	0x20000160
 80001ec:	080083e0 	.word	0x080083e0

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a0:	b590      	push	{r4, r7, lr}
 80002a2:	b0a9      	sub	sp, #164	@ 0xa4
 80002a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002a6:	f000 fa88 	bl	80007ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002aa:	f000 f8a5 	bl	80003f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ae:	f000 f907 	bl	80004c0 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 80002b2:	f006 fd53 	bl	8006d5c <MX_USB_DEVICE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(Flag == 1){
 80002b6:	4b45      	ldr	r3, [pc, #276]	@ (80003cc <main+0x12c>)
 80002b8:	781b      	ldrb	r3, [r3, #0]
 80002ba:	2b01      	cmp	r3, #1
 80002bc:	d1fb      	bne.n	80002b6 <main+0x16>
	            if (strncmp((char*)Buffer, "on",Buflen-1) == 0 ){
 80002be:	4b44      	ldr	r3, [pc, #272]	@ (80003d0 <main+0x130>)
 80002c0:	781b      	ldrb	r3, [r3, #0]
 80002c2:	3b01      	subs	r3, #1
 80002c4:	461a      	mov	r2, r3
 80002c6:	4943      	ldr	r1, [pc, #268]	@ (80003d4 <main+0x134>)
 80002c8:	4843      	ldr	r0, [pc, #268]	@ (80003d8 <main+0x138>)
 80002ca:	f007 fc01 	bl	8007ad0 <strncmp>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d113      	bne.n	80002fc <main+0x5c>
	                char text[] = "led is on\r\n";
 80002d4:	4a41      	ldr	r2, [pc, #260]	@ (80003dc <main+0x13c>)
 80002d6:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80002da:	ca07      	ldmia	r2, {r0, r1, r2}
 80002dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	                CDC_Transmit_FS(text, strlen((char*)text));
 80002e0:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80002e4:	4618      	mov	r0, r3
 80002e6:	f7ff ff83 	bl	80001f0 <strlen>
 80002ea:	4603      	mov	r3, r0
 80002ec:	b29a      	uxth	r2, r3
 80002ee:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80002f2:	4611      	mov	r1, r2
 80002f4:	4618      	mov	r0, r3
 80002f6:	f006 fe0f 	bl	8006f18 <CDC_Transmit_FS>
 80002fa:	e05b      	b.n	80003b4 <main+0x114>
	            }
	            else if (strncmp((char*)Buffer, "off",Buflen-1)== 0){
 80002fc:	4b34      	ldr	r3, [pc, #208]	@ (80003d0 <main+0x130>)
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	3b01      	subs	r3, #1
 8000302:	461a      	mov	r2, r3
 8000304:	4936      	ldr	r1, [pc, #216]	@ (80003e0 <main+0x140>)
 8000306:	4834      	ldr	r0, [pc, #208]	@ (80003d8 <main+0x138>)
 8000308:	f007 fbe2 	bl	8007ad0 <strncmp>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d113      	bne.n	800033a <main+0x9a>
	                char text[] = "led is off\r\n";
 8000312:	4b34      	ldr	r3, [pc, #208]	@ (80003e4 <main+0x144>)
 8000314:	f107 0480 	add.w	r4, r7, #128	@ 0x80
 8000318:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800031a:	c407      	stmia	r4!, {r0, r1, r2}
 800031c:	7023      	strb	r3, [r4, #0]
	                CDC_Transmit_FS(text, strlen((char*)text));
 800031e:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000322:	4618      	mov	r0, r3
 8000324:	f7ff ff64 	bl	80001f0 <strlen>
 8000328:	4603      	mov	r3, r0
 800032a:	b29a      	uxth	r2, r3
 800032c:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000330:	4611      	mov	r1, r2
 8000332:	4618      	mov	r0, r3
 8000334:	f006 fdf0 	bl	8006f18 <CDC_Transmit_FS>
 8000338:	e03c      	b.n	80003b4 <main+0x114>
	            }
	            else if (strncmp((char*)Buffer, "show",Buflen-1)== 0){
 800033a:	4b25      	ldr	r3, [pc, #148]	@ (80003d0 <main+0x130>)
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	3b01      	subs	r3, #1
 8000340:	461a      	mov	r2, r3
 8000342:	4929      	ldr	r1, [pc, #164]	@ (80003e8 <main+0x148>)
 8000344:	4824      	ldr	r0, [pc, #144]	@ (80003d8 <main+0x138>)
 8000346:	f007 fbc3 	bl	8007ad0 <strncmp>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d120      	bne.n	8000392 <main+0xf2>
	            	char *text = "toggle show 25 times\r\n";
 8000350:	4b26      	ldr	r3, [pc, #152]	@ (80003ec <main+0x14c>)
 8000352:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	            	CDC_Transmit_FS((uint8_t *)text, strlen(text));
 8000356:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 800035a:	f7ff ff49 	bl	80001f0 <strlen>
 800035e:	4603      	mov	r3, r0
 8000360:	b29b      	uxth	r3, r3
 8000362:	4619      	mov	r1, r3
 8000364:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8000368:	f006 fdd6 	bl	8006f18 <CDC_Transmit_FS>
	            	HAL_Delay(5000);
 800036c:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000370:	f000 fa98 	bl	80008a4 <HAL_Delay>

	            	text = "toggle finish\r\n";   // reassign ได้
 8000374:	4b1e      	ldr	r3, [pc, #120]	@ (80003f0 <main+0x150>)
 8000376:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	            	CDC_Transmit_FS((uint8_t *)text, strlen(text));
 800037a:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 800037e:	f7ff ff37 	bl	80001f0 <strlen>
 8000382:	4603      	mov	r3, r0
 8000384:	b29b      	uxth	r3, r3
 8000386:	4619      	mov	r1, r3
 8000388:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 800038c:	f006 fdc4 	bl	8006f18 <CDC_Transmit_FS>
 8000390:	e010      	b.n	80003b4 <main+0x114>

	            }
	            else {
	                char text[128];
	                snprintf(text, sizeof(text), "unknown command: %s\r\n", Buffer);
 8000392:	4638      	mov	r0, r7
 8000394:	4b10      	ldr	r3, [pc, #64]	@ (80003d8 <main+0x138>)
 8000396:	4a17      	ldr	r2, [pc, #92]	@ (80003f4 <main+0x154>)
 8000398:	2180      	movs	r1, #128	@ 0x80
 800039a:	f007 fb5b 	bl	8007a54 <sniprintf>
	                CDC_Transmit_FS((char*)text, strlen(text));
 800039e:	463b      	mov	r3, r7
 80003a0:	4618      	mov	r0, r3
 80003a2:	f7ff ff25 	bl	80001f0 <strlen>
 80003a6:	4603      	mov	r3, r0
 80003a8:	b29a      	uxth	r2, r3
 80003aa:	463b      	mov	r3, r7
 80003ac:	4611      	mov	r1, r2
 80003ae:	4618      	mov	r0, r3
 80003b0:	f006 fdb2 	bl	8006f18 <CDC_Transmit_FS>
	            }
	            Buflen= 0;
 80003b4:	4b06      	ldr	r3, [pc, #24]	@ (80003d0 <main+0x130>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	701a      	strb	r2, [r3, #0]
	            Flag=0;
 80003ba:	4b04      	ldr	r3, [pc, #16]	@ (80003cc <main+0x12c>)
 80003bc:	2200      	movs	r2, #0
 80003be:	701a      	strb	r2, [r3, #0]
	            HAL_Delay(1000);
 80003c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80003c4:	f000 fa6e 	bl	80008a4 <HAL_Delay>
	  if(Flag == 1){
 80003c8:	e775      	b.n	80002b6 <main+0x16>
 80003ca:	bf00      	nop
 80003cc:	200001b8 	.word	0x200001b8
 80003d0:	200001b9 	.word	0x200001b9
 80003d4:	080083f8 	.word	0x080083f8
 80003d8:	20000178 	.word	0x20000178
 80003dc:	08008448 	.word	0x08008448
 80003e0:	080083fc 	.word	0x080083fc
 80003e4:	08008454 	.word	0x08008454
 80003e8:	08008400 	.word	0x08008400
 80003ec:	08008408 	.word	0x08008408
 80003f0:	08008420 	.word	0x08008420
 80003f4:	08008430 	.word	0x08008430

080003f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b096      	sub	sp, #88	@ 0x58
 80003fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003fe:	f107 0314 	add.w	r3, r7, #20
 8000402:	2244      	movs	r2, #68	@ 0x44
 8000404:	2100      	movs	r1, #0
 8000406:	4618      	mov	r0, r3
 8000408:	f007 fb5a 	bl	8007ac0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800040c:	463b      	mov	r3, r7
 800040e:	2200      	movs	r2, #0
 8000410:	601a      	str	r2, [r3, #0]
 8000412:	605a      	str	r2, [r3, #4]
 8000414:	609a      	str	r2, [r3, #8]
 8000416:	60da      	str	r2, [r3, #12]
 8000418:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800041a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800041e:	f001 fed5 	bl	80021cc <HAL_PWREx_ControlVoltageScaling>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	d001      	beq.n	800042c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000428:	f000 f8f2 	bl	8000610 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800042c:	f001 feb0 	bl	8002190 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000430:	4b22      	ldr	r3, [pc, #136]	@ (80004bc <SystemClock_Config+0xc4>)
 8000432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000436:	4a21      	ldr	r2, [pc, #132]	@ (80004bc <SystemClock_Config+0xc4>)
 8000438:	f023 0318 	bic.w	r3, r3, #24
 800043c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000440:	2314      	movs	r3, #20
 8000442:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000444:	2301      	movs	r3, #1
 8000446:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000448:	2301      	movs	r3, #1
 800044a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800044c:	2300      	movs	r3, #0
 800044e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000450:	2360      	movs	r3, #96	@ 0x60
 8000452:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000454:	2302      	movs	r3, #2
 8000456:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000458:	2301      	movs	r3, #1
 800045a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800045c:	2301      	movs	r3, #1
 800045e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 8000460:	2347      	movs	r3, #71	@ 0x47
 8000462:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000464:	2302      	movs	r3, #2
 8000466:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000468:	2302      	movs	r3, #2
 800046a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 800046c:	2306      	movs	r3, #6
 800046e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000470:	f107 0314 	add.w	r3, r7, #20
 8000474:	4618      	mov	r0, r3
 8000476:	f001 ff1f 	bl	80022b8 <HAL_RCC_OscConfig>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d001      	beq.n	8000484 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000480:	f000 f8c6 	bl	8000610 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000484:	230f      	movs	r3, #15
 8000486:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000488:	2303      	movs	r3, #3
 800048a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800048c:	2300      	movs	r3, #0
 800048e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000490:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000494:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000496:	2300      	movs	r3, #0
 8000498:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800049a:	463b      	mov	r3, r7
 800049c:	2102      	movs	r1, #2
 800049e:	4618      	mov	r0, r3
 80004a0:	f002 fb24 	bl	8002aec <HAL_RCC_ClockConfig>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80004aa:	f000 f8b1 	bl	8000610 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80004ae:	f003 f811 	bl	80034d4 <HAL_RCCEx_EnableMSIPLLMode>
}
 80004b2:	bf00      	nop
 80004b4:	3758      	adds	r7, #88	@ 0x58
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	40021000 	.word	0x40021000

080004c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b08a      	sub	sp, #40	@ 0x28
 80004c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c6:	f107 0314 	add.w	r3, r7, #20
 80004ca:	2200      	movs	r2, #0
 80004cc:	601a      	str	r2, [r3, #0]
 80004ce:	605a      	str	r2, [r3, #4]
 80004d0:	609a      	str	r2, [r3, #8]
 80004d2:	60da      	str	r2, [r3, #12]
 80004d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004d6:	4b4a      	ldr	r3, [pc, #296]	@ (8000600 <MX_GPIO_Init+0x140>)
 80004d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004da:	4a49      	ldr	r2, [pc, #292]	@ (8000600 <MX_GPIO_Init+0x140>)
 80004dc:	f043 0304 	orr.w	r3, r3, #4
 80004e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004e2:	4b47      	ldr	r3, [pc, #284]	@ (8000600 <MX_GPIO_Init+0x140>)
 80004e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004e6:	f003 0304 	and.w	r3, r3, #4
 80004ea:	613b      	str	r3, [r7, #16]
 80004ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004ee:	4b44      	ldr	r3, [pc, #272]	@ (8000600 <MX_GPIO_Init+0x140>)
 80004f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004f2:	4a43      	ldr	r2, [pc, #268]	@ (8000600 <MX_GPIO_Init+0x140>)
 80004f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80004f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004fa:	4b41      	ldr	r3, [pc, #260]	@ (8000600 <MX_GPIO_Init+0x140>)
 80004fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000502:	60fb      	str	r3, [r7, #12]
 8000504:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000506:	4b3e      	ldr	r3, [pc, #248]	@ (8000600 <MX_GPIO_Init+0x140>)
 8000508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800050a:	4a3d      	ldr	r2, [pc, #244]	@ (8000600 <MX_GPIO_Init+0x140>)
 800050c:	f043 0302 	orr.w	r3, r3, #2
 8000510:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000512:	4b3b      	ldr	r3, [pc, #236]	@ (8000600 <MX_GPIO_Init+0x140>)
 8000514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000516:	f003 0302 	and.w	r3, r3, #2
 800051a:	60bb      	str	r3, [r7, #8]
 800051c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800051e:	4b38      	ldr	r3, [pc, #224]	@ (8000600 <MX_GPIO_Init+0x140>)
 8000520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000522:	4a37      	ldr	r2, [pc, #220]	@ (8000600 <MX_GPIO_Init+0x140>)
 8000524:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000528:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800052a:	4b35      	ldr	r3, [pc, #212]	@ (8000600 <MX_GPIO_Init+0x140>)
 800052c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800052e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000532:	607b      	str	r3, [r7, #4]
 8000534:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000536:	f001 feaf 	bl	8002298 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800053a:	4b31      	ldr	r3, [pc, #196]	@ (8000600 <MX_GPIO_Init+0x140>)
 800053c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800053e:	4a30      	ldr	r2, [pc, #192]	@ (8000600 <MX_GPIO_Init+0x140>)
 8000540:	f043 0301 	orr.w	r3, r3, #1
 8000544:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000546:	4b2e      	ldr	r3, [pc, #184]	@ (8000600 <MX_GPIO_Init+0x140>)
 8000548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800054a:	f003 0301 	and.w	r3, r3, #1
 800054e:	603b      	str	r3, [r7, #0]
 8000550:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000552:	2200      	movs	r2, #0
 8000554:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000558:	482a      	ldr	r0, [pc, #168]	@ (8000604 <MX_GPIO_Init+0x144>)
 800055a:	f000 fc6b 	bl	8000e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800055e:	2200      	movs	r2, #0
 8000560:	2140      	movs	r1, #64	@ 0x40
 8000562:	4829      	ldr	r0, [pc, #164]	@ (8000608 <MX_GPIO_Init+0x148>)
 8000564:	f000 fc66 	bl	8000e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000568:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800056c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800056e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000572:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000574:	2300      	movs	r3, #0
 8000576:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000578:	f107 0314 	add.w	r3, r7, #20
 800057c:	4619      	mov	r1, r3
 800057e:	4823      	ldr	r0, [pc, #140]	@ (800060c <MX_GPIO_Init+0x14c>)
 8000580:	f000 fac6 	bl	8000b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000584:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000588:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800058a:	2301      	movs	r3, #1
 800058c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058e:	2300      	movs	r3, #0
 8000590:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000592:	2300      	movs	r3, #0
 8000594:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000596:	f107 0314 	add.w	r3, r7, #20
 800059a:	4619      	mov	r1, r3
 800059c:	4819      	ldr	r0, [pc, #100]	@ (8000604 <MX_GPIO_Init+0x144>)
 800059e:	f000 fab7 	bl	8000b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80005a2:	2320      	movs	r3, #32
 80005a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005a6:	2300      	movs	r3, #0
 80005a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005aa:	2300      	movs	r3, #0
 80005ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80005ae:	f107 0314 	add.w	r3, r7, #20
 80005b2:	4619      	mov	r1, r3
 80005b4:	4814      	ldr	r0, [pc, #80]	@ (8000608 <MX_GPIO_Init+0x148>)
 80005b6:	f000 faab 	bl	8000b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80005ba:	2340      	movs	r3, #64	@ 0x40
 80005bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005be:	2301      	movs	r3, #1
 80005c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c2:	2300      	movs	r3, #0
 80005c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005c6:	2300      	movs	r3, #0
 80005c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80005ca:	f107 0314 	add.w	r3, r7, #20
 80005ce:	4619      	mov	r1, r3
 80005d0:	480d      	ldr	r0, [pc, #52]	@ (8000608 <MX_GPIO_Init+0x148>)
 80005d2:	f000 fa9d 	bl	8000b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80005d6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80005da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005dc:	2302      	movs	r3, #2
 80005de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005e4:	2303      	movs	r3, #3
 80005e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80005e8:	2308      	movs	r3, #8
 80005ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80005ec:	f107 0314 	add.w	r3, r7, #20
 80005f0:	4619      	mov	r1, r3
 80005f2:	4805      	ldr	r0, [pc, #20]	@ (8000608 <MX_GPIO_Init+0x148>)
 80005f4:	f000 fa8c 	bl	8000b10 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005f8:	bf00      	nop
 80005fa:	3728      	adds	r7, #40	@ 0x28
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	40021000 	.word	0x40021000
 8000604:	48000400 	.word	0x48000400
 8000608:	48001800 	.word	0x48001800
 800060c:	48000800 	.word	0x48000800

08000610 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000614:	b672      	cpsid	i
}
 8000616:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000618:	bf00      	nop
 800061a:	e7fd      	b.n	8000618 <Error_Handler+0x8>

0800061c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000622:	4b0f      	ldr	r3, [pc, #60]	@ (8000660 <HAL_MspInit+0x44>)
 8000624:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000626:	4a0e      	ldr	r2, [pc, #56]	@ (8000660 <HAL_MspInit+0x44>)
 8000628:	f043 0301 	orr.w	r3, r3, #1
 800062c:	6613      	str	r3, [r2, #96]	@ 0x60
 800062e:	4b0c      	ldr	r3, [pc, #48]	@ (8000660 <HAL_MspInit+0x44>)
 8000630:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	607b      	str	r3, [r7, #4]
 8000638:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800063a:	4b09      	ldr	r3, [pc, #36]	@ (8000660 <HAL_MspInit+0x44>)
 800063c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800063e:	4a08      	ldr	r2, [pc, #32]	@ (8000660 <HAL_MspInit+0x44>)
 8000640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000644:	6593      	str	r3, [r2, #88]	@ 0x58
 8000646:	4b06      	ldr	r3, [pc, #24]	@ (8000660 <HAL_MspInit+0x44>)
 8000648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800064a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800064e:	603b      	str	r3, [r7, #0]
 8000650:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000652:	bf00      	nop
 8000654:	370c      	adds	r7, #12
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	40021000 	.word	0x40021000

08000664 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000668:	bf00      	nop
 800066a:	e7fd      	b.n	8000668 <NMI_Handler+0x4>

0800066c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000670:	bf00      	nop
 8000672:	e7fd      	b.n	8000670 <HardFault_Handler+0x4>

08000674 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000678:	bf00      	nop
 800067a:	e7fd      	b.n	8000678 <MemManage_Handler+0x4>

0800067c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000680:	bf00      	nop
 8000682:	e7fd      	b.n	8000680 <BusFault_Handler+0x4>

08000684 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000688:	bf00      	nop
 800068a:	e7fd      	b.n	8000688 <UsageFault_Handler+0x4>

0800068c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000690:	bf00      	nop
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr

0800069a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800069a:	b480      	push	{r7}
 800069c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800069e:	bf00      	nop
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr

080006a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006ac:	bf00      	nop
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr

080006b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006b6:	b580      	push	{r7, lr}
 80006b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006ba:	f000 f8d3 	bl	8000864 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
	...

080006c4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80006c8:	4802      	ldr	r0, [pc, #8]	@ (80006d4 <OTG_FS_IRQHandler+0x10>)
 80006ca:	f000 fd09 	bl	80010e0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	200016a4 	.word	0x200016a4

080006d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b086      	sub	sp, #24
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006e0:	4a14      	ldr	r2, [pc, #80]	@ (8000734 <_sbrk+0x5c>)
 80006e2:	4b15      	ldr	r3, [pc, #84]	@ (8000738 <_sbrk+0x60>)
 80006e4:	1ad3      	subs	r3, r2, r3
 80006e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006e8:	697b      	ldr	r3, [r7, #20]
 80006ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006ec:	4b13      	ldr	r3, [pc, #76]	@ (800073c <_sbrk+0x64>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d102      	bne.n	80006fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006f4:	4b11      	ldr	r3, [pc, #68]	@ (800073c <_sbrk+0x64>)
 80006f6:	4a12      	ldr	r2, [pc, #72]	@ (8000740 <_sbrk+0x68>)
 80006f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006fa:	4b10      	ldr	r3, [pc, #64]	@ (800073c <_sbrk+0x64>)
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4413      	add	r3, r2
 8000702:	693a      	ldr	r2, [r7, #16]
 8000704:	429a      	cmp	r2, r3
 8000706:	d207      	bcs.n	8000718 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000708:	f007 f9f4 	bl	8007af4 <__errno>
 800070c:	4603      	mov	r3, r0
 800070e:	220c      	movs	r2, #12
 8000710:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000712:	f04f 33ff 	mov.w	r3, #4294967295
 8000716:	e009      	b.n	800072c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000718:	4b08      	ldr	r3, [pc, #32]	@ (800073c <_sbrk+0x64>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800071e:	4b07      	ldr	r3, [pc, #28]	@ (800073c <_sbrk+0x64>)
 8000720:	681a      	ldr	r2, [r3, #0]
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4413      	add	r3, r2
 8000726:	4a05      	ldr	r2, [pc, #20]	@ (800073c <_sbrk+0x64>)
 8000728:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800072a:	68fb      	ldr	r3, [r7, #12]
}
 800072c:	4618      	mov	r0, r3
 800072e:	3718      	adds	r7, #24
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	20040000 	.word	0x20040000
 8000738:	00000400 	.word	0x00000400
 800073c:	200001bc 	.word	0x200001bc
 8000740:	20001ef0 	.word	0x20001ef0

08000744 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000748:	4b06      	ldr	r3, [pc, #24]	@ (8000764 <SystemInit+0x20>)
 800074a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800074e:	4a05      	ldr	r2, [pc, #20]	@ (8000764 <SystemInit+0x20>)
 8000750:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000754:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000758:	bf00      	nop
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	e000ed00 	.word	0xe000ed00

08000768 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000768:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007a0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800076c:	f7ff ffea 	bl	8000744 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000770:	480c      	ldr	r0, [pc, #48]	@ (80007a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000772:	490d      	ldr	r1, [pc, #52]	@ (80007a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000774:	4a0d      	ldr	r2, [pc, #52]	@ (80007ac <LoopForever+0xe>)
  movs r3, #0
 8000776:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000778:	e002      	b.n	8000780 <LoopCopyDataInit>

0800077a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800077a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800077c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800077e:	3304      	adds	r3, #4

08000780 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000780:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000782:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000784:	d3f9      	bcc.n	800077a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000786:	4a0a      	ldr	r2, [pc, #40]	@ (80007b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000788:	4c0a      	ldr	r4, [pc, #40]	@ (80007b4 <LoopForever+0x16>)
  movs r3, #0
 800078a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800078c:	e001      	b.n	8000792 <LoopFillZerobss>

0800078e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800078e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000790:	3204      	adds	r2, #4

08000792 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000792:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000794:	d3fb      	bcc.n	800078e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000796:	f007 f9b3 	bl	8007b00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800079a:	f7ff fd81 	bl	80002a0 <main>

0800079e <LoopForever>:

LoopForever:
    b LoopForever
 800079e:	e7fe      	b.n	800079e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80007a0:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80007a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007a8:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 80007ac:	08008530 	.word	0x08008530
  ldr r2, =_sbss
 80007b0:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 80007b4:	20001ef0 	.word	0x20001ef0

080007b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007b8:	e7fe      	b.n	80007b8 <ADC1_2_IRQHandler>

080007ba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	b082      	sub	sp, #8
 80007be:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007c0:	2300      	movs	r3, #0
 80007c2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007c4:	2003      	movs	r0, #3
 80007c6:	f000 f961 	bl	8000a8c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007ca:	2000      	movs	r0, #0
 80007cc:	f000 f80e 	bl	80007ec <HAL_InitTick>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d002      	beq.n	80007dc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80007d6:	2301      	movs	r3, #1
 80007d8:	71fb      	strb	r3, [r7, #7]
 80007da:	e001      	b.n	80007e0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007dc:	f7ff ff1e 	bl	800061c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007e0:	79fb      	ldrb	r3, [r7, #7]
}
 80007e2:	4618      	mov	r0, r3
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
	...

080007ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b084      	sub	sp, #16
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007f4:	2300      	movs	r3, #0
 80007f6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80007f8:	4b17      	ldr	r3, [pc, #92]	@ (8000858 <HAL_InitTick+0x6c>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d023      	beq.n	8000848 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000800:	4b16      	ldr	r3, [pc, #88]	@ (800085c <HAL_InitTick+0x70>)
 8000802:	681a      	ldr	r2, [r3, #0]
 8000804:	4b14      	ldr	r3, [pc, #80]	@ (8000858 <HAL_InitTick+0x6c>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	4619      	mov	r1, r3
 800080a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800080e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000812:	fbb2 f3f3 	udiv	r3, r2, r3
 8000816:	4618      	mov	r0, r3
 8000818:	f000 f96d 	bl	8000af6 <HAL_SYSTICK_Config>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d10f      	bne.n	8000842 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	2b0f      	cmp	r3, #15
 8000826:	d809      	bhi.n	800083c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000828:	2200      	movs	r2, #0
 800082a:	6879      	ldr	r1, [r7, #4]
 800082c:	f04f 30ff 	mov.w	r0, #4294967295
 8000830:	f000 f937 	bl	8000aa2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000834:	4a0a      	ldr	r2, [pc, #40]	@ (8000860 <HAL_InitTick+0x74>)
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	6013      	str	r3, [r2, #0]
 800083a:	e007      	b.n	800084c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800083c:	2301      	movs	r3, #1
 800083e:	73fb      	strb	r3, [r7, #15]
 8000840:	e004      	b.n	800084c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000842:	2301      	movs	r3, #1
 8000844:	73fb      	strb	r3, [r7, #15]
 8000846:	e001      	b.n	800084c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000848:	2301      	movs	r3, #1
 800084a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800084c:	7bfb      	ldrb	r3, [r7, #15]
}
 800084e:	4618      	mov	r0, r3
 8000850:	3710      	adds	r7, #16
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	20000008 	.word	0x20000008
 800085c:	20000000 	.word	0x20000000
 8000860:	20000004 	.word	0x20000004

08000864 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <HAL_IncTick+0x20>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	461a      	mov	r2, r3
 800086e:	4b06      	ldr	r3, [pc, #24]	@ (8000888 <HAL_IncTick+0x24>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4413      	add	r3, r2
 8000874:	4a04      	ldr	r2, [pc, #16]	@ (8000888 <HAL_IncTick+0x24>)
 8000876:	6013      	str	r3, [r2, #0]
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	20000008 	.word	0x20000008
 8000888:	200001c0 	.word	0x200001c0

0800088c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  return uwTick;
 8000890:	4b03      	ldr	r3, [pc, #12]	@ (80008a0 <HAL_GetTick+0x14>)
 8000892:	681b      	ldr	r3, [r3, #0]
}
 8000894:	4618      	mov	r0, r3
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	200001c0 	.word	0x200001c0

080008a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008ac:	f7ff ffee 	bl	800088c <HAL_GetTick>
 80008b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008bc:	d005      	beq.n	80008ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80008be:	4b0a      	ldr	r3, [pc, #40]	@ (80008e8 <HAL_Delay+0x44>)
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	461a      	mov	r2, r3
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	4413      	add	r3, r2
 80008c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008ca:	bf00      	nop
 80008cc:	f7ff ffde 	bl	800088c <HAL_GetTick>
 80008d0:	4602      	mov	r2, r0
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	68fa      	ldr	r2, [r7, #12]
 80008d8:	429a      	cmp	r2, r3
 80008da:	d8f7      	bhi.n	80008cc <HAL_Delay+0x28>
  {
  }
}
 80008dc:	bf00      	nop
 80008de:	bf00      	nop
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	20000008 	.word	0x20000008

080008ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b085      	sub	sp, #20
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	f003 0307 	and.w	r3, r3, #7
 80008fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000930 <__NVIC_SetPriorityGrouping+0x44>)
 80008fe:	68db      	ldr	r3, [r3, #12]
 8000900:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000902:	68ba      	ldr	r2, [r7, #8]
 8000904:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000908:	4013      	ands	r3, r2
 800090a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000910:	68bb      	ldr	r3, [r7, #8]
 8000912:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000914:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000918:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800091c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800091e:	4a04      	ldr	r2, [pc, #16]	@ (8000930 <__NVIC_SetPriorityGrouping+0x44>)
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	60d3      	str	r3, [r2, #12]
}
 8000924:	bf00      	nop
 8000926:	3714      	adds	r7, #20
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000938:	4b04      	ldr	r3, [pc, #16]	@ (800094c <__NVIC_GetPriorityGrouping+0x18>)
 800093a:	68db      	ldr	r3, [r3, #12]
 800093c:	0a1b      	lsrs	r3, r3, #8
 800093e:	f003 0307 	and.w	r3, r3, #7
}
 8000942:	4618      	mov	r0, r3
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr
 800094c:	e000ed00 	.word	0xe000ed00

08000950 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000950:	b480      	push	{r7}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0
 8000956:	4603      	mov	r3, r0
 8000958:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800095a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800095e:	2b00      	cmp	r3, #0
 8000960:	db0b      	blt.n	800097a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000962:	79fb      	ldrb	r3, [r7, #7]
 8000964:	f003 021f 	and.w	r2, r3, #31
 8000968:	4907      	ldr	r1, [pc, #28]	@ (8000988 <__NVIC_EnableIRQ+0x38>)
 800096a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096e:	095b      	lsrs	r3, r3, #5
 8000970:	2001      	movs	r0, #1
 8000972:	fa00 f202 	lsl.w	r2, r0, r2
 8000976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800097a:	bf00      	nop
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	e000e100 	.word	0xe000e100

0800098c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800098c:	b480      	push	{r7}
 800098e:	b083      	sub	sp, #12
 8000990:	af00      	add	r7, sp, #0
 8000992:	4603      	mov	r3, r0
 8000994:	6039      	str	r1, [r7, #0]
 8000996:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099c:	2b00      	cmp	r3, #0
 800099e:	db0a      	blt.n	80009b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	b2da      	uxtb	r2, r3
 80009a4:	490c      	ldr	r1, [pc, #48]	@ (80009d8 <__NVIC_SetPriority+0x4c>)
 80009a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009aa:	0112      	lsls	r2, r2, #4
 80009ac:	b2d2      	uxtb	r2, r2
 80009ae:	440b      	add	r3, r1
 80009b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009b4:	e00a      	b.n	80009cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	b2da      	uxtb	r2, r3
 80009ba:	4908      	ldr	r1, [pc, #32]	@ (80009dc <__NVIC_SetPriority+0x50>)
 80009bc:	79fb      	ldrb	r3, [r7, #7]
 80009be:	f003 030f 	and.w	r3, r3, #15
 80009c2:	3b04      	subs	r3, #4
 80009c4:	0112      	lsls	r2, r2, #4
 80009c6:	b2d2      	uxtb	r2, r2
 80009c8:	440b      	add	r3, r1
 80009ca:	761a      	strb	r2, [r3, #24]
}
 80009cc:	bf00      	nop
 80009ce:	370c      	adds	r7, #12
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr
 80009d8:	e000e100 	.word	0xe000e100
 80009dc:	e000ed00 	.word	0xe000ed00

080009e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b089      	sub	sp, #36	@ 0x24
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	60f8      	str	r0, [r7, #12]
 80009e8:	60b9      	str	r1, [r7, #8]
 80009ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	f003 0307 	and.w	r3, r3, #7
 80009f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009f4:	69fb      	ldr	r3, [r7, #28]
 80009f6:	f1c3 0307 	rsb	r3, r3, #7
 80009fa:	2b04      	cmp	r3, #4
 80009fc:	bf28      	it	cs
 80009fe:	2304      	movcs	r3, #4
 8000a00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a02:	69fb      	ldr	r3, [r7, #28]
 8000a04:	3304      	adds	r3, #4
 8000a06:	2b06      	cmp	r3, #6
 8000a08:	d902      	bls.n	8000a10 <NVIC_EncodePriority+0x30>
 8000a0a:	69fb      	ldr	r3, [r7, #28]
 8000a0c:	3b03      	subs	r3, #3
 8000a0e:	e000      	b.n	8000a12 <NVIC_EncodePriority+0x32>
 8000a10:	2300      	movs	r3, #0
 8000a12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a14:	f04f 32ff 	mov.w	r2, #4294967295
 8000a18:	69bb      	ldr	r3, [r7, #24]
 8000a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1e:	43da      	mvns	r2, r3
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	401a      	ands	r2, r3
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a28:	f04f 31ff 	mov.w	r1, #4294967295
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a32:	43d9      	mvns	r1, r3
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a38:	4313      	orrs	r3, r2
         );
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3724      	adds	r7, #36	@ 0x24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
	...

08000a48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	3b01      	subs	r3, #1
 8000a54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a58:	d301      	bcc.n	8000a5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	e00f      	b.n	8000a7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a88 <SysTick_Config+0x40>)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	3b01      	subs	r3, #1
 8000a64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a66:	210f      	movs	r1, #15
 8000a68:	f04f 30ff 	mov.w	r0, #4294967295
 8000a6c:	f7ff ff8e 	bl	800098c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a70:	4b05      	ldr	r3, [pc, #20]	@ (8000a88 <SysTick_Config+0x40>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a76:	4b04      	ldr	r3, [pc, #16]	@ (8000a88 <SysTick_Config+0x40>)
 8000a78:	2207      	movs	r2, #7
 8000a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a7c:	2300      	movs	r3, #0
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	3708      	adds	r7, #8
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	e000e010 	.word	0xe000e010

08000a8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a94:	6878      	ldr	r0, [r7, #4]
 8000a96:	f7ff ff29 	bl	80008ec <__NVIC_SetPriorityGrouping>
}
 8000a9a:	bf00      	nop
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b086      	sub	sp, #24
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	60b9      	str	r1, [r7, #8]
 8000aac:	607a      	str	r2, [r7, #4]
 8000aae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ab4:	f7ff ff3e 	bl	8000934 <__NVIC_GetPriorityGrouping>
 8000ab8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000aba:	687a      	ldr	r2, [r7, #4]
 8000abc:	68b9      	ldr	r1, [r7, #8]
 8000abe:	6978      	ldr	r0, [r7, #20]
 8000ac0:	f7ff ff8e 	bl	80009e0 <NVIC_EncodePriority>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aca:	4611      	mov	r1, r2
 8000acc:	4618      	mov	r0, r3
 8000ace:	f7ff ff5d 	bl	800098c <__NVIC_SetPriority>
}
 8000ad2:	bf00      	nop
 8000ad4:	3718      	adds	r7, #24
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b082      	sub	sp, #8
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff ff31 	bl	8000950 <__NVIC_EnableIRQ>
}
 8000aee:	bf00      	nop
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000af6:	b580      	push	{r7, lr}
 8000af8:	b082      	sub	sp, #8
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000afe:	6878      	ldr	r0, [r7, #4]
 8000b00:	f7ff ffa2 	bl	8000a48 <SysTick_Config>
 8000b04:	4603      	mov	r3, r0
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b087      	sub	sp, #28
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
 8000b18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b1e:	e166      	b.n	8000dee <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	2101      	movs	r1, #1
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	f000 8158 	beq.w	8000de8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	f003 0303 	and.w	r3, r3, #3
 8000b40:	2b01      	cmp	r3, #1
 8000b42:	d005      	beq.n	8000b50 <HAL_GPIO_Init+0x40>
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	f003 0303 	and.w	r3, r3, #3
 8000b4c:	2b02      	cmp	r3, #2
 8000b4e:	d130      	bne.n	8000bb2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	689b      	ldr	r3, [r3, #8]
 8000b54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	2203      	movs	r2, #3
 8000b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b60:	43db      	mvns	r3, r3
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	4013      	ands	r3, r2
 8000b66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	68da      	ldr	r2, [r3, #12]
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	fa02 f303 	lsl.w	r3, r2, r3
 8000b74:	693a      	ldr	r2, [r7, #16]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	693a      	ldr	r2, [r7, #16]
 8000b7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b86:	2201      	movs	r2, #1
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8e:	43db      	mvns	r3, r3
 8000b90:	693a      	ldr	r2, [r7, #16]
 8000b92:	4013      	ands	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	685b      	ldr	r3, [r3, #4]
 8000b9a:	091b      	lsrs	r3, r3, #4
 8000b9c:	f003 0201 	and.w	r2, r3, #1
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	f003 0303 	and.w	r3, r3, #3
 8000bba:	2b03      	cmp	r3, #3
 8000bbc:	d017      	beq.n	8000bee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	68db      	ldr	r3, [r3, #12]
 8000bc2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	2203      	movs	r2, #3
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	43db      	mvns	r3, r3
 8000bd0:	693a      	ldr	r2, [r7, #16]
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	689a      	ldr	r2, [r3, #8]
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	005b      	lsls	r3, r3, #1
 8000bde:	fa02 f303 	lsl.w	r3, r2, r3
 8000be2:	693a      	ldr	r2, [r7, #16]
 8000be4:	4313      	orrs	r3, r2
 8000be6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	693a      	ldr	r2, [r7, #16]
 8000bec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	f003 0303 	and.w	r3, r3, #3
 8000bf6:	2b02      	cmp	r3, #2
 8000bf8:	d123      	bne.n	8000c42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	08da      	lsrs	r2, r3, #3
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	3208      	adds	r2, #8
 8000c02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	f003 0307 	and.w	r3, r3, #7
 8000c0e:	009b      	lsls	r3, r3, #2
 8000c10:	220f      	movs	r2, #15
 8000c12:	fa02 f303 	lsl.w	r3, r2, r3
 8000c16:	43db      	mvns	r3, r3
 8000c18:	693a      	ldr	r2, [r7, #16]
 8000c1a:	4013      	ands	r3, r2
 8000c1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	691a      	ldr	r2, [r3, #16]
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	f003 0307 	and.w	r3, r3, #7
 8000c28:	009b      	lsls	r3, r3, #2
 8000c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	4313      	orrs	r3, r2
 8000c32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	08da      	lsrs	r2, r3, #3
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	3208      	adds	r2, #8
 8000c3c:	6939      	ldr	r1, [r7, #16]
 8000c3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	2203      	movs	r2, #3
 8000c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c52:	43db      	mvns	r3, r3
 8000c54:	693a      	ldr	r2, [r7, #16]
 8000c56:	4013      	ands	r3, r2
 8000c58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	f003 0203 	and.w	r2, r3, #3
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	005b      	lsls	r3, r3, #1
 8000c66:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	f000 80b2 	beq.w	8000de8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c84:	4b61      	ldr	r3, [pc, #388]	@ (8000e0c <HAL_GPIO_Init+0x2fc>)
 8000c86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c88:	4a60      	ldr	r2, [pc, #384]	@ (8000e0c <HAL_GPIO_Init+0x2fc>)
 8000c8a:	f043 0301 	orr.w	r3, r3, #1
 8000c8e:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c90:	4b5e      	ldr	r3, [pc, #376]	@ (8000e0c <HAL_GPIO_Init+0x2fc>)
 8000c92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c94:	f003 0301 	and.w	r3, r3, #1
 8000c98:	60bb      	str	r3, [r7, #8]
 8000c9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c9c:	4a5c      	ldr	r2, [pc, #368]	@ (8000e10 <HAL_GPIO_Init+0x300>)
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	089b      	lsrs	r3, r3, #2
 8000ca2:	3302      	adds	r3, #2
 8000ca4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000caa:	697b      	ldr	r3, [r7, #20]
 8000cac:	f003 0303 	and.w	r3, r3, #3
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	220f      	movs	r2, #15
 8000cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb8:	43db      	mvns	r3, r3
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000cc6:	d02b      	beq.n	8000d20 <HAL_GPIO_Init+0x210>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4a52      	ldr	r2, [pc, #328]	@ (8000e14 <HAL_GPIO_Init+0x304>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d025      	beq.n	8000d1c <HAL_GPIO_Init+0x20c>
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	4a51      	ldr	r2, [pc, #324]	@ (8000e18 <HAL_GPIO_Init+0x308>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d01f      	beq.n	8000d18 <HAL_GPIO_Init+0x208>
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	4a50      	ldr	r2, [pc, #320]	@ (8000e1c <HAL_GPIO_Init+0x30c>)
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d019      	beq.n	8000d14 <HAL_GPIO_Init+0x204>
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	4a4f      	ldr	r2, [pc, #316]	@ (8000e20 <HAL_GPIO_Init+0x310>)
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d013      	beq.n	8000d10 <HAL_GPIO_Init+0x200>
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	4a4e      	ldr	r2, [pc, #312]	@ (8000e24 <HAL_GPIO_Init+0x314>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d00d      	beq.n	8000d0c <HAL_GPIO_Init+0x1fc>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4a4d      	ldr	r2, [pc, #308]	@ (8000e28 <HAL_GPIO_Init+0x318>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d007      	beq.n	8000d08 <HAL_GPIO_Init+0x1f8>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4a4c      	ldr	r2, [pc, #304]	@ (8000e2c <HAL_GPIO_Init+0x31c>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d101      	bne.n	8000d04 <HAL_GPIO_Init+0x1f4>
 8000d00:	2307      	movs	r3, #7
 8000d02:	e00e      	b.n	8000d22 <HAL_GPIO_Init+0x212>
 8000d04:	2308      	movs	r3, #8
 8000d06:	e00c      	b.n	8000d22 <HAL_GPIO_Init+0x212>
 8000d08:	2306      	movs	r3, #6
 8000d0a:	e00a      	b.n	8000d22 <HAL_GPIO_Init+0x212>
 8000d0c:	2305      	movs	r3, #5
 8000d0e:	e008      	b.n	8000d22 <HAL_GPIO_Init+0x212>
 8000d10:	2304      	movs	r3, #4
 8000d12:	e006      	b.n	8000d22 <HAL_GPIO_Init+0x212>
 8000d14:	2303      	movs	r3, #3
 8000d16:	e004      	b.n	8000d22 <HAL_GPIO_Init+0x212>
 8000d18:	2302      	movs	r3, #2
 8000d1a:	e002      	b.n	8000d22 <HAL_GPIO_Init+0x212>
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	e000      	b.n	8000d22 <HAL_GPIO_Init+0x212>
 8000d20:	2300      	movs	r3, #0
 8000d22:	697a      	ldr	r2, [r7, #20]
 8000d24:	f002 0203 	and.w	r2, r2, #3
 8000d28:	0092      	lsls	r2, r2, #2
 8000d2a:	4093      	lsls	r3, r2
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d32:	4937      	ldr	r1, [pc, #220]	@ (8000e10 <HAL_GPIO_Init+0x300>)
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	089b      	lsrs	r3, r3, #2
 8000d38:	3302      	adds	r3, #2
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d40:	4b3b      	ldr	r3, [pc, #236]	@ (8000e30 <HAL_GPIO_Init+0x320>)
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	43db      	mvns	r3, r3
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d003      	beq.n	8000d64 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000d64:	4a32      	ldr	r2, [pc, #200]	@ (8000e30 <HAL_GPIO_Init+0x320>)
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000d6a:	4b31      	ldr	r3, [pc, #196]	@ (8000e30 <HAL_GPIO_Init+0x320>)
 8000d6c:	68db      	ldr	r3, [r3, #12]
 8000d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	43db      	mvns	r3, r3
 8000d74:	693a      	ldr	r2, [r7, #16]
 8000d76:	4013      	ands	r3, r2
 8000d78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d003      	beq.n	8000d8e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000d8e:	4a28      	ldr	r2, [pc, #160]	@ (8000e30 <HAL_GPIO_Init+0x320>)
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000d94:	4b26      	ldr	r3, [pc, #152]	@ (8000e30 <HAL_GPIO_Init+0x320>)
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	43db      	mvns	r3, r3
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	4013      	ands	r3, r2
 8000da2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d003      	beq.n	8000db8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8000db0:	693a      	ldr	r2, [r7, #16]
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000db8:	4a1d      	ldr	r2, [pc, #116]	@ (8000e30 <HAL_GPIO_Init+0x320>)
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8000e30 <HAL_GPIO_Init+0x320>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	43db      	mvns	r3, r3
 8000dc8:	693a      	ldr	r2, [r7, #16]
 8000dca:	4013      	ands	r3, r2
 8000dcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d003      	beq.n	8000de2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000de2:	4a13      	ldr	r2, [pc, #76]	@ (8000e30 <HAL_GPIO_Init+0x320>)
 8000de4:	693b      	ldr	r3, [r7, #16]
 8000de6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	3301      	adds	r3, #1
 8000dec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	fa22 f303 	lsr.w	r3, r2, r3
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	f47f ae91 	bne.w	8000b20 <HAL_GPIO_Init+0x10>
  }
}
 8000dfe:	bf00      	nop
 8000e00:	bf00      	nop
 8000e02:	371c      	adds	r7, #28
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr
 8000e0c:	40021000 	.word	0x40021000
 8000e10:	40010000 	.word	0x40010000
 8000e14:	48000400 	.word	0x48000400
 8000e18:	48000800 	.word	0x48000800
 8000e1c:	48000c00 	.word	0x48000c00
 8000e20:	48001000 	.word	0x48001000
 8000e24:	48001400 	.word	0x48001400
 8000e28:	48001800 	.word	0x48001800
 8000e2c:	48001c00 	.word	0x48001c00
 8000e30:	40010400 	.word	0x40010400

08000e34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	460b      	mov	r3, r1
 8000e3e:	807b      	strh	r3, [r7, #2]
 8000e40:	4613      	mov	r3, r2
 8000e42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e44:	787b      	ldrb	r3, [r7, #1]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d003      	beq.n	8000e52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e4a:	887a      	ldrh	r2, [r7, #2]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e50:	e002      	b.n	8000e58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e52:	887a      	ldrh	r2, [r7, #2]
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e58:	bf00      	nop
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr

08000e64 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b086      	sub	sp, #24
 8000e68:	af02      	add	r7, sp, #8
 8000e6a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d101      	bne.n	8000e76 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000e72:	2301      	movs	r3, #1
 8000e74:	e101      	b.n	800107a <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d106      	bne.n	8000e90 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2200      	movs	r2, #0
 8000e86:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000e8a:	6878      	ldr	r0, [r7, #4]
 8000e8c:	f006 f99e 	bl	80071cc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2203      	movs	r2, #3
 8000e94:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f002 fdcf 	bl	8003a46 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6818      	ldr	r0, [r3, #0]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	7c1a      	ldrb	r2, [r3, #16]
 8000eb0:	f88d 2000 	strb.w	r2, [sp]
 8000eb4:	3304      	adds	r3, #4
 8000eb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000eb8:	f002 fcea 	bl	8003890 <USB_CoreInit>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d005      	beq.n	8000ece <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2202      	movs	r2, #2
 8000ec6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e0d5      	b.n	800107a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f002 fdc7 	bl	8003a68 <USB_SetCurrentMode>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d005      	beq.n	8000eec <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2202      	movs	r2, #2
 8000ee4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e0c6      	b.n	800107a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000eec:	2300      	movs	r3, #0
 8000eee:	73fb      	strb	r3, [r7, #15]
 8000ef0:	e04a      	b.n	8000f88 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000ef2:	7bfa      	ldrb	r2, [r7, #15]
 8000ef4:	6879      	ldr	r1, [r7, #4]
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	00db      	lsls	r3, r3, #3
 8000efa:	4413      	add	r3, r2
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	440b      	add	r3, r1
 8000f00:	3315      	adds	r3, #21
 8000f02:	2201      	movs	r2, #1
 8000f04:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000f06:	7bfa      	ldrb	r2, [r7, #15]
 8000f08:	6879      	ldr	r1, [r7, #4]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	00db      	lsls	r3, r3, #3
 8000f0e:	4413      	add	r3, r2
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	440b      	add	r3, r1
 8000f14:	3314      	adds	r3, #20
 8000f16:	7bfa      	ldrb	r2, [r7, #15]
 8000f18:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000f1a:	7bfa      	ldrb	r2, [r7, #15]
 8000f1c:	7bfb      	ldrb	r3, [r7, #15]
 8000f1e:	b298      	uxth	r0, r3
 8000f20:	6879      	ldr	r1, [r7, #4]
 8000f22:	4613      	mov	r3, r2
 8000f24:	00db      	lsls	r3, r3, #3
 8000f26:	4413      	add	r3, r2
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	440b      	add	r3, r1
 8000f2c:	332e      	adds	r3, #46	@ 0x2e
 8000f2e:	4602      	mov	r2, r0
 8000f30:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000f32:	7bfa      	ldrb	r2, [r7, #15]
 8000f34:	6879      	ldr	r1, [r7, #4]
 8000f36:	4613      	mov	r3, r2
 8000f38:	00db      	lsls	r3, r3, #3
 8000f3a:	4413      	add	r3, r2
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	440b      	add	r3, r1
 8000f40:	3318      	adds	r3, #24
 8000f42:	2200      	movs	r2, #0
 8000f44:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000f46:	7bfa      	ldrb	r2, [r7, #15]
 8000f48:	6879      	ldr	r1, [r7, #4]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	00db      	lsls	r3, r3, #3
 8000f4e:	4413      	add	r3, r2
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	440b      	add	r3, r1
 8000f54:	331c      	adds	r3, #28
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000f5a:	7bfa      	ldrb	r2, [r7, #15]
 8000f5c:	6879      	ldr	r1, [r7, #4]
 8000f5e:	4613      	mov	r3, r2
 8000f60:	00db      	lsls	r3, r3, #3
 8000f62:	4413      	add	r3, r2
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	440b      	add	r3, r1
 8000f68:	3320      	adds	r3, #32
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000f6e:	7bfa      	ldrb	r2, [r7, #15]
 8000f70:	6879      	ldr	r1, [r7, #4]
 8000f72:	4613      	mov	r3, r2
 8000f74:	00db      	lsls	r3, r3, #3
 8000f76:	4413      	add	r3, r2
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	440b      	add	r3, r1
 8000f7c:	3324      	adds	r3, #36	@ 0x24
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f82:	7bfb      	ldrb	r3, [r7, #15]
 8000f84:	3301      	adds	r3, #1
 8000f86:	73fb      	strb	r3, [r7, #15]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	791b      	ldrb	r3, [r3, #4]
 8000f8c:	7bfa      	ldrb	r2, [r7, #15]
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d3af      	bcc.n	8000ef2 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f92:	2300      	movs	r3, #0
 8000f94:	73fb      	strb	r3, [r7, #15]
 8000f96:	e044      	b.n	8001022 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000f98:	7bfa      	ldrb	r2, [r7, #15]
 8000f9a:	6879      	ldr	r1, [r7, #4]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	00db      	lsls	r3, r3, #3
 8000fa0:	4413      	add	r3, r2
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	440b      	add	r3, r1
 8000fa6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8000faa:	2200      	movs	r2, #0
 8000fac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000fae:	7bfa      	ldrb	r2, [r7, #15]
 8000fb0:	6879      	ldr	r1, [r7, #4]
 8000fb2:	4613      	mov	r3, r2
 8000fb4:	00db      	lsls	r3, r3, #3
 8000fb6:	4413      	add	r3, r2
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	440b      	add	r3, r1
 8000fbc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8000fc0:	7bfa      	ldrb	r2, [r7, #15]
 8000fc2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000fc4:	7bfa      	ldrb	r2, [r7, #15]
 8000fc6:	6879      	ldr	r1, [r7, #4]
 8000fc8:	4613      	mov	r3, r2
 8000fca:	00db      	lsls	r3, r3, #3
 8000fcc:	4413      	add	r3, r2
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	440b      	add	r3, r1
 8000fd2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000fda:	7bfa      	ldrb	r2, [r7, #15]
 8000fdc:	6879      	ldr	r1, [r7, #4]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	00db      	lsls	r3, r3, #3
 8000fe2:	4413      	add	r3, r2
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	440b      	add	r3, r1
 8000fe8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000ff0:	7bfa      	ldrb	r2, [r7, #15]
 8000ff2:	6879      	ldr	r1, [r7, #4]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	00db      	lsls	r3, r3, #3
 8000ff8:	4413      	add	r3, r2
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	440b      	add	r3, r1
 8000ffe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001006:	7bfa      	ldrb	r2, [r7, #15]
 8001008:	6879      	ldr	r1, [r7, #4]
 800100a:	4613      	mov	r3, r2
 800100c:	00db      	lsls	r3, r3, #3
 800100e:	4413      	add	r3, r2
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	440b      	add	r3, r1
 8001014:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800101c:	7bfb      	ldrb	r3, [r7, #15]
 800101e:	3301      	adds	r3, #1
 8001020:	73fb      	strb	r3, [r7, #15]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	791b      	ldrb	r3, [r3, #4]
 8001026:	7bfa      	ldrb	r2, [r7, #15]
 8001028:	429a      	cmp	r2, r3
 800102a:	d3b5      	bcc.n	8000f98 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6818      	ldr	r0, [r3, #0]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	7c1a      	ldrb	r2, [r3, #16]
 8001034:	f88d 2000 	strb.w	r2, [sp]
 8001038:	3304      	adds	r3, #4
 800103a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800103c:	f002 fd60 	bl	8003b00 <USB_DevInit>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d005      	beq.n	8001052 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2202      	movs	r2, #2
 800104a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800104e:	2301      	movs	r3, #1
 8001050:	e013      	b.n	800107a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2200      	movs	r2, #0
 8001056:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2201      	movs	r2, #1
 800105c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	7b1b      	ldrb	r3, [r3, #12]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d102      	bne.n	800106e <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f001 f86d 	bl	8002148 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4618      	mov	r0, r3
 8001074:	f003 fd17 	bl	8004aa6 <USB_DevDisconnect>

  return HAL_OK;
 8001078:	2300      	movs	r3, #0
}
 800107a:	4618      	mov	r0, r3
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b084      	sub	sp, #16
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001096:	2b01      	cmp	r3, #1
 8001098:	d101      	bne.n	800109e <HAL_PCD_Start+0x1c>
 800109a:	2302      	movs	r3, #2
 800109c:	e01c      	b.n	80010d8 <HAL_PCD_Start+0x56>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2201      	movs	r2, #1
 80010a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	7b5b      	ldrb	r3, [r3, #13]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d105      	bne.n	80010ba <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010b2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4618      	mov	r0, r3
 80010c0:	f002 fcb0 	bl	8003a24 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f003 fccb 	bl	8004a64 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2200      	movs	r2, #0
 80010d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80010d6:	2300      	movs	r3, #0
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3710      	adds	r7, #16
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80010e0:	b590      	push	{r4, r7, lr}
 80010e2:	b08d      	sub	sp, #52	@ 0x34
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80010ee:	6a3b      	ldr	r3, [r7, #32]
 80010f0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f003 fd89 	bl	8004c0e <USB_GetMode>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	f040 8481 	bne.w	8001a06 <HAL_PCD_IRQHandler+0x926>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4618      	mov	r0, r3
 800110a:	f003 fced 	bl	8004ae8 <USB_ReadInterrupts>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	f000 8477 	beq.w	8001a04 <HAL_PCD_IRQHandler+0x924>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	0a1b      	lsrs	r3, r3, #8
 8001120:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4618      	mov	r0, r3
 8001130:	f003 fcda 	bl	8004ae8 <USB_ReadInterrupts>
 8001134:	4603      	mov	r3, r0
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	2b02      	cmp	r3, #2
 800113c:	d107      	bne.n	800114e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	695a      	ldr	r2, [r3, #20]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f002 0202 	and.w	r2, r2, #2
 800114c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4618      	mov	r0, r3
 8001154:	f003 fcc8 	bl	8004ae8 <USB_ReadInterrupts>
 8001158:	4603      	mov	r3, r0
 800115a:	f003 0310 	and.w	r3, r3, #16
 800115e:	2b10      	cmp	r3, #16
 8001160:	d161      	bne.n	8001226 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	699a      	ldr	r2, [r3, #24]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f022 0210 	bic.w	r2, r2, #16
 8001170:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001172:	6a3b      	ldr	r3, [r7, #32]
 8001174:	6a1b      	ldr	r3, [r3, #32]
 8001176:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	f003 020f 	and.w	r2, r3, #15
 800117e:	4613      	mov	r3, r2
 8001180:	00db      	lsls	r3, r3, #3
 8001182:	4413      	add	r3, r2
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800118a:	687a      	ldr	r2, [r7, #4]
 800118c:	4413      	add	r3, r2
 800118e:	3304      	adds	r3, #4
 8001190:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001198:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800119c:	d124      	bne.n	80011e8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80011a4:	4013      	ands	r3, r2
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d035      	beq.n	8001216 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	091b      	lsrs	r3, r3, #4
 80011b2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80011b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	461a      	mov	r2, r3
 80011bc:	6a38      	ldr	r0, [r7, #32]
 80011be:	f003 faff 	bl	80047c0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	68da      	ldr	r2, [r3, #12]
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	091b      	lsrs	r3, r3, #4
 80011ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011ce:	441a      	add	r2, r3
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	695a      	ldr	r2, [r3, #20]
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	091b      	lsrs	r3, r3, #4
 80011dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011e0:	441a      	add	r2, r3
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	615a      	str	r2, [r3, #20]
 80011e6:	e016      	b.n	8001216 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80011e8:	69bb      	ldr	r3, [r7, #24]
 80011ea:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80011ee:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80011f2:	d110      	bne.n	8001216 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80011fa:	2208      	movs	r2, #8
 80011fc:	4619      	mov	r1, r3
 80011fe:	6a38      	ldr	r0, [r7, #32]
 8001200:	f003 fade 	bl	80047c0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	695a      	ldr	r2, [r3, #20]
 8001208:	69bb      	ldr	r3, [r7, #24]
 800120a:	091b      	lsrs	r3, r3, #4
 800120c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001210:	441a      	add	r2, r3
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	699a      	ldr	r2, [r3, #24]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f042 0210 	orr.w	r2, r2, #16
 8001224:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4618      	mov	r0, r3
 800122c:	f003 fc5c 	bl	8004ae8 <USB_ReadInterrupts>
 8001230:	4603      	mov	r3, r0
 8001232:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001236:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800123a:	f040 80a7 	bne.w	800138c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800123e:	2300      	movs	r3, #0
 8001240:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4618      	mov	r0, r3
 8001248:	f003 fc61 	bl	8004b0e <USB_ReadDevAllOutEpInterrupt>
 800124c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800124e:	e099      	b.n	8001384 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	2b00      	cmp	r3, #0
 8001258:	f000 808e 	beq.w	8001378 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001262:	b2d2      	uxtb	r2, r2
 8001264:	4611      	mov	r1, r2
 8001266:	4618      	mov	r0, r3
 8001268:	f003 fc85 	bl	8004b76 <USB_ReadDevOutEPInterrupt>
 800126c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	f003 0301 	and.w	r3, r3, #1
 8001274:	2b00      	cmp	r3, #0
 8001276:	d00c      	beq.n	8001292 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127a:	015a      	lsls	r2, r3, #5
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	4413      	add	r3, r2
 8001280:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001284:	461a      	mov	r2, r3
 8001286:	2301      	movs	r3, #1
 8001288:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800128a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f000 fe81 	bl	8001f94 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	f003 0308 	and.w	r3, r3, #8
 8001298:	2b00      	cmp	r3, #0
 800129a:	d00c      	beq.n	80012b6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800129c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800129e:	015a      	lsls	r2, r3, #5
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	4413      	add	r3, r2
 80012a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80012a8:	461a      	mov	r2, r3
 80012aa:	2308      	movs	r3, #8
 80012ac:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80012ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f000 febd 	bl	8002030 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	f003 0310 	and.w	r3, r3, #16
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d008      	beq.n	80012d2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80012c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012c2:	015a      	lsls	r2, r3, #5
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	4413      	add	r3, r2
 80012c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80012cc:	461a      	mov	r2, r3
 80012ce:	2310      	movs	r3, #16
 80012d0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d030      	beq.n	800133e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80012dc:	6a3b      	ldr	r3, [r7, #32]
 80012de:	695b      	ldr	r3, [r3, #20]
 80012e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012e4:	2b80      	cmp	r3, #128	@ 0x80
 80012e6:	d109      	bne.n	80012fc <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	69fa      	ldr	r2, [r7, #28]
 80012f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80012f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012fa:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80012fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012fe:	4613      	mov	r3, r2
 8001300:	00db      	lsls	r3, r3, #3
 8001302:	4413      	add	r3, r2
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800130a:	687a      	ldr	r2, [r7, #4]
 800130c:	4413      	add	r3, r2
 800130e:	3304      	adds	r3, #4
 8001310:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	78db      	ldrb	r3, [r3, #3]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d108      	bne.n	800132c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	2200      	movs	r2, #0
 800131e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001322:	b2db      	uxtb	r3, r3
 8001324:	4619      	mov	r1, r3
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f006 f8a4 	bl	8007474 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800132c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800132e:	015a      	lsls	r2, r3, #5
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	4413      	add	r3, r2
 8001334:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001338:	461a      	mov	r2, r3
 800133a:	2302      	movs	r3, #2
 800133c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	f003 0320 	and.w	r3, r3, #32
 8001344:	2b00      	cmp	r3, #0
 8001346:	d008      	beq.n	800135a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800134a:	015a      	lsls	r2, r3, #5
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	4413      	add	r3, r2
 8001350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001354:	461a      	mov	r2, r3
 8001356:	2320      	movs	r3, #32
 8001358:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d009      	beq.n	8001378 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001366:	015a      	lsls	r2, r3, #5
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	4413      	add	r3, r2
 800136c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001370:	461a      	mov	r2, r3
 8001372:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001376:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800137a:	3301      	adds	r3, #1
 800137c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800137e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001380:	085b      	lsrs	r3, r3, #1
 8001382:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001386:	2b00      	cmp	r3, #0
 8001388:	f47f af62 	bne.w	8001250 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4618      	mov	r0, r3
 8001392:	f003 fba9 	bl	8004ae8 <USB_ReadInterrupts>
 8001396:	4603      	mov	r3, r0
 8001398:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800139c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80013a0:	f040 80a4 	bne.w	80014ec <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f003 fbca 	bl	8004b42 <USB_ReadDevAllInEpInterrupt>
 80013ae:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80013b0:	2300      	movs	r3, #0
 80013b2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80013b4:	e096      	b.n	80014e4 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80013b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013b8:	f003 0301 	and.w	r3, r3, #1
 80013bc:	2b00      	cmp	r3, #0
 80013be:	f000 808b 	beq.w	80014d8 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013c8:	b2d2      	uxtb	r2, r2
 80013ca:	4611      	mov	r1, r2
 80013cc:	4618      	mov	r0, r3
 80013ce:	f003 fbf0 	bl	8004bb2 <USB_ReadDevInEPInterrupt>
 80013d2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d020      	beq.n	8001420 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80013de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e0:	f003 030f 	and.w	r3, r3, #15
 80013e4:	2201      	movs	r2, #1
 80013e6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ea:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80013ec:	69fb      	ldr	r3, [r7, #28]
 80013ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80013f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	43db      	mvns	r3, r3
 80013f8:	69f9      	ldr	r1, [r7, #28]
 80013fa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80013fe:	4013      	ands	r3, r2
 8001400:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001404:	015a      	lsls	r2, r3, #5
 8001406:	69fb      	ldr	r3, [r7, #28]
 8001408:	4413      	add	r3, r2
 800140a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800140e:	461a      	mov	r2, r3
 8001410:	2301      	movs	r3, #1
 8001412:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001416:	b2db      	uxtb	r3, r3
 8001418:	4619      	mov	r1, r3
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f005 ff95 	bl	800734a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	f003 0308 	and.w	r3, r3, #8
 8001426:	2b00      	cmp	r3, #0
 8001428:	d008      	beq.n	800143c <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800142a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800142c:	015a      	lsls	r2, r3, #5
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	4413      	add	r3, r2
 8001432:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001436:	461a      	mov	r2, r3
 8001438:	2308      	movs	r3, #8
 800143a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	f003 0310 	and.w	r3, r3, #16
 8001442:	2b00      	cmp	r3, #0
 8001444:	d008      	beq.n	8001458 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001448:	015a      	lsls	r2, r3, #5
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	4413      	add	r3, r2
 800144e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001452:	461a      	mov	r2, r3
 8001454:	2310      	movs	r3, #16
 8001456:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800145e:	2b00      	cmp	r3, #0
 8001460:	d008      	beq.n	8001474 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001464:	015a      	lsls	r2, r3, #5
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	4413      	add	r3, r2
 800146a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800146e:	461a      	mov	r2, r3
 8001470:	2340      	movs	r3, #64	@ 0x40
 8001472:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d023      	beq.n	80014c6 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800147e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001480:	6a38      	ldr	r0, [r7, #32]
 8001482:	f002 fc85 	bl	8003d90 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001488:	4613      	mov	r3, r2
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	4413      	add	r3, r2
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	3310      	adds	r3, #16
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	4413      	add	r3, r2
 8001496:	3304      	adds	r3, #4
 8001498:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	78db      	ldrb	r3, [r3, #3]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d108      	bne.n	80014b4 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	2200      	movs	r2, #0
 80014a6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80014a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	4619      	mov	r1, r3
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f005 fff2 	bl	8007498 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80014b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014b6:	015a      	lsls	r2, r3, #5
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	4413      	add	r3, r2
 80014bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80014c0:	461a      	mov	r2, r3
 80014c2:	2302      	movs	r3, #2
 80014c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d003      	beq.n	80014d8 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80014d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f000 fcd6 	bl	8001e84 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80014d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014da:	3301      	adds	r3, #1
 80014dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80014de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014e0:	085b      	lsrs	r3, r3, #1
 80014e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80014e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	f47f af65 	bne.w	80013b6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f003 faf9 	bl	8004ae8 <USB_ReadInterrupts>
 80014f6:	4603      	mov	r3, r0
 80014f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80014fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001500:	d122      	bne.n	8001548 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	69fa      	ldr	r2, [r7, #28]
 800150c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001510:	f023 0301 	bic.w	r3, r3, #1
 8001514:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800151c:	2b01      	cmp	r3, #1
 800151e:	d108      	bne.n	8001532 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2200      	movs	r2, #0
 8001524:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001528:	2100      	movs	r1, #0
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f006 fa26 	bl	800797c <HAL_PCDEx_LPM_Callback>
 8001530:	e002      	b.n	8001538 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f005 ff76 	bl	8007424 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	695a      	ldr	r2, [r3, #20]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001546:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f003 facb 	bl	8004ae8 <USB_ReadInterrupts>
 8001552:	4603      	mov	r3, r0
 8001554:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001558:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800155c:	d112      	bne.n	8001584 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	2b01      	cmp	r3, #1
 800156c:	d102      	bne.n	8001574 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f005 ff32 	bl	80073d8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	695a      	ldr	r2, [r3, #20]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001582:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4618      	mov	r0, r3
 800158a:	f003 faad 	bl	8004ae8 <USB_ReadInterrupts>
 800158e:	4603      	mov	r3, r0
 8001590:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001594:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001598:	d121      	bne.n	80015de <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	695a      	ldr	r2, [r3, #20]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80015a8:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d111      	bne.n	80015d8 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2201      	movs	r2, #1
 80015b8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015c2:	089b      	lsrs	r3, r3, #2
 80015c4:	f003 020f 	and.w	r2, r3, #15
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80015ce:	2101      	movs	r1, #1
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f006 f9d3 	bl	800797c <HAL_PCDEx_LPM_Callback>
 80015d6:	e002      	b.n	80015de <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f005 fefd 	bl	80073d8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f003 fa80 	bl	8004ae8 <USB_ReadInterrupts>
 80015e8:	4603      	mov	r3, r0
 80015ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80015f2:	f040 80b6 	bne.w	8001762 <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	69fa      	ldr	r2, [r7, #28]
 8001600:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001604:	f023 0301 	bic.w	r3, r3, #1
 8001608:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2110      	movs	r1, #16
 8001610:	4618      	mov	r0, r3
 8001612:	f002 fbbd 	bl	8003d90 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001616:	2300      	movs	r3, #0
 8001618:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800161a:	e046      	b.n	80016aa <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800161c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800161e:	015a      	lsls	r2, r3, #5
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	4413      	add	r3, r2
 8001624:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001628:	461a      	mov	r2, r3
 800162a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800162e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001632:	015a      	lsls	r2, r3, #5
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	4413      	add	r3, r2
 8001638:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001640:	0151      	lsls	r1, r2, #5
 8001642:	69fa      	ldr	r2, [r7, #28]
 8001644:	440a      	add	r2, r1
 8001646:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800164a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800164e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001652:	015a      	lsls	r2, r3, #5
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	4413      	add	r3, r2
 8001658:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800165c:	461a      	mov	r2, r3
 800165e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001662:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001666:	015a      	lsls	r2, r3, #5
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	4413      	add	r3, r2
 800166c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001674:	0151      	lsls	r1, r2, #5
 8001676:	69fa      	ldr	r2, [r7, #28]
 8001678:	440a      	add	r2, r1
 800167a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800167e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001682:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001686:	015a      	lsls	r2, r3, #5
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	4413      	add	r3, r2
 800168c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001694:	0151      	lsls	r1, r2, #5
 8001696:	69fa      	ldr	r2, [r7, #28]
 8001698:	440a      	add	r2, r1
 800169a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800169e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80016a2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016a6:	3301      	adds	r3, #1
 80016a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	791b      	ldrb	r3, [r3, #4]
 80016ae:	461a      	mov	r2, r3
 80016b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d3b2      	bcc.n	800161c <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016bc:	69db      	ldr	r3, [r3, #28]
 80016be:	69fa      	ldr	r2, [r7, #28]
 80016c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80016c4:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80016c8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	7bdb      	ldrb	r3, [r3, #15]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d016      	beq.n	8001700 <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80016dc:	69fa      	ldr	r2, [r7, #28]
 80016de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80016e2:	f043 030b 	orr.w	r3, r3, #11
 80016e6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f2:	69fa      	ldr	r2, [r7, #28]
 80016f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80016f8:	f043 030b 	orr.w	r3, r3, #11
 80016fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80016fe:	e015      	b.n	800172c <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001706:	695b      	ldr	r3, [r3, #20]
 8001708:	69fa      	ldr	r2, [r7, #28]
 800170a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800170e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001712:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8001716:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800171e:	691b      	ldr	r3, [r3, #16]
 8001720:	69fa      	ldr	r2, [r7, #28]
 8001722:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001726:	f043 030b 	orr.w	r3, r3, #11
 800172a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	69fa      	ldr	r2, [r7, #28]
 8001736:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800173a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800173e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800174a:	4619      	mov	r1, r3
 800174c:	4610      	mov	r0, r2
 800174e:	f003 fa8f 	bl	8004c70 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	695a      	ldr	r2, [r3, #20]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001760:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4618      	mov	r0, r3
 8001768:	f003 f9be 	bl	8004ae8 <USB_ReadInterrupts>
 800176c:	4603      	mov	r3, r0
 800176e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001772:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001776:	d123      	bne.n	80017c0 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4618      	mov	r0, r3
 800177e:	f003 fa54 	bl	8004c2a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f002 fb7b 	bl	8003e82 <USB_GetDevSpeed>
 800178c:	4603      	mov	r3, r0
 800178e:	461a      	mov	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681c      	ldr	r4, [r3, #0]
 8001798:	f001 fb34 	bl	8002e04 <HAL_RCC_GetHCLKFreq>
 800179c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80017a2:	461a      	mov	r2, r3
 80017a4:	4620      	mov	r0, r4
 80017a6:	f002 f8a1 	bl	80038ec <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f005 fdf5 	bl	800739a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	695a      	ldr	r2, [r3, #20]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80017be:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f003 f98f 	bl	8004ae8 <USB_ReadInterrupts>
 80017ca:	4603      	mov	r3, r0
 80017cc:	f003 0308 	and.w	r3, r3, #8
 80017d0:	2b08      	cmp	r3, #8
 80017d2:	d10a      	bne.n	80017ea <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f005 fdd2 	bl	800737e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	695a      	ldr	r2, [r3, #20]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f002 0208 	and.w	r2, r2, #8
 80017e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f003 f97a 	bl	8004ae8 <USB_ReadInterrupts>
 80017f4:	4603      	mov	r3, r0
 80017f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017fa:	2b80      	cmp	r3, #128	@ 0x80
 80017fc:	d123      	bne.n	8001846 <HAL_PCD_IRQHandler+0x766>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80017fe:	6a3b      	ldr	r3, [r7, #32]
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001806:	6a3b      	ldr	r3, [r7, #32]
 8001808:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800180a:	2301      	movs	r3, #1
 800180c:	627b      	str	r3, [r7, #36]	@ 0x24
 800180e:	e014      	b.n	800183a <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001810:	6879      	ldr	r1, [r7, #4]
 8001812:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001814:	4613      	mov	r3, r2
 8001816:	00db      	lsls	r3, r3, #3
 8001818:	4413      	add	r3, r2
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	440b      	add	r3, r1
 800181e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d105      	bne.n	8001834 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182a:	b2db      	uxtb	r3, r3
 800182c:	4619      	mov	r1, r3
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f000 faf7 	bl	8001e22 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001836:	3301      	adds	r3, #1
 8001838:	627b      	str	r3, [r7, #36]	@ 0x24
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	791b      	ldrb	r3, [r3, #4]
 800183e:	461a      	mov	r2, r3
 8001840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001842:	4293      	cmp	r3, r2
 8001844:	d3e4      	bcc.n	8001810 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4618      	mov	r0, r3
 800184c:	f003 f94c 	bl	8004ae8 <USB_ReadInterrupts>
 8001850:	4603      	mov	r3, r0
 8001852:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001856:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800185a:	d13c      	bne.n	80018d6 <HAL_PCD_IRQHandler+0x7f6>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800185c:	2301      	movs	r3, #1
 800185e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001860:	e02b      	b.n	80018ba <HAL_PCD_IRQHandler+0x7da>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001864:	015a      	lsls	r2, r3, #5
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	4413      	add	r3, r2
 800186a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001872:	6879      	ldr	r1, [r7, #4]
 8001874:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001876:	4613      	mov	r3, r2
 8001878:	00db      	lsls	r3, r3, #3
 800187a:	4413      	add	r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	440b      	add	r3, r1
 8001880:	3318      	adds	r3, #24
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d115      	bne.n	80018b4 <HAL_PCD_IRQHandler+0x7d4>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001888:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800188a:	2b00      	cmp	r3, #0
 800188c:	da12      	bge.n	80018b4 <HAL_PCD_IRQHandler+0x7d4>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800188e:	6879      	ldr	r1, [r7, #4]
 8001890:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001892:	4613      	mov	r3, r2
 8001894:	00db      	lsls	r3, r3, #3
 8001896:	4413      	add	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	440b      	add	r3, r1
 800189c:	3317      	adds	r3, #23
 800189e:	2201      	movs	r2, #1
 80018a0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80018a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	4619      	mov	r1, r3
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f000 fab7 	bl	8001e22 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80018b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b6:	3301      	adds	r3, #1
 80018b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	791b      	ldrb	r3, [r3, #4]
 80018be:	461a      	mov	r2, r3
 80018c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d3cd      	bcc.n	8001862 <HAL_PCD_IRQHandler+0x782>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	695a      	ldr	r2, [r3, #20]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80018d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4618      	mov	r0, r3
 80018dc:	f003 f904 	bl	8004ae8 <USB_ReadInterrupts>
 80018e0:	4603      	mov	r3, r0
 80018e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80018ea:	d156      	bne.n	800199a <HAL_PCD_IRQHandler+0x8ba>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80018ec:	2301      	movs	r3, #1
 80018ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80018f0:	e045      	b.n	800197e <HAL_PCD_IRQHandler+0x89e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80018f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f4:	015a      	lsls	r2, r3, #5
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	4413      	add	r3, r2
 80018fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001902:	6879      	ldr	r1, [r7, #4]
 8001904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001906:	4613      	mov	r3, r2
 8001908:	00db      	lsls	r3, r3, #3
 800190a:	4413      	add	r3, r2
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	440b      	add	r3, r1
 8001910:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b01      	cmp	r3, #1
 8001918:	d12e      	bne.n	8001978 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800191a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800191c:	2b00      	cmp	r3, #0
 800191e:	da2b      	bge.n	8001978 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800192c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001930:	429a      	cmp	r2, r3
 8001932:	d121      	bne.n	8001978 <HAL_PCD_IRQHandler+0x898>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001934:	6879      	ldr	r1, [r7, #4]
 8001936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001938:	4613      	mov	r3, r2
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	4413      	add	r3, r2
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	440b      	add	r3, r1
 8001942:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001946:	2201      	movs	r2, #1
 8001948:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800194a:	6a3b      	ldr	r3, [r7, #32]
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001952:	6a3b      	ldr	r3, [r7, #32]
 8001954:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001956:	6a3b      	ldr	r3, [r7, #32]
 8001958:	695b      	ldr	r3, [r3, #20]
 800195a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800195e:	2b00      	cmp	r3, #0
 8001960:	d10a      	bne.n	8001978 <HAL_PCD_IRQHandler+0x898>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	69fa      	ldr	r2, [r7, #28]
 800196c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001970:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001974:	6053      	str	r3, [r2, #4]
            break;
 8001976:	e008      	b.n	800198a <HAL_PCD_IRQHandler+0x8aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800197a:	3301      	adds	r3, #1
 800197c:	627b      	str	r3, [r7, #36]	@ 0x24
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	791b      	ldrb	r3, [r3, #4]
 8001982:	461a      	mov	r2, r3
 8001984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001986:	4293      	cmp	r3, r2
 8001988:	d3b3      	bcc.n	80018f2 <HAL_PCD_IRQHandler+0x812>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	695a      	ldr	r2, [r3, #20]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001998:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f003 f8a2 	bl	8004ae8 <USB_ReadInterrupts>
 80019a4:	4603      	mov	r3, r0
 80019a6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80019aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019ae:	d10a      	bne.n	80019c6 <HAL_PCD_IRQHandler+0x8e6>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f005 fd83 	bl	80074bc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	695a      	ldr	r2, [r3, #20]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80019c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4618      	mov	r0, r3
 80019cc:	f003 f88c 	bl	8004ae8 <USB_ReadInterrupts>
 80019d0:	4603      	mov	r3, r0
 80019d2:	f003 0304 	and.w	r3, r3, #4
 80019d6:	2b04      	cmp	r3, #4
 80019d8:	d115      	bne.n	8001a06 <HAL_PCD_IRQHandler+0x926>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	f003 0304 	and.w	r3, r3, #4
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d002      	beq.n	80019f2 <HAL_PCD_IRQHandler+0x912>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f005 fd73 	bl	80074d8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	6859      	ldr	r1, [r3, #4]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	430a      	orrs	r2, r1
 8001a00:	605a      	str	r2, [r3, #4]
 8001a02:	e000      	b.n	8001a06 <HAL_PCD_IRQHandler+0x926>
      return;
 8001a04:	bf00      	nop
    }
  }
}
 8001a06:	3734      	adds	r7, #52	@ 0x34
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd90      	pop	{r4, r7, pc}

08001a0c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	460b      	mov	r3, r1
 8001a16:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d101      	bne.n	8001a26 <HAL_PCD_SetAddress+0x1a>
 8001a22:	2302      	movs	r3, #2
 8001a24:	e012      	b.n	8001a4c <HAL_PCD_SetAddress+0x40>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	78fa      	ldrb	r2, [r7, #3]
 8001a32:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	78fa      	ldrb	r2, [r7, #3]
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f002 ffeb 	bl	8004a18 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2200      	movs	r2, #0
 8001a46:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001a4a:	2300      	movs	r3, #0
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	4608      	mov	r0, r1
 8001a5e:	4611      	mov	r1, r2
 8001a60:	461a      	mov	r2, r3
 8001a62:	4603      	mov	r3, r0
 8001a64:	70fb      	strb	r3, [r7, #3]
 8001a66:	460b      	mov	r3, r1
 8001a68:	803b      	strh	r3, [r7, #0]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001a72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	da0f      	bge.n	8001a9a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001a7a:	78fb      	ldrb	r3, [r7, #3]
 8001a7c:	f003 020f 	and.w	r2, r3, #15
 8001a80:	4613      	mov	r3, r2
 8001a82:	00db      	lsls	r3, r3, #3
 8001a84:	4413      	add	r3, r2
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	3310      	adds	r3, #16
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	3304      	adds	r3, #4
 8001a90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	2201      	movs	r2, #1
 8001a96:	705a      	strb	r2, [r3, #1]
 8001a98:	e00f      	b.n	8001aba <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a9a:	78fb      	ldrb	r3, [r7, #3]
 8001a9c:	f003 020f 	and.w	r2, r3, #15
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	00db      	lsls	r3, r3, #3
 8001aa4:	4413      	add	r3, r2
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	4413      	add	r3, r2
 8001ab0:	3304      	adds	r3, #4
 8001ab2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001aba:	78fb      	ldrb	r3, [r7, #3]
 8001abc:	f003 030f 	and.w	r3, r3, #15
 8001ac0:	b2da      	uxtb	r2, r3
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001ac6:	883b      	ldrh	r3, [r7, #0]
 8001ac8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	78ba      	ldrb	r2, [r7, #2]
 8001ad4:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	785b      	ldrb	r3, [r3, #1]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d004      	beq.n	8001ae8 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001ae8:	78bb      	ldrb	r3, [r7, #2]
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d102      	bne.n	8001af4 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	2200      	movs	r2, #0
 8001af2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d101      	bne.n	8001b02 <HAL_PCD_EP_Open+0xae>
 8001afe:	2302      	movs	r3, #2
 8001b00:	e00e      	b.n	8001b20 <HAL_PCD_EP_Open+0xcc>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2201      	movs	r2, #1
 8001b06:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	68f9      	ldr	r1, [r7, #12]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f002 f9d5 	bl	8003ec0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001b1e:	7afb      	ldrb	r3, [r7, #11]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3710      	adds	r7, #16
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	460b      	mov	r3, r1
 8001b32:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001b34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	da0f      	bge.n	8001b5c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b3c:	78fb      	ldrb	r3, [r7, #3]
 8001b3e:	f003 020f 	and.w	r2, r3, #15
 8001b42:	4613      	mov	r3, r2
 8001b44:	00db      	lsls	r3, r3, #3
 8001b46:	4413      	add	r3, r2
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	3310      	adds	r3, #16
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	4413      	add	r3, r2
 8001b50:	3304      	adds	r3, #4
 8001b52:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2201      	movs	r2, #1
 8001b58:	705a      	strb	r2, [r3, #1]
 8001b5a:	e00f      	b.n	8001b7c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b5c:	78fb      	ldrb	r3, [r7, #3]
 8001b5e:	f003 020f 	and.w	r2, r3, #15
 8001b62:	4613      	mov	r3, r2
 8001b64:	00db      	lsls	r3, r3, #3
 8001b66:	4413      	add	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001b6e:	687a      	ldr	r2, [r7, #4]
 8001b70:	4413      	add	r3, r2
 8001b72:	3304      	adds	r3, #4
 8001b74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b7c:	78fb      	ldrb	r3, [r7, #3]
 8001b7e:	f003 030f 	and.w	r3, r3, #15
 8001b82:	b2da      	uxtb	r2, r3
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d101      	bne.n	8001b96 <HAL_PCD_EP_Close+0x6e>
 8001b92:	2302      	movs	r3, #2
 8001b94:	e00e      	b.n	8001bb4 <HAL_PCD_EP_Close+0x8c>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	68f9      	ldr	r1, [r7, #12]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f002 fa13 	bl	8003fd0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	607a      	str	r2, [r7, #4]
 8001bc6:	603b      	str	r3, [r7, #0]
 8001bc8:	460b      	mov	r3, r1
 8001bca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001bcc:	7afb      	ldrb	r3, [r7, #11]
 8001bce:	f003 020f 	and.w	r2, r3, #15
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	4413      	add	r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	4413      	add	r3, r2
 8001be2:	3304      	adds	r3, #4
 8001be4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	683a      	ldr	r2, [r7, #0]
 8001bf0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001bfe:	7afb      	ldrb	r3, [r7, #11]
 8001c00:	f003 030f 	and.w	r3, r3, #15
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	6979      	ldr	r1, [r7, #20]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f002 fab9 	bl	8004188 <USB_EPStartXfer>

  return HAL_OK;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3718      	adds	r7, #24
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	460b      	mov	r3, r1
 8001c2a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001c2c:	78fb      	ldrb	r3, [r7, #3]
 8001c2e:	f003 020f 	and.w	r2, r3, #15
 8001c32:	6879      	ldr	r1, [r7, #4]
 8001c34:	4613      	mov	r3, r2
 8001c36:	00db      	lsls	r3, r3, #3
 8001c38:	4413      	add	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	440b      	add	r3, r1
 8001c3e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8001c42:	681b      	ldr	r3, [r3, #0]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	60f8      	str	r0, [r7, #12]
 8001c58:	607a      	str	r2, [r7, #4]
 8001c5a:	603b      	str	r3, [r7, #0]
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c60:	7afb      	ldrb	r3, [r7, #11]
 8001c62:	f003 020f 	and.w	r2, r3, #15
 8001c66:	4613      	mov	r3, r2
 8001c68:	00db      	lsls	r3, r3, #3
 8001c6a:	4413      	add	r3, r2
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	3310      	adds	r3, #16
 8001c70:	68fa      	ldr	r2, [r7, #12]
 8001c72:	4413      	add	r3, r2
 8001c74:	3304      	adds	r3, #4
 8001c76:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	683a      	ldr	r2, [r7, #0]
 8001c82:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	2200      	movs	r2, #0
 8001c88:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c90:	7afb      	ldrb	r3, [r7, #11]
 8001c92:	f003 030f 	and.w	r3, r3, #15
 8001c96:	b2da      	uxtb	r2, r3
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	6979      	ldr	r1, [r7, #20]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f002 fa70 	bl	8004188 <USB_EPStartXfer>

  return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3718      	adds	r7, #24
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b084      	sub	sp, #16
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
 8001cba:	460b      	mov	r3, r1
 8001cbc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001cbe:	78fb      	ldrb	r3, [r7, #3]
 8001cc0:	f003 030f 	and.w	r3, r3, #15
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	7912      	ldrb	r2, [r2, #4]
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d901      	bls.n	8001cd0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e04e      	b.n	8001d6e <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001cd0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	da0f      	bge.n	8001cf8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cd8:	78fb      	ldrb	r3, [r7, #3]
 8001cda:	f003 020f 	and.w	r2, r3, #15
 8001cde:	4613      	mov	r3, r2
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	4413      	add	r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	3310      	adds	r3, #16
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	4413      	add	r3, r2
 8001cec:	3304      	adds	r3, #4
 8001cee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	705a      	strb	r2, [r3, #1]
 8001cf6:	e00d      	b.n	8001d14 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001cf8:	78fa      	ldrb	r2, [r7, #3]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	4413      	add	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	4413      	add	r3, r2
 8001d0a:	3304      	adds	r3, #4
 8001d0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2200      	movs	r2, #0
 8001d12:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2201      	movs	r2, #1
 8001d18:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d1a:	78fb      	ldrb	r3, [r7, #3]
 8001d1c:	f003 030f 	and.w	r3, r3, #15
 8001d20:	b2da      	uxtb	r2, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d101      	bne.n	8001d34 <HAL_PCD_EP_SetStall+0x82>
 8001d30:	2302      	movs	r3, #2
 8001d32:	e01c      	b.n	8001d6e <HAL_PCD_EP_SetStall+0xbc>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	68f9      	ldr	r1, [r7, #12]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f002 fd94 	bl	8004870 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001d48:	78fb      	ldrb	r3, [r7, #3]
 8001d4a:	f003 030f 	and.w	r3, r3, #15
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d108      	bne.n	8001d64 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4610      	mov	r0, r2
 8001d60:	f002 ff86 	bl	8004c70 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3710      	adds	r7, #16
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}

08001d76 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d76:	b580      	push	{r7, lr}
 8001d78:	b084      	sub	sp, #16
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6078      	str	r0, [r7, #4]
 8001d7e:	460b      	mov	r3, r1
 8001d80:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001d82:	78fb      	ldrb	r3, [r7, #3]
 8001d84:	f003 030f 	and.w	r3, r3, #15
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	7912      	ldrb	r2, [r2, #4]
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d901      	bls.n	8001d94 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e042      	b.n	8001e1a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001d94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	da0f      	bge.n	8001dbc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d9c:	78fb      	ldrb	r3, [r7, #3]
 8001d9e:	f003 020f 	and.w	r2, r3, #15
 8001da2:	4613      	mov	r3, r2
 8001da4:	00db      	lsls	r3, r3, #3
 8001da6:	4413      	add	r3, r2
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	3310      	adds	r3, #16
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	4413      	add	r3, r2
 8001db0:	3304      	adds	r3, #4
 8001db2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2201      	movs	r2, #1
 8001db8:	705a      	strb	r2, [r3, #1]
 8001dba:	e00f      	b.n	8001ddc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001dbc:	78fb      	ldrb	r3, [r7, #3]
 8001dbe:	f003 020f 	and.w	r2, r3, #15
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	00db      	lsls	r3, r3, #3
 8001dc6:	4413      	add	r3, r2
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	3304      	adds	r3, #4
 8001dd4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2200      	movs	r2, #0
 8001de0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001de2:	78fb      	ldrb	r3, [r7, #3]
 8001de4:	f003 030f 	and.w	r3, r3, #15
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d101      	bne.n	8001dfc <HAL_PCD_EP_ClrStall+0x86>
 8001df8:	2302      	movs	r3, #2
 8001dfa:	e00e      	b.n	8001e1a <HAL_PCD_EP_ClrStall+0xa4>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68f9      	ldr	r1, [r7, #12]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f002 fd9e 	bl	800494c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2200      	movs	r2, #0
 8001e14:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b084      	sub	sp, #16
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8001e2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	da0c      	bge.n	8001e50 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e36:	78fb      	ldrb	r3, [r7, #3]
 8001e38:	f003 020f 	and.w	r2, r3, #15
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	4413      	add	r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	3310      	adds	r3, #16
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	4413      	add	r3, r2
 8001e4a:	3304      	adds	r3, #4
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	e00c      	b.n	8001e6a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e50:	78fb      	ldrb	r3, [r7, #3]
 8001e52:	f003 020f 	and.w	r2, r3, #15
 8001e56:	4613      	mov	r3, r2
 8001e58:	00db      	lsls	r3, r3, #3
 8001e5a:	4413      	add	r3, r2
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	4413      	add	r3, r2
 8001e66:	3304      	adds	r3, #4
 8001e68:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	68f9      	ldr	r1, [r7, #12]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f002 fbc1 	bl	80045f8 <USB_EPStopXfer>
 8001e76:	4603      	mov	r3, r0
 8001e78:	72fb      	strb	r3, [r7, #11]

  return ret;
 8001e7a:	7afb      	ldrb	r3, [r7, #11]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b088      	sub	sp, #32
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8001e98:	683a      	ldr	r2, [r7, #0]
 8001e9a:	4613      	mov	r3, r2
 8001e9c:	00db      	lsls	r3, r3, #3
 8001e9e:	4413      	add	r3, r2
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	3310      	adds	r3, #16
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	3304      	adds	r3, #4
 8001eaa:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	695a      	ldr	r2, [r3, #20]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	691b      	ldr	r3, [r3, #16]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d901      	bls.n	8001ebc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e067      	b.n	8001f8c <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	691a      	ldr	r2, [r3, #16]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	695b      	ldr	r3, [r3, #20]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	69fa      	ldr	r2, [r7, #28]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d902      	bls.n	8001ed8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	3303      	adds	r3, #3
 8001edc:	089b      	lsrs	r3, r3, #2
 8001ede:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001ee0:	e026      	b.n	8001f30 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	691a      	ldr	r2, [r3, #16]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	695b      	ldr	r3, [r3, #20]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	69fa      	ldr	r2, [r7, #28]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d902      	bls.n	8001efe <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	3303      	adds	r3, #3
 8001f02:	089b      	lsrs	r3, r3, #2
 8001f04:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	68d9      	ldr	r1, [r3, #12]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	b2da      	uxtb	r2, r3
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	6978      	ldr	r0, [r7, #20]
 8001f14:	f002 fc1a 	bl	800474c <USB_WritePacket>

    ep->xfer_buff  += len;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	68da      	ldr	r2, [r3, #12]
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	441a      	add	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	695a      	ldr	r2, [r3, #20]
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	441a      	add	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	015a      	lsls	r2, r3, #5
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	4413      	add	r3, r2
 8001f38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f3c:	699b      	ldr	r3, [r3, #24]
 8001f3e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d809      	bhi.n	8001f5a <PCD_WriteEmptyTxFifo+0xd6>
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	695a      	ldr	r2, [r3, #20]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d203      	bcs.n	8001f5a <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	691b      	ldr	r3, [r3, #16]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d1c3      	bne.n	8001ee2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	691a      	ldr	r2, [r3, #16]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	695b      	ldr	r3, [r3, #20]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d811      	bhi.n	8001f8a <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	f003 030f 	and.w	r3, r3, #15
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	6939      	ldr	r1, [r7, #16]
 8001f82:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001f86:	4013      	ands	r3, r2
 8001f88:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8001f8a:	2300      	movs	r3, #0
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3720      	adds	r7, #32
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b086      	sub	sp, #24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	333c      	adds	r3, #60	@ 0x3c
 8001fac:	3304      	adds	r3, #4
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	015a      	lsls	r2, r3, #5
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	4413      	add	r3, r2
 8001fba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	4a19      	ldr	r2, [pc, #100]	@ (800202c <PCD_EP_OutXfrComplete_int+0x98>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d124      	bne.n	8002014 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d00a      	beq.n	8001fea <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	015a      	lsls	r2, r3, #5
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	4413      	add	r3, r2
 8001fdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001fe6:	6093      	str	r3, [r2, #8]
 8001fe8:	e01a      	b.n	8002020 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	f003 0320 	and.w	r3, r3, #32
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d008      	beq.n	8002006 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	015a      	lsls	r2, r3, #5
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002000:	461a      	mov	r2, r3
 8002002:	2320      	movs	r3, #32
 8002004:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	b2db      	uxtb	r3, r3
 800200a:	4619      	mov	r1, r3
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f005 f981 	bl	8007314 <HAL_PCD_DataOutStageCallback>
 8002012:	e005      	b.n	8002020 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	b2db      	uxtb	r3, r3
 8002018:	4619      	mov	r1, r3
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f005 f97a 	bl	8007314 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8002020:	2300      	movs	r3, #0
}
 8002022:	4618      	mov	r0, r3
 8002024:	3718      	adds	r7, #24
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	4f54310a 	.word	0x4f54310a

08002030 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b086      	sub	sp, #24
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	333c      	adds	r3, #60	@ 0x3c
 8002048:	3304      	adds	r3, #4
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	015a      	lsls	r2, r3, #5
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	4413      	add	r3, r2
 8002056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	4a0c      	ldr	r2, [pc, #48]	@ (8002094 <PCD_EP_OutSetupPacket_int+0x64>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d90e      	bls.n	8002084 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800206c:	2b00      	cmp	r3, #0
 800206e:	d009      	beq.n	8002084 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	015a      	lsls	r2, r3, #5
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	4413      	add	r3, r2
 8002078:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800207c:	461a      	mov	r2, r3
 800207e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002082:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f005 f933 	bl	80072f0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800208a:	2300      	movs	r3, #0
}
 800208c:	4618      	mov	r0, r3
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	4f54300a 	.word	0x4f54300a

08002098 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	460b      	mov	r3, r1
 80020a2:	70fb      	strb	r3, [r7, #3]
 80020a4:	4613      	mov	r3, r2
 80020a6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ae:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80020b0:	78fb      	ldrb	r3, [r7, #3]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d107      	bne.n	80020c6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80020b6:	883b      	ldrh	r3, [r7, #0]
 80020b8:	0419      	lsls	r1, r3, #16
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68ba      	ldr	r2, [r7, #8]
 80020c0:	430a      	orrs	r2, r1
 80020c2:	629a      	str	r2, [r3, #40]	@ 0x28
 80020c4:	e028      	b.n	8002118 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020cc:	0c1b      	lsrs	r3, r3, #16
 80020ce:	68ba      	ldr	r2, [r7, #8]
 80020d0:	4413      	add	r3, r2
 80020d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80020d4:	2300      	movs	r3, #0
 80020d6:	73fb      	strb	r3, [r7, #15]
 80020d8:	e00d      	b.n	80020f6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	7bfb      	ldrb	r3, [r7, #15]
 80020e0:	3340      	adds	r3, #64	@ 0x40
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	4413      	add	r3, r2
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	0c1b      	lsrs	r3, r3, #16
 80020ea:	68ba      	ldr	r2, [r7, #8]
 80020ec:	4413      	add	r3, r2
 80020ee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
 80020f2:	3301      	adds	r3, #1
 80020f4:	73fb      	strb	r3, [r7, #15]
 80020f6:	7bfa      	ldrb	r2, [r7, #15]
 80020f8:	78fb      	ldrb	r3, [r7, #3]
 80020fa:	3b01      	subs	r3, #1
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d3ec      	bcc.n	80020da <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002100:	883b      	ldrh	r3, [r7, #0]
 8002102:	0418      	lsls	r0, r3, #16
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6819      	ldr	r1, [r3, #0]
 8002108:	78fb      	ldrb	r3, [r7, #3]
 800210a:	3b01      	subs	r3, #1
 800210c:	68ba      	ldr	r2, [r7, #8]
 800210e:	4302      	orrs	r2, r0
 8002110:	3340      	adds	r3, #64	@ 0x40
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	440b      	add	r3, r1
 8002116:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3714      	adds	r7, #20
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
 800212e:	460b      	mov	r3, r1
 8002130:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	887a      	ldrh	r2, [r7, #2]
 8002138:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2201      	movs	r2, #1
 800215a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	699b      	ldr	r3, [r3, #24]
 800216a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002176:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800217a:	f043 0303 	orr.w	r3, r3, #3
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002182:	2300      	movs	r3, #0
}
 8002184:	4618      	mov	r0, r3
 8002186:	3714      	adds	r7, #20
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002194:	4b05      	ldr	r3, [pc, #20]	@ (80021ac <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a04      	ldr	r2, [pc, #16]	@ (80021ac <HAL_PWR_EnableBkUpAccess+0x1c>)
 800219a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800219e:	6013      	str	r3, [r2, #0]
}
 80021a0:	bf00      	nop
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	40007000 	.word	0x40007000

080021b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80021b4:	4b04      	ldr	r3, [pc, #16]	@ (80021c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80021bc:	4618      	mov	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	40007000 	.word	0x40007000

080021cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b085      	sub	sp, #20
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021da:	d130      	bne.n	800223e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80021dc:	4b23      	ldr	r3, [pc, #140]	@ (800226c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80021e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021e8:	d038      	beq.n	800225c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021ea:	4b20      	ldr	r3, [pc, #128]	@ (800226c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021f2:	4a1e      	ldr	r2, [pc, #120]	@ (800226c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021f4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021f8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002270 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	2232      	movs	r2, #50	@ 0x32
 8002200:	fb02 f303 	mul.w	r3, r2, r3
 8002204:	4a1b      	ldr	r2, [pc, #108]	@ (8002274 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002206:	fba2 2303 	umull	r2, r3, r2, r3
 800220a:	0c9b      	lsrs	r3, r3, #18
 800220c:	3301      	adds	r3, #1
 800220e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002210:	e002      	b.n	8002218 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	3b01      	subs	r3, #1
 8002216:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002218:	4b14      	ldr	r3, [pc, #80]	@ (800226c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800221a:	695b      	ldr	r3, [r3, #20]
 800221c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002220:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002224:	d102      	bne.n	800222c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1f2      	bne.n	8002212 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800222c:	4b0f      	ldr	r3, [pc, #60]	@ (800226c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800222e:	695b      	ldr	r3, [r3, #20]
 8002230:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002238:	d110      	bne.n	800225c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e00f      	b.n	800225e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800223e:	4b0b      	ldr	r3, [pc, #44]	@ (800226c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002246:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800224a:	d007      	beq.n	800225c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800224c:	4b07      	ldr	r3, [pc, #28]	@ (800226c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002254:	4a05      	ldr	r2, [pc, #20]	@ (800226c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002256:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800225a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	3714      	adds	r7, #20
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	40007000 	.word	0x40007000
 8002270:	20000000 	.word	0x20000000
 8002274:	431bde83 	.word	0x431bde83

08002278 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800227c:	4b05      	ldr	r3, [pc, #20]	@ (8002294 <HAL_PWREx_EnableVddUSB+0x1c>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	4a04      	ldr	r2, [pc, #16]	@ (8002294 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002282:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002286:	6053      	str	r3, [r2, #4]
}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	40007000 	.word	0x40007000

08002298 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800229c:	4b05      	ldr	r3, [pc, #20]	@ (80022b4 <HAL_PWREx_EnableVddIO2+0x1c>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	4a04      	ldr	r2, [pc, #16]	@ (80022b4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80022a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022a6:	6053      	str	r3, [r2, #4]
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	40007000 	.word	0x40007000

080022b8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b088      	sub	sp, #32
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d102      	bne.n	80022cc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	f000 bc08 	b.w	8002adc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022cc:	4b96      	ldr	r3, [pc, #600]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f003 030c 	and.w	r3, r3, #12
 80022d4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022d6:	4b94      	ldr	r3, [pc, #592]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	f003 0303 	and.w	r3, r3, #3
 80022de:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0310 	and.w	r3, r3, #16
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f000 80e4 	beq.w	80024b6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d007      	beq.n	8002304 <HAL_RCC_OscConfig+0x4c>
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	2b0c      	cmp	r3, #12
 80022f8:	f040 808b 	bne.w	8002412 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	f040 8087 	bne.w	8002412 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002304:	4b88      	ldr	r3, [pc, #544]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0302 	and.w	r3, r3, #2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d005      	beq.n	800231c <HAL_RCC_OscConfig+0x64>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d101      	bne.n	800231c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e3df      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6a1a      	ldr	r2, [r3, #32]
 8002320:	4b81      	ldr	r3, [pc, #516]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0308 	and.w	r3, r3, #8
 8002328:	2b00      	cmp	r3, #0
 800232a:	d004      	beq.n	8002336 <HAL_RCC_OscConfig+0x7e>
 800232c:	4b7e      	ldr	r3, [pc, #504]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002334:	e005      	b.n	8002342 <HAL_RCC_OscConfig+0x8a>
 8002336:	4b7c      	ldr	r3, [pc, #496]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002338:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800233c:	091b      	lsrs	r3, r3, #4
 800233e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002342:	4293      	cmp	r3, r2
 8002344:	d223      	bcs.n	800238e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a1b      	ldr	r3, [r3, #32]
 800234a:	4618      	mov	r0, r3
 800234c:	f000 fd66 	bl	8002e1c <RCC_SetFlashLatencyFromMSIRange>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e3c0      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800235a:	4b73      	ldr	r3, [pc, #460]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a72      	ldr	r2, [pc, #456]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002360:	f043 0308 	orr.w	r3, r3, #8
 8002364:	6013      	str	r3, [r2, #0]
 8002366:	4b70      	ldr	r3, [pc, #448]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a1b      	ldr	r3, [r3, #32]
 8002372:	496d      	ldr	r1, [pc, #436]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002374:	4313      	orrs	r3, r2
 8002376:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002378:	4b6b      	ldr	r3, [pc, #428]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	69db      	ldr	r3, [r3, #28]
 8002384:	021b      	lsls	r3, r3, #8
 8002386:	4968      	ldr	r1, [pc, #416]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002388:	4313      	orrs	r3, r2
 800238a:	604b      	str	r3, [r1, #4]
 800238c:	e025      	b.n	80023da <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800238e:	4b66      	ldr	r3, [pc, #408]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a65      	ldr	r2, [pc, #404]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002394:	f043 0308 	orr.w	r3, r3, #8
 8002398:	6013      	str	r3, [r2, #0]
 800239a:	4b63      	ldr	r3, [pc, #396]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a1b      	ldr	r3, [r3, #32]
 80023a6:	4960      	ldr	r1, [pc, #384]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 80023a8:	4313      	orrs	r3, r2
 80023aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023ac:	4b5e      	ldr	r3, [pc, #376]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	69db      	ldr	r3, [r3, #28]
 80023b8:	021b      	lsls	r3, r3, #8
 80023ba:	495b      	ldr	r1, [pc, #364]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 80023bc:	4313      	orrs	r3, r2
 80023be:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d109      	bne.n	80023da <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a1b      	ldr	r3, [r3, #32]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 fd26 	bl	8002e1c <RCC_SetFlashLatencyFromMSIRange>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e380      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023da:	f000 fc87 	bl	8002cec <HAL_RCC_GetSysClockFreq>
 80023de:	4602      	mov	r2, r0
 80023e0:	4b51      	ldr	r3, [pc, #324]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	091b      	lsrs	r3, r3, #4
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	4950      	ldr	r1, [pc, #320]	@ (800252c <HAL_RCC_OscConfig+0x274>)
 80023ec:	5ccb      	ldrb	r3, [r1, r3]
 80023ee:	f003 031f 	and.w	r3, r3, #31
 80023f2:	fa22 f303 	lsr.w	r3, r2, r3
 80023f6:	4a4e      	ldr	r2, [pc, #312]	@ (8002530 <HAL_RCC_OscConfig+0x278>)
 80023f8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80023fa:	4b4e      	ldr	r3, [pc, #312]	@ (8002534 <HAL_RCC_OscConfig+0x27c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7fe f9f4 	bl	80007ec <HAL_InitTick>
 8002404:	4603      	mov	r3, r0
 8002406:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002408:	7bfb      	ldrb	r3, [r7, #15]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d052      	beq.n	80024b4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800240e:	7bfb      	ldrb	r3, [r7, #15]
 8002410:	e364      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d032      	beq.n	8002480 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800241a:	4b43      	ldr	r3, [pc, #268]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a42      	ldr	r2, [pc, #264]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002420:	f043 0301 	orr.w	r3, r3, #1
 8002424:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002426:	f7fe fa31 	bl	800088c <HAL_GetTick>
 800242a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800242e:	f7fe fa2d 	bl	800088c <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e34d      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002440:	4b39      	ldr	r3, [pc, #228]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0302 	and.w	r3, r3, #2
 8002448:	2b00      	cmp	r3, #0
 800244a:	d0f0      	beq.n	800242e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800244c:	4b36      	ldr	r3, [pc, #216]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a35      	ldr	r2, [pc, #212]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002452:	f043 0308 	orr.w	r3, r3, #8
 8002456:	6013      	str	r3, [r2, #0]
 8002458:	4b33      	ldr	r3, [pc, #204]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6a1b      	ldr	r3, [r3, #32]
 8002464:	4930      	ldr	r1, [pc, #192]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002466:	4313      	orrs	r3, r2
 8002468:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800246a:	4b2f      	ldr	r3, [pc, #188]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	69db      	ldr	r3, [r3, #28]
 8002476:	021b      	lsls	r3, r3, #8
 8002478:	492b      	ldr	r1, [pc, #172]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 800247a:	4313      	orrs	r3, r2
 800247c:	604b      	str	r3, [r1, #4]
 800247e:	e01a      	b.n	80024b6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002480:	4b29      	ldr	r3, [pc, #164]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a28      	ldr	r2, [pc, #160]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002486:	f023 0301 	bic.w	r3, r3, #1
 800248a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800248c:	f7fe f9fe 	bl	800088c <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002494:	f7fe f9fa 	bl	800088c <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e31a      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024a6:	4b20      	ldr	r3, [pc, #128]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d1f0      	bne.n	8002494 <HAL_RCC_OscConfig+0x1dc>
 80024b2:	e000      	b.n	80024b6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024b4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d073      	beq.n	80025aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	2b08      	cmp	r3, #8
 80024c6:	d005      	beq.n	80024d4 <HAL_RCC_OscConfig+0x21c>
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	2b0c      	cmp	r3, #12
 80024cc:	d10e      	bne.n	80024ec <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	2b03      	cmp	r3, #3
 80024d2:	d10b      	bne.n	80024ec <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024d4:	4b14      	ldr	r3, [pc, #80]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d063      	beq.n	80025a8 <HAL_RCC_OscConfig+0x2f0>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d15f      	bne.n	80025a8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e2f7      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024f4:	d106      	bne.n	8002504 <HAL_RCC_OscConfig+0x24c>
 80024f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a0b      	ldr	r2, [pc, #44]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 80024fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002500:	6013      	str	r3, [r2, #0]
 8002502:	e025      	b.n	8002550 <HAL_RCC_OscConfig+0x298>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800250c:	d114      	bne.n	8002538 <HAL_RCC_OscConfig+0x280>
 800250e:	4b06      	ldr	r3, [pc, #24]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a05      	ldr	r2, [pc, #20]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002514:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002518:	6013      	str	r3, [r2, #0]
 800251a:	4b03      	ldr	r3, [pc, #12]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a02      	ldr	r2, [pc, #8]	@ (8002528 <HAL_RCC_OscConfig+0x270>)
 8002520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	e013      	b.n	8002550 <HAL_RCC_OscConfig+0x298>
 8002528:	40021000 	.word	0x40021000
 800252c:	080084ac 	.word	0x080084ac
 8002530:	20000000 	.word	0x20000000
 8002534:	20000004 	.word	0x20000004
 8002538:	4ba0      	ldr	r3, [pc, #640]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a9f      	ldr	r2, [pc, #636]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 800253e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002542:	6013      	str	r3, [r2, #0]
 8002544:	4b9d      	ldr	r3, [pc, #628]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a9c      	ldr	r2, [pc, #624]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 800254a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800254e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d013      	beq.n	8002580 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002558:	f7fe f998 	bl	800088c <HAL_GetTick>
 800255c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800255e:	e008      	b.n	8002572 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002560:	f7fe f994 	bl	800088c <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b64      	cmp	r3, #100	@ 0x64
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e2b4      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002572:	4b92      	ldr	r3, [pc, #584]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d0f0      	beq.n	8002560 <HAL_RCC_OscConfig+0x2a8>
 800257e:	e014      	b.n	80025aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002580:	f7fe f984 	bl	800088c <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002588:	f7fe f980 	bl	800088c <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b64      	cmp	r3, #100	@ 0x64
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e2a0      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800259a:	4b88      	ldr	r3, [pc, #544]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1f0      	bne.n	8002588 <HAL_RCC_OscConfig+0x2d0>
 80025a6:	e000      	b.n	80025aa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0302 	and.w	r3, r3, #2
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d060      	beq.n	8002678 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	2b04      	cmp	r3, #4
 80025ba:	d005      	beq.n	80025c8 <HAL_RCC_OscConfig+0x310>
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	2b0c      	cmp	r3, #12
 80025c0:	d119      	bne.n	80025f6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d116      	bne.n	80025f6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025c8:	4b7c      	ldr	r3, [pc, #496]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d005      	beq.n	80025e0 <HAL_RCC_OscConfig+0x328>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d101      	bne.n	80025e0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e27d      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025e0:	4b76      	ldr	r3, [pc, #472]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	061b      	lsls	r3, r3, #24
 80025ee:	4973      	ldr	r1, [pc, #460]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025f4:	e040      	b.n	8002678 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d023      	beq.n	8002646 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025fe:	4b6f      	ldr	r3, [pc, #444]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a6e      	ldr	r2, [pc, #440]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 8002604:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002608:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800260a:	f7fe f93f 	bl	800088c <HAL_GetTick>
 800260e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002610:	e008      	b.n	8002624 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002612:	f7fe f93b 	bl	800088c <HAL_GetTick>
 8002616:	4602      	mov	r2, r0
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d901      	bls.n	8002624 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e25b      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002624:	4b65      	ldr	r3, [pc, #404]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800262c:	2b00      	cmp	r3, #0
 800262e:	d0f0      	beq.n	8002612 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002630:	4b62      	ldr	r3, [pc, #392]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	061b      	lsls	r3, r3, #24
 800263e:	495f      	ldr	r1, [pc, #380]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 8002640:	4313      	orrs	r3, r2
 8002642:	604b      	str	r3, [r1, #4]
 8002644:	e018      	b.n	8002678 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002646:	4b5d      	ldr	r3, [pc, #372]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a5c      	ldr	r2, [pc, #368]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 800264c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002650:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002652:	f7fe f91b 	bl	800088c <HAL_GetTick>
 8002656:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002658:	e008      	b.n	800266c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800265a:	f7fe f917 	bl	800088c <HAL_GetTick>
 800265e:	4602      	mov	r2, r0
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	2b02      	cmp	r3, #2
 8002666:	d901      	bls.n	800266c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e237      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800266c:	4b53      	ldr	r3, [pc, #332]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1f0      	bne.n	800265a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0308 	and.w	r3, r3, #8
 8002680:	2b00      	cmp	r3, #0
 8002682:	d03c      	beq.n	80026fe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	695b      	ldr	r3, [r3, #20]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d01c      	beq.n	80026c6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800268c:	4b4b      	ldr	r3, [pc, #300]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 800268e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002692:	4a4a      	ldr	r2, [pc, #296]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 8002694:	f043 0301 	orr.w	r3, r3, #1
 8002698:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800269c:	f7fe f8f6 	bl	800088c <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026a4:	f7fe f8f2 	bl	800088c <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e212      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026b6:	4b41      	ldr	r3, [pc, #260]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 80026b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026bc:	f003 0302 	and.w	r3, r3, #2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d0ef      	beq.n	80026a4 <HAL_RCC_OscConfig+0x3ec>
 80026c4:	e01b      	b.n	80026fe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026c6:	4b3d      	ldr	r3, [pc, #244]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 80026c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026cc:	4a3b      	ldr	r2, [pc, #236]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 80026ce:	f023 0301 	bic.w	r3, r3, #1
 80026d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d6:	f7fe f8d9 	bl	800088c <HAL_GetTick>
 80026da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026dc:	e008      	b.n	80026f0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026de:	f7fe f8d5 	bl	800088c <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d901      	bls.n	80026f0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e1f5      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026f0:	4b32      	ldr	r3, [pc, #200]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 80026f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1ef      	bne.n	80026de <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0304 	and.w	r3, r3, #4
 8002706:	2b00      	cmp	r3, #0
 8002708:	f000 80a6 	beq.w	8002858 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800270c:	2300      	movs	r3, #0
 800270e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002710:	4b2a      	ldr	r3, [pc, #168]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 8002712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002714:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d10d      	bne.n	8002738 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800271c:	4b27      	ldr	r3, [pc, #156]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 800271e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002720:	4a26      	ldr	r2, [pc, #152]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 8002722:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002726:	6593      	str	r3, [r2, #88]	@ 0x58
 8002728:	4b24      	ldr	r3, [pc, #144]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 800272a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800272c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002730:	60bb      	str	r3, [r7, #8]
 8002732:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002734:	2301      	movs	r3, #1
 8002736:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002738:	4b21      	ldr	r3, [pc, #132]	@ (80027c0 <HAL_RCC_OscConfig+0x508>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002740:	2b00      	cmp	r3, #0
 8002742:	d118      	bne.n	8002776 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002744:	4b1e      	ldr	r3, [pc, #120]	@ (80027c0 <HAL_RCC_OscConfig+0x508>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a1d      	ldr	r2, [pc, #116]	@ (80027c0 <HAL_RCC_OscConfig+0x508>)
 800274a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800274e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002750:	f7fe f89c 	bl	800088c <HAL_GetTick>
 8002754:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002756:	e008      	b.n	800276a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002758:	f7fe f898 	bl	800088c <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b02      	cmp	r3, #2
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e1b8      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800276a:	4b15      	ldr	r3, [pc, #84]	@ (80027c0 <HAL_RCC_OscConfig+0x508>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002772:	2b00      	cmp	r3, #0
 8002774:	d0f0      	beq.n	8002758 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	2b01      	cmp	r3, #1
 800277c:	d108      	bne.n	8002790 <HAL_RCC_OscConfig+0x4d8>
 800277e:	4b0f      	ldr	r3, [pc, #60]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 8002780:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002784:	4a0d      	ldr	r2, [pc, #52]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 8002786:	f043 0301 	orr.w	r3, r3, #1
 800278a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800278e:	e029      	b.n	80027e4 <HAL_RCC_OscConfig+0x52c>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	2b05      	cmp	r3, #5
 8002796:	d115      	bne.n	80027c4 <HAL_RCC_OscConfig+0x50c>
 8002798:	4b08      	ldr	r3, [pc, #32]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 800279a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800279e:	4a07      	ldr	r2, [pc, #28]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 80027a0:	f043 0304 	orr.w	r3, r3, #4
 80027a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027a8:	4b04      	ldr	r3, [pc, #16]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 80027aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027ae:	4a03      	ldr	r2, [pc, #12]	@ (80027bc <HAL_RCC_OscConfig+0x504>)
 80027b0:	f043 0301 	orr.w	r3, r3, #1
 80027b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027b8:	e014      	b.n	80027e4 <HAL_RCC_OscConfig+0x52c>
 80027ba:	bf00      	nop
 80027bc:	40021000 	.word	0x40021000
 80027c0:	40007000 	.word	0x40007000
 80027c4:	4b9d      	ldr	r3, [pc, #628]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 80027c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027ca:	4a9c      	ldr	r2, [pc, #624]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 80027cc:	f023 0301 	bic.w	r3, r3, #1
 80027d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027d4:	4b99      	ldr	r3, [pc, #612]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 80027d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027da:	4a98      	ldr	r2, [pc, #608]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 80027dc:	f023 0304 	bic.w	r3, r3, #4
 80027e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d016      	beq.n	800281a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ec:	f7fe f84e 	bl	800088c <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027f2:	e00a      	b.n	800280a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f4:	f7fe f84a 	bl	800088c <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002802:	4293      	cmp	r3, r2
 8002804:	d901      	bls.n	800280a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e168      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800280a:	4b8c      	ldr	r3, [pc, #560]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 800280c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d0ed      	beq.n	80027f4 <HAL_RCC_OscConfig+0x53c>
 8002818:	e015      	b.n	8002846 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800281a:	f7fe f837 	bl	800088c <HAL_GetTick>
 800281e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002820:	e00a      	b.n	8002838 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002822:	f7fe f833 	bl	800088c <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002830:	4293      	cmp	r3, r2
 8002832:	d901      	bls.n	8002838 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002834:	2303      	movs	r3, #3
 8002836:	e151      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002838:	4b80      	ldr	r3, [pc, #512]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 800283a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d1ed      	bne.n	8002822 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002846:	7ffb      	ldrb	r3, [r7, #31]
 8002848:	2b01      	cmp	r3, #1
 800284a:	d105      	bne.n	8002858 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800284c:	4b7b      	ldr	r3, [pc, #492]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 800284e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002850:	4a7a      	ldr	r2, [pc, #488]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 8002852:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002856:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0320 	and.w	r3, r3, #32
 8002860:	2b00      	cmp	r3, #0
 8002862:	d03c      	beq.n	80028de <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002868:	2b00      	cmp	r3, #0
 800286a:	d01c      	beq.n	80028a6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800286c:	4b73      	ldr	r3, [pc, #460]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 800286e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002872:	4a72      	ldr	r2, [pc, #456]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 8002874:	f043 0301 	orr.w	r3, r3, #1
 8002878:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800287c:	f7fe f806 	bl	800088c <HAL_GetTick>
 8002880:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002882:	e008      	b.n	8002896 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002884:	f7fe f802 	bl	800088c <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	2b02      	cmp	r3, #2
 8002890:	d901      	bls.n	8002896 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e122      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002896:	4b69      	ldr	r3, [pc, #420]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 8002898:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d0ef      	beq.n	8002884 <HAL_RCC_OscConfig+0x5cc>
 80028a4:	e01b      	b.n	80028de <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80028a6:	4b65      	ldr	r3, [pc, #404]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 80028a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028ac:	4a63      	ldr	r2, [pc, #396]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 80028ae:	f023 0301 	bic.w	r3, r3, #1
 80028b2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b6:	f7fd ffe9 	bl	800088c <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028bc:	e008      	b.n	80028d0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028be:	f7fd ffe5 	bl	800088c <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d901      	bls.n	80028d0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e105      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028d0:	4b5a      	ldr	r3, [pc, #360]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 80028d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1ef      	bne.n	80028be <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f000 80f9 	beq.w	8002ada <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	f040 80cf 	bne.w	8002a90 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80028f2:	4b52      	ldr	r3, [pc, #328]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	f003 0203 	and.w	r2, r3, #3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002902:	429a      	cmp	r2, r3
 8002904:	d12c      	bne.n	8002960 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002910:	3b01      	subs	r3, #1
 8002912:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002914:	429a      	cmp	r2, r3
 8002916:	d123      	bne.n	8002960 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002922:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002924:	429a      	cmp	r2, r3
 8002926:	d11b      	bne.n	8002960 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002932:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002934:	429a      	cmp	r2, r3
 8002936:	d113      	bne.n	8002960 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002942:	085b      	lsrs	r3, r3, #1
 8002944:	3b01      	subs	r3, #1
 8002946:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002948:	429a      	cmp	r2, r3
 800294a:	d109      	bne.n	8002960 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002956:	085b      	lsrs	r3, r3, #1
 8002958:	3b01      	subs	r3, #1
 800295a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800295c:	429a      	cmp	r2, r3
 800295e:	d071      	beq.n	8002a44 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	2b0c      	cmp	r3, #12
 8002964:	d068      	beq.n	8002a38 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002966:	4b35      	ldr	r3, [pc, #212]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d105      	bne.n	800297e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002972:	4b32      	ldr	r3, [pc, #200]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e0ac      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002982:	4b2e      	ldr	r3, [pc, #184]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a2d      	ldr	r2, [pc, #180]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 8002988:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800298c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800298e:	f7fd ff7d 	bl	800088c <HAL_GetTick>
 8002992:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002994:	e008      	b.n	80029a8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002996:	f7fd ff79 	bl	800088c <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d901      	bls.n	80029a8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80029a4:	2303      	movs	r3, #3
 80029a6:	e099      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029a8:	4b24      	ldr	r3, [pc, #144]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d1f0      	bne.n	8002996 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029b4:	4b21      	ldr	r3, [pc, #132]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 80029b6:	68da      	ldr	r2, [r3, #12]
 80029b8:	4b21      	ldr	r3, [pc, #132]	@ (8002a40 <HAL_RCC_OscConfig+0x788>)
 80029ba:	4013      	ands	r3, r2
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80029c4:	3a01      	subs	r2, #1
 80029c6:	0112      	lsls	r2, r2, #4
 80029c8:	4311      	orrs	r1, r2
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80029ce:	0212      	lsls	r2, r2, #8
 80029d0:	4311      	orrs	r1, r2
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029d6:	0852      	lsrs	r2, r2, #1
 80029d8:	3a01      	subs	r2, #1
 80029da:	0552      	lsls	r2, r2, #21
 80029dc:	4311      	orrs	r1, r2
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80029e2:	0852      	lsrs	r2, r2, #1
 80029e4:	3a01      	subs	r2, #1
 80029e6:	0652      	lsls	r2, r2, #25
 80029e8:	4311      	orrs	r1, r2
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80029ee:	06d2      	lsls	r2, r2, #27
 80029f0:	430a      	orrs	r2, r1
 80029f2:	4912      	ldr	r1, [pc, #72]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80029f8:	4b10      	ldr	r3, [pc, #64]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a0f      	ldr	r2, [pc, #60]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 80029fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a02:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a04:	4b0d      	ldr	r3, [pc, #52]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	4a0c      	ldr	r2, [pc, #48]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 8002a0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a0e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a10:	f7fd ff3c 	bl	800088c <HAL_GetTick>
 8002a14:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a16:	e008      	b.n	8002a2a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a18:	f7fd ff38 	bl	800088c <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e058      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a2a:	4b04      	ldr	r3, [pc, #16]	@ (8002a3c <HAL_RCC_OscConfig+0x784>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d0f0      	beq.n	8002a18 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a36:	e050      	b.n	8002ada <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e04f      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a44:	4b27      	ldr	r3, [pc, #156]	@ (8002ae4 <HAL_RCC_OscConfig+0x82c>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d144      	bne.n	8002ada <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a50:	4b24      	ldr	r3, [pc, #144]	@ (8002ae4 <HAL_RCC_OscConfig+0x82c>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a23      	ldr	r2, [pc, #140]	@ (8002ae4 <HAL_RCC_OscConfig+0x82c>)
 8002a56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a5a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a5c:	4b21      	ldr	r3, [pc, #132]	@ (8002ae4 <HAL_RCC_OscConfig+0x82c>)
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	4a20      	ldr	r2, [pc, #128]	@ (8002ae4 <HAL_RCC_OscConfig+0x82c>)
 8002a62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a66:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a68:	f7fd ff10 	bl	800088c <HAL_GetTick>
 8002a6c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a6e:	e008      	b.n	8002a82 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a70:	f7fd ff0c 	bl	800088c <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e02c      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a82:	4b18      	ldr	r3, [pc, #96]	@ (8002ae4 <HAL_RCC_OscConfig+0x82c>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d0f0      	beq.n	8002a70 <HAL_RCC_OscConfig+0x7b8>
 8002a8e:	e024      	b.n	8002ada <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	2b0c      	cmp	r3, #12
 8002a94:	d01f      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a96:	4b13      	ldr	r3, [pc, #76]	@ (8002ae4 <HAL_RCC_OscConfig+0x82c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a12      	ldr	r2, [pc, #72]	@ (8002ae4 <HAL_RCC_OscConfig+0x82c>)
 8002a9c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002aa0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa2:	f7fd fef3 	bl	800088c <HAL_GetTick>
 8002aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aa8:	e008      	b.n	8002abc <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aaa:	f7fd feef 	bl	800088c <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d901      	bls.n	8002abc <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	e00f      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002abc:	4b09      	ldr	r3, [pc, #36]	@ (8002ae4 <HAL_RCC_OscConfig+0x82c>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d1f0      	bne.n	8002aaa <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ac8:	4b06      	ldr	r3, [pc, #24]	@ (8002ae4 <HAL_RCC_OscConfig+0x82c>)
 8002aca:	68da      	ldr	r2, [r3, #12]
 8002acc:	4905      	ldr	r1, [pc, #20]	@ (8002ae4 <HAL_RCC_OscConfig+0x82c>)
 8002ace:	4b06      	ldr	r3, [pc, #24]	@ (8002ae8 <HAL_RCC_OscConfig+0x830>)
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	60cb      	str	r3, [r1, #12]
 8002ad4:	e001      	b.n	8002ada <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e000      	b.n	8002adc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3720      	adds	r7, #32
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	40021000 	.word	0x40021000
 8002ae8:	feeefffc 	.word	0xfeeefffc

08002aec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d101      	bne.n	8002b00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e0e7      	b.n	8002cd0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b00:	4b75      	ldr	r3, [pc, #468]	@ (8002cd8 <HAL_RCC_ClockConfig+0x1ec>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0307 	and.w	r3, r3, #7
 8002b08:	683a      	ldr	r2, [r7, #0]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d910      	bls.n	8002b30 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b0e:	4b72      	ldr	r3, [pc, #456]	@ (8002cd8 <HAL_RCC_ClockConfig+0x1ec>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f023 0207 	bic.w	r2, r3, #7
 8002b16:	4970      	ldr	r1, [pc, #448]	@ (8002cd8 <HAL_RCC_ClockConfig+0x1ec>)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b1e:	4b6e      	ldr	r3, [pc, #440]	@ (8002cd8 <HAL_RCC_ClockConfig+0x1ec>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0307 	and.w	r3, r3, #7
 8002b26:	683a      	ldr	r2, [r7, #0]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d001      	beq.n	8002b30 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e0cf      	b.n	8002cd0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0302 	and.w	r3, r3, #2
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d010      	beq.n	8002b5e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	4b66      	ldr	r3, [pc, #408]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d908      	bls.n	8002b5e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b4c:	4b63      	ldr	r3, [pc, #396]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	4960      	ldr	r1, [pc, #384]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d04c      	beq.n	8002c04 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	2b03      	cmp	r3, #3
 8002b70:	d107      	bne.n	8002b82 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b72:	4b5a      	ldr	r3, [pc, #360]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d121      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e0a6      	b.n	8002cd0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d107      	bne.n	8002b9a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b8a:	4b54      	ldr	r3, [pc, #336]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d115      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e09a      	b.n	8002cd0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d107      	bne.n	8002bb2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ba2:	4b4e      	ldr	r3, [pc, #312]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d109      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e08e      	b.n	8002cd0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bb2:	4b4a      	ldr	r3, [pc, #296]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e086      	b.n	8002cd0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002bc2:	4b46      	ldr	r3, [pc, #280]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f023 0203 	bic.w	r2, r3, #3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	4943      	ldr	r1, [pc, #268]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bd4:	f7fd fe5a 	bl	800088c <HAL_GetTick>
 8002bd8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bda:	e00a      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bdc:	f7fd fe56 	bl	800088c <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e06e      	b.n	8002cd0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf2:	4b3a      	ldr	r3, [pc, #232]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 020c 	and.w	r2, r3, #12
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d1eb      	bne.n	8002bdc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0302 	and.w	r3, r3, #2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d010      	beq.n	8002c32 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	4b31      	ldr	r3, [pc, #196]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d208      	bcs.n	8002c32 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c20:	4b2e      	ldr	r3, [pc, #184]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	492b      	ldr	r1, [pc, #172]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c32:	4b29      	ldr	r3, [pc, #164]	@ (8002cd8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0307 	and.w	r3, r3, #7
 8002c3a:	683a      	ldr	r2, [r7, #0]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d210      	bcs.n	8002c62 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c40:	4b25      	ldr	r3, [pc, #148]	@ (8002cd8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f023 0207 	bic.w	r2, r3, #7
 8002c48:	4923      	ldr	r1, [pc, #140]	@ (8002cd8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c50:	4b21      	ldr	r3, [pc, #132]	@ (8002cd8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0307 	and.w	r3, r3, #7
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d001      	beq.n	8002c62 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e036      	b.n	8002cd0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0304 	and.w	r3, r3, #4
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d008      	beq.n	8002c80 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	4918      	ldr	r1, [pc, #96]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0308 	and.w	r3, r3, #8
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d009      	beq.n	8002ca0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c8c:	4b13      	ldr	r3, [pc, #76]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	691b      	ldr	r3, [r3, #16]
 8002c98:	00db      	lsls	r3, r3, #3
 8002c9a:	4910      	ldr	r1, [pc, #64]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ca0:	f000 f824 	bl	8002cec <HAL_RCC_GetSysClockFreq>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8002cdc <HAL_RCC_ClockConfig+0x1f0>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	091b      	lsrs	r3, r3, #4
 8002cac:	f003 030f 	and.w	r3, r3, #15
 8002cb0:	490b      	ldr	r1, [pc, #44]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f4>)
 8002cb2:	5ccb      	ldrb	r3, [r1, r3]
 8002cb4:	f003 031f 	and.w	r3, r3, #31
 8002cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8002cbc:	4a09      	ldr	r2, [pc, #36]	@ (8002ce4 <HAL_RCC_ClockConfig+0x1f8>)
 8002cbe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002cc0:	4b09      	ldr	r3, [pc, #36]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1fc>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7fd fd91 	bl	80007ec <HAL_InitTick>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	72fb      	strb	r3, [r7, #11]

  return status;
 8002cce:	7afb      	ldrb	r3, [r7, #11]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3710      	adds	r7, #16
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	40022000 	.word	0x40022000
 8002cdc:	40021000 	.word	0x40021000
 8002ce0:	080084ac 	.word	0x080084ac
 8002ce4:	20000000 	.word	0x20000000
 8002ce8:	20000004 	.word	0x20000004

08002cec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b089      	sub	sp, #36	@ 0x24
 8002cf0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61fb      	str	r3, [r7, #28]
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cfa:	4b3e      	ldr	r3, [pc, #248]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f003 030c 	and.w	r3, r3, #12
 8002d02:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d04:	4b3b      	ldr	r3, [pc, #236]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	f003 0303 	and.w	r3, r3, #3
 8002d0c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d005      	beq.n	8002d20 <HAL_RCC_GetSysClockFreq+0x34>
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	2b0c      	cmp	r3, #12
 8002d18:	d121      	bne.n	8002d5e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d11e      	bne.n	8002d5e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d20:	4b34      	ldr	r3, [pc, #208]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0308 	and.w	r3, r3, #8
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d107      	bne.n	8002d3c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d2c:	4b31      	ldr	r3, [pc, #196]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d32:	0a1b      	lsrs	r3, r3, #8
 8002d34:	f003 030f 	and.w	r3, r3, #15
 8002d38:	61fb      	str	r3, [r7, #28]
 8002d3a:	e005      	b.n	8002d48 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d3c:	4b2d      	ldr	r3, [pc, #180]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	091b      	lsrs	r3, r3, #4
 8002d42:	f003 030f 	and.w	r3, r3, #15
 8002d46:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d48:	4a2b      	ldr	r2, [pc, #172]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d50:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d10d      	bne.n	8002d74 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d5c:	e00a      	b.n	8002d74 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	2b04      	cmp	r3, #4
 8002d62:	d102      	bne.n	8002d6a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d64:	4b25      	ldr	r3, [pc, #148]	@ (8002dfc <HAL_RCC_GetSysClockFreq+0x110>)
 8002d66:	61bb      	str	r3, [r7, #24]
 8002d68:	e004      	b.n	8002d74 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	2b08      	cmp	r3, #8
 8002d6e:	d101      	bne.n	8002d74 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d70:	4b23      	ldr	r3, [pc, #140]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d72:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	2b0c      	cmp	r3, #12
 8002d78:	d134      	bne.n	8002de4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	f003 0303 	and.w	r3, r3, #3
 8002d82:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d003      	beq.n	8002d92 <HAL_RCC_GetSysClockFreq+0xa6>
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	2b03      	cmp	r3, #3
 8002d8e:	d003      	beq.n	8002d98 <HAL_RCC_GetSysClockFreq+0xac>
 8002d90:	e005      	b.n	8002d9e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d92:	4b1a      	ldr	r3, [pc, #104]	@ (8002dfc <HAL_RCC_GetSysClockFreq+0x110>)
 8002d94:	617b      	str	r3, [r7, #20]
      break;
 8002d96:	e005      	b.n	8002da4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d98:	4b19      	ldr	r3, [pc, #100]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d9a:	617b      	str	r3, [r7, #20]
      break;
 8002d9c:	e002      	b.n	8002da4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	617b      	str	r3, [r7, #20]
      break;
 8002da2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002da4:	4b13      	ldr	r3, [pc, #76]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	091b      	lsrs	r3, r3, #4
 8002daa:	f003 0307 	and.w	r3, r3, #7
 8002dae:	3301      	adds	r3, #1
 8002db0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002db2:	4b10      	ldr	r3, [pc, #64]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	0a1b      	lsrs	r3, r3, #8
 8002db8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002dbc:	697a      	ldr	r2, [r7, #20]
 8002dbe:	fb03 f202 	mul.w	r2, r3, r2
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002dca:	4b0a      	ldr	r3, [pc, #40]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	0e5b      	lsrs	r3, r3, #25
 8002dd0:	f003 0303 	and.w	r3, r3, #3
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	005b      	lsls	r3, r3, #1
 8002dd8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002de4:	69bb      	ldr	r3, [r7, #24]
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3724      	adds	r7, #36	@ 0x24
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	40021000 	.word	0x40021000
 8002df8:	080084bc 	.word	0x080084bc
 8002dfc:	00f42400 	.word	0x00f42400
 8002e00:	007a1200 	.word	0x007a1200

08002e04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e08:	4b03      	ldr	r3, [pc, #12]	@ (8002e18 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	20000000 	.word	0x20000000

08002e1c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e24:	2300      	movs	r3, #0
 8002e26:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e28:	4b2a      	ldr	r3, [pc, #168]	@ (8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d003      	beq.n	8002e3c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e34:	f7ff f9bc 	bl	80021b0 <HAL_PWREx_GetVoltageRange>
 8002e38:	6178      	str	r0, [r7, #20]
 8002e3a:	e014      	b.n	8002e66 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e3c:	4b25      	ldr	r3, [pc, #148]	@ (8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e40:	4a24      	ldr	r2, [pc, #144]	@ (8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e46:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e48:	4b22      	ldr	r3, [pc, #136]	@ (8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e50:	60fb      	str	r3, [r7, #12]
 8002e52:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e54:	f7ff f9ac 	bl	80021b0 <HAL_PWREx_GetVoltageRange>
 8002e58:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e5a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e5e:	4a1d      	ldr	r2, [pc, #116]	@ (8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e64:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e6c:	d10b      	bne.n	8002e86 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2b80      	cmp	r3, #128	@ 0x80
 8002e72:	d919      	bls.n	8002ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e78:	d902      	bls.n	8002e80 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	613b      	str	r3, [r7, #16]
 8002e7e:	e013      	b.n	8002ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e80:	2301      	movs	r3, #1
 8002e82:	613b      	str	r3, [r7, #16]
 8002e84:	e010      	b.n	8002ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2b80      	cmp	r3, #128	@ 0x80
 8002e8a:	d902      	bls.n	8002e92 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	613b      	str	r3, [r7, #16]
 8002e90:	e00a      	b.n	8002ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b80      	cmp	r3, #128	@ 0x80
 8002e96:	d102      	bne.n	8002e9e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e98:	2302      	movs	r3, #2
 8002e9a:	613b      	str	r3, [r7, #16]
 8002e9c:	e004      	b.n	8002ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2b70      	cmp	r3, #112	@ 0x70
 8002ea2:	d101      	bne.n	8002ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f023 0207 	bic.w	r2, r3, #7
 8002eb0:	4909      	ldr	r1, [pc, #36]	@ (8002ed8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002eb8:	4b07      	ldr	r3, [pc, #28]	@ (8002ed8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0307 	and.w	r3, r3, #7
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d001      	beq.n	8002eca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e000      	b.n	8002ecc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3718      	adds	r7, #24
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40021000 	.word	0x40021000
 8002ed8:	40022000 	.word	0x40022000

08002edc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ee8:	2300      	movs	r3, #0
 8002eea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d041      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002efc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002f00:	d02a      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002f02:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002f06:	d824      	bhi.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002f08:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002f0c:	d008      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002f0e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002f12:	d81e      	bhi.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d00a      	beq.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002f18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f1c:	d010      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002f1e:	e018      	b.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f20:	4b86      	ldr	r3, [pc, #536]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	4a85      	ldr	r2, [pc, #532]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f2a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f2c:	e015      	b.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	3304      	adds	r3, #4
 8002f32:	2100      	movs	r1, #0
 8002f34:	4618      	mov	r0, r3
 8002f36:	f000 fadd 	bl	80034f4 <RCCEx_PLLSAI1_Config>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f3e:	e00c      	b.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3320      	adds	r3, #32
 8002f44:	2100      	movs	r1, #0
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 fbc6 	bl	80036d8 <RCCEx_PLLSAI2_Config>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f50:	e003      	b.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	74fb      	strb	r3, [r7, #19]
      break;
 8002f56:	e000      	b.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002f58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f5a:	7cfb      	ldrb	r3, [r7, #19]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d10b      	bne.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f60:	4b76      	ldr	r3, [pc, #472]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f66:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f6e:	4973      	ldr	r1, [pc, #460]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f76:	e001      	b.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f78:	7cfb      	ldrb	r3, [r7, #19]
 8002f7a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d041      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f8c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f90:	d02a      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002f92:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f96:	d824      	bhi.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f9c:	d008      	beq.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002f9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002fa2:	d81e      	bhi.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d00a      	beq.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002fa8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fac:	d010      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002fae:	e018      	b.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002fb0:	4b62      	ldr	r3, [pc, #392]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	4a61      	ldr	r2, [pc, #388]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fba:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fbc:	e015      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	3304      	adds	r3, #4
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f000 fa95 	bl	80034f4 <RCCEx_PLLSAI1_Config>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fce:	e00c      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3320      	adds	r3, #32
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f000 fb7e 	bl	80036d8 <RCCEx_PLLSAI2_Config>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fe0:	e003      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	74fb      	strb	r3, [r7, #19]
      break;
 8002fe6:	e000      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002fe8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fea:	7cfb      	ldrb	r3, [r7, #19]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d10b      	bne.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ff0:	4b52      	ldr	r3, [pc, #328]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ff6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ffe:	494f      	ldr	r1, [pc, #316]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003000:	4313      	orrs	r3, r2
 8003002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003006:	e001      	b.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003008:	7cfb      	ldrb	r3, [r7, #19]
 800300a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003014:	2b00      	cmp	r3, #0
 8003016:	f000 80a0 	beq.w	800315a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800301a:	2300      	movs	r3, #0
 800301c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800301e:	4b47      	ldr	r3, [pc, #284]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d101      	bne.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800302a:	2301      	movs	r3, #1
 800302c:	e000      	b.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800302e:	2300      	movs	r3, #0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00d      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003034:	4b41      	ldr	r3, [pc, #260]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003036:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003038:	4a40      	ldr	r2, [pc, #256]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800303a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800303e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003040:	4b3e      	ldr	r3, [pc, #248]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003044:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003048:	60bb      	str	r3, [r7, #8]
 800304a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800304c:	2301      	movs	r3, #1
 800304e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003050:	4b3b      	ldr	r3, [pc, #236]	@ (8003140 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a3a      	ldr	r2, [pc, #232]	@ (8003140 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003056:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800305a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800305c:	f7fd fc16 	bl	800088c <HAL_GetTick>
 8003060:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003062:	e009      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003064:	f7fd fc12 	bl	800088c <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d902      	bls.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	74fb      	strb	r3, [r7, #19]
        break;
 8003076:	e005      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003078:	4b31      	ldr	r3, [pc, #196]	@ (8003140 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003080:	2b00      	cmp	r3, #0
 8003082:	d0ef      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003084:	7cfb      	ldrb	r3, [r7, #19]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d15c      	bne.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800308a:	4b2c      	ldr	r3, [pc, #176]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800308c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003090:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003094:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d01f      	beq.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d019      	beq.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80030a8:	4b24      	ldr	r3, [pc, #144]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80030b4:	4b21      	ldr	r3, [pc, #132]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ba:	4a20      	ldr	r2, [pc, #128]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80030c4:	4b1d      	ldr	r3, [pc, #116]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ca:	4a1c      	ldr	r2, [pc, #112]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80030d4:	4a19      	ldr	r2, [pc, #100]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d016      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e6:	f7fd fbd1 	bl	800088c <HAL_GetTick>
 80030ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030ec:	e00b      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ee:	f7fd fbcd 	bl	800088c <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d902      	bls.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	74fb      	strb	r3, [r7, #19]
            break;
 8003104:	e006      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003106:	4b0d      	ldr	r3, [pc, #52]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800310c:	f003 0302 	and.w	r3, r3, #2
 8003110:	2b00      	cmp	r3, #0
 8003112:	d0ec      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003114:	7cfb      	ldrb	r3, [r7, #19]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10c      	bne.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800311a:	4b08      	ldr	r3, [pc, #32]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800311c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003120:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800312a:	4904      	ldr	r1, [pc, #16]	@ (800313c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800312c:	4313      	orrs	r3, r2
 800312e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003132:	e009      	b.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003134:	7cfb      	ldrb	r3, [r7, #19]
 8003136:	74bb      	strb	r3, [r7, #18]
 8003138:	e006      	b.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800313a:	bf00      	nop
 800313c:	40021000 	.word	0x40021000
 8003140:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003144:	7cfb      	ldrb	r3, [r7, #19]
 8003146:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003148:	7c7b      	ldrb	r3, [r7, #17]
 800314a:	2b01      	cmp	r3, #1
 800314c:	d105      	bne.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800314e:	4ba6      	ldr	r3, [pc, #664]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003152:	4aa5      	ldr	r2, [pc, #660]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003154:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003158:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00a      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003166:	4ba0      	ldr	r3, [pc, #640]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800316c:	f023 0203 	bic.w	r2, r3, #3
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003174:	499c      	ldr	r1, [pc, #624]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003176:	4313      	orrs	r3, r2
 8003178:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0302 	and.w	r3, r3, #2
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00a      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003188:	4b97      	ldr	r3, [pc, #604]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800318a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800318e:	f023 020c 	bic.w	r2, r3, #12
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003196:	4994      	ldr	r1, [pc, #592]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003198:	4313      	orrs	r3, r2
 800319a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0304 	and.w	r3, r3, #4
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00a      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80031aa:	4b8f      	ldr	r3, [pc, #572]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b8:	498b      	ldr	r1, [pc, #556]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0308 	and.w	r3, r3, #8
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00a      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80031cc:	4b86      	ldr	r3, [pc, #536]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031da:	4983      	ldr	r1, [pc, #524]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0310 	and.w	r3, r3, #16
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00a      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80031ee:	4b7e      	ldr	r3, [pc, #504]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031fc:	497a      	ldr	r1, [pc, #488]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0320 	and.w	r3, r3, #32
 800320c:	2b00      	cmp	r3, #0
 800320e:	d00a      	beq.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003210:	4b75      	ldr	r3, [pc, #468]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003216:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800321e:	4972      	ldr	r1, [pc, #456]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003220:	4313      	orrs	r3, r2
 8003222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800322e:	2b00      	cmp	r3, #0
 8003230:	d00a      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003232:	4b6d      	ldr	r3, [pc, #436]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003238:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003240:	4969      	ldr	r1, [pc, #420]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003242:	4313      	orrs	r3, r2
 8003244:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003250:	2b00      	cmp	r3, #0
 8003252:	d00a      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003254:	4b64      	ldr	r3, [pc, #400]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800325a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003262:	4961      	ldr	r1, [pc, #388]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003264:	4313      	orrs	r3, r2
 8003266:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00a      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003276:	4b5c      	ldr	r3, [pc, #368]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800327c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003284:	4958      	ldr	r1, [pc, #352]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003286:	4313      	orrs	r3, r2
 8003288:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00a      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003298:	4b53      	ldr	r3, [pc, #332]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800329a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800329e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a6:	4950      	ldr	r1, [pc, #320]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00a      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80032ba:	4b4b      	ldr	r3, [pc, #300]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032c8:	4947      	ldr	r1, [pc, #284]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00a      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80032dc:	4b42      	ldr	r3, [pc, #264]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032e2:	f023 0203 	bic.w	r2, r3, #3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ea:	493f      	ldr	r1, [pc, #252]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d028      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032fe:	4b3a      	ldr	r3, [pc, #232]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003304:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800330c:	4936      	ldr	r1, [pc, #216]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800330e:	4313      	orrs	r3, r2
 8003310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003318:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800331c:	d106      	bne.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800331e:	4b32      	ldr	r3, [pc, #200]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	4a31      	ldr	r2, [pc, #196]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003324:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003328:	60d3      	str	r3, [r2, #12]
 800332a:	e011      	b.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003330:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003334:	d10c      	bne.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	3304      	adds	r3, #4
 800333a:	2101      	movs	r1, #1
 800333c:	4618      	mov	r0, r3
 800333e:	f000 f8d9 	bl	80034f4 <RCCEx_PLLSAI1_Config>
 8003342:	4603      	mov	r3, r0
 8003344:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003346:	7cfb      	ldrb	r3, [r7, #19]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 800334c:	7cfb      	ldrb	r3, [r7, #19]
 800334e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d028      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800335c:	4b22      	ldr	r3, [pc, #136]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800335e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003362:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800336a:	491f      	ldr	r1, [pc, #124]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800336c:	4313      	orrs	r3, r2
 800336e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003376:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800337a:	d106      	bne.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800337c:	4b1a      	ldr	r3, [pc, #104]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	4a19      	ldr	r2, [pc, #100]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003382:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003386:	60d3      	str	r3, [r2, #12]
 8003388:	e011      	b.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800338e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003392:	d10c      	bne.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	3304      	adds	r3, #4
 8003398:	2101      	movs	r1, #1
 800339a:	4618      	mov	r0, r3
 800339c:	f000 f8aa 	bl	80034f4 <RCCEx_PLLSAI1_Config>
 80033a0:	4603      	mov	r3, r0
 80033a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033a4:	7cfb      	ldrb	r3, [r7, #19]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d001      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 80033aa:	7cfb      	ldrb	r3, [r7, #19]
 80033ac:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d02a      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80033ba:	4b0b      	ldr	r3, [pc, #44]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033c8:	4907      	ldr	r1, [pc, #28]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033d8:	d108      	bne.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033da:	4b03      	ldr	r3, [pc, #12]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	4a02      	ldr	r2, [pc, #8]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033e4:	60d3      	str	r3, [r2, #12]
 80033e6:	e013      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80033e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033f4:	d10c      	bne.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	3304      	adds	r3, #4
 80033fa:	2101      	movs	r1, #1
 80033fc:	4618      	mov	r0, r3
 80033fe:	f000 f879 	bl	80034f4 <RCCEx_PLLSAI1_Config>
 8003402:	4603      	mov	r3, r0
 8003404:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003406:	7cfb      	ldrb	r3, [r7, #19]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d001      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 800340c:	7cfb      	ldrb	r3, [r7, #19]
 800340e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d02f      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800341c:	4b2c      	ldr	r3, [pc, #176]	@ (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800341e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003422:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800342a:	4929      	ldr	r1, [pc, #164]	@ (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800342c:	4313      	orrs	r3, r2
 800342e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003436:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800343a:	d10d      	bne.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	3304      	adds	r3, #4
 8003440:	2102      	movs	r1, #2
 8003442:	4618      	mov	r0, r3
 8003444:	f000 f856 	bl	80034f4 <RCCEx_PLLSAI1_Config>
 8003448:	4603      	mov	r3, r0
 800344a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800344c:	7cfb      	ldrb	r3, [r7, #19]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d014      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8003452:	7cfb      	ldrb	r3, [r7, #19]
 8003454:	74bb      	strb	r3, [r7, #18]
 8003456:	e011      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800345c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003460:	d10c      	bne.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	3320      	adds	r3, #32
 8003466:	2102      	movs	r1, #2
 8003468:	4618      	mov	r0, r3
 800346a:	f000 f935 	bl	80036d8 <RCCEx_PLLSAI2_Config>
 800346e:	4603      	mov	r3, r0
 8003470:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003472:	7cfb      	ldrb	r3, [r7, #19]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8003478:	7cfb      	ldrb	r3, [r7, #19]
 800347a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d00b      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003488:	4b11      	ldr	r3, [pc, #68]	@ (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800348a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800348e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003498:	490d      	ldr	r1, [pc, #52]	@ (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800349a:	4313      	orrs	r3, r2
 800349c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00b      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80034ac:	4b08      	ldr	r3, [pc, #32]	@ (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80034ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034bc:	4904      	ldr	r1, [pc, #16]	@ (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80034be:	4313      	orrs	r3, r2
 80034c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80034c4:	7cbb      	ldrb	r3, [r7, #18]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3718      	adds	r7, #24
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	40021000 	.word	0x40021000

080034d4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80034d8:	4b05      	ldr	r3, [pc, #20]	@ (80034f0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a04      	ldr	r2, [pc, #16]	@ (80034f0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80034de:	f043 0304 	orr.w	r3, r3, #4
 80034e2:	6013      	str	r3, [r2, #0]
}
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	40021000 	.word	0x40021000

080034f4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034fe:	2300      	movs	r3, #0
 8003500:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003502:	4b74      	ldr	r3, [pc, #464]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	f003 0303 	and.w	r3, r3, #3
 800350a:	2b00      	cmp	r3, #0
 800350c:	d018      	beq.n	8003540 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800350e:	4b71      	ldr	r3, [pc, #452]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	f003 0203 	and.w	r2, r3, #3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	429a      	cmp	r2, r3
 800351c:	d10d      	bne.n	800353a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
       ||
 8003522:	2b00      	cmp	r3, #0
 8003524:	d009      	beq.n	800353a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003526:	4b6b      	ldr	r3, [pc, #428]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	091b      	lsrs	r3, r3, #4
 800352c:	f003 0307 	and.w	r3, r3, #7
 8003530:	1c5a      	adds	r2, r3, #1
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
       ||
 8003536:	429a      	cmp	r2, r3
 8003538:	d047      	beq.n	80035ca <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	73fb      	strb	r3, [r7, #15]
 800353e:	e044      	b.n	80035ca <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2b03      	cmp	r3, #3
 8003546:	d018      	beq.n	800357a <RCCEx_PLLSAI1_Config+0x86>
 8003548:	2b03      	cmp	r3, #3
 800354a:	d825      	bhi.n	8003598 <RCCEx_PLLSAI1_Config+0xa4>
 800354c:	2b01      	cmp	r3, #1
 800354e:	d002      	beq.n	8003556 <RCCEx_PLLSAI1_Config+0x62>
 8003550:	2b02      	cmp	r3, #2
 8003552:	d009      	beq.n	8003568 <RCCEx_PLLSAI1_Config+0x74>
 8003554:	e020      	b.n	8003598 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003556:	4b5f      	ldr	r3, [pc, #380]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0302 	and.w	r3, r3, #2
 800355e:	2b00      	cmp	r3, #0
 8003560:	d11d      	bne.n	800359e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003566:	e01a      	b.n	800359e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003568:	4b5a      	ldr	r3, [pc, #360]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003570:	2b00      	cmp	r3, #0
 8003572:	d116      	bne.n	80035a2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003578:	e013      	b.n	80035a2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800357a:	4b56      	ldr	r3, [pc, #344]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d10f      	bne.n	80035a6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003586:	4b53      	ldr	r3, [pc, #332]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d109      	bne.n	80035a6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003596:	e006      	b.n	80035a6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	73fb      	strb	r3, [r7, #15]
      break;
 800359c:	e004      	b.n	80035a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800359e:	bf00      	nop
 80035a0:	e002      	b.n	80035a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80035a2:	bf00      	nop
 80035a4:	e000      	b.n	80035a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80035a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80035a8:	7bfb      	ldrb	r3, [r7, #15]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d10d      	bne.n	80035ca <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80035ae:	4b49      	ldr	r3, [pc, #292]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6819      	ldr	r1, [r3, #0]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	3b01      	subs	r3, #1
 80035c0:	011b      	lsls	r3, r3, #4
 80035c2:	430b      	orrs	r3, r1
 80035c4:	4943      	ldr	r1, [pc, #268]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80035ca:	7bfb      	ldrb	r3, [r7, #15]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d17c      	bne.n	80036ca <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80035d0:	4b40      	ldr	r3, [pc, #256]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a3f      	ldr	r2, [pc, #252]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80035da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035dc:	f7fd f956 	bl	800088c <HAL_GetTick>
 80035e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80035e2:	e009      	b.n	80035f8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80035e4:	f7fd f952 	bl	800088c <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d902      	bls.n	80035f8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	73fb      	strb	r3, [r7, #15]
        break;
 80035f6:	e005      	b.n	8003604 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80035f8:	4b36      	ldr	r3, [pc, #216]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1ef      	bne.n	80035e4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003604:	7bfb      	ldrb	r3, [r7, #15]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d15f      	bne.n	80036ca <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d110      	bne.n	8003632 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003610:	4b30      	ldr	r3, [pc, #192]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003612:	691b      	ldr	r3, [r3, #16]
 8003614:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003618:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	6892      	ldr	r2, [r2, #8]
 8003620:	0211      	lsls	r1, r2, #8
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	68d2      	ldr	r2, [r2, #12]
 8003626:	06d2      	lsls	r2, r2, #27
 8003628:	430a      	orrs	r2, r1
 800362a:	492a      	ldr	r1, [pc, #168]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800362c:	4313      	orrs	r3, r2
 800362e:	610b      	str	r3, [r1, #16]
 8003630:	e027      	b.n	8003682 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d112      	bne.n	800365e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003638:	4b26      	ldr	r3, [pc, #152]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800363a:	691b      	ldr	r3, [r3, #16]
 800363c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003640:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	6892      	ldr	r2, [r2, #8]
 8003648:	0211      	lsls	r1, r2, #8
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	6912      	ldr	r2, [r2, #16]
 800364e:	0852      	lsrs	r2, r2, #1
 8003650:	3a01      	subs	r2, #1
 8003652:	0552      	lsls	r2, r2, #21
 8003654:	430a      	orrs	r2, r1
 8003656:	491f      	ldr	r1, [pc, #124]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003658:	4313      	orrs	r3, r2
 800365a:	610b      	str	r3, [r1, #16]
 800365c:	e011      	b.n	8003682 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800365e:	4b1d      	ldr	r3, [pc, #116]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003666:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	6892      	ldr	r2, [r2, #8]
 800366e:	0211      	lsls	r1, r2, #8
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	6952      	ldr	r2, [r2, #20]
 8003674:	0852      	lsrs	r2, r2, #1
 8003676:	3a01      	subs	r2, #1
 8003678:	0652      	lsls	r2, r2, #25
 800367a:	430a      	orrs	r2, r1
 800367c:	4915      	ldr	r1, [pc, #84]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800367e:	4313      	orrs	r3, r2
 8003680:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003682:	4b14      	ldr	r3, [pc, #80]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a13      	ldr	r2, [pc, #76]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003688:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800368c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800368e:	f7fd f8fd 	bl	800088c <HAL_GetTick>
 8003692:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003694:	e009      	b.n	80036aa <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003696:	f7fd f8f9 	bl	800088c <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d902      	bls.n	80036aa <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	73fb      	strb	r3, [r7, #15]
          break;
 80036a8:	e005      	b.n	80036b6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80036aa:	4b0a      	ldr	r3, [pc, #40]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d0ef      	beq.n	8003696 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d106      	bne.n	80036ca <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80036bc:	4b05      	ldr	r3, [pc, #20]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036be:	691a      	ldr	r2, [r3, #16]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	4903      	ldr	r1, [pc, #12]	@ (80036d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80036ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3710      	adds	r7, #16
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	40021000 	.word	0x40021000

080036d8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80036e6:	4b69      	ldr	r3, [pc, #420]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	f003 0303 	and.w	r3, r3, #3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d018      	beq.n	8003724 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80036f2:	4b66      	ldr	r3, [pc, #408]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	f003 0203 	and.w	r2, r3, #3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d10d      	bne.n	800371e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
       ||
 8003706:	2b00      	cmp	r3, #0
 8003708:	d009      	beq.n	800371e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800370a:	4b60      	ldr	r3, [pc, #384]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	091b      	lsrs	r3, r3, #4
 8003710:	f003 0307 	and.w	r3, r3, #7
 8003714:	1c5a      	adds	r2, r3, #1
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
       ||
 800371a:	429a      	cmp	r2, r3
 800371c:	d047      	beq.n	80037ae <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	73fb      	strb	r3, [r7, #15]
 8003722:	e044      	b.n	80037ae <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2b03      	cmp	r3, #3
 800372a:	d018      	beq.n	800375e <RCCEx_PLLSAI2_Config+0x86>
 800372c:	2b03      	cmp	r3, #3
 800372e:	d825      	bhi.n	800377c <RCCEx_PLLSAI2_Config+0xa4>
 8003730:	2b01      	cmp	r3, #1
 8003732:	d002      	beq.n	800373a <RCCEx_PLLSAI2_Config+0x62>
 8003734:	2b02      	cmp	r3, #2
 8003736:	d009      	beq.n	800374c <RCCEx_PLLSAI2_Config+0x74>
 8003738:	e020      	b.n	800377c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800373a:	4b54      	ldr	r3, [pc, #336]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0302 	and.w	r3, r3, #2
 8003742:	2b00      	cmp	r3, #0
 8003744:	d11d      	bne.n	8003782 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800374a:	e01a      	b.n	8003782 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800374c:	4b4f      	ldr	r3, [pc, #316]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003754:	2b00      	cmp	r3, #0
 8003756:	d116      	bne.n	8003786 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800375c:	e013      	b.n	8003786 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800375e:	4b4b      	ldr	r3, [pc, #300]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10f      	bne.n	800378a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800376a:	4b48      	ldr	r3, [pc, #288]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d109      	bne.n	800378a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800377a:	e006      	b.n	800378a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	73fb      	strb	r3, [r7, #15]
      break;
 8003780:	e004      	b.n	800378c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003782:	bf00      	nop
 8003784:	e002      	b.n	800378c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003786:	bf00      	nop
 8003788:	e000      	b.n	800378c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800378a:	bf00      	nop
    }

    if(status == HAL_OK)
 800378c:	7bfb      	ldrb	r3, [r7, #15]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d10d      	bne.n	80037ae <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003792:	4b3e      	ldr	r3, [pc, #248]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6819      	ldr	r1, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	3b01      	subs	r3, #1
 80037a4:	011b      	lsls	r3, r3, #4
 80037a6:	430b      	orrs	r3, r1
 80037a8:	4938      	ldr	r1, [pc, #224]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80037ae:	7bfb      	ldrb	r3, [r7, #15]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d166      	bne.n	8003882 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80037b4:	4b35      	ldr	r3, [pc, #212]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a34      	ldr	r2, [pc, #208]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 80037ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037c0:	f7fd f864 	bl	800088c <HAL_GetTick>
 80037c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80037c6:	e009      	b.n	80037dc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80037c8:	f7fd f860 	bl	800088c <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d902      	bls.n	80037dc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	73fb      	strb	r3, [r7, #15]
        break;
 80037da:	e005      	b.n	80037e8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80037dc:	4b2b      	ldr	r3, [pc, #172]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d1ef      	bne.n	80037c8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80037e8:	7bfb      	ldrb	r3, [r7, #15]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d149      	bne.n	8003882 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d110      	bne.n	8003816 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80037f4:	4b25      	ldr	r3, [pc, #148]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 80037f6:	695b      	ldr	r3, [r3, #20]
 80037f8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80037fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	6892      	ldr	r2, [r2, #8]
 8003804:	0211      	lsls	r1, r2, #8
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	68d2      	ldr	r2, [r2, #12]
 800380a:	06d2      	lsls	r2, r2, #27
 800380c:	430a      	orrs	r2, r1
 800380e:	491f      	ldr	r1, [pc, #124]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003810:	4313      	orrs	r3, r2
 8003812:	614b      	str	r3, [r1, #20]
 8003814:	e011      	b.n	800383a <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003816:	4b1d      	ldr	r3, [pc, #116]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800381e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	6892      	ldr	r2, [r2, #8]
 8003826:	0211      	lsls	r1, r2, #8
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	6912      	ldr	r2, [r2, #16]
 800382c:	0852      	lsrs	r2, r2, #1
 800382e:	3a01      	subs	r2, #1
 8003830:	0652      	lsls	r2, r2, #25
 8003832:	430a      	orrs	r2, r1
 8003834:	4915      	ldr	r1, [pc, #84]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003836:	4313      	orrs	r3, r2
 8003838:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800383a:	4b14      	ldr	r3, [pc, #80]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a13      	ldr	r2, [pc, #76]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003844:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003846:	f7fd f821 	bl	800088c <HAL_GetTick>
 800384a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800384c:	e009      	b.n	8003862 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800384e:	f7fd f81d 	bl	800088c <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d902      	bls.n	8003862 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	73fb      	strb	r3, [r7, #15]
          break;
 8003860:	e005      	b.n	800386e <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003862:	4b0a      	ldr	r3, [pc, #40]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d0ef      	beq.n	800384e <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800386e:	7bfb      	ldrb	r3, [r7, #15]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d106      	bne.n	8003882 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003874:	4b05      	ldr	r3, [pc, #20]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003876:	695a      	ldr	r2, [r3, #20]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	695b      	ldr	r3, [r3, #20]
 800387c:	4903      	ldr	r1, [pc, #12]	@ (800388c <RCCEx_PLLSAI2_Config+0x1b4>)
 800387e:	4313      	orrs	r3, r2
 8003880:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003882:	7bfb      	ldrb	r3, [r7, #15]
}
 8003884:	4618      	mov	r0, r3
 8003886:	3710      	adds	r7, #16
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	40021000 	.word	0x40021000

08003890 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003890:	b084      	sub	sp, #16
 8003892:	b580      	push	{r7, lr}
 8003894:	b084      	sub	sp, #16
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
 800389a:	f107 001c 	add.w	r0, r7, #28
 800389e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f001 fa26 	bl	8004d00 <USB_CoreReset>
 80038b4:	4603      	mov	r3, r0
 80038b6:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80038b8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d106      	bne.n	80038ce <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	639a      	str	r2, [r3, #56]	@ 0x38
 80038cc:	e005      	b.n	80038da <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80038da:	7bfb      	ldrb	r3, [r7, #15]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3710      	adds	r7, #16
 80038e0:	46bd      	mov	sp, r7
 80038e2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80038e6:	b004      	add	sp, #16
 80038e8:	4770      	bx	lr
	...

080038ec <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b087      	sub	sp, #28
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	4613      	mov	r3, r2
 80038f8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80038fa:	79fb      	ldrb	r3, [r7, #7]
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d165      	bne.n	80039cc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	4a3e      	ldr	r2, [pc, #248]	@ (80039fc <USB_SetTurnaroundTime+0x110>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d906      	bls.n	8003916 <USB_SetTurnaroundTime+0x2a>
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	4a3d      	ldr	r2, [pc, #244]	@ (8003a00 <USB_SetTurnaroundTime+0x114>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d202      	bcs.n	8003916 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003910:	230f      	movs	r3, #15
 8003912:	617b      	str	r3, [r7, #20]
 8003914:	e05c      	b.n	80039d0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	4a39      	ldr	r2, [pc, #228]	@ (8003a00 <USB_SetTurnaroundTime+0x114>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d306      	bcc.n	800392c <USB_SetTurnaroundTime+0x40>
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	4a38      	ldr	r2, [pc, #224]	@ (8003a04 <USB_SetTurnaroundTime+0x118>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d202      	bcs.n	800392c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003926:	230e      	movs	r3, #14
 8003928:	617b      	str	r3, [r7, #20]
 800392a:	e051      	b.n	80039d0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	4a35      	ldr	r2, [pc, #212]	@ (8003a04 <USB_SetTurnaroundTime+0x118>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d306      	bcc.n	8003942 <USB_SetTurnaroundTime+0x56>
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	4a34      	ldr	r2, [pc, #208]	@ (8003a08 <USB_SetTurnaroundTime+0x11c>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d202      	bcs.n	8003942 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800393c:	230d      	movs	r3, #13
 800393e:	617b      	str	r3, [r7, #20]
 8003940:	e046      	b.n	80039d0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	4a30      	ldr	r2, [pc, #192]	@ (8003a08 <USB_SetTurnaroundTime+0x11c>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d306      	bcc.n	8003958 <USB_SetTurnaroundTime+0x6c>
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	4a2f      	ldr	r2, [pc, #188]	@ (8003a0c <USB_SetTurnaroundTime+0x120>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d802      	bhi.n	8003958 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003952:	230c      	movs	r3, #12
 8003954:	617b      	str	r3, [r7, #20]
 8003956:	e03b      	b.n	80039d0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	4a2c      	ldr	r2, [pc, #176]	@ (8003a0c <USB_SetTurnaroundTime+0x120>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d906      	bls.n	800396e <USB_SetTurnaroundTime+0x82>
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	4a2b      	ldr	r2, [pc, #172]	@ (8003a10 <USB_SetTurnaroundTime+0x124>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d802      	bhi.n	800396e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003968:	230b      	movs	r3, #11
 800396a:	617b      	str	r3, [r7, #20]
 800396c:	e030      	b.n	80039d0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	4a27      	ldr	r2, [pc, #156]	@ (8003a10 <USB_SetTurnaroundTime+0x124>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d906      	bls.n	8003984 <USB_SetTurnaroundTime+0x98>
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	4a26      	ldr	r2, [pc, #152]	@ (8003a14 <USB_SetTurnaroundTime+0x128>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d802      	bhi.n	8003984 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800397e:	230a      	movs	r3, #10
 8003980:	617b      	str	r3, [r7, #20]
 8003982:	e025      	b.n	80039d0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	4a23      	ldr	r2, [pc, #140]	@ (8003a14 <USB_SetTurnaroundTime+0x128>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d906      	bls.n	800399a <USB_SetTurnaroundTime+0xae>
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	4a22      	ldr	r2, [pc, #136]	@ (8003a18 <USB_SetTurnaroundTime+0x12c>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d202      	bcs.n	800399a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003994:	2309      	movs	r3, #9
 8003996:	617b      	str	r3, [r7, #20]
 8003998:	e01a      	b.n	80039d0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	4a1e      	ldr	r2, [pc, #120]	@ (8003a18 <USB_SetTurnaroundTime+0x12c>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d306      	bcc.n	80039b0 <USB_SetTurnaroundTime+0xc4>
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	4a1d      	ldr	r2, [pc, #116]	@ (8003a1c <USB_SetTurnaroundTime+0x130>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d802      	bhi.n	80039b0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80039aa:	2308      	movs	r3, #8
 80039ac:	617b      	str	r3, [r7, #20]
 80039ae:	e00f      	b.n	80039d0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	4a1a      	ldr	r2, [pc, #104]	@ (8003a1c <USB_SetTurnaroundTime+0x130>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d906      	bls.n	80039c6 <USB_SetTurnaroundTime+0xda>
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	4a19      	ldr	r2, [pc, #100]	@ (8003a20 <USB_SetTurnaroundTime+0x134>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d202      	bcs.n	80039c6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80039c0:	2307      	movs	r3, #7
 80039c2:	617b      	str	r3, [r7, #20]
 80039c4:	e004      	b.n	80039d0 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80039c6:	2306      	movs	r3, #6
 80039c8:	617b      	str	r3, [r7, #20]
 80039ca:	e001      	b.n	80039d0 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80039cc:	2309      	movs	r3, #9
 80039ce:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	68da      	ldr	r2, [r3, #12]
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	029b      	lsls	r3, r3, #10
 80039e4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80039e8:	431a      	orrs	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	371c      	adds	r7, #28
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr
 80039fc:	00d8acbf 	.word	0x00d8acbf
 8003a00:	00e4e1c0 	.word	0x00e4e1c0
 8003a04:	00f42400 	.word	0x00f42400
 8003a08:	01067380 	.word	0x01067380
 8003a0c:	011a499f 	.word	0x011a499f
 8003a10:	01312cff 	.word	0x01312cff
 8003a14:	014ca43f 	.word	0x014ca43f
 8003a18:	016e3600 	.word	0x016e3600
 8003a1c:	01a6ab1f 	.word	0x01a6ab1f
 8003a20:	01e84800 	.word	0x01e84800

08003a24 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f043 0201 	orr.w	r2, r3, #1
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	370c      	adds	r7, #12
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr

08003a46 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b083      	sub	sp, #12
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f023 0201 	bic.w	r2, r3, #1
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	460b      	mov	r3, r1
 8003a72:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003a74:	2300      	movs	r3, #0
 8003a76:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003a84:	78fb      	ldrb	r3, [r7, #3]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d115      	bne.n	8003ab6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003a96:	200a      	movs	r0, #10
 8003a98:	f7fc ff04 	bl	80008a4 <HAL_Delay>
      ms += 10U;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	330a      	adds	r3, #10
 8003aa0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f001 f8b3 	bl	8004c0e <USB_GetMode>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d01e      	beq.n	8003aec <USB_SetCurrentMode+0x84>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2bc7      	cmp	r3, #199	@ 0xc7
 8003ab2:	d9f0      	bls.n	8003a96 <USB_SetCurrentMode+0x2e>
 8003ab4:	e01a      	b.n	8003aec <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003ab6:	78fb      	ldrb	r3, [r7, #3]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d115      	bne.n	8003ae8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003ac8:	200a      	movs	r0, #10
 8003aca:	f7fc feeb 	bl	80008a4 <HAL_Delay>
      ms += 10U;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	330a      	adds	r3, #10
 8003ad2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f001 f89a 	bl	8004c0e <USB_GetMode>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d005      	beq.n	8003aec <USB_SetCurrentMode+0x84>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2bc7      	cmp	r3, #199	@ 0xc7
 8003ae4:	d9f0      	bls.n	8003ac8 <USB_SetCurrentMode+0x60>
 8003ae6:	e001      	b.n	8003aec <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e005      	b.n	8003af8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2bc8      	cmp	r3, #200	@ 0xc8
 8003af0:	d101      	bne.n	8003af6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e000      	b.n	8003af8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3710      	adds	r7, #16
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003b00:	b084      	sub	sp, #16
 8003b02:	b580      	push	{r7, lr}
 8003b04:	b086      	sub	sp, #24
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	6078      	str	r0, [r7, #4]
 8003b0a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003b0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003b12:	2300      	movs	r3, #0
 8003b14:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	613b      	str	r3, [r7, #16]
 8003b1e:	e009      	b.n	8003b34 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	3340      	adds	r3, #64	@ 0x40
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	4413      	add	r3, r2
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	3301      	adds	r3, #1
 8003b32:	613b      	str	r3, [r7, #16]
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	2b0e      	cmp	r3, #14
 8003b38:	d9f2      	bls.n	8003b20 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003b3a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d11c      	bne.n	8003b7c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b50:	f043 0302 	orr.w	r3, r3, #2
 8003b54:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b5a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	601a      	str	r2, [r3, #0]
 8003b7a:	e005      	b.n	8003b88 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b80:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003b8e:	461a      	mov	r2, r3
 8003b90:	2300      	movs	r3, #0
 8003b92:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003b94:	2103      	movs	r1, #3
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 f95a 	bl	8003e50 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003b9c:	2110      	movs	r1, #16
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f8f6 	bl	8003d90 <USB_FlushTxFifo>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d001      	beq.n	8003bae <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f920 	bl	8003df4 <USB_FlushRxFifo>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d001      	beq.n	8003bbe <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bdc:	461a      	mov	r2, r3
 8003bde:	2300      	movs	r3, #0
 8003be0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003be2:	2300      	movs	r3, #0
 8003be4:	613b      	str	r3, [r7, #16]
 8003be6:	e043      	b.n	8003c70 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	015a      	lsls	r2, r3, #5
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	4413      	add	r3, r2
 8003bf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003bfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003bfe:	d118      	bne.n	8003c32 <USB_DevInit+0x132>
    {
      if (i == 0U)
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d10a      	bne.n	8003c1c <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	015a      	lsls	r2, r3, #5
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	4413      	add	r3, r2
 8003c0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c12:	461a      	mov	r2, r3
 8003c14:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003c18:	6013      	str	r3, [r2, #0]
 8003c1a:	e013      	b.n	8003c44 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	015a      	lsls	r2, r3, #5
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	4413      	add	r3, r2
 8003c24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c28:	461a      	mov	r2, r3
 8003c2a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003c2e:	6013      	str	r3, [r2, #0]
 8003c30:	e008      	b.n	8003c44 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	015a      	lsls	r2, r3, #5
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	4413      	add	r3, r2
 8003c3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c3e:	461a      	mov	r2, r3
 8003c40:	2300      	movs	r3, #0
 8003c42:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	015a      	lsls	r2, r3, #5
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	4413      	add	r3, r2
 8003c4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c50:	461a      	mov	r2, r3
 8003c52:	2300      	movs	r3, #0
 8003c54:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	015a      	lsls	r2, r3, #5
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c62:	461a      	mov	r2, r3
 8003c64:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003c68:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	613b      	str	r3, [r7, #16]
 8003c70:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003c74:	461a      	mov	r2, r3
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d3b5      	bcc.n	8003be8 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	613b      	str	r3, [r7, #16]
 8003c80:	e043      	b.n	8003d0a <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	015a      	lsls	r2, r3, #5
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	4413      	add	r3, r2
 8003c8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c98:	d118      	bne.n	8003ccc <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d10a      	bne.n	8003cb6 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	015a      	lsls	r2, r3, #5
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cac:	461a      	mov	r2, r3
 8003cae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003cb2:	6013      	str	r3, [r2, #0]
 8003cb4:	e013      	b.n	8003cde <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	015a      	lsls	r2, r3, #5
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003cc8:	6013      	str	r3, [r2, #0]
 8003cca:	e008      	b.n	8003cde <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	015a      	lsls	r2, r3, #5
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	4413      	add	r3, r2
 8003cd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cd8:	461a      	mov	r2, r3
 8003cda:	2300      	movs	r3, #0
 8003cdc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	015a      	lsls	r2, r3, #5
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	4413      	add	r3, r2
 8003ce6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cea:	461a      	mov	r2, r3
 8003cec:	2300      	movs	r3, #0
 8003cee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	015a      	lsls	r2, r3, #5
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003d02:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	3301      	adds	r3, #1
 8003d08:	613b      	str	r3, [r7, #16]
 8003d0a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003d0e:	461a      	mov	r2, r3
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d3b5      	bcc.n	8003c82 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	68fa      	ldr	r2, [r7, #12]
 8003d20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d28:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003d36:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	f043 0210 	orr.w	r2, r3, #16
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	699a      	ldr	r2, [r3, #24]
 8003d48:	4b10      	ldr	r3, [pc, #64]	@ (8003d8c <USB_DevInit+0x28c>)
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003d50:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d005      	beq.n	8003d64 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	f043 0208 	orr.w	r2, r3, #8
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003d64:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d107      	bne.n	8003d7c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	699b      	ldr	r3, [r3, #24]
 8003d70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d74:	f043 0304 	orr.w	r3, r3, #4
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003d7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3718      	adds	r7, #24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d88:	b004      	add	sp, #16
 8003d8a:	4770      	bx	lr
 8003d8c:	803c3800 	.word	0x803c3800

08003d90 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b085      	sub	sp, #20
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	3301      	adds	r3, #1
 8003da2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003daa:	d901      	bls.n	8003db0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e01b      	b.n	8003de8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	daf2      	bge.n	8003d9e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003db8:	2300      	movs	r3, #0
 8003dba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	019b      	lsls	r3, r3, #6
 8003dc0:	f043 0220 	orr.w	r2, r3, #32
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	3301      	adds	r3, #1
 8003dcc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003dd4:	d901      	bls.n	8003dda <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e006      	b.n	8003de8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	f003 0320 	and.w	r3, r3, #32
 8003de2:	2b20      	cmp	r3, #32
 8003de4:	d0f0      	beq.n	8003dc8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3714      	adds	r7, #20
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b085      	sub	sp, #20
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	3301      	adds	r3, #1
 8003e04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003e0c:	d901      	bls.n	8003e12 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e018      	b.n	8003e44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	691b      	ldr	r3, [r3, #16]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	daf2      	bge.n	8003e00 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2210      	movs	r2, #16
 8003e22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	3301      	adds	r3, #1
 8003e28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003e30:	d901      	bls.n	8003e36 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e006      	b.n	8003e44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	f003 0310 	and.w	r3, r3, #16
 8003e3e:	2b10      	cmp	r3, #16
 8003e40:	d0f0      	beq.n	8003e24 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3714      	adds	r7, #20
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b085      	sub	sp, #20
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	460b      	mov	r3, r1
 8003e5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	78fb      	ldrb	r3, [r7, #3]
 8003e6a:	68f9      	ldr	r1, [r7, #12]
 8003e6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003e70:	4313      	orrs	r3, r2
 8003e72:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3714      	adds	r7, #20
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr

08003e82 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b087      	sub	sp, #28
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f003 0306 	and.w	r3, r3, #6
 8003e9a:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d002      	beq.n	8003ea8 <USB_GetDevSpeed+0x26>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2b06      	cmp	r3, #6
 8003ea6:	d102      	bne.n	8003eae <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	75fb      	strb	r3, [r7, #23]
 8003eac:	e001      	b.n	8003eb2 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8003eae:	230f      	movs	r3, #15
 8003eb0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8003eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	371c      	adds	r7, #28
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr

08003ec0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	785b      	ldrb	r3, [r3, #1]
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d13a      	bne.n	8003f52 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ee2:	69da      	ldr	r2, [r3, #28]
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	f003 030f 	and.w	r3, r3, #15
 8003eec:	2101      	movs	r1, #1
 8003eee:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	68f9      	ldr	r1, [r7, #12]
 8003ef6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003efa:	4313      	orrs	r3, r2
 8003efc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	015a      	lsls	r2, r3, #5
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	4413      	add	r3, r2
 8003f06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d155      	bne.n	8003fc0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	015a      	lsls	r2, r3, #5
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	791b      	ldrb	r3, [r3, #4]
 8003f2e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003f30:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	059b      	lsls	r3, r3, #22
 8003f36:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	68ba      	ldr	r2, [r7, #8]
 8003f3c:	0151      	lsls	r1, r2, #5
 8003f3e:	68fa      	ldr	r2, [r7, #12]
 8003f40:	440a      	add	r2, r1
 8003f42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003f46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f4e:	6013      	str	r3, [r2, #0]
 8003f50:	e036      	b.n	8003fc0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f58:	69da      	ldr	r2, [r3, #28]
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	f003 030f 	and.w	r3, r3, #15
 8003f62:	2101      	movs	r1, #1
 8003f64:	fa01 f303 	lsl.w	r3, r1, r3
 8003f68:	041b      	lsls	r3, r3, #16
 8003f6a:	68f9      	ldr	r1, [r7, #12]
 8003f6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003f70:	4313      	orrs	r3, r2
 8003f72:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	015a      	lsls	r2, r3, #5
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d11a      	bne.n	8003fc0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	015a      	lsls	r2, r3, #5
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	4413      	add	r3, r2
 8003f92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	791b      	ldrb	r3, [r3, #4]
 8003fa4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003fa6:	430b      	orrs	r3, r1
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	68ba      	ldr	r2, [r7, #8]
 8003fac:	0151      	lsls	r1, r2, #5
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	440a      	add	r2, r1
 8003fb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003fb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fbe:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3714      	adds	r7, #20
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
	...

08003fd0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b085      	sub	sp, #20
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	785b      	ldrb	r3, [r3, #1]
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d161      	bne.n	80040b0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	015a      	lsls	r2, r3, #5
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	4413      	add	r3, r2
 8003ff4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003ffe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004002:	d11f      	bne.n	8004044 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	015a      	lsls	r2, r3, #5
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	4413      	add	r3, r2
 800400c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68ba      	ldr	r2, [r7, #8]
 8004014:	0151      	lsls	r1, r2, #5
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	440a      	add	r2, r1
 800401a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800401e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004022:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	015a      	lsls	r2, r3, #5
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	4413      	add	r3, r2
 800402c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68ba      	ldr	r2, [r7, #8]
 8004034:	0151      	lsls	r1, r2, #5
 8004036:	68fa      	ldr	r2, [r7, #12]
 8004038:	440a      	add	r2, r1
 800403a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800403e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004042:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800404a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	f003 030f 	and.w	r3, r3, #15
 8004054:	2101      	movs	r1, #1
 8004056:	fa01 f303 	lsl.w	r3, r1, r3
 800405a:	b29b      	uxth	r3, r3
 800405c:	43db      	mvns	r3, r3
 800405e:	68f9      	ldr	r1, [r7, #12]
 8004060:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004064:	4013      	ands	r3, r2
 8004066:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800406e:	69da      	ldr	r2, [r3, #28]
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	f003 030f 	and.w	r3, r3, #15
 8004078:	2101      	movs	r1, #1
 800407a:	fa01 f303 	lsl.w	r3, r1, r3
 800407e:	b29b      	uxth	r3, r3
 8004080:	43db      	mvns	r3, r3
 8004082:	68f9      	ldr	r1, [r7, #12]
 8004084:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004088:	4013      	ands	r3, r2
 800408a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	015a      	lsls	r2, r3, #5
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	4413      	add	r3, r2
 8004094:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	0159      	lsls	r1, r3, #5
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	440b      	add	r3, r1
 80040a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040a6:	4619      	mov	r1, r3
 80040a8:	4b35      	ldr	r3, [pc, #212]	@ (8004180 <USB_DeactivateEndpoint+0x1b0>)
 80040aa:	4013      	ands	r3, r2
 80040ac:	600b      	str	r3, [r1, #0]
 80040ae:	e060      	b.n	8004172 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	015a      	lsls	r2, r3, #5
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	4413      	add	r3, r2
 80040b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80040c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040c6:	d11f      	bne.n	8004108 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	015a      	lsls	r2, r3, #5
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	4413      	add	r3, r2
 80040d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	68ba      	ldr	r2, [r7, #8]
 80040d8:	0151      	lsls	r1, r2, #5
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	440a      	add	r2, r1
 80040de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80040e2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80040e6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	015a      	lsls	r2, r3, #5
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4413      	add	r3, r2
 80040f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68ba      	ldr	r2, [r7, #8]
 80040f8:	0151      	lsls	r1, r2, #5
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	440a      	add	r2, r1
 80040fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004102:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004106:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800410e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	f003 030f 	and.w	r3, r3, #15
 8004118:	2101      	movs	r1, #1
 800411a:	fa01 f303 	lsl.w	r3, r1, r3
 800411e:	041b      	lsls	r3, r3, #16
 8004120:	43db      	mvns	r3, r3
 8004122:	68f9      	ldr	r1, [r7, #12]
 8004124:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004128:	4013      	ands	r3, r2
 800412a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004132:	69da      	ldr	r2, [r3, #28]
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	f003 030f 	and.w	r3, r3, #15
 800413c:	2101      	movs	r1, #1
 800413e:	fa01 f303 	lsl.w	r3, r1, r3
 8004142:	041b      	lsls	r3, r3, #16
 8004144:	43db      	mvns	r3, r3
 8004146:	68f9      	ldr	r1, [r7, #12]
 8004148:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800414c:	4013      	ands	r3, r2
 800414e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	015a      	lsls	r2, r3, #5
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	4413      	add	r3, r2
 8004158:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	0159      	lsls	r1, r3, #5
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	440b      	add	r3, r1
 8004166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800416a:	4619      	mov	r1, r3
 800416c:	4b05      	ldr	r3, [pc, #20]	@ (8004184 <USB_DeactivateEndpoint+0x1b4>)
 800416e:	4013      	ands	r3, r2
 8004170:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004172:	2300      	movs	r3, #0
}
 8004174:	4618      	mov	r0, r3
 8004176:	3714      	adds	r7, #20
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr
 8004180:	ec337800 	.word	0xec337800
 8004184:	eff37800 	.word	0xeff37800

08004188 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	781b      	ldrb	r3, [r3, #0]
 800419a:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	785b      	ldrb	r3, [r3, #1]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	f040 812d 	bne.w	8004400 <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d132      	bne.n	8004214 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	015a      	lsls	r2, r3, #5
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	4413      	add	r3, r2
 80041b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	0151      	lsls	r1, r2, #5
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	440a      	add	r2, r1
 80041c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80041c8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80041cc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80041d0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	015a      	lsls	r2, r3, #5
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	4413      	add	r3, r2
 80041da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041de:	691b      	ldr	r3, [r3, #16]
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	0151      	lsls	r1, r2, #5
 80041e4:	697a      	ldr	r2, [r7, #20]
 80041e6:	440a      	add	r2, r1
 80041e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80041ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80041f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	015a      	lsls	r2, r3, #5
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	4413      	add	r3, r2
 80041fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	693a      	ldr	r2, [r7, #16]
 8004202:	0151      	lsls	r1, r2, #5
 8004204:	697a      	ldr	r2, [r7, #20]
 8004206:	440a      	add	r2, r1
 8004208:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800420c:	0cdb      	lsrs	r3, r3, #19
 800420e:	04db      	lsls	r3, r3, #19
 8004210:	6113      	str	r3, [r2, #16]
 8004212:	e097      	b.n	8004344 <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	015a      	lsls	r2, r3, #5
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	4413      	add	r3, r2
 800421c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004220:	691b      	ldr	r3, [r3, #16]
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	0151      	lsls	r1, r2, #5
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	440a      	add	r2, r1
 800422a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800422e:	0cdb      	lsrs	r3, r3, #19
 8004230:	04db      	lsls	r3, r3, #19
 8004232:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	015a      	lsls	r2, r3, #5
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	4413      	add	r3, r2
 800423c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	0151      	lsls	r1, r2, #5
 8004246:	697a      	ldr	r2, [r7, #20]
 8004248:	440a      	add	r2, r1
 800424a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800424e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004252:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004256:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d11a      	bne.n	8004294 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	691a      	ldr	r2, [r3, #16]
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	429a      	cmp	r2, r3
 8004268:	d903      	bls.n	8004272 <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	689a      	ldr	r2, [r3, #8]
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	015a      	lsls	r2, r3, #5
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	4413      	add	r3, r2
 800427a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800427e:	691b      	ldr	r3, [r3, #16]
 8004280:	693a      	ldr	r2, [r7, #16]
 8004282:	0151      	lsls	r1, r2, #5
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	440a      	add	r2, r1
 8004288:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800428c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004290:	6113      	str	r3, [r2, #16]
 8004292:	e044      	b.n	800431e <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	691a      	ldr	r2, [r3, #16]
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	4413      	add	r3, r2
 800429e:	1e5a      	subs	r2, r3, #1
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a8:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	015a      	lsls	r2, r3, #5
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	4413      	add	r3, r2
 80042b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042b6:	691a      	ldr	r2, [r3, #16]
 80042b8:	89fb      	ldrh	r3, [r7, #14]
 80042ba:	04d9      	lsls	r1, r3, #19
 80042bc:	4b8f      	ldr	r3, [pc, #572]	@ (80044fc <USB_EPStartXfer+0x374>)
 80042be:	400b      	ands	r3, r1
 80042c0:	6939      	ldr	r1, [r7, #16]
 80042c2:	0148      	lsls	r0, r1, #5
 80042c4:	6979      	ldr	r1, [r7, #20]
 80042c6:	4401      	add	r1, r0
 80042c8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80042cc:	4313      	orrs	r3, r2
 80042ce:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	791b      	ldrb	r3, [r3, #4]
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d122      	bne.n	800431e <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	015a      	lsls	r2, r3, #5
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	4413      	add	r3, r2
 80042e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	693a      	ldr	r2, [r7, #16]
 80042e8:	0151      	lsls	r1, r2, #5
 80042ea:	697a      	ldr	r2, [r7, #20]
 80042ec:	440a      	add	r2, r1
 80042ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80042f2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80042f6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	015a      	lsls	r2, r3, #5
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	4413      	add	r3, r2
 8004300:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004304:	691a      	ldr	r2, [r3, #16]
 8004306:	89fb      	ldrh	r3, [r7, #14]
 8004308:	075b      	lsls	r3, r3, #29
 800430a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800430e:	6939      	ldr	r1, [r7, #16]
 8004310:	0148      	lsls	r0, r1, #5
 8004312:	6979      	ldr	r1, [r7, #20]
 8004314:	4401      	add	r1, r0
 8004316:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800431a:	4313      	orrs	r3, r2
 800431c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	015a      	lsls	r2, r3, #5
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	4413      	add	r3, r2
 8004326:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800432a:	691a      	ldr	r2, [r3, #16]
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	691b      	ldr	r3, [r3, #16]
 8004330:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004334:	6939      	ldr	r1, [r7, #16]
 8004336:	0148      	lsls	r0, r1, #5
 8004338:	6979      	ldr	r1, [r7, #20]
 800433a:	4401      	add	r1, r0
 800433c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004340:	4313      	orrs	r3, r2
 8004342:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	015a      	lsls	r2, r3, #5
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	4413      	add	r3, r2
 800434c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	0151      	lsls	r1, r2, #5
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	440a      	add	r2, r1
 800435a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800435e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004362:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	791b      	ldrb	r3, [r3, #4]
 8004368:	2b01      	cmp	r3, #1
 800436a:	d015      	beq.n	8004398 <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	691b      	ldr	r3, [r3, #16]
 8004370:	2b00      	cmp	r3, #0
 8004372:	f000 813a 	beq.w	80045ea <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800437c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	f003 030f 	and.w	r3, r3, #15
 8004386:	2101      	movs	r1, #1
 8004388:	fa01 f303 	lsl.w	r3, r1, r3
 800438c:	6979      	ldr	r1, [r7, #20]
 800438e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004392:	4313      	orrs	r3, r2
 8004394:	634b      	str	r3, [r1, #52]	@ 0x34
 8004396:	e128      	b.n	80045ea <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d110      	bne.n	80043ca <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	015a      	lsls	r2, r3, #5
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	4413      	add	r3, r2
 80043b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	0151      	lsls	r1, r2, #5
 80043ba:	697a      	ldr	r2, [r7, #20]
 80043bc:	440a      	add	r2, r1
 80043be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80043c2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80043c6:	6013      	str	r3, [r2, #0]
 80043c8:	e00f      	b.n	80043ea <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	015a      	lsls	r2, r3, #5
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	4413      	add	r3, r2
 80043d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	0151      	lsls	r1, r2, #5
 80043dc:	697a      	ldr	r2, [r7, #20]
 80043de:	440a      	add	r2, r1
 80043e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80043e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043e8:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	68d9      	ldr	r1, [r3, #12]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	781a      	ldrb	r2, [r3, #0]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f000 f9a7 	bl	800474c <USB_WritePacket>
 80043fe:	e0f4      	b.n	80045ea <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	015a      	lsls	r2, r3, #5
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	4413      	add	r3, r2
 8004408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800440c:	691b      	ldr	r3, [r3, #16]
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	0151      	lsls	r1, r2, #5
 8004412:	697a      	ldr	r2, [r7, #20]
 8004414:	440a      	add	r2, r1
 8004416:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800441a:	0cdb      	lsrs	r3, r3, #19
 800441c:	04db      	lsls	r3, r3, #19
 800441e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	015a      	lsls	r2, r3, #5
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	4413      	add	r3, r2
 8004428:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	693a      	ldr	r2, [r7, #16]
 8004430:	0151      	lsls	r1, r2, #5
 8004432:	697a      	ldr	r2, [r7, #20]
 8004434:	440a      	add	r2, r1
 8004436:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800443a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800443e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004442:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d12f      	bne.n	80044aa <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d003      	beq.n	800445a <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	689a      	ldr	r2, [r3, #8]
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	689a      	ldr	r2, [r3, #8]
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	015a      	lsls	r2, r3, #5
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	4413      	add	r3, r2
 800446a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800446e:	691a      	ldr	r2, [r3, #16]
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	6a1b      	ldr	r3, [r3, #32]
 8004474:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004478:	6939      	ldr	r1, [r7, #16]
 800447a:	0148      	lsls	r0, r1, #5
 800447c:	6979      	ldr	r1, [r7, #20]
 800447e:	4401      	add	r1, r0
 8004480:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004484:	4313      	orrs	r3, r2
 8004486:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	015a      	lsls	r2, r3, #5
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	4413      	add	r3, r2
 8004490:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	0151      	lsls	r1, r2, #5
 800449a:	697a      	ldr	r2, [r7, #20]
 800449c:	440a      	add	r2, r1
 800449e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80044a2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80044a6:	6113      	str	r3, [r2, #16]
 80044a8:	e062      	b.n	8004570 <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d126      	bne.n	8004500 <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	015a      	lsls	r2, r3, #5
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	4413      	add	r3, r2
 80044ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044be:	691a      	ldr	r2, [r3, #16]
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044c8:	6939      	ldr	r1, [r7, #16]
 80044ca:	0148      	lsls	r0, r1, #5
 80044cc:	6979      	ldr	r1, [r7, #20]
 80044ce:	4401      	add	r1, r0
 80044d0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80044d4:	4313      	orrs	r3, r2
 80044d6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	015a      	lsls	r2, r3, #5
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	4413      	add	r3, r2
 80044e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	693a      	ldr	r2, [r7, #16]
 80044e8:	0151      	lsls	r1, r2, #5
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	440a      	add	r2, r1
 80044ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80044f2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80044f6:	6113      	str	r3, [r2, #16]
 80044f8:	e03a      	b.n	8004570 <USB_EPStartXfer+0x3e8>
 80044fa:	bf00      	nop
 80044fc:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	691a      	ldr	r2, [r3, #16]
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	4413      	add	r3, r2
 800450a:	1e5a      	subs	r2, r3, #1
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	fbb2 f3f3 	udiv	r3, r2, r3
 8004514:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	89fa      	ldrh	r2, [r7, #14]
 800451c:	fb03 f202 	mul.w	r2, r3, r2
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	015a      	lsls	r2, r3, #5
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	4413      	add	r3, r2
 800452c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004530:	691a      	ldr	r2, [r3, #16]
 8004532:	89fb      	ldrh	r3, [r7, #14]
 8004534:	04d9      	lsls	r1, r3, #19
 8004536:	4b2f      	ldr	r3, [pc, #188]	@ (80045f4 <USB_EPStartXfer+0x46c>)
 8004538:	400b      	ands	r3, r1
 800453a:	6939      	ldr	r1, [r7, #16]
 800453c:	0148      	lsls	r0, r1, #5
 800453e:	6979      	ldr	r1, [r7, #20]
 8004540:	4401      	add	r1, r0
 8004542:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004546:	4313      	orrs	r3, r2
 8004548:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	015a      	lsls	r2, r3, #5
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	4413      	add	r3, r2
 8004552:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004556:	691a      	ldr	r2, [r3, #16]
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	6a1b      	ldr	r3, [r3, #32]
 800455c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004560:	6939      	ldr	r1, [r7, #16]
 8004562:	0148      	lsls	r0, r1, #5
 8004564:	6979      	ldr	r1, [r7, #20]
 8004566:	4401      	add	r1, r0
 8004568:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800456c:	4313      	orrs	r3, r2
 800456e:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	791b      	ldrb	r3, [r3, #4]
 8004574:	2b01      	cmp	r3, #1
 8004576:	d128      	bne.n	80045ca <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004584:	2b00      	cmp	r3, #0
 8004586:	d110      	bne.n	80045aa <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	015a      	lsls	r2, r3, #5
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	4413      	add	r3, r2
 8004590:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	693a      	ldr	r2, [r7, #16]
 8004598:	0151      	lsls	r1, r2, #5
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	440a      	add	r2, r1
 800459e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80045a2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80045a6:	6013      	str	r3, [r2, #0]
 80045a8:	e00f      	b.n	80045ca <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	015a      	lsls	r2, r3, #5
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	4413      	add	r3, r2
 80045b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	693a      	ldr	r2, [r7, #16]
 80045ba:	0151      	lsls	r1, r2, #5
 80045bc:	697a      	ldr	r2, [r7, #20]
 80045be:	440a      	add	r2, r1
 80045c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80045c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045c8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	015a      	lsls	r2, r3, #5
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	4413      	add	r3, r2
 80045d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	693a      	ldr	r2, [r7, #16]
 80045da:	0151      	lsls	r1, r2, #5
 80045dc:	697a      	ldr	r2, [r7, #20]
 80045de:	440a      	add	r2, r1
 80045e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80045e4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80045e8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80045ea:	2300      	movs	r3, #0
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3718      	adds	r7, #24
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	1ff80000 	.word	0x1ff80000

080045f8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b087      	sub	sp, #28
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004602:	2300      	movs	r3, #0
 8004604:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004606:	2300      	movs	r3, #0
 8004608:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	785b      	ldrb	r3, [r3, #1]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d14a      	bne.n	80046ac <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	015a      	lsls	r2, r3, #5
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	4413      	add	r3, r2
 8004620:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800462a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800462e:	f040 8086 	bne.w	800473e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	015a      	lsls	r2, r3, #5
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	4413      	add	r3, r2
 800463c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	7812      	ldrb	r2, [r2, #0]
 8004646:	0151      	lsls	r1, r2, #5
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	440a      	add	r2, r1
 800464c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004650:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004654:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	015a      	lsls	r2, r3, #5
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	4413      	add	r3, r2
 8004660:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	683a      	ldr	r2, [r7, #0]
 8004668:	7812      	ldrb	r2, [r2, #0]
 800466a:	0151      	lsls	r1, r2, #5
 800466c:	693a      	ldr	r2, [r7, #16]
 800466e:	440a      	add	r2, r1
 8004670:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004674:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004678:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	3301      	adds	r3, #1
 800467e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004686:	4293      	cmp	r3, r2
 8004688:	d902      	bls.n	8004690 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	75fb      	strb	r3, [r7, #23]
          break;
 800468e:	e056      	b.n	800473e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	781b      	ldrb	r3, [r3, #0]
 8004694:	015a      	lsls	r2, r3, #5
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	4413      	add	r3, r2
 800469a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80046a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046a8:	d0e7      	beq.n	800467a <USB_EPStopXfer+0x82>
 80046aa:	e048      	b.n	800473e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	781b      	ldrb	r3, [r3, #0]
 80046b0:	015a      	lsls	r2, r3, #5
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	4413      	add	r3, r2
 80046b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80046c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046c4:	d13b      	bne.n	800473e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	015a      	lsls	r2, r3, #5
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	4413      	add	r3, r2
 80046d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	683a      	ldr	r2, [r7, #0]
 80046d8:	7812      	ldrb	r2, [r2, #0]
 80046da:	0151      	lsls	r1, r2, #5
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	440a      	add	r2, r1
 80046e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046e4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80046e8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	015a      	lsls	r2, r3, #5
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	4413      	add	r3, r2
 80046f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	7812      	ldrb	r2, [r2, #0]
 80046fe:	0151      	lsls	r1, r2, #5
 8004700:	693a      	ldr	r2, [r7, #16]
 8004702:	440a      	add	r2, r1
 8004704:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004708:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800470c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	3301      	adds	r3, #1
 8004712:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f242 7210 	movw	r2, #10000	@ 0x2710
 800471a:	4293      	cmp	r3, r2
 800471c:	d902      	bls.n	8004724 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	75fb      	strb	r3, [r7, #23]
          break;
 8004722:	e00c      	b.n	800473e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	015a      	lsls	r2, r3, #5
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	4413      	add	r3, r2
 800472e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004738:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800473c:	d0e7      	beq.n	800470e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800473e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004740:	4618      	mov	r0, r3
 8004742:	371c      	adds	r7, #28
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800474c:	b480      	push	{r7}
 800474e:	b089      	sub	sp, #36	@ 0x24
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	4611      	mov	r1, r2
 8004758:	461a      	mov	r2, r3
 800475a:	460b      	mov	r3, r1
 800475c:	71fb      	strb	r3, [r7, #7]
 800475e:	4613      	mov	r3, r2
 8004760:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800476a:	88bb      	ldrh	r3, [r7, #4]
 800476c:	3303      	adds	r3, #3
 800476e:	089b      	lsrs	r3, r3, #2
 8004770:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8004772:	2300      	movs	r3, #0
 8004774:	61bb      	str	r3, [r7, #24]
 8004776:	e018      	b.n	80047aa <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004778:	79fb      	ldrb	r3, [r7, #7]
 800477a:	031a      	lsls	r2, r3, #12
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	4413      	add	r3, r2
 8004780:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004784:	461a      	mov	r2, r3
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	6013      	str	r3, [r2, #0]
    pSrc++;
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	3301      	adds	r3, #1
 8004790:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	3301      	adds	r3, #1
 8004796:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	3301      	adds	r3, #1
 800479c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	3301      	adds	r3, #1
 80047a2:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	3301      	adds	r3, #1
 80047a8:	61bb      	str	r3, [r7, #24]
 80047aa:	69ba      	ldr	r2, [r7, #24]
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d3e2      	bcc.n	8004778 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80047b2:	2300      	movs	r3, #0
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3724      	adds	r7, #36	@ 0x24
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b08b      	sub	sp, #44	@ 0x2c
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	60b9      	str	r1, [r7, #8]
 80047ca:	4613      	mov	r3, r2
 80047cc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80047d6:	88fb      	ldrh	r3, [r7, #6]
 80047d8:	089b      	lsrs	r3, r3, #2
 80047da:	b29b      	uxth	r3, r3
 80047dc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80047de:	88fb      	ldrh	r3, [r7, #6]
 80047e0:	f003 0303 	and.w	r3, r3, #3
 80047e4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80047e6:	2300      	movs	r3, #0
 80047e8:	623b      	str	r3, [r7, #32]
 80047ea:	e014      	b.n	8004816 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80047ec:	69bb      	ldr	r3, [r7, #24]
 80047ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f6:	601a      	str	r2, [r3, #0]
    pDest++;
 80047f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fa:	3301      	adds	r3, #1
 80047fc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80047fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004800:	3301      	adds	r3, #1
 8004802:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004806:	3301      	adds	r3, #1
 8004808:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800480a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480c:	3301      	adds	r3, #1
 800480e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004810:	6a3b      	ldr	r3, [r7, #32]
 8004812:	3301      	adds	r3, #1
 8004814:	623b      	str	r3, [r7, #32]
 8004816:	6a3a      	ldr	r2, [r7, #32]
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	429a      	cmp	r2, r3
 800481c:	d3e6      	bcc.n	80047ec <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800481e:	8bfb      	ldrh	r3, [r7, #30]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d01e      	beq.n	8004862 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004824:	2300      	movs	r3, #0
 8004826:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800482e:	461a      	mov	r2, r3
 8004830:	f107 0310 	add.w	r3, r7, #16
 8004834:	6812      	ldr	r2, [r2, #0]
 8004836:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	6a3b      	ldr	r3, [r7, #32]
 800483c:	b2db      	uxtb	r3, r3
 800483e:	00db      	lsls	r3, r3, #3
 8004840:	fa22 f303 	lsr.w	r3, r2, r3
 8004844:	b2da      	uxtb	r2, r3
 8004846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004848:	701a      	strb	r2, [r3, #0]
      i++;
 800484a:	6a3b      	ldr	r3, [r7, #32]
 800484c:	3301      	adds	r3, #1
 800484e:	623b      	str	r3, [r7, #32]
      pDest++;
 8004850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004852:	3301      	adds	r3, #1
 8004854:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004856:	8bfb      	ldrh	r3, [r7, #30]
 8004858:	3b01      	subs	r3, #1
 800485a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800485c:	8bfb      	ldrh	r3, [r7, #30]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1ea      	bne.n	8004838 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004864:	4618      	mov	r0, r3
 8004866:	372c      	adds	r7, #44	@ 0x2c
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr

08004870 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004870:	b480      	push	{r7}
 8004872:	b085      	sub	sp, #20
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	785b      	ldrb	r3, [r3, #1]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d12c      	bne.n	80048e6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	015a      	lsls	r2, r3, #5
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	4413      	add	r3, r2
 8004894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2b00      	cmp	r3, #0
 800489c:	db12      	blt.n	80048c4 <USB_EPSetStall+0x54>
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00f      	beq.n	80048c4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	015a      	lsls	r2, r3, #5
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	4413      	add	r3, r2
 80048ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	68ba      	ldr	r2, [r7, #8]
 80048b4:	0151      	lsls	r1, r2, #5
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	440a      	add	r2, r1
 80048ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048be:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80048c2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	015a      	lsls	r2, r3, #5
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	4413      	add	r3, r2
 80048cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	68ba      	ldr	r2, [r7, #8]
 80048d4:	0151      	lsls	r1, r2, #5
 80048d6:	68fa      	ldr	r2, [r7, #12]
 80048d8:	440a      	add	r2, r1
 80048da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80048e2:	6013      	str	r3, [r2, #0]
 80048e4:	e02b      	b.n	800493e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	015a      	lsls	r2, r3, #5
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	4413      	add	r3, r2
 80048ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	db12      	blt.n	800491e <USB_EPSetStall+0xae>
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00f      	beq.n	800491e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	015a      	lsls	r2, r3, #5
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	4413      	add	r3, r2
 8004906:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	0151      	lsls	r1, r2, #5
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	440a      	add	r2, r1
 8004914:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004918:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800491c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	015a      	lsls	r2, r3, #5
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	4413      	add	r3, r2
 8004926:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68ba      	ldr	r2, [r7, #8]
 800492e:	0151      	lsls	r1, r2, #5
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	440a      	add	r2, r1
 8004934:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004938:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800493c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800493e:	2300      	movs	r3, #0
}
 8004940:	4618      	mov	r0, r3
 8004942:	3714      	adds	r7, #20
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr

0800494c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	785b      	ldrb	r3, [r3, #1]
 8004964:	2b01      	cmp	r3, #1
 8004966:	d128      	bne.n	80049ba <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	015a      	lsls	r2, r3, #5
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	4413      	add	r3, r2
 8004970:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	0151      	lsls	r1, r2, #5
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	440a      	add	r2, r1
 800497e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004982:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004986:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	791b      	ldrb	r3, [r3, #4]
 800498c:	2b03      	cmp	r3, #3
 800498e:	d003      	beq.n	8004998 <USB_EPClearStall+0x4c>
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	791b      	ldrb	r3, [r3, #4]
 8004994:	2b02      	cmp	r3, #2
 8004996:	d138      	bne.n	8004a0a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	015a      	lsls	r2, r3, #5
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	4413      	add	r3, r2
 80049a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	68ba      	ldr	r2, [r7, #8]
 80049a8:	0151      	lsls	r1, r2, #5
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	440a      	add	r2, r1
 80049ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049b6:	6013      	str	r3, [r2, #0]
 80049b8:	e027      	b.n	8004a0a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	015a      	lsls	r2, r3, #5
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	4413      	add	r3, r2
 80049c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68ba      	ldr	r2, [r7, #8]
 80049ca:	0151      	lsls	r1, r2, #5
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	440a      	add	r2, r1
 80049d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80049d4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80049d8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	791b      	ldrb	r3, [r3, #4]
 80049de:	2b03      	cmp	r3, #3
 80049e0:	d003      	beq.n	80049ea <USB_EPClearStall+0x9e>
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	791b      	ldrb	r3, [r3, #4]
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d10f      	bne.n	8004a0a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	015a      	lsls	r2, r3, #5
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	4413      	add	r3, r2
 80049f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	68ba      	ldr	r2, [r7, #8]
 80049fa:	0151      	lsls	r1, r2, #5
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	440a      	add	r2, r1
 8004a00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a08:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3714      	adds	r7, #20
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b085      	sub	sp, #20
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	460b      	mov	r3, r1
 8004a22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a36:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004a3a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	78fb      	ldrb	r3, [r7, #3]
 8004a46:	011b      	lsls	r3, r3, #4
 8004a48:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8004a4c:	68f9      	ldr	r1, [r7, #12]
 8004a4e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a52:	4313      	orrs	r3, r2
 8004a54:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8004a56:	2300      	movs	r3, #0
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3714      	adds	r7, #20
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b085      	sub	sp, #20
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004a7e:	f023 0303 	bic.w	r3, r3, #3
 8004a82:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a92:	f023 0302 	bic.w	r3, r3, #2
 8004a96:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr

08004aa6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	b085      	sub	sp, #20
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004ac0:	f023 0303 	bic.w	r3, r3, #3
 8004ac4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	68fa      	ldr	r2, [r7, #12]
 8004ad0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ad4:	f043 0302 	orr.w	r3, r3, #2
 8004ad8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3714      	adds	r7, #20
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b085      	sub	sp, #20
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	695b      	ldr	r3, [r3, #20]
 8004af4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	699b      	ldr	r3, [r3, #24]
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4013      	ands	r3, r2
 8004afe:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004b00:	68fb      	ldr	r3, [r7, #12]
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr

08004b0e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004b0e:	b480      	push	{r7}
 8004b10:	b085      	sub	sp, #20
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b2a:	69db      	ldr	r3, [r3, #28]
 8004b2c:	68ba      	ldr	r2, [r7, #8]
 8004b2e:	4013      	ands	r3, r2
 8004b30:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	0c1b      	lsrs	r3, r3, #16
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr

08004b42 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b085      	sub	sp, #20
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b54:	699b      	ldr	r3, [r3, #24]
 8004b56:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b5e:	69db      	ldr	r3, [r3, #28]
 8004b60:	68ba      	ldr	r2, [r7, #8]
 8004b62:	4013      	ands	r3, r2
 8004b64:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	b29b      	uxth	r3, r3
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3714      	adds	r7, #20
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr

08004b76 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004b76:	b480      	push	{r7}
 8004b78:	b085      	sub	sp, #20
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
 8004b7e:	460b      	mov	r3, r1
 8004b80:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004b86:	78fb      	ldrb	r3, [r7, #3]
 8004b88:	015a      	lsls	r2, r3, #5
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	4413      	add	r3, r2
 8004b8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b9c:	695b      	ldr	r3, [r3, #20]
 8004b9e:	68ba      	ldr	r2, [r7, #8]
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004ba4:	68bb      	ldr	r3, [r7, #8]
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3714      	adds	r7, #20
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr

08004bb2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	b087      	sub	sp, #28
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
 8004bba:	460b      	mov	r3, r1
 8004bbc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bd4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004bd6:	78fb      	ldrb	r3, [r7, #3]
 8004bd8:	f003 030f 	and.w	r3, r3, #15
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	fa22 f303 	lsr.w	r3, r2, r3
 8004be2:	01db      	lsls	r3, r3, #7
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	693a      	ldr	r2, [r7, #16]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8004bec:	78fb      	ldrb	r3, [r7, #3]
 8004bee:	015a      	lsls	r2, r3, #5
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004c00:	68bb      	ldr	r3, [r7, #8]
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	371c      	adds	r7, #28
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr

08004c0e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004c0e:	b480      	push	{r7}
 8004c10:	b083      	sub	sp, #12
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	695b      	ldr	r3, [r3, #20]
 8004c1a:	f003 0301 	and.w	r3, r3, #1
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	370c      	adds	r7, #12
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr

08004c2a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8004c2a:	b480      	push	{r7}
 8004c2c:	b085      	sub	sp, #20
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c44:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004c48:	f023 0307 	bic.w	r3, r3, #7
 8004c4c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	68fa      	ldr	r2, [r7, #12]
 8004c58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c60:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004c62:	2300      	movs	r3, #0
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3714      	adds	r7, #20
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	333c      	adds	r3, #60	@ 0x3c
 8004c82:	3304      	adds	r3, #4
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	4a1c      	ldr	r2, [pc, #112]	@ (8004cfc <USB_EP0_OutStart+0x8c>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d90a      	bls.n	8004ca6 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ca0:	d101      	bne.n	8004ca6 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	e024      	b.n	8004cf0 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cac:	461a      	mov	r2, r3
 8004cae:	2300      	movs	r3, #0
 8004cb0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004cc0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004cc4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004cd4:	f043 0318 	orr.w	r3, r3, #24
 8004cd8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	68fa      	ldr	r2, [r7, #12]
 8004ce4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ce8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8004cec:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3714      	adds	r7, #20
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr
 8004cfc:	4f54300a 	.word	0x4f54300a

08004d00 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	3301      	adds	r3, #1
 8004d10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004d18:	d901      	bls.n	8004d1e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e01b      	b.n	8004d56 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	daf2      	bge.n	8004d0c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004d26:	2300      	movs	r3, #0
 8004d28:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	f043 0201 	orr.w	r2, r3, #1
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	3301      	adds	r3, #1
 8004d3a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004d42:	d901      	bls.n	8004d48 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004d44:	2303      	movs	r3, #3
 8004d46:	e006      	b.n	8004d56 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	f003 0301 	and.w	r3, r3, #1
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d0f0      	beq.n	8004d36 <USB_CoreReset+0x36>

  return HAL_OK;
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3714      	adds	r7, #20
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr
	...

08004d64 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	460b      	mov	r3, r1
 8004d6e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004d70:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8004d74:	f002 fe50 	bl	8007a18 <USBD_static_malloc>
 8004d78:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d109      	bne.n	8004d94 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	32b0      	adds	r2, #176	@ 0xb0
 8004d8a:	2100      	movs	r1, #0
 8004d8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8004d90:	2302      	movs	r3, #2
 8004d92:	e0d4      	b.n	8004f3e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8004d94:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8004d98:	2100      	movs	r1, #0
 8004d9a:	68f8      	ldr	r0, [r7, #12]
 8004d9c:	f002 fe90 	bl	8007ac0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	32b0      	adds	r2, #176	@ 0xb0
 8004daa:	68f9      	ldr	r1, [r7, #12]
 8004dac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	32b0      	adds	r2, #176	@ 0xb0
 8004dba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	7c1b      	ldrb	r3, [r3, #16]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d138      	bne.n	8004e3e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8004dcc:	4b5e      	ldr	r3, [pc, #376]	@ (8004f48 <USBD_CDC_Init+0x1e4>)
 8004dce:	7819      	ldrb	r1, [r3, #0]
 8004dd0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004dd4:	2202      	movs	r2, #2
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f002 fc0a 	bl	80075f0 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8004ddc:	4b5a      	ldr	r3, [pc, #360]	@ (8004f48 <USBD_CDC_Init+0x1e4>)
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	f003 020f 	and.w	r2, r3, #15
 8004de4:	6879      	ldr	r1, [r7, #4]
 8004de6:	4613      	mov	r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4413      	add	r3, r2
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	440b      	add	r3, r1
 8004df0:	3324      	adds	r3, #36	@ 0x24
 8004df2:	2201      	movs	r2, #1
 8004df4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8004df6:	4b55      	ldr	r3, [pc, #340]	@ (8004f4c <USBD_CDC_Init+0x1e8>)
 8004df8:	7819      	ldrb	r1, [r3, #0]
 8004dfa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004dfe:	2202      	movs	r2, #2
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f002 fbf5 	bl	80075f0 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8004e06:	4b51      	ldr	r3, [pc, #324]	@ (8004f4c <USBD_CDC_Init+0x1e8>)
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	f003 020f 	and.w	r2, r3, #15
 8004e0e:	6879      	ldr	r1, [r7, #4]
 8004e10:	4613      	mov	r3, r2
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	4413      	add	r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	440b      	add	r3, r1
 8004e1a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8004e1e:	2201      	movs	r2, #1
 8004e20:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8004e22:	4b4b      	ldr	r3, [pc, #300]	@ (8004f50 <USBD_CDC_Init+0x1ec>)
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	f003 020f 	and.w	r2, r3, #15
 8004e2a:	6879      	ldr	r1, [r7, #4]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	4413      	add	r3, r2
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	440b      	add	r3, r1
 8004e36:	3326      	adds	r3, #38	@ 0x26
 8004e38:	2210      	movs	r2, #16
 8004e3a:	801a      	strh	r2, [r3, #0]
 8004e3c:	e035      	b.n	8004eaa <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8004e3e:	4b42      	ldr	r3, [pc, #264]	@ (8004f48 <USBD_CDC_Init+0x1e4>)
 8004e40:	7819      	ldrb	r1, [r3, #0]
 8004e42:	2340      	movs	r3, #64	@ 0x40
 8004e44:	2202      	movs	r2, #2
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f002 fbd2 	bl	80075f0 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8004e4c:	4b3e      	ldr	r3, [pc, #248]	@ (8004f48 <USBD_CDC_Init+0x1e4>)
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	f003 020f 	and.w	r2, r3, #15
 8004e54:	6879      	ldr	r1, [r7, #4]
 8004e56:	4613      	mov	r3, r2
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	4413      	add	r3, r2
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	440b      	add	r3, r1
 8004e60:	3324      	adds	r3, #36	@ 0x24
 8004e62:	2201      	movs	r2, #1
 8004e64:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8004e66:	4b39      	ldr	r3, [pc, #228]	@ (8004f4c <USBD_CDC_Init+0x1e8>)
 8004e68:	7819      	ldrb	r1, [r3, #0]
 8004e6a:	2340      	movs	r3, #64	@ 0x40
 8004e6c:	2202      	movs	r2, #2
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f002 fbbe 	bl	80075f0 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8004e74:	4b35      	ldr	r3, [pc, #212]	@ (8004f4c <USBD_CDC_Init+0x1e8>)
 8004e76:	781b      	ldrb	r3, [r3, #0]
 8004e78:	f003 020f 	and.w	r2, r3, #15
 8004e7c:	6879      	ldr	r1, [r7, #4]
 8004e7e:	4613      	mov	r3, r2
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	4413      	add	r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	440b      	add	r3, r1
 8004e88:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8004e90:	4b2f      	ldr	r3, [pc, #188]	@ (8004f50 <USBD_CDC_Init+0x1ec>)
 8004e92:	781b      	ldrb	r3, [r3, #0]
 8004e94:	f003 020f 	and.w	r2, r3, #15
 8004e98:	6879      	ldr	r1, [r7, #4]
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	4413      	add	r3, r2
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	440b      	add	r3, r1
 8004ea4:	3326      	adds	r3, #38	@ 0x26
 8004ea6:	2210      	movs	r2, #16
 8004ea8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004eaa:	4b29      	ldr	r3, [pc, #164]	@ (8004f50 <USBD_CDC_Init+0x1ec>)
 8004eac:	7819      	ldrb	r1, [r3, #0]
 8004eae:	2308      	movs	r3, #8
 8004eb0:	2203      	movs	r2, #3
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f002 fb9c 	bl	80075f0 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8004eb8:	4b25      	ldr	r3, [pc, #148]	@ (8004f50 <USBD_CDC_Init+0x1ec>)
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	f003 020f 	and.w	r2, r3, #15
 8004ec0:	6879      	ldr	r1, [r7, #4]
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	4413      	add	r3, r2
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	440b      	add	r3, r1
 8004ecc:	3324      	adds	r3, #36	@ 0x24
 8004ece:	2201      	movs	r2, #1
 8004ed0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	33b0      	adds	r3, #176	@ 0xb0
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	4413      	add	r3, r2
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d101      	bne.n	8004f0c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8004f08:	2302      	movs	r3, #2
 8004f0a:	e018      	b.n	8004f3e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	7c1b      	ldrb	r3, [r3, #16]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d10a      	bne.n	8004f2a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8004f14:	4b0d      	ldr	r3, [pc, #52]	@ (8004f4c <USBD_CDC_Init+0x1e8>)
 8004f16:	7819      	ldrb	r1, [r3, #0]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004f1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f002 fcde 	bl	80078e4 <USBD_LL_PrepareReceive>
 8004f28:	e008      	b.n	8004f3c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8004f2a:	4b08      	ldr	r3, [pc, #32]	@ (8004f4c <USBD_CDC_Init+0x1e8>)
 8004f2c:	7819      	ldrb	r1, [r3, #0]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004f34:	2340      	movs	r3, #64	@ 0x40
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f002 fcd4 	bl	80078e4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3710      	adds	r7, #16
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	20000093 	.word	0x20000093
 8004f4c:	20000094 	.word	0x20000094
 8004f50:	20000095 	.word	0x20000095

08004f54 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8004f60:	4b3a      	ldr	r3, [pc, #232]	@ (800504c <USBD_CDC_DeInit+0xf8>)
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	4619      	mov	r1, r3
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f002 fb80 	bl	800766c <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8004f6c:	4b37      	ldr	r3, [pc, #220]	@ (800504c <USBD_CDC_DeInit+0xf8>)
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	f003 020f 	and.w	r2, r3, #15
 8004f74:	6879      	ldr	r1, [r7, #4]
 8004f76:	4613      	mov	r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	4413      	add	r3, r2
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	440b      	add	r3, r1
 8004f80:	3324      	adds	r3, #36	@ 0x24
 8004f82:	2200      	movs	r2, #0
 8004f84:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8004f86:	4b32      	ldr	r3, [pc, #200]	@ (8005050 <USBD_CDC_DeInit+0xfc>)
 8004f88:	781b      	ldrb	r3, [r3, #0]
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f002 fb6d 	bl	800766c <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8004f92:	4b2f      	ldr	r3, [pc, #188]	@ (8005050 <USBD_CDC_DeInit+0xfc>)
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	f003 020f 	and.w	r2, r3, #15
 8004f9a:	6879      	ldr	r1, [r7, #4]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	4413      	add	r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	440b      	add	r3, r1
 8004fa6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8004faa:	2200      	movs	r2, #0
 8004fac:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8004fae:	4b29      	ldr	r3, [pc, #164]	@ (8005054 <USBD_CDC_DeInit+0x100>)
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f002 fb59 	bl	800766c <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8004fba:	4b26      	ldr	r3, [pc, #152]	@ (8005054 <USBD_CDC_DeInit+0x100>)
 8004fbc:	781b      	ldrb	r3, [r3, #0]
 8004fbe:	f003 020f 	and.w	r2, r3, #15
 8004fc2:	6879      	ldr	r1, [r7, #4]
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	4413      	add	r3, r2
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	440b      	add	r3, r1
 8004fce:	3324      	adds	r3, #36	@ 0x24
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8004fd4:	4b1f      	ldr	r3, [pc, #124]	@ (8005054 <USBD_CDC_DeInit+0x100>)
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	f003 020f 	and.w	r2, r3, #15
 8004fdc:	6879      	ldr	r1, [r7, #4]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	4413      	add	r3, r2
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	440b      	add	r3, r1
 8004fe8:	3326      	adds	r3, #38	@ 0x26
 8004fea:	2200      	movs	r2, #0
 8004fec:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	32b0      	adds	r2, #176	@ 0xb0
 8004ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d01f      	beq.n	8005040 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	33b0      	adds	r3, #176	@ 0xb0
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	4413      	add	r3, r2
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	32b0      	adds	r2, #176	@ 0xb0
 800501e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005022:	4618      	mov	r0, r3
 8005024:	f002 fd06 	bl	8007a34 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	32b0      	adds	r2, #176	@ 0xb0
 8005032:	2100      	movs	r1, #0
 8005034:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3708      	adds	r7, #8
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	20000093 	.word	0x20000093
 8005050:	20000094 	.word	0x20000094
 8005054:	20000095 	.word	0x20000095

08005058 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b086      	sub	sp, #24
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	32b0      	adds	r2, #176	@ 0xb0
 800506c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005070:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005072:	2300      	movs	r3, #0
 8005074:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005076:	2300      	movs	r3, #0
 8005078:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800507a:	2300      	movs	r3, #0
 800507c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d101      	bne.n	8005088 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005084:	2303      	movs	r3, #3
 8005086:	e0bf      	b.n	8005208 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005090:	2b00      	cmp	r3, #0
 8005092:	d050      	beq.n	8005136 <USBD_CDC_Setup+0xde>
 8005094:	2b20      	cmp	r3, #32
 8005096:	f040 80af 	bne.w	80051f8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	88db      	ldrh	r3, [r3, #6]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d03a      	beq.n	8005118 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	b25b      	sxtb	r3, r3
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	da1b      	bge.n	80050e4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80050b2:	687a      	ldr	r2, [r7, #4]
 80050b4:	33b0      	adds	r3, #176	@ 0xb0
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	4413      	add	r3, r2
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	683a      	ldr	r2, [r7, #0]
 80050c0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80050c2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80050c4:	683a      	ldr	r2, [r7, #0]
 80050c6:	88d2      	ldrh	r2, [r2, #6]
 80050c8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	88db      	ldrh	r3, [r3, #6]
 80050ce:	2b07      	cmp	r3, #7
 80050d0:	bf28      	it	cs
 80050d2:	2307      	movcs	r3, #7
 80050d4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	89fa      	ldrh	r2, [r7, #14]
 80050da:	4619      	mov	r1, r3
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f001 fdbd 	bl	8006c5c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80050e2:	e090      	b.n	8005206 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	785a      	ldrb	r2, [r3, #1]
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	88db      	ldrh	r3, [r3, #6]
 80050f2:	2b3f      	cmp	r3, #63	@ 0x3f
 80050f4:	d803      	bhi.n	80050fe <USBD_CDC_Setup+0xa6>
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	88db      	ldrh	r3, [r3, #6]
 80050fa:	b2da      	uxtb	r2, r3
 80050fc:	e000      	b.n	8005100 <USBD_CDC_Setup+0xa8>
 80050fe:	2240      	movs	r2, #64	@ 0x40
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005106:	6939      	ldr	r1, [r7, #16]
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800510e:	461a      	mov	r2, r3
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f001 fdcf 	bl	8006cb4 <USBD_CtlPrepareRx>
      break;
 8005116:	e076      	b.n	8005206 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	33b0      	adds	r3, #176	@ 0xb0
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	4413      	add	r3, r2
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	683a      	ldr	r2, [r7, #0]
 800512c:	7850      	ldrb	r0, [r2, #1]
 800512e:	2200      	movs	r2, #0
 8005130:	6839      	ldr	r1, [r7, #0]
 8005132:	4798      	blx	r3
      break;
 8005134:	e067      	b.n	8005206 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	785b      	ldrb	r3, [r3, #1]
 800513a:	2b0b      	cmp	r3, #11
 800513c:	d851      	bhi.n	80051e2 <USBD_CDC_Setup+0x18a>
 800513e:	a201      	add	r2, pc, #4	@ (adr r2, 8005144 <USBD_CDC_Setup+0xec>)
 8005140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005144:	08005175 	.word	0x08005175
 8005148:	080051f1 	.word	0x080051f1
 800514c:	080051e3 	.word	0x080051e3
 8005150:	080051e3 	.word	0x080051e3
 8005154:	080051e3 	.word	0x080051e3
 8005158:	080051e3 	.word	0x080051e3
 800515c:	080051e3 	.word	0x080051e3
 8005160:	080051e3 	.word	0x080051e3
 8005164:	080051e3 	.word	0x080051e3
 8005168:	080051e3 	.word	0x080051e3
 800516c:	0800519f 	.word	0x0800519f
 8005170:	080051c9 	.word	0x080051c9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b03      	cmp	r3, #3
 800517e:	d107      	bne.n	8005190 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005180:	f107 030a 	add.w	r3, r7, #10
 8005184:	2202      	movs	r2, #2
 8005186:	4619      	mov	r1, r3
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f001 fd67 	bl	8006c5c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800518e:	e032      	b.n	80051f6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005190:	6839      	ldr	r1, [r7, #0]
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f001 fce5 	bl	8006b62 <USBD_CtlError>
            ret = USBD_FAIL;
 8005198:	2303      	movs	r3, #3
 800519a:	75fb      	strb	r3, [r7, #23]
          break;
 800519c:	e02b      	b.n	80051f6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b03      	cmp	r3, #3
 80051a8:	d107      	bne.n	80051ba <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80051aa:	f107 030d 	add.w	r3, r7, #13
 80051ae:	2201      	movs	r2, #1
 80051b0:	4619      	mov	r1, r3
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f001 fd52 	bl	8006c5c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80051b8:	e01d      	b.n	80051f6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80051ba:	6839      	ldr	r1, [r7, #0]
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f001 fcd0 	bl	8006b62 <USBD_CtlError>
            ret = USBD_FAIL;
 80051c2:	2303      	movs	r3, #3
 80051c4:	75fb      	strb	r3, [r7, #23]
          break;
 80051c6:	e016      	b.n	80051f6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	2b03      	cmp	r3, #3
 80051d2:	d00f      	beq.n	80051f4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80051d4:	6839      	ldr	r1, [r7, #0]
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f001 fcc3 	bl	8006b62 <USBD_CtlError>
            ret = USBD_FAIL;
 80051dc:	2303      	movs	r3, #3
 80051de:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80051e0:	e008      	b.n	80051f4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80051e2:	6839      	ldr	r1, [r7, #0]
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f001 fcbc 	bl	8006b62 <USBD_CtlError>
          ret = USBD_FAIL;
 80051ea:	2303      	movs	r3, #3
 80051ec:	75fb      	strb	r3, [r7, #23]
          break;
 80051ee:	e002      	b.n	80051f6 <USBD_CDC_Setup+0x19e>
          break;
 80051f0:	bf00      	nop
 80051f2:	e008      	b.n	8005206 <USBD_CDC_Setup+0x1ae>
          break;
 80051f4:	bf00      	nop
      }
      break;
 80051f6:	e006      	b.n	8005206 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80051f8:	6839      	ldr	r1, [r7, #0]
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f001 fcb1 	bl	8006b62 <USBD_CtlError>
      ret = USBD_FAIL;
 8005200:	2303      	movs	r3, #3
 8005202:	75fb      	strb	r3, [r7, #23]
      break;
 8005204:	bf00      	nop
  }

  return (uint8_t)ret;
 8005206:	7dfb      	ldrb	r3, [r7, #23]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3718      	adds	r7, #24
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	460b      	mov	r3, r1
 800521a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8005222:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	32b0      	adds	r2, #176	@ 0xb0
 800522e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d101      	bne.n	800523a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005236:	2303      	movs	r3, #3
 8005238:	e065      	b.n	8005306 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	32b0      	adds	r2, #176	@ 0xb0
 8005244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005248:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800524a:	78fb      	ldrb	r3, [r7, #3]
 800524c:	f003 020f 	and.w	r2, r3, #15
 8005250:	6879      	ldr	r1, [r7, #4]
 8005252:	4613      	mov	r3, r2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	4413      	add	r3, r2
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	440b      	add	r3, r1
 800525c:	3318      	adds	r3, #24
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d02f      	beq.n	80052c4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005264:	78fb      	ldrb	r3, [r7, #3]
 8005266:	f003 020f 	and.w	r2, r3, #15
 800526a:	6879      	ldr	r1, [r7, #4]
 800526c:	4613      	mov	r3, r2
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	4413      	add	r3, r2
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	440b      	add	r3, r1
 8005276:	3318      	adds	r3, #24
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	78fb      	ldrb	r3, [r7, #3]
 800527c:	f003 010f 	and.w	r1, r3, #15
 8005280:	68f8      	ldr	r0, [r7, #12]
 8005282:	460b      	mov	r3, r1
 8005284:	00db      	lsls	r3, r3, #3
 8005286:	440b      	add	r3, r1
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	4403      	add	r3, r0
 800528c:	331c      	adds	r3, #28
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	fbb2 f1f3 	udiv	r1, r2, r3
 8005294:	fb01 f303 	mul.w	r3, r1, r3
 8005298:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800529a:	2b00      	cmp	r3, #0
 800529c:	d112      	bne.n	80052c4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800529e:	78fb      	ldrb	r3, [r7, #3]
 80052a0:	f003 020f 	and.w	r2, r3, #15
 80052a4:	6879      	ldr	r1, [r7, #4]
 80052a6:	4613      	mov	r3, r2
 80052a8:	009b      	lsls	r3, r3, #2
 80052aa:	4413      	add	r3, r2
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	440b      	add	r3, r1
 80052b0:	3318      	adds	r3, #24
 80052b2:	2200      	movs	r2, #0
 80052b4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80052b6:	78f9      	ldrb	r1, [r7, #3]
 80052b8:	2300      	movs	r3, #0
 80052ba:	2200      	movs	r2, #0
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f002 fad9 	bl	8007874 <USBD_LL_Transmit>
 80052c2:	e01f      	b.n	8005304 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	33b0      	adds	r3, #176	@ 0xb0
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	4413      	add	r3, r2
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d010      	beq.n	8005304 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	33b0      	adds	r3, #176	@ 0xb0
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	4413      	add	r3, r2
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	691b      	ldr	r3, [r3, #16]
 80052f4:	68ba      	ldr	r2, [r7, #8]
 80052f6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80052fa:	68ba      	ldr	r2, [r7, #8]
 80052fc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8005300:	78fa      	ldrb	r2, [r7, #3]
 8005302:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3710      	adds	r7, #16
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}

0800530e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800530e:	b580      	push	{r7, lr}
 8005310:	b084      	sub	sp, #16
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
 8005316:	460b      	mov	r3, r1
 8005318:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	32b0      	adds	r2, #176	@ 0xb0
 8005324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005328:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	32b0      	adds	r2, #176	@ 0xb0
 8005334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d101      	bne.n	8005340 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800533c:	2303      	movs	r3, #3
 800533e:	e01a      	b.n	8005376 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005340:	78fb      	ldrb	r3, [r7, #3]
 8005342:	4619      	mov	r1, r3
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f002 fb05 	bl	8007954 <USBD_LL_GetRxDataSize>
 800534a:	4602      	mov	r2, r0
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	33b0      	adds	r3, #176	@ 0xb0
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	4413      	add	r3, r2
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	68fa      	ldr	r2, [r7, #12]
 8005366:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8005370:	4611      	mov	r1, r2
 8005372:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3710      	adds	r7, #16
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}

0800537e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800537e:	b580      	push	{r7, lr}
 8005380:	b084      	sub	sp, #16
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	32b0      	adds	r2, #176	@ 0xb0
 8005390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005394:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d101      	bne.n	80053a0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800539c:	2303      	movs	r3, #3
 800539e:	e024      	b.n	80053ea <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	33b0      	adds	r3, #176	@ 0xb0
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	4413      	add	r3, r2
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d019      	beq.n	80053e8 <USBD_CDC_EP0_RxReady+0x6a>
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80053ba:	2bff      	cmp	r3, #255	@ 0xff
 80053bc:	d014      	beq.n	80053e8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	33b0      	adds	r3, #176	@ 0xb0
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4413      	add	r3, r2
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	68fa      	ldr	r2, [r7, #12]
 80053d2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80053d6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80053d8:	68fa      	ldr	r2, [r7, #12]
 80053da:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80053de:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	22ff      	movs	r2, #255	@ 0xff
 80053e4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3710      	adds	r7, #16
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
	...

080053f4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b086      	sub	sp, #24
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80053fc:	2182      	movs	r1, #130	@ 0x82
 80053fe:	4818      	ldr	r0, [pc, #96]	@ (8005460 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005400:	f000 fd4f 	bl	8005ea2 <USBD_GetEpDesc>
 8005404:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005406:	2101      	movs	r1, #1
 8005408:	4815      	ldr	r0, [pc, #84]	@ (8005460 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800540a:	f000 fd4a 	bl	8005ea2 <USBD_GetEpDesc>
 800540e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005410:	2181      	movs	r1, #129	@ 0x81
 8005412:	4813      	ldr	r0, [pc, #76]	@ (8005460 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005414:	f000 fd45 	bl	8005ea2 <USBD_GetEpDesc>
 8005418:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d002      	beq.n	8005426 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	2210      	movs	r2, #16
 8005424:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d006      	beq.n	800543a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	2200      	movs	r2, #0
 8005430:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005434:	711a      	strb	r2, [r3, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d006      	beq.n	800544e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005448:	711a      	strb	r2, [r3, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2243      	movs	r2, #67	@ 0x43
 8005452:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005454:	4b02      	ldr	r3, [pc, #8]	@ (8005460 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005456:	4618      	mov	r0, r3
 8005458:	3718      	adds	r7, #24
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	20000050 	.word	0x20000050

08005464 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b086      	sub	sp, #24
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800546c:	2182      	movs	r1, #130	@ 0x82
 800546e:	4818      	ldr	r0, [pc, #96]	@ (80054d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005470:	f000 fd17 	bl	8005ea2 <USBD_GetEpDesc>
 8005474:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005476:	2101      	movs	r1, #1
 8005478:	4815      	ldr	r0, [pc, #84]	@ (80054d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800547a:	f000 fd12 	bl	8005ea2 <USBD_GetEpDesc>
 800547e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005480:	2181      	movs	r1, #129	@ 0x81
 8005482:	4813      	ldr	r0, [pc, #76]	@ (80054d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005484:	f000 fd0d 	bl	8005ea2 <USBD_GetEpDesc>
 8005488:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d002      	beq.n	8005496 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	2210      	movs	r2, #16
 8005494:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d006      	beq.n	80054aa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	2200      	movs	r2, #0
 80054a0:	711a      	strb	r2, [r3, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	f042 0202 	orr.w	r2, r2, #2
 80054a8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d006      	beq.n	80054be <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	711a      	strb	r2, [r3, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f042 0202 	orr.w	r2, r2, #2
 80054bc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2243      	movs	r2, #67	@ 0x43
 80054c2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80054c4:	4b02      	ldr	r3, [pc, #8]	@ (80054d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3718      	adds	r7, #24
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	20000050 	.word	0x20000050

080054d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80054dc:	2182      	movs	r1, #130	@ 0x82
 80054de:	4818      	ldr	r0, [pc, #96]	@ (8005540 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80054e0:	f000 fcdf 	bl	8005ea2 <USBD_GetEpDesc>
 80054e4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80054e6:	2101      	movs	r1, #1
 80054e8:	4815      	ldr	r0, [pc, #84]	@ (8005540 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80054ea:	f000 fcda 	bl	8005ea2 <USBD_GetEpDesc>
 80054ee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80054f0:	2181      	movs	r1, #129	@ 0x81
 80054f2:	4813      	ldr	r0, [pc, #76]	@ (8005540 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80054f4:	f000 fcd5 	bl	8005ea2 <USBD_GetEpDesc>
 80054f8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d002      	beq.n	8005506 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	2210      	movs	r2, #16
 8005504:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d006      	beq.n	800551a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	2200      	movs	r2, #0
 8005510:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005514:	711a      	strb	r2, [r3, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d006      	beq.n	800552e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2200      	movs	r2, #0
 8005524:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005528:	711a      	strb	r2, [r3, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2243      	movs	r2, #67	@ 0x43
 8005532:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005534:	4b02      	ldr	r3, [pc, #8]	@ (8005540 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005536:	4618      	mov	r0, r3
 8005538:	3718      	adds	r7, #24
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	20000050 	.word	0x20000050

08005544 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005544:	b480      	push	{r7}
 8005546:	b083      	sub	sp, #12
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	220a      	movs	r2, #10
 8005550:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005552:	4b03      	ldr	r3, [pc, #12]	@ (8005560 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005554:	4618      	mov	r0, r3
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr
 8005560:	2000000c 	.word	0x2000000c

08005564 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d101      	bne.n	8005578 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005574:	2303      	movs	r3, #3
 8005576:	e009      	b.n	800558c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	33b0      	adds	r3, #176	@ 0xb0
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	4413      	add	r3, r2
 8005586:	683a      	ldr	r2, [r7, #0]
 8005588:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	4618      	mov	r0, r3
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005598:	b480      	push	{r7}
 800559a:	b087      	sub	sp, #28
 800559c:	af00      	add	r7, sp, #0
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	32b0      	adds	r2, #176	@ 0xb0
 80055ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055b2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d101      	bne.n	80055be <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e008      	b.n	80055d0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	68ba      	ldr	r2, [r7, #8]
 80055c2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	687a      	ldr	r2, [r7, #4]
 80055ca:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	371c      	adds	r7, #28
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80055dc:	b480      	push	{r7}
 80055de:	b085      	sub	sp, #20
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	32b0      	adds	r2, #176	@ 0xb0
 80055f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055f4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d101      	bne.n	8005600 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e004      	b.n	800560a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	683a      	ldr	r2, [r7, #0]
 8005604:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	3714      	adds	r7, #20
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
	...

08005618 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b084      	sub	sp, #16
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	32b0      	adds	r2, #176	@ 0xb0
 800562a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800562e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8005630:	2301      	movs	r3, #1
 8005632:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800563a:	2303      	movs	r3, #3
 800563c:	e025      	b.n	800568a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005644:	2b00      	cmp	r3, #0
 8005646:	d11f      	bne.n	8005688 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	2201      	movs	r2, #1
 800564c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8005650:	4b10      	ldr	r3, [pc, #64]	@ (8005694 <USBD_CDC_TransmitPacket+0x7c>)
 8005652:	781b      	ldrb	r3, [r3, #0]
 8005654:	f003 020f 	and.w	r2, r3, #15
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	4613      	mov	r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	4413      	add	r3, r2
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	4403      	add	r3, r0
 800566a:	3318      	adds	r3, #24
 800566c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800566e:	4b09      	ldr	r3, [pc, #36]	@ (8005694 <USBD_CDC_TransmitPacket+0x7c>)
 8005670:	7819      	ldrb	r1, [r3, #0]
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f002 f8f8 	bl	8007874 <USBD_LL_Transmit>

    ret = USBD_OK;
 8005684:	2300      	movs	r3, #0
 8005686:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005688:	7bfb      	ldrb	r3, [r7, #15]
}
 800568a:	4618      	mov	r0, r3
 800568c:	3710      	adds	r7, #16
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	20000093 	.word	0x20000093

08005698 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	32b0      	adds	r2, #176	@ 0xb0
 80056aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056ae:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	32b0      	adds	r2, #176	@ 0xb0
 80056ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80056c2:	2303      	movs	r3, #3
 80056c4:	e018      	b.n	80056f8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	7c1b      	ldrb	r3, [r3, #16]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d10a      	bne.n	80056e4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80056ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005700 <USBD_CDC_ReceivePacket+0x68>)
 80056d0:	7819      	ldrb	r1, [r3, #0]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80056d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f002 f901 	bl	80078e4 <USBD_LL_PrepareReceive>
 80056e2:	e008      	b.n	80056f6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80056e4:	4b06      	ldr	r3, [pc, #24]	@ (8005700 <USBD_CDC_ReceivePacket+0x68>)
 80056e6:	7819      	ldrb	r1, [r3, #0]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80056ee:	2340      	movs	r3, #64	@ 0x40
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f002 f8f7 	bl	80078e4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80056f6:	2300      	movs	r3, #0
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3710      	adds	r7, #16
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	20000094 	.word	0x20000094

08005704 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b086      	sub	sp, #24
 8005708:	af00      	add	r7, sp, #0
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	4613      	mov	r3, r2
 8005710:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d101      	bne.n	800571c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005718:	2303      	movs	r3, #3
 800571a:	e01f      	b.n	800575c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2200      	movs	r2, #0
 8005728:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d003      	beq.n	8005742 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	68ba      	ldr	r2, [r7, #8]
 800573e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	79fa      	ldrb	r2, [r7, #7]
 800574e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005750:	68f8      	ldr	r0, [r7, #12]
 8005752:	f001 fecf 	bl	80074f4 <USBD_LL_Init>
 8005756:	4603      	mov	r3, r0
 8005758:	75fb      	strb	r3, [r7, #23]

  return ret;
 800575a:	7dfb      	ldrb	r3, [r7, #23]
}
 800575c:	4618      	mov	r0, r3
 800575e:	3718      	adds	r7, #24
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800576e:	2300      	movs	r3, #0
 8005770:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d101      	bne.n	800577c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005778:	2303      	movs	r3, #3
 800577a:	e025      	b.n	80057c8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	683a      	ldr	r2, [r7, #0]
 8005780:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	32ae      	adds	r2, #174	@ 0xae
 800578e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005794:	2b00      	cmp	r3, #0
 8005796:	d00f      	beq.n	80057b8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	32ae      	adds	r2, #174	@ 0xae
 80057a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a8:	f107 020e 	add.w	r2, r7, #14
 80057ac:	4610      	mov	r0, r2
 80057ae:	4798      	blx	r3
 80057b0:	4602      	mov	r2, r0
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80057be:	1c5a      	adds	r2, r3, #1
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3710      	adds	r7, #16
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b082      	sub	sp, #8
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f001 fed7 	bl	800758c <USBD_LL_Start>
 80057de:	4603      	mov	r3, r0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3708      	adds	r7, #8
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80057f0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	370c      	adds	r7, #12
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr

080057fe <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80057fe:	b580      	push	{r7, lr}
 8005800:	b084      	sub	sp, #16
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
 8005806:	460b      	mov	r3, r1
 8005808:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800580a:	2300      	movs	r3, #0
 800580c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005814:	2b00      	cmp	r3, #0
 8005816:	d009      	beq.n	800582c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	78fa      	ldrb	r2, [r7, #3]
 8005822:	4611      	mov	r1, r2
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	4798      	blx	r3
 8005828:	4603      	mov	r3, r0
 800582a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800582c:	7bfb      	ldrb	r3, [r7, #15]
}
 800582e:	4618      	mov	r0, r3
 8005830:	3710      	adds	r7, #16
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005836:	b580      	push	{r7, lr}
 8005838:	b084      	sub	sp, #16
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
 800583e:	460b      	mov	r3, r1
 8005840:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005842:	2300      	movs	r3, #0
 8005844:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	78fa      	ldrb	r2, [r7, #3]
 8005850:	4611      	mov	r1, r2
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	4798      	blx	r3
 8005856:	4603      	mov	r3, r0
 8005858:	2b00      	cmp	r3, #0
 800585a:	d001      	beq.n	8005860 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800585c:	2303      	movs	r3, #3
 800585e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005860:	7bfb      	ldrb	r3, [r7, #15]
}
 8005862:	4618      	mov	r0, r3
 8005864:	3710      	adds	r7, #16
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}

0800586a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800586a:	b580      	push	{r7, lr}
 800586c:	b084      	sub	sp, #16
 800586e:	af00      	add	r7, sp, #0
 8005870:	6078      	str	r0, [r7, #4]
 8005872:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800587a:	6839      	ldr	r1, [r7, #0]
 800587c:	4618      	mov	r0, r3
 800587e:	f001 f936 	bl	8006aee <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2201      	movs	r2, #1
 8005886:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8005890:	461a      	mov	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800589e:	f003 031f 	and.w	r3, r3, #31
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d01a      	beq.n	80058dc <USBD_LL_SetupStage+0x72>
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d822      	bhi.n	80058f0 <USBD_LL_SetupStage+0x86>
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d002      	beq.n	80058b4 <USBD_LL_SetupStage+0x4a>
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d00a      	beq.n	80058c8 <USBD_LL_SetupStage+0x5e>
 80058b2:	e01d      	b.n	80058f0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80058ba:	4619      	mov	r1, r3
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f000 fb63 	bl	8005f88 <USBD_StdDevReq>
 80058c2:	4603      	mov	r3, r0
 80058c4:	73fb      	strb	r3, [r7, #15]
      break;
 80058c6:	e020      	b.n	800590a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80058ce:	4619      	mov	r1, r3
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f000 fbcb 	bl	800606c <USBD_StdItfReq>
 80058d6:	4603      	mov	r3, r0
 80058d8:	73fb      	strb	r3, [r7, #15]
      break;
 80058da:	e016      	b.n	800590a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80058e2:	4619      	mov	r1, r3
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f000 fc2d 	bl	8006144 <USBD_StdEPReq>
 80058ea:	4603      	mov	r3, r0
 80058ec:	73fb      	strb	r3, [r7, #15]
      break;
 80058ee:	e00c      	b.n	800590a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80058f6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	4619      	mov	r1, r3
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f001 feea 	bl	80076d8 <USBD_LL_StallEP>
 8005904:	4603      	mov	r3, r0
 8005906:	73fb      	strb	r3, [r7, #15]
      break;
 8005908:	bf00      	nop
  }

  return ret;
 800590a:	7bfb      	ldrb	r3, [r7, #15]
}
 800590c:	4618      	mov	r0, r3
 800590e:	3710      	adds	r7, #16
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b086      	sub	sp, #24
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	460b      	mov	r3, r1
 800591e:	607a      	str	r2, [r7, #4]
 8005920:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8005922:	2300      	movs	r3, #0
 8005924:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8005926:	7afb      	ldrb	r3, [r7, #11]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d16e      	bne.n	8005a0a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8005932:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800593a:	2b03      	cmp	r3, #3
 800593c:	f040 8098 	bne.w	8005a70 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	689a      	ldr	r2, [r3, #8]
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	429a      	cmp	r2, r3
 800594a:	d913      	bls.n	8005974 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	689a      	ldr	r2, [r3, #8]
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	1ad2      	subs	r2, r2, r3
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	68da      	ldr	r2, [r3, #12]
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	4293      	cmp	r3, r2
 8005964:	bf28      	it	cs
 8005966:	4613      	movcs	r3, r2
 8005968:	461a      	mov	r2, r3
 800596a:	6879      	ldr	r1, [r7, #4]
 800596c:	68f8      	ldr	r0, [r7, #12]
 800596e:	f001 f9be 	bl	8006cee <USBD_CtlContinueRx>
 8005972:	e07d      	b.n	8005a70 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800597a:	f003 031f 	and.w	r3, r3, #31
 800597e:	2b02      	cmp	r3, #2
 8005980:	d014      	beq.n	80059ac <USBD_LL_DataOutStage+0x98>
 8005982:	2b02      	cmp	r3, #2
 8005984:	d81d      	bhi.n	80059c2 <USBD_LL_DataOutStage+0xae>
 8005986:	2b00      	cmp	r3, #0
 8005988:	d002      	beq.n	8005990 <USBD_LL_DataOutStage+0x7c>
 800598a:	2b01      	cmp	r3, #1
 800598c:	d003      	beq.n	8005996 <USBD_LL_DataOutStage+0x82>
 800598e:	e018      	b.n	80059c2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8005990:	2300      	movs	r3, #0
 8005992:	75bb      	strb	r3, [r7, #22]
            break;
 8005994:	e018      	b.n	80059c8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800599c:	b2db      	uxtb	r3, r3
 800599e:	4619      	mov	r1, r3
 80059a0:	68f8      	ldr	r0, [r7, #12]
 80059a2:	f000 fa64 	bl	8005e6e <USBD_CoreFindIF>
 80059a6:	4603      	mov	r3, r0
 80059a8:	75bb      	strb	r3, [r7, #22]
            break;
 80059aa:	e00d      	b.n	80059c8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80059b2:	b2db      	uxtb	r3, r3
 80059b4:	4619      	mov	r1, r3
 80059b6:	68f8      	ldr	r0, [r7, #12]
 80059b8:	f000 fa66 	bl	8005e88 <USBD_CoreFindEP>
 80059bc:	4603      	mov	r3, r0
 80059be:	75bb      	strb	r3, [r7, #22]
            break;
 80059c0:	e002      	b.n	80059c8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80059c2:	2300      	movs	r3, #0
 80059c4:	75bb      	strb	r3, [r7, #22]
            break;
 80059c6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80059c8:	7dbb      	ldrb	r3, [r7, #22]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d119      	bne.n	8005a02 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b03      	cmp	r3, #3
 80059d8:	d113      	bne.n	8005a02 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80059da:	7dba      	ldrb	r2, [r7, #22]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	32ae      	adds	r2, #174	@ 0xae
 80059e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d00b      	beq.n	8005a02 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80059ea:	7dba      	ldrb	r2, [r7, #22]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80059f2:	7dba      	ldrb	r2, [r7, #22]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	32ae      	adds	r2, #174	@ 0xae
 80059f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	68f8      	ldr	r0, [r7, #12]
 8005a00:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8005a02:	68f8      	ldr	r0, [r7, #12]
 8005a04:	f001 f984 	bl	8006d10 <USBD_CtlSendStatus>
 8005a08:	e032      	b.n	8005a70 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8005a0a:	7afb      	ldrb	r3, [r7, #11]
 8005a0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	4619      	mov	r1, r3
 8005a14:	68f8      	ldr	r0, [r7, #12]
 8005a16:	f000 fa37 	bl	8005e88 <USBD_CoreFindEP>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005a1e:	7dbb      	ldrb	r3, [r7, #22]
 8005a20:	2bff      	cmp	r3, #255	@ 0xff
 8005a22:	d025      	beq.n	8005a70 <USBD_LL_DataOutStage+0x15c>
 8005a24:	7dbb      	ldrb	r3, [r7, #22]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d122      	bne.n	8005a70 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	2b03      	cmp	r3, #3
 8005a34:	d117      	bne.n	8005a66 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8005a36:	7dba      	ldrb	r2, [r7, #22]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	32ae      	adds	r2, #174	@ 0xae
 8005a3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00f      	beq.n	8005a66 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8005a46:	7dba      	ldrb	r2, [r7, #22]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8005a4e:	7dba      	ldrb	r2, [r7, #22]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	32ae      	adds	r2, #174	@ 0xae
 8005a54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a58:	699b      	ldr	r3, [r3, #24]
 8005a5a:	7afa      	ldrb	r2, [r7, #11]
 8005a5c:	4611      	mov	r1, r2
 8005a5e:	68f8      	ldr	r0, [r7, #12]
 8005a60:	4798      	blx	r3
 8005a62:	4603      	mov	r3, r0
 8005a64:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8005a66:	7dfb      	ldrb	r3, [r7, #23]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d001      	beq.n	8005a70 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8005a6c:	7dfb      	ldrb	r3, [r7, #23]
 8005a6e:	e000      	b.n	8005a72 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3718      	adds	r7, #24
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}

08005a7a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005a7a:	b580      	push	{r7, lr}
 8005a7c:	b086      	sub	sp, #24
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	60f8      	str	r0, [r7, #12]
 8005a82:	460b      	mov	r3, r1
 8005a84:	607a      	str	r2, [r7, #4]
 8005a86:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8005a88:	7afb      	ldrb	r3, [r7, #11]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d16f      	bne.n	8005b6e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	3314      	adds	r3, #20
 8005a92:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005a9a:	2b02      	cmp	r3, #2
 8005a9c:	d15a      	bne.n	8005b54 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	689a      	ldr	r2, [r3, #8]
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d914      	bls.n	8005ad4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	689a      	ldr	r2, [r3, #8]
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	1ad2      	subs	r2, r2, r3
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	461a      	mov	r2, r3
 8005abe:	6879      	ldr	r1, [r7, #4]
 8005ac0:	68f8      	ldr	r0, [r7, #12]
 8005ac2:	f001 f8e6 	bl	8006c92 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	2200      	movs	r2, #0
 8005aca:	2100      	movs	r1, #0
 8005acc:	68f8      	ldr	r0, [r7, #12]
 8005ace:	f001 ff09 	bl	80078e4 <USBD_LL_PrepareReceive>
 8005ad2:	e03f      	b.n	8005b54 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	68da      	ldr	r2, [r3, #12]
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d11c      	bne.n	8005b1a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d316      	bcc.n	8005b1a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	685a      	ldr	r2, [r3, #4]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d20f      	bcs.n	8005b1a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005afa:	2200      	movs	r2, #0
 8005afc:	2100      	movs	r1, #0
 8005afe:	68f8      	ldr	r0, [r7, #12]
 8005b00:	f001 f8c7 	bl	8006c92 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	2200      	movs	r2, #0
 8005b10:	2100      	movs	r1, #0
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f001 fee6 	bl	80078e4 <USBD_LL_PrepareReceive>
 8005b18:	e01c      	b.n	8005b54 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	2b03      	cmp	r3, #3
 8005b24:	d10f      	bne.n	8005b46 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005b2c:	68db      	ldr	r3, [r3, #12]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d009      	beq.n	8005b46 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005b40:	68db      	ldr	r3, [r3, #12]
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005b46:	2180      	movs	r1, #128	@ 0x80
 8005b48:	68f8      	ldr	r0, [r7, #12]
 8005b4a:	f001 fdc5 	bl	80076d8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005b4e:	68f8      	ldr	r0, [r7, #12]
 8005b50:	f001 f8f1 	bl	8006d36 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d03a      	beq.n	8005bd4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f7ff fe42 	bl	80057e8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8005b6c:	e032      	b.n	8005bd4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8005b6e:	7afb      	ldrb	r3, [r7, #11]
 8005b70:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	4619      	mov	r1, r3
 8005b78:	68f8      	ldr	r0, [r7, #12]
 8005b7a:	f000 f985 	bl	8005e88 <USBD_CoreFindEP>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005b82:	7dfb      	ldrb	r3, [r7, #23]
 8005b84:	2bff      	cmp	r3, #255	@ 0xff
 8005b86:	d025      	beq.n	8005bd4 <USBD_LL_DataInStage+0x15a>
 8005b88:	7dfb      	ldrb	r3, [r7, #23]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d122      	bne.n	8005bd4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b03      	cmp	r3, #3
 8005b98:	d11c      	bne.n	8005bd4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8005b9a:	7dfa      	ldrb	r2, [r7, #23]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	32ae      	adds	r2, #174	@ 0xae
 8005ba0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d014      	beq.n	8005bd4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8005baa:	7dfa      	ldrb	r2, [r7, #23]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8005bb2:	7dfa      	ldrb	r2, [r7, #23]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	32ae      	adds	r2, #174	@ 0xae
 8005bb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bbc:	695b      	ldr	r3, [r3, #20]
 8005bbe:	7afa      	ldrb	r2, [r7, #11]
 8005bc0:	4611      	mov	r1, r2
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	4798      	blx	r3
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8005bca:	7dbb      	ldrb	r3, [r7, #22]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d001      	beq.n	8005bd4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8005bd0:	7dbb      	ldrb	r3, [r7, #22]
 8005bd2:	e000      	b.n	8005bd6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3718      	adds	r7, #24
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}

08005bde <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005bde:	b580      	push	{r7, lr}
 8005be0:	b084      	sub	sp, #16
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8005be6:	2300      	movs	r3, #0
 8005be8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d014      	beq.n	8005c44 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d00e      	beq.n	8005c44 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	687a      	ldr	r2, [r7, #4]
 8005c30:	6852      	ldr	r2, [r2, #4]
 8005c32:	b2d2      	uxtb	r2, r2
 8005c34:	4611      	mov	r1, r2
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	4798      	blx	r3
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d001      	beq.n	8005c44 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8005c40:	2303      	movs	r3, #3
 8005c42:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005c44:	2340      	movs	r3, #64	@ 0x40
 8005c46:	2200      	movs	r2, #0
 8005c48:	2100      	movs	r1, #0
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f001 fcd0 	bl	80075f0 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2240      	movs	r2, #64	@ 0x40
 8005c5c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005c60:	2340      	movs	r3, #64	@ 0x40
 8005c62:	2200      	movs	r2, #0
 8005c64:	2180      	movs	r1, #128	@ 0x80
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f001 fcc2 	bl	80075f0 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2240      	movs	r2, #64	@ 0x40
 8005c76:	621a      	str	r2, [r3, #32]

  return ret;
 8005c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3710      	adds	r7, #16
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}

08005c82 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005c82:	b480      	push	{r7}
 8005c84:	b083      	sub	sp, #12
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
 8005c8a:	460b      	mov	r3, r1
 8005c8c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	78fa      	ldrb	r2, [r7, #3]
 8005c92:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005c94:	2300      	movs	r3, #0
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	370c      	adds	r7, #12
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr

08005ca2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	b083      	sub	sp, #12
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b04      	cmp	r3, #4
 8005cb4:	d006      	beq.n	8005cc4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005cbc:	b2da      	uxtb	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2204      	movs	r2, #4
 8005cc8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8005ccc:	2300      	movs	r3, #0
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr

08005cda <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005cda:	b480      	push	{r7}
 8005cdc:	b083      	sub	sp, #12
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	2b04      	cmp	r3, #4
 8005cec:	d106      	bne.n	8005cfc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8005cf4:	b2da      	uxtb	r2, r3
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	370c      	adds	r7, #12
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr

08005d0a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005d0a:	b580      	push	{r7, lr}
 8005d0c:	b082      	sub	sp, #8
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	2b03      	cmp	r3, #3
 8005d1c:	d110      	bne.n	8005d40 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d00b      	beq.n	8005d40 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005d2e:	69db      	ldr	r3, [r3, #28]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d005      	beq.n	8005d40 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005d3a:	69db      	ldr	r3, [r3, #28]
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3708      	adds	r7, #8
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8005d4a:	b580      	push	{r7, lr}
 8005d4c:	b082      	sub	sp, #8
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
 8005d52:	460b      	mov	r3, r1
 8005d54:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	32ae      	adds	r2, #174	@ 0xae
 8005d60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d101      	bne.n	8005d6c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	e01c      	b.n	8005da6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005d72:	b2db      	uxtb	r3, r3
 8005d74:	2b03      	cmp	r3, #3
 8005d76:	d115      	bne.n	8005da4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	32ae      	adds	r2, #174	@ 0xae
 8005d82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d86:	6a1b      	ldr	r3, [r3, #32]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d00b      	beq.n	8005da4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	32ae      	adds	r2, #174	@ 0xae
 8005d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d9a:	6a1b      	ldr	r3, [r3, #32]
 8005d9c:	78fa      	ldrb	r2, [r7, #3]
 8005d9e:	4611      	mov	r1, r2
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3708      	adds	r7, #8
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}

08005dae <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8005dae:	b580      	push	{r7, lr}
 8005db0:	b082      	sub	sp, #8
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
 8005db6:	460b      	mov	r3, r1
 8005db8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	32ae      	adds	r2, #174	@ 0xae
 8005dc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d101      	bne.n	8005dd0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8005dcc:	2303      	movs	r3, #3
 8005dce:	e01c      	b.n	8005e0a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b03      	cmp	r3, #3
 8005dda:	d115      	bne.n	8005e08 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	32ae      	adds	r2, #174	@ 0xae
 8005de6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d00b      	beq.n	8005e08 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	32ae      	adds	r2, #174	@ 0xae
 8005dfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e00:	78fa      	ldrb	r2, [r7, #3]
 8005e02:	4611      	mov	r1, r2
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3708      	adds	r7, #8
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}

08005e12 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8005e12:	b480      	push	{r7}
 8005e14:	b083      	sub	sp, #12
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8005e30:	2300      	movs	r3, #0
 8005e32:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d00e      	beq.n	8005e64 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	6852      	ldr	r2, [r2, #4]
 8005e52:	b2d2      	uxtb	r2, r2
 8005e54:	4611      	mov	r1, r2
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	4798      	blx	r3
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d001      	beq.n	8005e64 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8005e60:	2303      	movs	r3, #3
 8005e62:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3710      	adds	r7, #16
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}

08005e6e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8005e6e:	b480      	push	{r7}
 8005e70:	b083      	sub	sp, #12
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
 8005e76:	460b      	mov	r3, r1
 8005e78:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8005e7a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	370c      	adds	r7, #12
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	460b      	mov	r3, r1
 8005e92:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8005e94:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	370c      	adds	r7, #12
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr

08005ea2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8005ea2:	b580      	push	{r7, lr}
 8005ea4:	b086      	sub	sp, #24
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
 8005eaa:	460b      	mov	r3, r1
 8005eac:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	885b      	ldrh	r3, [r3, #2]
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	7812      	ldrb	r2, [r2, #0]
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d91f      	bls.n	8005f08 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	781b      	ldrb	r3, [r3, #0]
 8005ecc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8005ece:	e013      	b.n	8005ef8 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8005ed0:	f107 030a 	add.w	r3, r7, #10
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	6978      	ldr	r0, [r7, #20]
 8005ed8:	f000 f81b 	bl	8005f12 <USBD_GetNextDesc>
 8005edc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	785b      	ldrb	r3, [r3, #1]
 8005ee2:	2b05      	cmp	r3, #5
 8005ee4:	d108      	bne.n	8005ef8 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	789b      	ldrb	r3, [r3, #2]
 8005eee:	78fa      	ldrb	r2, [r7, #3]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d008      	beq.n	8005f06 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	885b      	ldrh	r3, [r3, #2]
 8005efc:	b29a      	uxth	r2, r3
 8005efe:	897b      	ldrh	r3, [r7, #10]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d8e5      	bhi.n	8005ed0 <USBD_GetEpDesc+0x2e>
 8005f04:	e000      	b.n	8005f08 <USBD_GetEpDesc+0x66>
          break;
 8005f06:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8005f08:	693b      	ldr	r3, [r7, #16]
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3718      	adds	r7, #24
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}

08005f12 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8005f12:	b480      	push	{r7}
 8005f14:	b085      	sub	sp, #20
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	6078      	str	r0, [r7, #4]
 8005f1a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	881b      	ldrh	r3, [r3, #0]
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	7812      	ldrb	r2, [r2, #0]
 8005f28:	4413      	add	r3, r2
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	461a      	mov	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4413      	add	r3, r2
 8005f3a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3714      	adds	r7, #20
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr

08005f4a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8005f4a:	b480      	push	{r7}
 8005f4c:	b087      	sub	sp, #28
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	781b      	ldrb	r3, [r3, #0]
 8005f5a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	3301      	adds	r3, #1
 8005f60:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005f68:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005f6c:	021b      	lsls	r3, r3, #8
 8005f6e:	b21a      	sxth	r2, r3
 8005f70:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	b21b      	sxth	r3, r3
 8005f78:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8005f7a:	89fb      	ldrh	r3, [r7, #14]
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	371c      	adds	r7, #28
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr

08005f88 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b084      	sub	sp, #16
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
 8005f90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005f92:	2300      	movs	r3, #0
 8005f94:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	781b      	ldrb	r3, [r3, #0]
 8005f9a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005f9e:	2b40      	cmp	r3, #64	@ 0x40
 8005fa0:	d005      	beq.n	8005fae <USBD_StdDevReq+0x26>
 8005fa2:	2b40      	cmp	r3, #64	@ 0x40
 8005fa4:	d857      	bhi.n	8006056 <USBD_StdDevReq+0xce>
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00f      	beq.n	8005fca <USBD_StdDevReq+0x42>
 8005faa:	2b20      	cmp	r3, #32
 8005fac:	d153      	bne.n	8006056 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	32ae      	adds	r2, #174	@ 0xae
 8005fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	6839      	ldr	r1, [r7, #0]
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	4798      	blx	r3
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	73fb      	strb	r3, [r7, #15]
      break;
 8005fc8:	e04a      	b.n	8006060 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	785b      	ldrb	r3, [r3, #1]
 8005fce:	2b09      	cmp	r3, #9
 8005fd0:	d83b      	bhi.n	800604a <USBD_StdDevReq+0xc2>
 8005fd2:	a201      	add	r2, pc, #4	@ (adr r2, 8005fd8 <USBD_StdDevReq+0x50>)
 8005fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fd8:	0800602d 	.word	0x0800602d
 8005fdc:	08006041 	.word	0x08006041
 8005fe0:	0800604b 	.word	0x0800604b
 8005fe4:	08006037 	.word	0x08006037
 8005fe8:	0800604b 	.word	0x0800604b
 8005fec:	0800600b 	.word	0x0800600b
 8005ff0:	08006001 	.word	0x08006001
 8005ff4:	0800604b 	.word	0x0800604b
 8005ff8:	08006023 	.word	0x08006023
 8005ffc:	08006015 	.word	0x08006015
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006000:	6839      	ldr	r1, [r7, #0]
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 fa3c 	bl	8006480 <USBD_GetDescriptor>
          break;
 8006008:	e024      	b.n	8006054 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800600a:	6839      	ldr	r1, [r7, #0]
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f000 fbcb 	bl	80067a8 <USBD_SetAddress>
          break;
 8006012:	e01f      	b.n	8006054 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006014:	6839      	ldr	r1, [r7, #0]
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f000 fc0a 	bl	8006830 <USBD_SetConfig>
 800601c:	4603      	mov	r3, r0
 800601e:	73fb      	strb	r3, [r7, #15]
          break;
 8006020:	e018      	b.n	8006054 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006022:	6839      	ldr	r1, [r7, #0]
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f000 fcad 	bl	8006984 <USBD_GetConfig>
          break;
 800602a:	e013      	b.n	8006054 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800602c:	6839      	ldr	r1, [r7, #0]
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f000 fcde 	bl	80069f0 <USBD_GetStatus>
          break;
 8006034:	e00e      	b.n	8006054 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006036:	6839      	ldr	r1, [r7, #0]
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f000 fd0d 	bl	8006a58 <USBD_SetFeature>
          break;
 800603e:	e009      	b.n	8006054 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006040:	6839      	ldr	r1, [r7, #0]
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 fd31 	bl	8006aaa <USBD_ClrFeature>
          break;
 8006048:	e004      	b.n	8006054 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800604a:	6839      	ldr	r1, [r7, #0]
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f000 fd88 	bl	8006b62 <USBD_CtlError>
          break;
 8006052:	bf00      	nop
      }
      break;
 8006054:	e004      	b.n	8006060 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006056:	6839      	ldr	r1, [r7, #0]
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f000 fd82 	bl	8006b62 <USBD_CtlError>
      break;
 800605e:	bf00      	nop
  }

  return ret;
 8006060:	7bfb      	ldrb	r3, [r7, #15]
}
 8006062:	4618      	mov	r0, r3
 8006064:	3710      	adds	r7, #16
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
 800606a:	bf00      	nop

0800606c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006076:	2300      	movs	r3, #0
 8006078:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	781b      	ldrb	r3, [r3, #0]
 800607e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006082:	2b40      	cmp	r3, #64	@ 0x40
 8006084:	d005      	beq.n	8006092 <USBD_StdItfReq+0x26>
 8006086:	2b40      	cmp	r3, #64	@ 0x40
 8006088:	d852      	bhi.n	8006130 <USBD_StdItfReq+0xc4>
 800608a:	2b00      	cmp	r3, #0
 800608c:	d001      	beq.n	8006092 <USBD_StdItfReq+0x26>
 800608e:	2b20      	cmp	r3, #32
 8006090:	d14e      	bne.n	8006130 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006098:	b2db      	uxtb	r3, r3
 800609a:	3b01      	subs	r3, #1
 800609c:	2b02      	cmp	r3, #2
 800609e:	d840      	bhi.n	8006122 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	889b      	ldrh	r3, [r3, #4]
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d836      	bhi.n	8006118 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	889b      	ldrh	r3, [r3, #4]
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	4619      	mov	r1, r3
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f7ff fedb 	bl	8005e6e <USBD_CoreFindIF>
 80060b8:	4603      	mov	r3, r0
 80060ba:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80060bc:	7bbb      	ldrb	r3, [r7, #14]
 80060be:	2bff      	cmp	r3, #255	@ 0xff
 80060c0:	d01d      	beq.n	80060fe <USBD_StdItfReq+0x92>
 80060c2:	7bbb      	ldrb	r3, [r7, #14]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d11a      	bne.n	80060fe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80060c8:	7bba      	ldrb	r2, [r7, #14]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	32ae      	adds	r2, #174	@ 0xae
 80060ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d00f      	beq.n	80060f8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80060d8:	7bba      	ldrb	r2, [r7, #14]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80060e0:	7bba      	ldrb	r2, [r7, #14]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	32ae      	adds	r2, #174	@ 0xae
 80060e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	6839      	ldr	r1, [r7, #0]
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	4798      	blx	r3
 80060f2:	4603      	mov	r3, r0
 80060f4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80060f6:	e004      	b.n	8006102 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80060f8:	2303      	movs	r3, #3
 80060fa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80060fc:	e001      	b.n	8006102 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80060fe:	2303      	movs	r3, #3
 8006100:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	88db      	ldrh	r3, [r3, #6]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d110      	bne.n	800612c <USBD_StdItfReq+0xc0>
 800610a:	7bfb      	ldrb	r3, [r7, #15]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d10d      	bne.n	800612c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 fdfd 	bl	8006d10 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006116:	e009      	b.n	800612c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006118:	6839      	ldr	r1, [r7, #0]
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f000 fd21 	bl	8006b62 <USBD_CtlError>
          break;
 8006120:	e004      	b.n	800612c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006122:	6839      	ldr	r1, [r7, #0]
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f000 fd1c 	bl	8006b62 <USBD_CtlError>
          break;
 800612a:	e000      	b.n	800612e <USBD_StdItfReq+0xc2>
          break;
 800612c:	bf00      	nop
      }
      break;
 800612e:	e004      	b.n	800613a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006130:	6839      	ldr	r1, [r7, #0]
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f000 fd15 	bl	8006b62 <USBD_CtlError>
      break;
 8006138:	bf00      	nop
  }

  return ret;
 800613a:	7bfb      	ldrb	r3, [r7, #15]
}
 800613c:	4618      	mov	r0, r3
 800613e:	3710      	adds	r7, #16
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b084      	sub	sp, #16
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800614e:	2300      	movs	r3, #0
 8006150:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	889b      	ldrh	r3, [r3, #4]
 8006156:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006160:	2b40      	cmp	r3, #64	@ 0x40
 8006162:	d007      	beq.n	8006174 <USBD_StdEPReq+0x30>
 8006164:	2b40      	cmp	r3, #64	@ 0x40
 8006166:	f200 817f 	bhi.w	8006468 <USBD_StdEPReq+0x324>
 800616a:	2b00      	cmp	r3, #0
 800616c:	d02a      	beq.n	80061c4 <USBD_StdEPReq+0x80>
 800616e:	2b20      	cmp	r3, #32
 8006170:	f040 817a 	bne.w	8006468 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006174:	7bbb      	ldrb	r3, [r7, #14]
 8006176:	4619      	mov	r1, r3
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f7ff fe85 	bl	8005e88 <USBD_CoreFindEP>
 800617e:	4603      	mov	r3, r0
 8006180:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006182:	7b7b      	ldrb	r3, [r7, #13]
 8006184:	2bff      	cmp	r3, #255	@ 0xff
 8006186:	f000 8174 	beq.w	8006472 <USBD_StdEPReq+0x32e>
 800618a:	7b7b      	ldrb	r3, [r7, #13]
 800618c:	2b00      	cmp	r3, #0
 800618e:	f040 8170 	bne.w	8006472 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006192:	7b7a      	ldrb	r2, [r7, #13]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800619a:	7b7a      	ldrb	r2, [r7, #13]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	32ae      	adds	r2, #174	@ 0xae
 80061a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	f000 8163 	beq.w	8006472 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80061ac:	7b7a      	ldrb	r2, [r7, #13]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	32ae      	adds	r2, #174	@ 0xae
 80061b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	6839      	ldr	r1, [r7, #0]
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	4798      	blx	r3
 80061be:	4603      	mov	r3, r0
 80061c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80061c2:	e156      	b.n	8006472 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	785b      	ldrb	r3, [r3, #1]
 80061c8:	2b03      	cmp	r3, #3
 80061ca:	d008      	beq.n	80061de <USBD_StdEPReq+0x9a>
 80061cc:	2b03      	cmp	r3, #3
 80061ce:	f300 8145 	bgt.w	800645c <USBD_StdEPReq+0x318>
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	f000 809b 	beq.w	800630e <USBD_StdEPReq+0x1ca>
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d03c      	beq.n	8006256 <USBD_StdEPReq+0x112>
 80061dc:	e13e      	b.n	800645c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	2b02      	cmp	r3, #2
 80061e8:	d002      	beq.n	80061f0 <USBD_StdEPReq+0xac>
 80061ea:	2b03      	cmp	r3, #3
 80061ec:	d016      	beq.n	800621c <USBD_StdEPReq+0xd8>
 80061ee:	e02c      	b.n	800624a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80061f0:	7bbb      	ldrb	r3, [r7, #14]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00d      	beq.n	8006212 <USBD_StdEPReq+0xce>
 80061f6:	7bbb      	ldrb	r3, [r7, #14]
 80061f8:	2b80      	cmp	r3, #128	@ 0x80
 80061fa:	d00a      	beq.n	8006212 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80061fc:	7bbb      	ldrb	r3, [r7, #14]
 80061fe:	4619      	mov	r1, r3
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f001 fa69 	bl	80076d8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006206:	2180      	movs	r1, #128	@ 0x80
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f001 fa65 	bl	80076d8 <USBD_LL_StallEP>
 800620e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006210:	e020      	b.n	8006254 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006212:	6839      	ldr	r1, [r7, #0]
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f000 fca4 	bl	8006b62 <USBD_CtlError>
              break;
 800621a:	e01b      	b.n	8006254 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	885b      	ldrh	r3, [r3, #2]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d10e      	bne.n	8006242 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006224:	7bbb      	ldrb	r3, [r7, #14]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d00b      	beq.n	8006242 <USBD_StdEPReq+0xfe>
 800622a:	7bbb      	ldrb	r3, [r7, #14]
 800622c:	2b80      	cmp	r3, #128	@ 0x80
 800622e:	d008      	beq.n	8006242 <USBD_StdEPReq+0xfe>
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	88db      	ldrh	r3, [r3, #6]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d104      	bne.n	8006242 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006238:	7bbb      	ldrb	r3, [r7, #14]
 800623a:	4619      	mov	r1, r3
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f001 fa4b 	bl	80076d8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 fd64 	bl	8006d10 <USBD_CtlSendStatus>

              break;
 8006248:	e004      	b.n	8006254 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800624a:	6839      	ldr	r1, [r7, #0]
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f000 fc88 	bl	8006b62 <USBD_CtlError>
              break;
 8006252:	bf00      	nop
          }
          break;
 8006254:	e107      	b.n	8006466 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800625c:	b2db      	uxtb	r3, r3
 800625e:	2b02      	cmp	r3, #2
 8006260:	d002      	beq.n	8006268 <USBD_StdEPReq+0x124>
 8006262:	2b03      	cmp	r3, #3
 8006264:	d016      	beq.n	8006294 <USBD_StdEPReq+0x150>
 8006266:	e04b      	b.n	8006300 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006268:	7bbb      	ldrb	r3, [r7, #14]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d00d      	beq.n	800628a <USBD_StdEPReq+0x146>
 800626e:	7bbb      	ldrb	r3, [r7, #14]
 8006270:	2b80      	cmp	r3, #128	@ 0x80
 8006272:	d00a      	beq.n	800628a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006274:	7bbb      	ldrb	r3, [r7, #14]
 8006276:	4619      	mov	r1, r3
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f001 fa2d 	bl	80076d8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800627e:	2180      	movs	r1, #128	@ 0x80
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f001 fa29 	bl	80076d8 <USBD_LL_StallEP>
 8006286:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006288:	e040      	b.n	800630c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800628a:	6839      	ldr	r1, [r7, #0]
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f000 fc68 	bl	8006b62 <USBD_CtlError>
              break;
 8006292:	e03b      	b.n	800630c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	885b      	ldrh	r3, [r3, #2]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d136      	bne.n	800630a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800629c:	7bbb      	ldrb	r3, [r7, #14]
 800629e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d004      	beq.n	80062b0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80062a6:	7bbb      	ldrb	r3, [r7, #14]
 80062a8:	4619      	mov	r1, r3
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f001 fa4a 	bl	8007744 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f000 fd2d 	bl	8006d10 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80062b6:	7bbb      	ldrb	r3, [r7, #14]
 80062b8:	4619      	mov	r1, r3
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f7ff fde4 	bl	8005e88 <USBD_CoreFindEP>
 80062c0:	4603      	mov	r3, r0
 80062c2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80062c4:	7b7b      	ldrb	r3, [r7, #13]
 80062c6:	2bff      	cmp	r3, #255	@ 0xff
 80062c8:	d01f      	beq.n	800630a <USBD_StdEPReq+0x1c6>
 80062ca:	7b7b      	ldrb	r3, [r7, #13]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d11c      	bne.n	800630a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80062d0:	7b7a      	ldrb	r2, [r7, #13]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80062d8:	7b7a      	ldrb	r2, [r7, #13]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	32ae      	adds	r2, #174	@ 0xae
 80062de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d010      	beq.n	800630a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80062e8:	7b7a      	ldrb	r2, [r7, #13]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	32ae      	adds	r2, #174	@ 0xae
 80062ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	6839      	ldr	r1, [r7, #0]
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	4798      	blx	r3
 80062fa:	4603      	mov	r3, r0
 80062fc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80062fe:	e004      	b.n	800630a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006300:	6839      	ldr	r1, [r7, #0]
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 fc2d 	bl	8006b62 <USBD_CtlError>
              break;
 8006308:	e000      	b.n	800630c <USBD_StdEPReq+0x1c8>
              break;
 800630a:	bf00      	nop
          }
          break;
 800630c:	e0ab      	b.n	8006466 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006314:	b2db      	uxtb	r3, r3
 8006316:	2b02      	cmp	r3, #2
 8006318:	d002      	beq.n	8006320 <USBD_StdEPReq+0x1dc>
 800631a:	2b03      	cmp	r3, #3
 800631c:	d032      	beq.n	8006384 <USBD_StdEPReq+0x240>
 800631e:	e097      	b.n	8006450 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006320:	7bbb      	ldrb	r3, [r7, #14]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d007      	beq.n	8006336 <USBD_StdEPReq+0x1f2>
 8006326:	7bbb      	ldrb	r3, [r7, #14]
 8006328:	2b80      	cmp	r3, #128	@ 0x80
 800632a:	d004      	beq.n	8006336 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800632c:	6839      	ldr	r1, [r7, #0]
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 fc17 	bl	8006b62 <USBD_CtlError>
                break;
 8006334:	e091      	b.n	800645a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006336:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800633a:	2b00      	cmp	r3, #0
 800633c:	da0b      	bge.n	8006356 <USBD_StdEPReq+0x212>
 800633e:	7bbb      	ldrb	r3, [r7, #14]
 8006340:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006344:	4613      	mov	r3, r2
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	3310      	adds	r3, #16
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	4413      	add	r3, r2
 8006352:	3304      	adds	r3, #4
 8006354:	e00b      	b.n	800636e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006356:	7bbb      	ldrb	r3, [r7, #14]
 8006358:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800635c:	4613      	mov	r3, r2
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	4413      	add	r3, r2
 8006362:	009b      	lsls	r3, r3, #2
 8006364:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	4413      	add	r3, r2
 800636c:	3304      	adds	r3, #4
 800636e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	2200      	movs	r2, #0
 8006374:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	2202      	movs	r2, #2
 800637a:	4619      	mov	r1, r3
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f000 fc6d 	bl	8006c5c <USBD_CtlSendData>
              break;
 8006382:	e06a      	b.n	800645a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006384:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006388:	2b00      	cmp	r3, #0
 800638a:	da11      	bge.n	80063b0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800638c:	7bbb      	ldrb	r3, [r7, #14]
 800638e:	f003 020f 	and.w	r2, r3, #15
 8006392:	6879      	ldr	r1, [r7, #4]
 8006394:	4613      	mov	r3, r2
 8006396:	009b      	lsls	r3, r3, #2
 8006398:	4413      	add	r3, r2
 800639a:	009b      	lsls	r3, r3, #2
 800639c:	440b      	add	r3, r1
 800639e:	3324      	adds	r3, #36	@ 0x24
 80063a0:	881b      	ldrh	r3, [r3, #0]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d117      	bne.n	80063d6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80063a6:	6839      	ldr	r1, [r7, #0]
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 fbda 	bl	8006b62 <USBD_CtlError>
                  break;
 80063ae:	e054      	b.n	800645a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80063b0:	7bbb      	ldrb	r3, [r7, #14]
 80063b2:	f003 020f 	and.w	r2, r3, #15
 80063b6:	6879      	ldr	r1, [r7, #4]
 80063b8:	4613      	mov	r3, r2
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	4413      	add	r3, r2
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	440b      	add	r3, r1
 80063c2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80063c6:	881b      	ldrh	r3, [r3, #0]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d104      	bne.n	80063d6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80063cc:	6839      	ldr	r1, [r7, #0]
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 fbc7 	bl	8006b62 <USBD_CtlError>
                  break;
 80063d4:	e041      	b.n	800645a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80063d6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	da0b      	bge.n	80063f6 <USBD_StdEPReq+0x2b2>
 80063de:	7bbb      	ldrb	r3, [r7, #14]
 80063e0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80063e4:	4613      	mov	r3, r2
 80063e6:	009b      	lsls	r3, r3, #2
 80063e8:	4413      	add	r3, r2
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	3310      	adds	r3, #16
 80063ee:	687a      	ldr	r2, [r7, #4]
 80063f0:	4413      	add	r3, r2
 80063f2:	3304      	adds	r3, #4
 80063f4:	e00b      	b.n	800640e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80063f6:	7bbb      	ldrb	r3, [r7, #14]
 80063f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80063fc:	4613      	mov	r3, r2
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	4413      	add	r3, r2
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	4413      	add	r3, r2
 800640c:	3304      	adds	r3, #4
 800640e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006410:	7bbb      	ldrb	r3, [r7, #14]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d002      	beq.n	800641c <USBD_StdEPReq+0x2d8>
 8006416:	7bbb      	ldrb	r3, [r7, #14]
 8006418:	2b80      	cmp	r3, #128	@ 0x80
 800641a:	d103      	bne.n	8006424 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	2200      	movs	r2, #0
 8006420:	601a      	str	r2, [r3, #0]
 8006422:	e00e      	b.n	8006442 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006424:	7bbb      	ldrb	r3, [r7, #14]
 8006426:	4619      	mov	r1, r3
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f001 f9c1 	bl	80077b0 <USBD_LL_IsStallEP>
 800642e:	4603      	mov	r3, r0
 8006430:	2b00      	cmp	r3, #0
 8006432:	d003      	beq.n	800643c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	2201      	movs	r2, #1
 8006438:	601a      	str	r2, [r3, #0]
 800643a:	e002      	b.n	8006442 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	2200      	movs	r2, #0
 8006440:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	2202      	movs	r2, #2
 8006446:	4619      	mov	r1, r3
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 fc07 	bl	8006c5c <USBD_CtlSendData>
              break;
 800644e:	e004      	b.n	800645a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8006450:	6839      	ldr	r1, [r7, #0]
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f000 fb85 	bl	8006b62 <USBD_CtlError>
              break;
 8006458:	bf00      	nop
          }
          break;
 800645a:	e004      	b.n	8006466 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800645c:	6839      	ldr	r1, [r7, #0]
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 fb7f 	bl	8006b62 <USBD_CtlError>
          break;
 8006464:	bf00      	nop
      }
      break;
 8006466:	e005      	b.n	8006474 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8006468:	6839      	ldr	r1, [r7, #0]
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 fb79 	bl	8006b62 <USBD_CtlError>
      break;
 8006470:	e000      	b.n	8006474 <USBD_StdEPReq+0x330>
      break;
 8006472:	bf00      	nop
  }

  return ret;
 8006474:	7bfb      	ldrb	r3, [r7, #15]
}
 8006476:	4618      	mov	r0, r3
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
	...

08006480 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800648a:	2300      	movs	r3, #0
 800648c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800648e:	2300      	movs	r3, #0
 8006490:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006492:	2300      	movs	r3, #0
 8006494:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	885b      	ldrh	r3, [r3, #2]
 800649a:	0a1b      	lsrs	r3, r3, #8
 800649c:	b29b      	uxth	r3, r3
 800649e:	3b01      	subs	r3, #1
 80064a0:	2b0e      	cmp	r3, #14
 80064a2:	f200 8152 	bhi.w	800674a <USBD_GetDescriptor+0x2ca>
 80064a6:	a201      	add	r2, pc, #4	@ (adr r2, 80064ac <USBD_GetDescriptor+0x2c>)
 80064a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ac:	0800651d 	.word	0x0800651d
 80064b0:	08006535 	.word	0x08006535
 80064b4:	08006575 	.word	0x08006575
 80064b8:	0800674b 	.word	0x0800674b
 80064bc:	0800674b 	.word	0x0800674b
 80064c0:	080066eb 	.word	0x080066eb
 80064c4:	08006717 	.word	0x08006717
 80064c8:	0800674b 	.word	0x0800674b
 80064cc:	0800674b 	.word	0x0800674b
 80064d0:	0800674b 	.word	0x0800674b
 80064d4:	0800674b 	.word	0x0800674b
 80064d8:	0800674b 	.word	0x0800674b
 80064dc:	0800674b 	.word	0x0800674b
 80064e0:	0800674b 	.word	0x0800674b
 80064e4:	080064e9 	.word	0x080064e9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80064ee:	69db      	ldr	r3, [r3, #28]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d00b      	beq.n	800650c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80064fa:	69db      	ldr	r3, [r3, #28]
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	7c12      	ldrb	r2, [r2, #16]
 8006500:	f107 0108 	add.w	r1, r7, #8
 8006504:	4610      	mov	r0, r2
 8006506:	4798      	blx	r3
 8006508:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800650a:	e126      	b.n	800675a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800650c:	6839      	ldr	r1, [r7, #0]
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f000 fb27 	bl	8006b62 <USBD_CtlError>
        err++;
 8006514:	7afb      	ldrb	r3, [r7, #11]
 8006516:	3301      	adds	r3, #1
 8006518:	72fb      	strb	r3, [r7, #11]
      break;
 800651a:	e11e      	b.n	800675a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	7c12      	ldrb	r2, [r2, #16]
 8006528:	f107 0108 	add.w	r1, r7, #8
 800652c:	4610      	mov	r0, r2
 800652e:	4798      	blx	r3
 8006530:	60f8      	str	r0, [r7, #12]
      break;
 8006532:	e112      	b.n	800675a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	7c1b      	ldrb	r3, [r3, #16]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d10d      	bne.n	8006558 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006544:	f107 0208 	add.w	r2, r7, #8
 8006548:	4610      	mov	r0, r2
 800654a:	4798      	blx	r3
 800654c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	3301      	adds	r3, #1
 8006552:	2202      	movs	r2, #2
 8006554:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006556:	e100      	b.n	800675a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800655e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006560:	f107 0208 	add.w	r2, r7, #8
 8006564:	4610      	mov	r0, r2
 8006566:	4798      	blx	r3
 8006568:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	3301      	adds	r3, #1
 800656e:	2202      	movs	r2, #2
 8006570:	701a      	strb	r2, [r3, #0]
      break;
 8006572:	e0f2      	b.n	800675a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	885b      	ldrh	r3, [r3, #2]
 8006578:	b2db      	uxtb	r3, r3
 800657a:	2b05      	cmp	r3, #5
 800657c:	f200 80ac 	bhi.w	80066d8 <USBD_GetDescriptor+0x258>
 8006580:	a201      	add	r2, pc, #4	@ (adr r2, 8006588 <USBD_GetDescriptor+0x108>)
 8006582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006586:	bf00      	nop
 8006588:	080065a1 	.word	0x080065a1
 800658c:	080065d5 	.word	0x080065d5
 8006590:	08006609 	.word	0x08006609
 8006594:	0800663d 	.word	0x0800663d
 8006598:	08006671 	.word	0x08006671
 800659c:	080066a5 	.word	0x080066a5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d00b      	beq.n	80065c4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	687a      	ldr	r2, [r7, #4]
 80065b6:	7c12      	ldrb	r2, [r2, #16]
 80065b8:	f107 0108 	add.w	r1, r7, #8
 80065bc:	4610      	mov	r0, r2
 80065be:	4798      	blx	r3
 80065c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80065c2:	e091      	b.n	80066e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80065c4:	6839      	ldr	r1, [r7, #0]
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 facb 	bl	8006b62 <USBD_CtlError>
            err++;
 80065cc:	7afb      	ldrb	r3, [r7, #11]
 80065ce:	3301      	adds	r3, #1
 80065d0:	72fb      	strb	r3, [r7, #11]
          break;
 80065d2:	e089      	b.n	80066e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d00b      	beq.n	80065f8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	7c12      	ldrb	r2, [r2, #16]
 80065ec:	f107 0108 	add.w	r1, r7, #8
 80065f0:	4610      	mov	r0, r2
 80065f2:	4798      	blx	r3
 80065f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80065f6:	e077      	b.n	80066e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80065f8:	6839      	ldr	r1, [r7, #0]
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 fab1 	bl	8006b62 <USBD_CtlError>
            err++;
 8006600:	7afb      	ldrb	r3, [r7, #11]
 8006602:	3301      	adds	r3, #1
 8006604:	72fb      	strb	r3, [r7, #11]
          break;
 8006606:	e06f      	b.n	80066e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d00b      	beq.n	800662c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	7c12      	ldrb	r2, [r2, #16]
 8006620:	f107 0108 	add.w	r1, r7, #8
 8006624:	4610      	mov	r0, r2
 8006626:	4798      	blx	r3
 8006628:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800662a:	e05d      	b.n	80066e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800662c:	6839      	ldr	r1, [r7, #0]
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 fa97 	bl	8006b62 <USBD_CtlError>
            err++;
 8006634:	7afb      	ldrb	r3, [r7, #11]
 8006636:	3301      	adds	r3, #1
 8006638:	72fb      	strb	r3, [r7, #11]
          break;
 800663a:	e055      	b.n	80066e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006642:	691b      	ldr	r3, [r3, #16]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d00b      	beq.n	8006660 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	7c12      	ldrb	r2, [r2, #16]
 8006654:	f107 0108 	add.w	r1, r7, #8
 8006658:	4610      	mov	r0, r2
 800665a:	4798      	blx	r3
 800665c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800665e:	e043      	b.n	80066e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006660:	6839      	ldr	r1, [r7, #0]
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 fa7d 	bl	8006b62 <USBD_CtlError>
            err++;
 8006668:	7afb      	ldrb	r3, [r7, #11]
 800666a:	3301      	adds	r3, #1
 800666c:	72fb      	strb	r3, [r7, #11]
          break;
 800666e:	e03b      	b.n	80066e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006676:	695b      	ldr	r3, [r3, #20]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d00b      	beq.n	8006694 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006682:	695b      	ldr	r3, [r3, #20]
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	7c12      	ldrb	r2, [r2, #16]
 8006688:	f107 0108 	add.w	r1, r7, #8
 800668c:	4610      	mov	r0, r2
 800668e:	4798      	blx	r3
 8006690:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006692:	e029      	b.n	80066e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006694:	6839      	ldr	r1, [r7, #0]
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f000 fa63 	bl	8006b62 <USBD_CtlError>
            err++;
 800669c:	7afb      	ldrb	r3, [r7, #11]
 800669e:	3301      	adds	r3, #1
 80066a0:	72fb      	strb	r3, [r7, #11]
          break;
 80066a2:	e021      	b.n	80066e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d00b      	beq.n	80066c8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80066b6:	699b      	ldr	r3, [r3, #24]
 80066b8:	687a      	ldr	r2, [r7, #4]
 80066ba:	7c12      	ldrb	r2, [r2, #16]
 80066bc:	f107 0108 	add.w	r1, r7, #8
 80066c0:	4610      	mov	r0, r2
 80066c2:	4798      	blx	r3
 80066c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80066c6:	e00f      	b.n	80066e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80066c8:	6839      	ldr	r1, [r7, #0]
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 fa49 	bl	8006b62 <USBD_CtlError>
            err++;
 80066d0:	7afb      	ldrb	r3, [r7, #11]
 80066d2:	3301      	adds	r3, #1
 80066d4:	72fb      	strb	r3, [r7, #11]
          break;
 80066d6:	e007      	b.n	80066e8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80066d8:	6839      	ldr	r1, [r7, #0]
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 fa41 	bl	8006b62 <USBD_CtlError>
          err++;
 80066e0:	7afb      	ldrb	r3, [r7, #11]
 80066e2:	3301      	adds	r3, #1
 80066e4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80066e6:	bf00      	nop
      }
      break;
 80066e8:	e037      	b.n	800675a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	7c1b      	ldrb	r3, [r3, #16]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d109      	bne.n	8006706 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066fa:	f107 0208 	add.w	r2, r7, #8
 80066fe:	4610      	mov	r0, r2
 8006700:	4798      	blx	r3
 8006702:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006704:	e029      	b.n	800675a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006706:	6839      	ldr	r1, [r7, #0]
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f000 fa2a 	bl	8006b62 <USBD_CtlError>
        err++;
 800670e:	7afb      	ldrb	r3, [r7, #11]
 8006710:	3301      	adds	r3, #1
 8006712:	72fb      	strb	r3, [r7, #11]
      break;
 8006714:	e021      	b.n	800675a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	7c1b      	ldrb	r3, [r3, #16]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d10d      	bne.n	800673a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006726:	f107 0208 	add.w	r2, r7, #8
 800672a:	4610      	mov	r0, r2
 800672c:	4798      	blx	r3
 800672e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	3301      	adds	r3, #1
 8006734:	2207      	movs	r2, #7
 8006736:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006738:	e00f      	b.n	800675a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800673a:	6839      	ldr	r1, [r7, #0]
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 fa10 	bl	8006b62 <USBD_CtlError>
        err++;
 8006742:	7afb      	ldrb	r3, [r7, #11]
 8006744:	3301      	adds	r3, #1
 8006746:	72fb      	strb	r3, [r7, #11]
      break;
 8006748:	e007      	b.n	800675a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800674a:	6839      	ldr	r1, [r7, #0]
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 fa08 	bl	8006b62 <USBD_CtlError>
      err++;
 8006752:	7afb      	ldrb	r3, [r7, #11]
 8006754:	3301      	adds	r3, #1
 8006756:	72fb      	strb	r3, [r7, #11]
      break;
 8006758:	bf00      	nop
  }

  if (err != 0U)
 800675a:	7afb      	ldrb	r3, [r7, #11]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d11e      	bne.n	800679e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	88db      	ldrh	r3, [r3, #6]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d016      	beq.n	8006796 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8006768:	893b      	ldrh	r3, [r7, #8]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d00e      	beq.n	800678c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	88da      	ldrh	r2, [r3, #6]
 8006772:	893b      	ldrh	r3, [r7, #8]
 8006774:	4293      	cmp	r3, r2
 8006776:	bf28      	it	cs
 8006778:	4613      	movcs	r3, r2
 800677a:	b29b      	uxth	r3, r3
 800677c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800677e:	893b      	ldrh	r3, [r7, #8]
 8006780:	461a      	mov	r2, r3
 8006782:	68f9      	ldr	r1, [r7, #12]
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 fa69 	bl	8006c5c <USBD_CtlSendData>
 800678a:	e009      	b.n	80067a0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800678c:	6839      	ldr	r1, [r7, #0]
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 f9e7 	bl	8006b62 <USBD_CtlError>
 8006794:	e004      	b.n	80067a0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 faba 	bl	8006d10 <USBD_CtlSendStatus>
 800679c:	e000      	b.n	80067a0 <USBD_GetDescriptor+0x320>
    return;
 800679e:	bf00      	nop
  }
}
 80067a0:	3710      	adds	r7, #16
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
 80067a6:	bf00      	nop

080067a8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b084      	sub	sp, #16
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
 80067b0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	889b      	ldrh	r3, [r3, #4]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d131      	bne.n	800681e <USBD_SetAddress+0x76>
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	88db      	ldrh	r3, [r3, #6]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d12d      	bne.n	800681e <USBD_SetAddress+0x76>
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	885b      	ldrh	r3, [r3, #2]
 80067c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80067c8:	d829      	bhi.n	800681e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	885b      	ldrh	r3, [r3, #2]
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067d4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	2b03      	cmp	r3, #3
 80067e0:	d104      	bne.n	80067ec <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80067e2:	6839      	ldr	r1, [r7, #0]
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 f9bc 	bl	8006b62 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067ea:	e01d      	b.n	8006828 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	7bfa      	ldrb	r2, [r7, #15]
 80067f0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80067f4:	7bfb      	ldrb	r3, [r7, #15]
 80067f6:	4619      	mov	r1, r3
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f001 f805 	bl	8007808 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f000 fa86 	bl	8006d10 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006804:	7bfb      	ldrb	r3, [r7, #15]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d004      	beq.n	8006814 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2202      	movs	r2, #2
 800680e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006812:	e009      	b.n	8006828 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2201      	movs	r2, #1
 8006818:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800681c:	e004      	b.n	8006828 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800681e:	6839      	ldr	r1, [r7, #0]
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f000 f99e 	bl	8006b62 <USBD_CtlError>
  }
}
 8006826:	bf00      	nop
 8006828:	bf00      	nop
 800682a:	3710      	adds	r7, #16
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}

08006830 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b084      	sub	sp, #16
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800683a:	2300      	movs	r3, #0
 800683c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	885b      	ldrh	r3, [r3, #2]
 8006842:	b2da      	uxtb	r2, r3
 8006844:	4b4e      	ldr	r3, [pc, #312]	@ (8006980 <USBD_SetConfig+0x150>)
 8006846:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006848:	4b4d      	ldr	r3, [pc, #308]	@ (8006980 <USBD_SetConfig+0x150>)
 800684a:	781b      	ldrb	r3, [r3, #0]
 800684c:	2b01      	cmp	r3, #1
 800684e:	d905      	bls.n	800685c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006850:	6839      	ldr	r1, [r7, #0]
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 f985 	bl	8006b62 <USBD_CtlError>
    return USBD_FAIL;
 8006858:	2303      	movs	r3, #3
 800685a:	e08c      	b.n	8006976 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006862:	b2db      	uxtb	r3, r3
 8006864:	2b02      	cmp	r3, #2
 8006866:	d002      	beq.n	800686e <USBD_SetConfig+0x3e>
 8006868:	2b03      	cmp	r3, #3
 800686a:	d029      	beq.n	80068c0 <USBD_SetConfig+0x90>
 800686c:	e075      	b.n	800695a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800686e:	4b44      	ldr	r3, [pc, #272]	@ (8006980 <USBD_SetConfig+0x150>)
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d020      	beq.n	80068b8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8006876:	4b42      	ldr	r3, [pc, #264]	@ (8006980 <USBD_SetConfig+0x150>)
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	461a      	mov	r2, r3
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006880:	4b3f      	ldr	r3, [pc, #252]	@ (8006980 <USBD_SetConfig+0x150>)
 8006882:	781b      	ldrb	r3, [r3, #0]
 8006884:	4619      	mov	r1, r3
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f7fe ffb9 	bl	80057fe <USBD_SetClassConfig>
 800688c:	4603      	mov	r3, r0
 800688e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006890:	7bfb      	ldrb	r3, [r7, #15]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d008      	beq.n	80068a8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8006896:	6839      	ldr	r1, [r7, #0]
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f000 f962 	bl	8006b62 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2202      	movs	r2, #2
 80068a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80068a6:	e065      	b.n	8006974 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f000 fa31 	bl	8006d10 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2203      	movs	r2, #3
 80068b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80068b6:	e05d      	b.n	8006974 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f000 fa29 	bl	8006d10 <USBD_CtlSendStatus>
      break;
 80068be:	e059      	b.n	8006974 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80068c0:	4b2f      	ldr	r3, [pc, #188]	@ (8006980 <USBD_SetConfig+0x150>)
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d112      	bne.n	80068ee <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2202      	movs	r2, #2
 80068cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80068d0:	4b2b      	ldr	r3, [pc, #172]	@ (8006980 <USBD_SetConfig+0x150>)
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	461a      	mov	r2, r3
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80068da:	4b29      	ldr	r3, [pc, #164]	@ (8006980 <USBD_SetConfig+0x150>)
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	4619      	mov	r1, r3
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f7fe ffa8 	bl	8005836 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 fa12 	bl	8006d10 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80068ec:	e042      	b.n	8006974 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80068ee:	4b24      	ldr	r3, [pc, #144]	@ (8006980 <USBD_SetConfig+0x150>)
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	461a      	mov	r2, r3
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	429a      	cmp	r2, r3
 80068fa:	d02a      	beq.n	8006952 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	b2db      	uxtb	r3, r3
 8006902:	4619      	mov	r1, r3
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f7fe ff96 	bl	8005836 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800690a:	4b1d      	ldr	r3, [pc, #116]	@ (8006980 <USBD_SetConfig+0x150>)
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	461a      	mov	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006914:	4b1a      	ldr	r3, [pc, #104]	@ (8006980 <USBD_SetConfig+0x150>)
 8006916:	781b      	ldrb	r3, [r3, #0]
 8006918:	4619      	mov	r1, r3
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f7fe ff6f 	bl	80057fe <USBD_SetClassConfig>
 8006920:	4603      	mov	r3, r0
 8006922:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006924:	7bfb      	ldrb	r3, [r7, #15]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d00f      	beq.n	800694a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800692a:	6839      	ldr	r1, [r7, #0]
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 f918 	bl	8006b62 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	b2db      	uxtb	r3, r3
 8006938:	4619      	mov	r1, r3
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f7fe ff7b 	bl	8005836 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2202      	movs	r2, #2
 8006944:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006948:	e014      	b.n	8006974 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f9e0 	bl	8006d10 <USBD_CtlSendStatus>
      break;
 8006950:	e010      	b.n	8006974 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f000 f9dc 	bl	8006d10 <USBD_CtlSendStatus>
      break;
 8006958:	e00c      	b.n	8006974 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800695a:	6839      	ldr	r1, [r7, #0]
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f000 f900 	bl	8006b62 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006962:	4b07      	ldr	r3, [pc, #28]	@ (8006980 <USBD_SetConfig+0x150>)
 8006964:	781b      	ldrb	r3, [r3, #0]
 8006966:	4619      	mov	r1, r3
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f7fe ff64 	bl	8005836 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800696e:	2303      	movs	r3, #3
 8006970:	73fb      	strb	r3, [r7, #15]
      break;
 8006972:	bf00      	nop
  }

  return ret;
 8006974:	7bfb      	ldrb	r3, [r7, #15]
}
 8006976:	4618      	mov	r0, r3
 8006978:	3710      	adds	r7, #16
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	200001c4 	.word	0x200001c4

08006984 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b082      	sub	sp, #8
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	88db      	ldrh	r3, [r3, #6]
 8006992:	2b01      	cmp	r3, #1
 8006994:	d004      	beq.n	80069a0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006996:	6839      	ldr	r1, [r7, #0]
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f000 f8e2 	bl	8006b62 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800699e:	e023      	b.n	80069e8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	dc02      	bgt.n	80069b2 <USBD_GetConfig+0x2e>
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	dc03      	bgt.n	80069b8 <USBD_GetConfig+0x34>
 80069b0:	e015      	b.n	80069de <USBD_GetConfig+0x5a>
 80069b2:	2b03      	cmp	r3, #3
 80069b4:	d00b      	beq.n	80069ce <USBD_GetConfig+0x4a>
 80069b6:	e012      	b.n	80069de <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	3308      	adds	r3, #8
 80069c2:	2201      	movs	r2, #1
 80069c4:	4619      	mov	r1, r3
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 f948 	bl	8006c5c <USBD_CtlSendData>
        break;
 80069cc:	e00c      	b.n	80069e8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	3304      	adds	r3, #4
 80069d2:	2201      	movs	r2, #1
 80069d4:	4619      	mov	r1, r3
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f000 f940 	bl	8006c5c <USBD_CtlSendData>
        break;
 80069dc:	e004      	b.n	80069e8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80069de:	6839      	ldr	r1, [r7, #0]
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f000 f8be 	bl	8006b62 <USBD_CtlError>
        break;
 80069e6:	bf00      	nop
}
 80069e8:	bf00      	nop
 80069ea:	3708      	adds	r7, #8
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}

080069f0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b082      	sub	sp, #8
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	3b01      	subs	r3, #1
 8006a04:	2b02      	cmp	r3, #2
 8006a06:	d81e      	bhi.n	8006a46 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	88db      	ldrh	r3, [r3, #6]
 8006a0c:	2b02      	cmp	r3, #2
 8006a0e:	d004      	beq.n	8006a1a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8006a10:	6839      	ldr	r1, [r7, #0]
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 f8a5 	bl	8006b62 <USBD_CtlError>
        break;
 8006a18:	e01a      	b.n	8006a50 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d005      	beq.n	8006a36 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	f043 0202 	orr.w	r2, r3, #2
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	330c      	adds	r3, #12
 8006a3a:	2202      	movs	r2, #2
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f000 f90c 	bl	8006c5c <USBD_CtlSendData>
      break;
 8006a44:	e004      	b.n	8006a50 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8006a46:	6839      	ldr	r1, [r7, #0]
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f000 f88a 	bl	8006b62 <USBD_CtlError>
      break;
 8006a4e:	bf00      	nop
  }
}
 8006a50:	bf00      	nop
 8006a52:	3708      	adds	r7, #8
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b082      	sub	sp, #8
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	885b      	ldrh	r3, [r3, #2]
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d107      	bne.n	8006a7a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 f94c 	bl	8006d10 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8006a78:	e013      	b.n	8006aa2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	885b      	ldrh	r3, [r3, #2]
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d10b      	bne.n	8006a9a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	889b      	ldrh	r3, [r3, #4]
 8006a86:	0a1b      	lsrs	r3, r3, #8
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	b2da      	uxtb	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 f93c 	bl	8006d10 <USBD_CtlSendStatus>
}
 8006a98:	e003      	b.n	8006aa2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8006a9a:	6839      	ldr	r1, [r7, #0]
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f000 f860 	bl	8006b62 <USBD_CtlError>
}
 8006aa2:	bf00      	nop
 8006aa4:	3708      	adds	r7, #8
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}

08006aaa <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006aaa:	b580      	push	{r7, lr}
 8006aac:	b082      	sub	sp, #8
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
 8006ab2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	3b01      	subs	r3, #1
 8006abe:	2b02      	cmp	r3, #2
 8006ac0:	d80b      	bhi.n	8006ada <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	885b      	ldrh	r3, [r3, #2]
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d10c      	bne.n	8006ae4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 f91c 	bl	8006d10 <USBD_CtlSendStatus>
      }
      break;
 8006ad8:	e004      	b.n	8006ae4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006ada:	6839      	ldr	r1, [r7, #0]
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f000 f840 	bl	8006b62 <USBD_CtlError>
      break;
 8006ae2:	e000      	b.n	8006ae6 <USBD_ClrFeature+0x3c>
      break;
 8006ae4:	bf00      	nop
  }
}
 8006ae6:	bf00      	nop
 8006ae8:	3708      	adds	r7, #8
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}

08006aee <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b084      	sub	sp, #16
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
 8006af6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	781a      	ldrb	r2, [r3, #0]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	3301      	adds	r3, #1
 8006b08:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	781a      	ldrb	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	3301      	adds	r3, #1
 8006b16:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006b18:	68f8      	ldr	r0, [r7, #12]
 8006b1a:	f7ff fa16 	bl	8005f4a <SWAPBYTE>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	461a      	mov	r2, r3
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	3301      	adds	r3, #1
 8006b2a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	3301      	adds	r3, #1
 8006b30:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006b32:	68f8      	ldr	r0, [r7, #12]
 8006b34:	f7ff fa09 	bl	8005f4a <SWAPBYTE>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	3301      	adds	r3, #1
 8006b44:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	3301      	adds	r3, #1
 8006b4a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006b4c:	68f8      	ldr	r0, [r7, #12]
 8006b4e:	f7ff f9fc 	bl	8005f4a <SWAPBYTE>
 8006b52:	4603      	mov	r3, r0
 8006b54:	461a      	mov	r2, r3
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	80da      	strh	r2, [r3, #6]
}
 8006b5a:	bf00      	nop
 8006b5c:	3710      	adds	r7, #16
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}

08006b62 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b62:	b580      	push	{r7, lr}
 8006b64:	b082      	sub	sp, #8
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
 8006b6a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006b6c:	2180      	movs	r1, #128	@ 0x80
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f000 fdb2 	bl	80076d8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006b74:	2100      	movs	r1, #0
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f000 fdae 	bl	80076d8 <USBD_LL_StallEP>
}
 8006b7c:	bf00      	nop
 8006b7e:	3708      	adds	r7, #8
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b086      	sub	sp, #24
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	60b9      	str	r1, [r7, #8]
 8006b8e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006b90:	2300      	movs	r3, #0
 8006b92:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d042      	beq.n	8006c20 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8006b9e:	6938      	ldr	r0, [r7, #16]
 8006ba0:	f000 f842 	bl	8006c28 <USBD_GetLen>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	005b      	lsls	r3, r3, #1
 8006baa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bae:	d808      	bhi.n	8006bc2 <USBD_GetString+0x3e>
 8006bb0:	6938      	ldr	r0, [r7, #16]
 8006bb2:	f000 f839 	bl	8006c28 <USBD_GetLen>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	3301      	adds	r3, #1
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	005b      	lsls	r3, r3, #1
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	e001      	b.n	8006bc6 <USBD_GetString+0x42>
 8006bc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006bca:	7dfb      	ldrb	r3, [r7, #23]
 8006bcc:	68ba      	ldr	r2, [r7, #8]
 8006bce:	4413      	add	r3, r2
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	7812      	ldrb	r2, [r2, #0]
 8006bd4:	701a      	strb	r2, [r3, #0]
  idx++;
 8006bd6:	7dfb      	ldrb	r3, [r7, #23]
 8006bd8:	3301      	adds	r3, #1
 8006bda:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006bdc:	7dfb      	ldrb	r3, [r7, #23]
 8006bde:	68ba      	ldr	r2, [r7, #8]
 8006be0:	4413      	add	r3, r2
 8006be2:	2203      	movs	r2, #3
 8006be4:	701a      	strb	r2, [r3, #0]
  idx++;
 8006be6:	7dfb      	ldrb	r3, [r7, #23]
 8006be8:	3301      	adds	r3, #1
 8006bea:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006bec:	e013      	b.n	8006c16 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8006bee:	7dfb      	ldrb	r3, [r7, #23]
 8006bf0:	68ba      	ldr	r2, [r7, #8]
 8006bf2:	4413      	add	r3, r2
 8006bf4:	693a      	ldr	r2, [r7, #16]
 8006bf6:	7812      	ldrb	r2, [r2, #0]
 8006bf8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	3301      	adds	r3, #1
 8006bfe:	613b      	str	r3, [r7, #16]
    idx++;
 8006c00:	7dfb      	ldrb	r3, [r7, #23]
 8006c02:	3301      	adds	r3, #1
 8006c04:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006c06:	7dfb      	ldrb	r3, [r7, #23]
 8006c08:	68ba      	ldr	r2, [r7, #8]
 8006c0a:	4413      	add	r3, r2
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	701a      	strb	r2, [r3, #0]
    idx++;
 8006c10:	7dfb      	ldrb	r3, [r7, #23]
 8006c12:	3301      	adds	r3, #1
 8006c14:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	781b      	ldrb	r3, [r3, #0]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d1e7      	bne.n	8006bee <USBD_GetString+0x6a>
 8006c1e:	e000      	b.n	8006c22 <USBD_GetString+0x9e>
    return;
 8006c20:	bf00      	nop
  }
}
 8006c22:	3718      	adds	r7, #24
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006c30:	2300      	movs	r3, #0
 8006c32:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006c38:	e005      	b.n	8006c46 <USBD_GetLen+0x1e>
  {
    len++;
 8006c3a:	7bfb      	ldrb	r3, [r7, #15]
 8006c3c:	3301      	adds	r3, #1
 8006c3e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	3301      	adds	r3, #1
 8006c44:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d1f5      	bne.n	8006c3a <USBD_GetLen+0x12>
  }

  return len;
 8006c4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3714      	adds	r7, #20
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2202      	movs	r2, #2
 8006c6c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	687a      	ldr	r2, [r7, #4]
 8006c7a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	68ba      	ldr	r2, [r7, #8]
 8006c80:	2100      	movs	r1, #0
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	f000 fdf6 	bl	8007874 <USBD_LL_Transmit>

  return USBD_OK;
 8006c88:	2300      	movs	r3, #0
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3710      	adds	r7, #16
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}

08006c92 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006c92:	b580      	push	{r7, lr}
 8006c94:	b084      	sub	sp, #16
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	60f8      	str	r0, [r7, #12]
 8006c9a:	60b9      	str	r1, [r7, #8]
 8006c9c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	68ba      	ldr	r2, [r7, #8]
 8006ca2:	2100      	movs	r1, #0
 8006ca4:	68f8      	ldr	r0, [r7, #12]
 8006ca6:	f000 fde5 	bl	8007874 <USBD_LL_Transmit>

  return USBD_OK;
 8006caa:	2300      	movs	r3, #0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3710      	adds	r7, #16
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2203      	movs	r2, #3
 8006cc4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	687a      	ldr	r2, [r7, #4]
 8006ccc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	68ba      	ldr	r2, [r7, #8]
 8006cdc:	2100      	movs	r1, #0
 8006cde:	68f8      	ldr	r0, [r7, #12]
 8006ce0:	f000 fe00 	bl	80078e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006ce4:	2300      	movs	r3, #0
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3710      	adds	r7, #16
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}

08006cee <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006cee:	b580      	push	{r7, lr}
 8006cf0:	b084      	sub	sp, #16
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	60f8      	str	r0, [r7, #12]
 8006cf6:	60b9      	str	r1, [r7, #8]
 8006cf8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	68ba      	ldr	r2, [r7, #8]
 8006cfe:	2100      	movs	r1, #0
 8006d00:	68f8      	ldr	r0, [r7, #12]
 8006d02:	f000 fdef 	bl	80078e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006d06:	2300      	movs	r3, #0
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3710      	adds	r7, #16
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}

08006d10 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b082      	sub	sp, #8
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2204      	movs	r2, #4
 8006d1c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006d20:	2300      	movs	r3, #0
 8006d22:	2200      	movs	r2, #0
 8006d24:	2100      	movs	r1, #0
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f000 fda4 	bl	8007874 <USBD_LL_Transmit>

  return USBD_OK;
 8006d2c:	2300      	movs	r3, #0
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3708      	adds	r7, #8
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}

08006d36 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006d36:	b580      	push	{r7, lr}
 8006d38:	b082      	sub	sp, #8
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2205      	movs	r2, #5
 8006d42:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006d46:	2300      	movs	r3, #0
 8006d48:	2200      	movs	r2, #0
 8006d4a:	2100      	movs	r1, #0
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f000 fdc9 	bl	80078e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006d52:	2300      	movs	r3, #0
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3708      	adds	r7, #8
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006d60:	2200      	movs	r2, #0
 8006d62:	4912      	ldr	r1, [pc, #72]	@ (8006dac <MX_USB_DEVICE_Init+0x50>)
 8006d64:	4812      	ldr	r0, [pc, #72]	@ (8006db0 <MX_USB_DEVICE_Init+0x54>)
 8006d66:	f7fe fccd 	bl	8005704 <USBD_Init>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d001      	beq.n	8006d74 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006d70:	f7f9 fc4e 	bl	8000610 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006d74:	490f      	ldr	r1, [pc, #60]	@ (8006db4 <MX_USB_DEVICE_Init+0x58>)
 8006d76:	480e      	ldr	r0, [pc, #56]	@ (8006db0 <MX_USB_DEVICE_Init+0x54>)
 8006d78:	f7fe fcf4 	bl	8005764 <USBD_RegisterClass>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d001      	beq.n	8006d86 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006d82:	f7f9 fc45 	bl	8000610 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006d86:	490c      	ldr	r1, [pc, #48]	@ (8006db8 <MX_USB_DEVICE_Init+0x5c>)
 8006d88:	4809      	ldr	r0, [pc, #36]	@ (8006db0 <MX_USB_DEVICE_Init+0x54>)
 8006d8a:	f7fe fbeb 	bl	8005564 <USBD_CDC_RegisterInterface>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d001      	beq.n	8006d98 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006d94:	f7f9 fc3c 	bl	8000610 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006d98:	4805      	ldr	r0, [pc, #20]	@ (8006db0 <MX_USB_DEVICE_Init+0x54>)
 8006d9a:	f7fe fd19 	bl	80057d0 <USBD_Start>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d001      	beq.n	8006da8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006da4:	f7f9 fc34 	bl	8000610 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006da8:	bf00      	nop
 8006daa:	bd80      	pop	{r7, pc}
 8006dac:	200000ac 	.word	0x200000ac
 8006db0:	200001c8 	.word	0x200001c8
 8006db4:	20000018 	.word	0x20000018
 8006db8:	20000098 	.word	0x20000098

08006dbc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	4905      	ldr	r1, [pc, #20]	@ (8006dd8 <CDC_Init_FS+0x1c>)
 8006dc4:	4805      	ldr	r0, [pc, #20]	@ (8006ddc <CDC_Init_FS+0x20>)
 8006dc6:	f7fe fbe7 	bl	8005598 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006dca:	4905      	ldr	r1, [pc, #20]	@ (8006de0 <CDC_Init_FS+0x24>)
 8006dcc:	4803      	ldr	r0, [pc, #12]	@ (8006ddc <CDC_Init_FS+0x20>)
 8006dce:	f7fe fc05 	bl	80055dc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006dd2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	20000ca4 	.word	0x20000ca4
 8006ddc:	200001c8 	.word	0x200001c8
 8006de0:	200004a4 	.word	0x200004a4

08006de4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006de4:	b480      	push	{r7}
 8006de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006de8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	6039      	str	r1, [r7, #0]
 8006dfe:	71fb      	strb	r3, [r7, #7]
 8006e00:	4613      	mov	r3, r2
 8006e02:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006e04:	79fb      	ldrb	r3, [r7, #7]
 8006e06:	2b23      	cmp	r3, #35	@ 0x23
 8006e08:	d84a      	bhi.n	8006ea0 <CDC_Control_FS+0xac>
 8006e0a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e10 <CDC_Control_FS+0x1c>)
 8006e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e10:	08006ea1 	.word	0x08006ea1
 8006e14:	08006ea1 	.word	0x08006ea1
 8006e18:	08006ea1 	.word	0x08006ea1
 8006e1c:	08006ea1 	.word	0x08006ea1
 8006e20:	08006ea1 	.word	0x08006ea1
 8006e24:	08006ea1 	.word	0x08006ea1
 8006e28:	08006ea1 	.word	0x08006ea1
 8006e2c:	08006ea1 	.word	0x08006ea1
 8006e30:	08006ea1 	.word	0x08006ea1
 8006e34:	08006ea1 	.word	0x08006ea1
 8006e38:	08006ea1 	.word	0x08006ea1
 8006e3c:	08006ea1 	.word	0x08006ea1
 8006e40:	08006ea1 	.word	0x08006ea1
 8006e44:	08006ea1 	.word	0x08006ea1
 8006e48:	08006ea1 	.word	0x08006ea1
 8006e4c:	08006ea1 	.word	0x08006ea1
 8006e50:	08006ea1 	.word	0x08006ea1
 8006e54:	08006ea1 	.word	0x08006ea1
 8006e58:	08006ea1 	.word	0x08006ea1
 8006e5c:	08006ea1 	.word	0x08006ea1
 8006e60:	08006ea1 	.word	0x08006ea1
 8006e64:	08006ea1 	.word	0x08006ea1
 8006e68:	08006ea1 	.word	0x08006ea1
 8006e6c:	08006ea1 	.word	0x08006ea1
 8006e70:	08006ea1 	.word	0x08006ea1
 8006e74:	08006ea1 	.word	0x08006ea1
 8006e78:	08006ea1 	.word	0x08006ea1
 8006e7c:	08006ea1 	.word	0x08006ea1
 8006e80:	08006ea1 	.word	0x08006ea1
 8006e84:	08006ea1 	.word	0x08006ea1
 8006e88:	08006ea1 	.word	0x08006ea1
 8006e8c:	08006ea1 	.word	0x08006ea1
 8006e90:	08006ea1 	.word	0x08006ea1
 8006e94:	08006ea1 	.word	0x08006ea1
 8006e98:	08006ea1 	.word	0x08006ea1
 8006e9c:	08006ea1 	.word	0x08006ea1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006ea0:	bf00      	nop
  }

  return (USBD_OK);
 8006ea2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	370c      	adds	r7, #12
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006eba:	6879      	ldr	r1, [r7, #4]
 8006ebc:	4812      	ldr	r0, [pc, #72]	@ (8006f08 <CDC_Receive_FS+0x58>)
 8006ebe:	f7fe fb8d 	bl	80055dc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006ec2:	4811      	ldr	r0, [pc, #68]	@ (8006f08 <CDC_Receive_FS+0x58>)
 8006ec4:	f7fe fbe8 	bl	8005698 <USBD_CDC_ReceivePacket>
  uint8_t len = (uint8_t) *Len;
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	73fb      	strb	r3, [r7, #15]
  Flag = 1 ;
 8006ece:	4b0f      	ldr	r3, [pc, #60]	@ (8006f0c <CDC_Receive_FS+0x5c>)
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	601a      	str	r2, [r3, #0]
  Buflen = len;
 8006ed4:	7bfb      	ldrb	r3, [r7, #15]
 8006ed6:	4a0e      	ldr	r2, [pc, #56]	@ (8006f10 <CDC_Receive_FS+0x60>)
 8006ed8:	6013      	str	r3, [r2, #0]
  memset(Buffer,'\0',64);
 8006eda:	2240      	movs	r2, #64	@ 0x40
 8006edc:	2100      	movs	r1, #0
 8006ede:	480d      	ldr	r0, [pc, #52]	@ (8006f14 <CDC_Receive_FS+0x64>)
 8006ee0:	f000 fdee 	bl	8007ac0 <memset>
  memcpy(Buffer,Buf,len);
 8006ee4:	7bfb      	ldrb	r3, [r7, #15]
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	6879      	ldr	r1, [r7, #4]
 8006eea:	480a      	ldr	r0, [pc, #40]	@ (8006f14 <CDC_Receive_FS+0x64>)
 8006eec:	f000 fe2e 	bl	8007b4c <memcpy>
  memset(Buf,'\0',len);
 8006ef0:	7bfb      	ldrb	r3, [r7, #15]
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	2100      	movs	r1, #0
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 fde2 	bl	8007ac0 <memset>
  return (USBD_OK);
 8006efc:	2300      	movs	r3, #0

  /* USER CODE END 6 */
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3710      	adds	r7, #16
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
 8006f06:	bf00      	nop
 8006f08:	200001c8 	.word	0x200001c8
 8006f0c:	200001b8 	.word	0x200001b8
 8006f10:	200001b9 	.word	0x200001b9
 8006f14:	20000178 	.word	0x20000178

08006f18 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	460b      	mov	r3, r1
 8006f22:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8006f24:	2300      	movs	r3, #0
 8006f26:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8006f28:	4b0d      	ldr	r3, [pc, #52]	@ (8006f60 <CDC_Transmit_FS+0x48>)
 8006f2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006f2e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d001      	beq.n	8006f3e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e00b      	b.n	8006f56 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8006f3e:	887b      	ldrh	r3, [r7, #2]
 8006f40:	461a      	mov	r2, r3
 8006f42:	6879      	ldr	r1, [r7, #4]
 8006f44:	4806      	ldr	r0, [pc, #24]	@ (8006f60 <CDC_Transmit_FS+0x48>)
 8006f46:	f7fe fb27 	bl	8005598 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8006f4a:	4805      	ldr	r0, [pc, #20]	@ (8006f60 <CDC_Transmit_FS+0x48>)
 8006f4c:	f7fe fb64 	bl	8005618 <USBD_CDC_TransmitPacket>
 8006f50:	4603      	mov	r3, r0
 8006f52:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8006f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3710      	adds	r7, #16
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	200001c8 	.word	0x200001c8

08006f64 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8006f64:	b480      	push	{r7}
 8006f66:	b087      	sub	sp, #28
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	4613      	mov	r3, r2
 8006f70:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8006f72:	2300      	movs	r3, #0
 8006f74:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8006f76:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	371c      	adds	r7, #28
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr
	...

08006f88 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	4603      	mov	r3, r0
 8006f90:	6039      	str	r1, [r7, #0]
 8006f92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	2212      	movs	r2, #18
 8006f98:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8006f9a:	4b03      	ldr	r3, [pc, #12]	@ (8006fa8 <USBD_FS_DeviceDescriptor+0x20>)
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr
 8006fa8:	200000cc 	.word	0x200000cc

08006fac <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	6039      	str	r1, [r7, #0]
 8006fb6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	2204      	movs	r2, #4
 8006fbc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8006fbe:	4b03      	ldr	r3, [pc, #12]	@ (8006fcc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr
 8006fcc:	200000ec 	.word	0x200000ec

08006fd0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b082      	sub	sp, #8
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	6039      	str	r1, [r7, #0]
 8006fda:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006fdc:	79fb      	ldrb	r3, [r7, #7]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d105      	bne.n	8006fee <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006fe2:	683a      	ldr	r2, [r7, #0]
 8006fe4:	4907      	ldr	r1, [pc, #28]	@ (8007004 <USBD_FS_ProductStrDescriptor+0x34>)
 8006fe6:	4808      	ldr	r0, [pc, #32]	@ (8007008 <USBD_FS_ProductStrDescriptor+0x38>)
 8006fe8:	f7ff fdcc 	bl	8006b84 <USBD_GetString>
 8006fec:	e004      	b.n	8006ff8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006fee:	683a      	ldr	r2, [r7, #0]
 8006ff0:	4904      	ldr	r1, [pc, #16]	@ (8007004 <USBD_FS_ProductStrDescriptor+0x34>)
 8006ff2:	4805      	ldr	r0, [pc, #20]	@ (8007008 <USBD_FS_ProductStrDescriptor+0x38>)
 8006ff4:	f7ff fdc6 	bl	8006b84 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006ff8:	4b02      	ldr	r3, [pc, #8]	@ (8007004 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3708      	adds	r7, #8
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	200014a4 	.word	0x200014a4
 8007008:	08008464 	.word	0x08008464

0800700c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b082      	sub	sp, #8
 8007010:	af00      	add	r7, sp, #0
 8007012:	4603      	mov	r3, r0
 8007014:	6039      	str	r1, [r7, #0]
 8007016:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007018:	683a      	ldr	r2, [r7, #0]
 800701a:	4904      	ldr	r1, [pc, #16]	@ (800702c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800701c:	4804      	ldr	r0, [pc, #16]	@ (8007030 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800701e:	f7ff fdb1 	bl	8006b84 <USBD_GetString>
  return USBD_StrDesc;
 8007022:	4b02      	ldr	r3, [pc, #8]	@ (800702c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007024:	4618      	mov	r0, r3
 8007026:	3708      	adds	r7, #8
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}
 800702c:	200014a4 	.word	0x200014a4
 8007030:	0800847c 	.word	0x0800847c

08007034 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b082      	sub	sp, #8
 8007038:	af00      	add	r7, sp, #0
 800703a:	4603      	mov	r3, r0
 800703c:	6039      	str	r1, [r7, #0]
 800703e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	221a      	movs	r2, #26
 8007044:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007046:	f000 f855 	bl	80070f4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800704a:	4b02      	ldr	r3, [pc, #8]	@ (8007054 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800704c:	4618      	mov	r0, r3
 800704e:	3708      	adds	r7, #8
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}
 8007054:	200000f0 	.word	0x200000f0

08007058 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b082      	sub	sp, #8
 800705c:	af00      	add	r7, sp, #0
 800705e:	4603      	mov	r3, r0
 8007060:	6039      	str	r1, [r7, #0]
 8007062:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007064:	79fb      	ldrb	r3, [r7, #7]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d105      	bne.n	8007076 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800706a:	683a      	ldr	r2, [r7, #0]
 800706c:	4907      	ldr	r1, [pc, #28]	@ (800708c <USBD_FS_ConfigStrDescriptor+0x34>)
 800706e:	4808      	ldr	r0, [pc, #32]	@ (8007090 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007070:	f7ff fd88 	bl	8006b84 <USBD_GetString>
 8007074:	e004      	b.n	8007080 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007076:	683a      	ldr	r2, [r7, #0]
 8007078:	4904      	ldr	r1, [pc, #16]	@ (800708c <USBD_FS_ConfigStrDescriptor+0x34>)
 800707a:	4805      	ldr	r0, [pc, #20]	@ (8007090 <USBD_FS_ConfigStrDescriptor+0x38>)
 800707c:	f7ff fd82 	bl	8006b84 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007080:	4b02      	ldr	r3, [pc, #8]	@ (800708c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007082:	4618      	mov	r0, r3
 8007084:	3708      	adds	r7, #8
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}
 800708a:	bf00      	nop
 800708c:	200014a4 	.word	0x200014a4
 8007090:	08008490 	.word	0x08008490

08007094 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b082      	sub	sp, #8
 8007098:	af00      	add	r7, sp, #0
 800709a:	4603      	mov	r3, r0
 800709c:	6039      	str	r1, [r7, #0]
 800709e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80070a0:	79fb      	ldrb	r3, [r7, #7]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d105      	bne.n	80070b2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80070a6:	683a      	ldr	r2, [r7, #0]
 80070a8:	4907      	ldr	r1, [pc, #28]	@ (80070c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80070aa:	4808      	ldr	r0, [pc, #32]	@ (80070cc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80070ac:	f7ff fd6a 	bl	8006b84 <USBD_GetString>
 80070b0:	e004      	b.n	80070bc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80070b2:	683a      	ldr	r2, [r7, #0]
 80070b4:	4904      	ldr	r1, [pc, #16]	@ (80070c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80070b6:	4805      	ldr	r0, [pc, #20]	@ (80070cc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80070b8:	f7ff fd64 	bl	8006b84 <USBD_GetString>
  }
  return USBD_StrDesc;
 80070bc:	4b02      	ldr	r3, [pc, #8]	@ (80070c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3708      	adds	r7, #8
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
 80070c6:	bf00      	nop
 80070c8:	200014a4 	.word	0x200014a4
 80070cc:	0800849c 	.word	0x0800849c

080070d0 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b083      	sub	sp, #12
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	4603      	mov	r3, r0
 80070d8:	6039      	str	r1, [r7, #0]
 80070da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	220c      	movs	r2, #12
 80070e0:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80070e2:	4b03      	ldr	r3, [pc, #12]	@ (80070f0 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	370c      	adds	r7, #12
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr
 80070f0:	200000e0 	.word	0x200000e0

080070f4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80070fa:	4b0f      	ldr	r3, [pc, #60]	@ (8007138 <Get_SerialNum+0x44>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007100:	4b0e      	ldr	r3, [pc, #56]	@ (800713c <Get_SerialNum+0x48>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007106:	4b0e      	ldr	r3, [pc, #56]	@ (8007140 <Get_SerialNum+0x4c>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800710c:	68fa      	ldr	r2, [r7, #12]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	4413      	add	r3, r2
 8007112:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d009      	beq.n	800712e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800711a:	2208      	movs	r2, #8
 800711c:	4909      	ldr	r1, [pc, #36]	@ (8007144 <Get_SerialNum+0x50>)
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f000 f814 	bl	800714c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007124:	2204      	movs	r2, #4
 8007126:	4908      	ldr	r1, [pc, #32]	@ (8007148 <Get_SerialNum+0x54>)
 8007128:	68b8      	ldr	r0, [r7, #8]
 800712a:	f000 f80f 	bl	800714c <IntToUnicode>
  }
}
 800712e:	bf00      	nop
 8007130:	3710      	adds	r7, #16
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	1fff7590 	.word	0x1fff7590
 800713c:	1fff7594 	.word	0x1fff7594
 8007140:	1fff7598 	.word	0x1fff7598
 8007144:	200000f2 	.word	0x200000f2
 8007148:	20000102 	.word	0x20000102

0800714c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800714c:	b480      	push	{r7}
 800714e:	b087      	sub	sp, #28
 8007150:	af00      	add	r7, sp, #0
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	60b9      	str	r1, [r7, #8]
 8007156:	4613      	mov	r3, r2
 8007158:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800715a:	2300      	movs	r3, #0
 800715c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800715e:	2300      	movs	r3, #0
 8007160:	75fb      	strb	r3, [r7, #23]
 8007162:	e027      	b.n	80071b4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	0f1b      	lsrs	r3, r3, #28
 8007168:	2b09      	cmp	r3, #9
 800716a:	d80b      	bhi.n	8007184 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	0f1b      	lsrs	r3, r3, #28
 8007170:	b2da      	uxtb	r2, r3
 8007172:	7dfb      	ldrb	r3, [r7, #23]
 8007174:	005b      	lsls	r3, r3, #1
 8007176:	4619      	mov	r1, r3
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	440b      	add	r3, r1
 800717c:	3230      	adds	r2, #48	@ 0x30
 800717e:	b2d2      	uxtb	r2, r2
 8007180:	701a      	strb	r2, [r3, #0]
 8007182:	e00a      	b.n	800719a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	0f1b      	lsrs	r3, r3, #28
 8007188:	b2da      	uxtb	r2, r3
 800718a:	7dfb      	ldrb	r3, [r7, #23]
 800718c:	005b      	lsls	r3, r3, #1
 800718e:	4619      	mov	r1, r3
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	440b      	add	r3, r1
 8007194:	3237      	adds	r2, #55	@ 0x37
 8007196:	b2d2      	uxtb	r2, r2
 8007198:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	011b      	lsls	r3, r3, #4
 800719e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80071a0:	7dfb      	ldrb	r3, [r7, #23]
 80071a2:	005b      	lsls	r3, r3, #1
 80071a4:	3301      	adds	r3, #1
 80071a6:	68ba      	ldr	r2, [r7, #8]
 80071a8:	4413      	add	r3, r2
 80071aa:	2200      	movs	r2, #0
 80071ac:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80071ae:	7dfb      	ldrb	r3, [r7, #23]
 80071b0:	3301      	adds	r3, #1
 80071b2:	75fb      	strb	r3, [r7, #23]
 80071b4:	7dfa      	ldrb	r2, [r7, #23]
 80071b6:	79fb      	ldrb	r3, [r7, #7]
 80071b8:	429a      	cmp	r2, r3
 80071ba:	d3d3      	bcc.n	8007164 <IntToUnicode+0x18>
  }
}
 80071bc:	bf00      	nop
 80071be:	bf00      	nop
 80071c0:	371c      	adds	r7, #28
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr
	...

080071cc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b0ae      	sub	sp, #184	@ 0xb8
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80071d4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80071d8:	2200      	movs	r2, #0
 80071da:	601a      	str	r2, [r3, #0]
 80071dc:	605a      	str	r2, [r3, #4]
 80071de:	609a      	str	r2, [r3, #8]
 80071e0:	60da      	str	r2, [r3, #12]
 80071e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80071e4:	f107 0318 	add.w	r3, r7, #24
 80071e8:	228c      	movs	r2, #140	@ 0x8c
 80071ea:	2100      	movs	r1, #0
 80071ec:	4618      	mov	r0, r3
 80071ee:	f000 fc67 	bl	8007ac0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80071fa:	d173      	bne.n	80072e4 <HAL_PCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80071fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007200:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8007202:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007206:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800720a:	2301      	movs	r3, #1
 800720c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800720e:	2301      	movs	r3, #1
 8007210:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8007212:	2318      	movs	r3, #24
 8007214:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8007216:	2302      	movs	r3, #2
 8007218:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800721a:	2302      	movs	r3, #2
 800721c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800721e:	2302      	movs	r3, #2
 8007220:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8007222:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007226:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007228:	f107 0318 	add.w	r3, r7, #24
 800722c:	4618      	mov	r0, r3
 800722e:	f7fb fe55 	bl	8002edc <HAL_RCCEx_PeriphCLKConfig>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d001      	beq.n	800723c <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8007238:	f7f9 f9ea 	bl	8000610 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800723c:	4b2b      	ldr	r3, [pc, #172]	@ (80072ec <HAL_PCD_MspInit+0x120>)
 800723e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007240:	4a2a      	ldr	r2, [pc, #168]	@ (80072ec <HAL_PCD_MspInit+0x120>)
 8007242:	f043 0301 	orr.w	r3, r3, #1
 8007246:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007248:	4b28      	ldr	r3, [pc, #160]	@ (80072ec <HAL_PCD_MspInit+0x120>)
 800724a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800724c:	f003 0301 	and.w	r3, r3, #1
 8007250:	617b      	str	r3, [r7, #20]
 8007252:	697b      	ldr	r3, [r7, #20]
    PA8     ------> USB_OTG_FS_SOF
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8007254:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8007258:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800725c:	2302      	movs	r3, #2
 800725e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007262:	2300      	movs	r3, #0
 8007264:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007268:	2303      	movs	r3, #3
 800726a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800726e:	230a      	movs	r3, #10
 8007270:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007274:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8007278:	4619      	mov	r1, r3
 800727a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800727e:	f7f9 fc47 	bl	8000b10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007282:	4b1a      	ldr	r3, [pc, #104]	@ (80072ec <HAL_PCD_MspInit+0x120>)
 8007284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007286:	4a19      	ldr	r2, [pc, #100]	@ (80072ec <HAL_PCD_MspInit+0x120>)
 8007288:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800728c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800728e:	4b17      	ldr	r3, [pc, #92]	@ (80072ec <HAL_PCD_MspInit+0x120>)
 8007290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007292:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007296:	613b      	str	r3, [r7, #16]
 8007298:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800729a:	4b14      	ldr	r3, [pc, #80]	@ (80072ec <HAL_PCD_MspInit+0x120>)
 800729c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800729e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d114      	bne.n	80072d0 <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072a6:	4b11      	ldr	r3, [pc, #68]	@ (80072ec <HAL_PCD_MspInit+0x120>)
 80072a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072aa:	4a10      	ldr	r2, [pc, #64]	@ (80072ec <HAL_PCD_MspInit+0x120>)
 80072ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80072b2:	4b0e      	ldr	r3, [pc, #56]	@ (80072ec <HAL_PCD_MspInit+0x120>)
 80072b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072ba:	60fb      	str	r3, [r7, #12]
 80072bc:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 80072be:	f7fa ffdb 	bl	8002278 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80072c2:	4b0a      	ldr	r3, [pc, #40]	@ (80072ec <HAL_PCD_MspInit+0x120>)
 80072c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072c6:	4a09      	ldr	r2, [pc, #36]	@ (80072ec <HAL_PCD_MspInit+0x120>)
 80072c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80072ce:	e001      	b.n	80072d4 <HAL_PCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 80072d0:	f7fa ffd2 	bl	8002278 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80072d4:	2200      	movs	r2, #0
 80072d6:	2100      	movs	r1, #0
 80072d8:	2043      	movs	r0, #67	@ 0x43
 80072da:	f7f9 fbe2 	bl	8000aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80072de:	2043      	movs	r0, #67	@ 0x43
 80072e0:	f7f9 fbfb 	bl	8000ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80072e4:	bf00      	nop
 80072e6:	37b8      	adds	r7, #184	@ 0xb8
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}
 80072ec:	40021000 	.word	0x40021000

080072f0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b082      	sub	sp, #8
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007304:	4619      	mov	r1, r3
 8007306:	4610      	mov	r0, r2
 8007308:	f7fe faaf 	bl	800586a <USBD_LL_SetupStage>
}
 800730c:	bf00      	nop
 800730e:	3708      	adds	r7, #8
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b082      	sub	sp, #8
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	460b      	mov	r3, r1
 800731e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007326:	78fa      	ldrb	r2, [r7, #3]
 8007328:	6879      	ldr	r1, [r7, #4]
 800732a:	4613      	mov	r3, r2
 800732c:	00db      	lsls	r3, r3, #3
 800732e:	4413      	add	r3, r2
 8007330:	009b      	lsls	r3, r3, #2
 8007332:	440b      	add	r3, r1
 8007334:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	78fb      	ldrb	r3, [r7, #3]
 800733c:	4619      	mov	r1, r3
 800733e:	f7fe fae9 	bl	8005914 <USBD_LL_DataOutStage>
}
 8007342:	bf00      	nop
 8007344:	3708      	adds	r7, #8
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}

0800734a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800734a:	b580      	push	{r7, lr}
 800734c:	b082      	sub	sp, #8
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
 8007352:	460b      	mov	r3, r1
 8007354:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800735c:	78fa      	ldrb	r2, [r7, #3]
 800735e:	6879      	ldr	r1, [r7, #4]
 8007360:	4613      	mov	r3, r2
 8007362:	00db      	lsls	r3, r3, #3
 8007364:	4413      	add	r3, r2
 8007366:	009b      	lsls	r3, r3, #2
 8007368:	440b      	add	r3, r1
 800736a:	3320      	adds	r3, #32
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	78fb      	ldrb	r3, [r7, #3]
 8007370:	4619      	mov	r1, r3
 8007372:	f7fe fb82 	bl	8005a7a <USBD_LL_DataInStage>
}
 8007376:	bf00      	nop
 8007378:	3708      	adds	r7, #8
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800737e:	b580      	push	{r7, lr}
 8007380:	b082      	sub	sp, #8
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800738c:	4618      	mov	r0, r3
 800738e:	f7fe fcbc 	bl	8005d0a <USBD_LL_SOF>
}
 8007392:	bf00      	nop
 8007394:	3708      	adds	r7, #8
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}

0800739a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800739a:	b580      	push	{r7, lr}
 800739c:	b084      	sub	sp, #16
 800739e:	af00      	add	r7, sp, #0
 80073a0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80073a2:	2301      	movs	r3, #1
 80073a4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	79db      	ldrb	r3, [r3, #7]
 80073aa:	2b02      	cmp	r3, #2
 80073ac:	d001      	beq.n	80073b2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80073ae:	f7f9 f92f 	bl	8000610 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80073b8:	7bfa      	ldrb	r2, [r7, #15]
 80073ba:	4611      	mov	r1, r2
 80073bc:	4618      	mov	r0, r3
 80073be:	f7fe fc60 	bl	8005c82 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80073c8:	4618      	mov	r0, r3
 80073ca:	f7fe fc08 	bl	8005bde <USBD_LL_Reset>
}
 80073ce:	bf00      	nop
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
	...

080073d8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b082      	sub	sp, #8
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	6812      	ldr	r2, [r2, #0]
 80073ee:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80073f2:	f043 0301 	orr.w	r3, r3, #1
 80073f6:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80073fe:	4618      	mov	r0, r3
 8007400:	f7fe fc4f 	bl	8005ca2 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	7adb      	ldrb	r3, [r3, #11]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d005      	beq.n	8007418 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800740c:	4b04      	ldr	r3, [pc, #16]	@ (8007420 <HAL_PCD_SuspendCallback+0x48>)
 800740e:	691b      	ldr	r3, [r3, #16]
 8007410:	4a03      	ldr	r2, [pc, #12]	@ (8007420 <HAL_PCD_SuspendCallback+0x48>)
 8007412:	f043 0306 	orr.w	r3, r3, #6
 8007416:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007418:	bf00      	nop
 800741a:	3708      	adds	r7, #8
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}
 8007420:	e000ed00 	.word	0xe000ed00

08007424 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b082      	sub	sp, #8
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	6812      	ldr	r2, [r2, #0]
 800743a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800743e:	f023 0301 	bic.w	r3, r3, #1
 8007442:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	7adb      	ldrb	r3, [r3, #11]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d007      	beq.n	800745c <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800744c:	4b08      	ldr	r3, [pc, #32]	@ (8007470 <HAL_PCD_ResumeCallback+0x4c>)
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	4a07      	ldr	r2, [pc, #28]	@ (8007470 <HAL_PCD_ResumeCallback+0x4c>)
 8007452:	f023 0306 	bic.w	r3, r3, #6
 8007456:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8007458:	f000 faf6 	bl	8007a48 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007462:	4618      	mov	r0, r3
 8007464:	f7fe fc39 	bl	8005cda <USBD_LL_Resume>
}
 8007468:	bf00      	nop
 800746a:	3708      	adds	r7, #8
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}
 8007470:	e000ed00 	.word	0xe000ed00

08007474 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b082      	sub	sp, #8
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
 800747c:	460b      	mov	r3, r1
 800747e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007486:	78fa      	ldrb	r2, [r7, #3]
 8007488:	4611      	mov	r1, r2
 800748a:	4618      	mov	r0, r3
 800748c:	f7fe fc8f 	bl	8005dae <USBD_LL_IsoOUTIncomplete>
}
 8007490:	bf00      	nop
 8007492:	3708      	adds	r7, #8
 8007494:	46bd      	mov	sp, r7
 8007496:	bd80      	pop	{r7, pc}

08007498 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
 80074a0:	460b      	mov	r3, r1
 80074a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80074aa:	78fa      	ldrb	r2, [r7, #3]
 80074ac:	4611      	mov	r1, r2
 80074ae:	4618      	mov	r0, r3
 80074b0:	f7fe fc4b 	bl	8005d4a <USBD_LL_IsoINIncomplete>
}
 80074b4:	bf00      	nop
 80074b6:	3708      	adds	r7, #8
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b082      	sub	sp, #8
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7fe fca1 	bl	8005e12 <USBD_LL_DevConnected>
}
 80074d0:	bf00      	nop
 80074d2:	3708      	adds	r7, #8
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b082      	sub	sp, #8
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7fe fc9e 	bl	8005e28 <USBD_LL_DevDisconnected>
}
 80074ec:	bf00      	nop
 80074ee:	3708      	adds	r7, #8
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}

080074f4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b082      	sub	sp, #8
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	781b      	ldrb	r3, [r3, #0]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d13c      	bne.n	800757e <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007504:	4a20      	ldr	r2, [pc, #128]	@ (8007588 <USBD_LL_Init+0x94>)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	4a1e      	ldr	r2, [pc, #120]	@ (8007588 <USBD_LL_Init+0x94>)
 8007510:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007514:	4b1c      	ldr	r3, [pc, #112]	@ (8007588 <USBD_LL_Init+0x94>)
 8007516:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800751a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800751c:	4b1a      	ldr	r3, [pc, #104]	@ (8007588 <USBD_LL_Init+0x94>)
 800751e:	2206      	movs	r2, #6
 8007520:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007522:	4b19      	ldr	r3, [pc, #100]	@ (8007588 <USBD_LL_Init+0x94>)
 8007524:	2202      	movs	r2, #2
 8007526:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007528:	4b17      	ldr	r3, [pc, #92]	@ (8007588 <USBD_LL_Init+0x94>)
 800752a:	2202      	movs	r2, #2
 800752c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800752e:	4b16      	ldr	r3, [pc, #88]	@ (8007588 <USBD_LL_Init+0x94>)
 8007530:	2200      	movs	r2, #0
 8007532:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007534:	4b14      	ldr	r3, [pc, #80]	@ (8007588 <USBD_LL_Init+0x94>)
 8007536:	2200      	movs	r2, #0
 8007538:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800753a:	4b13      	ldr	r3, [pc, #76]	@ (8007588 <USBD_LL_Init+0x94>)
 800753c:	2200      	movs	r2, #0
 800753e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8007540:	4b11      	ldr	r3, [pc, #68]	@ (8007588 <USBD_LL_Init+0x94>)
 8007542:	2200      	movs	r2, #0
 8007544:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007546:	4b10      	ldr	r3, [pc, #64]	@ (8007588 <USBD_LL_Init+0x94>)
 8007548:	2200      	movs	r2, #0
 800754a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800754c:	4b0e      	ldr	r3, [pc, #56]	@ (8007588 <USBD_LL_Init+0x94>)
 800754e:	2200      	movs	r2, #0
 8007550:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007552:	480d      	ldr	r0, [pc, #52]	@ (8007588 <USBD_LL_Init+0x94>)
 8007554:	f7f9 fc86 	bl	8000e64 <HAL_PCD_Init>
 8007558:	4603      	mov	r3, r0
 800755a:	2b00      	cmp	r3, #0
 800755c:	d001      	beq.n	8007562 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800755e:	f7f9 f857 	bl	8000610 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007562:	2180      	movs	r1, #128	@ 0x80
 8007564:	4808      	ldr	r0, [pc, #32]	@ (8007588 <USBD_LL_Init+0x94>)
 8007566:	f7fa fdde 	bl	8002126 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800756a:	2240      	movs	r2, #64	@ 0x40
 800756c:	2100      	movs	r1, #0
 800756e:	4806      	ldr	r0, [pc, #24]	@ (8007588 <USBD_LL_Init+0x94>)
 8007570:	f7fa fd92 	bl	8002098 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007574:	2280      	movs	r2, #128	@ 0x80
 8007576:	2101      	movs	r1, #1
 8007578:	4803      	ldr	r0, [pc, #12]	@ (8007588 <USBD_LL_Init+0x94>)
 800757a:	f7fa fd8d 	bl	8002098 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800757e:	2300      	movs	r3, #0
}
 8007580:	4618      	mov	r0, r3
 8007582:	3708      	adds	r7, #8
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}
 8007588:	200016a4 	.word	0x200016a4

0800758c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b084      	sub	sp, #16
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007594:	2300      	movs	r3, #0
 8007596:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007598:	2300      	movs	r3, #0
 800759a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80075a2:	4618      	mov	r0, r3
 80075a4:	f7f9 fd6d 	bl	8001082 <HAL_PCD_Start>
 80075a8:	4603      	mov	r3, r0
 80075aa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80075ac:	7bbb      	ldrb	r3, [r7, #14]
 80075ae:	2b03      	cmp	r3, #3
 80075b0:	d816      	bhi.n	80075e0 <USBD_LL_Start+0x54>
 80075b2:	a201      	add	r2, pc, #4	@ (adr r2, 80075b8 <USBD_LL_Start+0x2c>)
 80075b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075b8:	080075c9 	.word	0x080075c9
 80075bc:	080075cf 	.word	0x080075cf
 80075c0:	080075d5 	.word	0x080075d5
 80075c4:	080075db 	.word	0x080075db
    case HAL_OK :
      usb_status = USBD_OK;
 80075c8:	2300      	movs	r3, #0
 80075ca:	73fb      	strb	r3, [r7, #15]
    break;
 80075cc:	e00b      	b.n	80075e6 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80075ce:	2303      	movs	r3, #3
 80075d0:	73fb      	strb	r3, [r7, #15]
    break;
 80075d2:	e008      	b.n	80075e6 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80075d4:	2301      	movs	r3, #1
 80075d6:	73fb      	strb	r3, [r7, #15]
    break;
 80075d8:	e005      	b.n	80075e6 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80075da:	2303      	movs	r3, #3
 80075dc:	73fb      	strb	r3, [r7, #15]
    break;
 80075de:	e002      	b.n	80075e6 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 80075e0:	2303      	movs	r3, #3
 80075e2:	73fb      	strb	r3, [r7, #15]
    break;
 80075e4:	bf00      	nop
  }
  return usb_status;
 80075e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3710      	adds	r7, #16
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
 80075f8:	4608      	mov	r0, r1
 80075fa:	4611      	mov	r1, r2
 80075fc:	461a      	mov	r2, r3
 80075fe:	4603      	mov	r3, r0
 8007600:	70fb      	strb	r3, [r7, #3]
 8007602:	460b      	mov	r3, r1
 8007604:	70bb      	strb	r3, [r7, #2]
 8007606:	4613      	mov	r3, r2
 8007608:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800760a:	2300      	movs	r3, #0
 800760c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800760e:	2300      	movs	r3, #0
 8007610:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007618:	78bb      	ldrb	r3, [r7, #2]
 800761a:	883a      	ldrh	r2, [r7, #0]
 800761c:	78f9      	ldrb	r1, [r7, #3]
 800761e:	f7fa fa19 	bl	8001a54 <HAL_PCD_EP_Open>
 8007622:	4603      	mov	r3, r0
 8007624:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007626:	7bbb      	ldrb	r3, [r7, #14]
 8007628:	2b03      	cmp	r3, #3
 800762a:	d817      	bhi.n	800765c <USBD_LL_OpenEP+0x6c>
 800762c:	a201      	add	r2, pc, #4	@ (adr r2, 8007634 <USBD_LL_OpenEP+0x44>)
 800762e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007632:	bf00      	nop
 8007634:	08007645 	.word	0x08007645
 8007638:	0800764b 	.word	0x0800764b
 800763c:	08007651 	.word	0x08007651
 8007640:	08007657 	.word	0x08007657
    case HAL_OK :
      usb_status = USBD_OK;
 8007644:	2300      	movs	r3, #0
 8007646:	73fb      	strb	r3, [r7, #15]
    break;
 8007648:	e00b      	b.n	8007662 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800764a:	2303      	movs	r3, #3
 800764c:	73fb      	strb	r3, [r7, #15]
    break;
 800764e:	e008      	b.n	8007662 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007650:	2301      	movs	r3, #1
 8007652:	73fb      	strb	r3, [r7, #15]
    break;
 8007654:	e005      	b.n	8007662 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007656:	2303      	movs	r3, #3
 8007658:	73fb      	strb	r3, [r7, #15]
    break;
 800765a:	e002      	b.n	8007662 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800765c:	2303      	movs	r3, #3
 800765e:	73fb      	strb	r3, [r7, #15]
    break;
 8007660:	bf00      	nop
  }
  return usb_status;
 8007662:	7bfb      	ldrb	r3, [r7, #15]
}
 8007664:	4618      	mov	r0, r3
 8007666:	3710      	adds	r7, #16
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}

0800766c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b084      	sub	sp, #16
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	460b      	mov	r3, r1
 8007676:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007678:	2300      	movs	r3, #0
 800767a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800767c:	2300      	movs	r3, #0
 800767e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007686:	78fa      	ldrb	r2, [r7, #3]
 8007688:	4611      	mov	r1, r2
 800768a:	4618      	mov	r0, r3
 800768c:	f7fa fa4c 	bl	8001b28 <HAL_PCD_EP_Close>
 8007690:	4603      	mov	r3, r0
 8007692:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007694:	7bbb      	ldrb	r3, [r7, #14]
 8007696:	2b03      	cmp	r3, #3
 8007698:	d816      	bhi.n	80076c8 <USBD_LL_CloseEP+0x5c>
 800769a:	a201      	add	r2, pc, #4	@ (adr r2, 80076a0 <USBD_LL_CloseEP+0x34>)
 800769c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076a0:	080076b1 	.word	0x080076b1
 80076a4:	080076b7 	.word	0x080076b7
 80076a8:	080076bd 	.word	0x080076bd
 80076ac:	080076c3 	.word	0x080076c3
    case HAL_OK :
      usb_status = USBD_OK;
 80076b0:	2300      	movs	r3, #0
 80076b2:	73fb      	strb	r3, [r7, #15]
    break;
 80076b4:	e00b      	b.n	80076ce <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80076b6:	2303      	movs	r3, #3
 80076b8:	73fb      	strb	r3, [r7, #15]
    break;
 80076ba:	e008      	b.n	80076ce <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80076bc:	2301      	movs	r3, #1
 80076be:	73fb      	strb	r3, [r7, #15]
    break;
 80076c0:	e005      	b.n	80076ce <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80076c2:	2303      	movs	r3, #3
 80076c4:	73fb      	strb	r3, [r7, #15]
    break;
 80076c6:	e002      	b.n	80076ce <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80076c8:	2303      	movs	r3, #3
 80076ca:	73fb      	strb	r3, [r7, #15]
    break;
 80076cc:	bf00      	nop
  }
  return usb_status;
 80076ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3710      	adds	r7, #16
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b084      	sub	sp, #16
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	460b      	mov	r3, r1
 80076e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076e4:	2300      	movs	r3, #0
 80076e6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80076e8:	2300      	movs	r3, #0
 80076ea:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80076f2:	78fa      	ldrb	r2, [r7, #3]
 80076f4:	4611      	mov	r1, r2
 80076f6:	4618      	mov	r0, r3
 80076f8:	f7fa fadb 	bl	8001cb2 <HAL_PCD_EP_SetStall>
 80076fc:	4603      	mov	r3, r0
 80076fe:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007700:	7bbb      	ldrb	r3, [r7, #14]
 8007702:	2b03      	cmp	r3, #3
 8007704:	d816      	bhi.n	8007734 <USBD_LL_StallEP+0x5c>
 8007706:	a201      	add	r2, pc, #4	@ (adr r2, 800770c <USBD_LL_StallEP+0x34>)
 8007708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770c:	0800771d 	.word	0x0800771d
 8007710:	08007723 	.word	0x08007723
 8007714:	08007729 	.word	0x08007729
 8007718:	0800772f 	.word	0x0800772f
    case HAL_OK :
      usb_status = USBD_OK;
 800771c:	2300      	movs	r3, #0
 800771e:	73fb      	strb	r3, [r7, #15]
    break;
 8007720:	e00b      	b.n	800773a <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007722:	2303      	movs	r3, #3
 8007724:	73fb      	strb	r3, [r7, #15]
    break;
 8007726:	e008      	b.n	800773a <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007728:	2301      	movs	r3, #1
 800772a:	73fb      	strb	r3, [r7, #15]
    break;
 800772c:	e005      	b.n	800773a <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800772e:	2303      	movs	r3, #3
 8007730:	73fb      	strb	r3, [r7, #15]
    break;
 8007732:	e002      	b.n	800773a <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007734:	2303      	movs	r3, #3
 8007736:	73fb      	strb	r3, [r7, #15]
    break;
 8007738:	bf00      	nop
  }
  return usb_status;
 800773a:	7bfb      	ldrb	r3, [r7, #15]
}
 800773c:	4618      	mov	r0, r3
 800773e:	3710      	adds	r7, #16
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	460b      	mov	r3, r1
 800774e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007750:	2300      	movs	r3, #0
 8007752:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007754:	2300      	movs	r3, #0
 8007756:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800775e:	78fa      	ldrb	r2, [r7, #3]
 8007760:	4611      	mov	r1, r2
 8007762:	4618      	mov	r0, r3
 8007764:	f7fa fb07 	bl	8001d76 <HAL_PCD_EP_ClrStall>
 8007768:	4603      	mov	r3, r0
 800776a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800776c:	7bbb      	ldrb	r3, [r7, #14]
 800776e:	2b03      	cmp	r3, #3
 8007770:	d816      	bhi.n	80077a0 <USBD_LL_ClearStallEP+0x5c>
 8007772:	a201      	add	r2, pc, #4	@ (adr r2, 8007778 <USBD_LL_ClearStallEP+0x34>)
 8007774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007778:	08007789 	.word	0x08007789
 800777c:	0800778f 	.word	0x0800778f
 8007780:	08007795 	.word	0x08007795
 8007784:	0800779b 	.word	0x0800779b
    case HAL_OK :
      usb_status = USBD_OK;
 8007788:	2300      	movs	r3, #0
 800778a:	73fb      	strb	r3, [r7, #15]
    break;
 800778c:	e00b      	b.n	80077a6 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800778e:	2303      	movs	r3, #3
 8007790:	73fb      	strb	r3, [r7, #15]
    break;
 8007792:	e008      	b.n	80077a6 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007794:	2301      	movs	r3, #1
 8007796:	73fb      	strb	r3, [r7, #15]
    break;
 8007798:	e005      	b.n	80077a6 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800779a:	2303      	movs	r3, #3
 800779c:	73fb      	strb	r3, [r7, #15]
    break;
 800779e:	e002      	b.n	80077a6 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80077a0:	2303      	movs	r3, #3
 80077a2:	73fb      	strb	r3, [r7, #15]
    break;
 80077a4:	bf00      	nop
  }
  return usb_status;
 80077a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3710      	adds	r7, #16
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}

080077b0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b085      	sub	sp, #20
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	460b      	mov	r3, r1
 80077ba:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80077c2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80077c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	da0b      	bge.n	80077e4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80077cc:	78fb      	ldrb	r3, [r7, #3]
 80077ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80077d2:	68f9      	ldr	r1, [r7, #12]
 80077d4:	4613      	mov	r3, r2
 80077d6:	00db      	lsls	r3, r3, #3
 80077d8:	4413      	add	r3, r2
 80077da:	009b      	lsls	r3, r3, #2
 80077dc:	440b      	add	r3, r1
 80077de:	3316      	adds	r3, #22
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	e00b      	b.n	80077fc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80077e4:	78fb      	ldrb	r3, [r7, #3]
 80077e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80077ea:	68f9      	ldr	r1, [r7, #12]
 80077ec:	4613      	mov	r3, r2
 80077ee:	00db      	lsls	r3, r3, #3
 80077f0:	4413      	add	r3, r2
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	440b      	add	r3, r1
 80077f6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80077fa:	781b      	ldrb	r3, [r3, #0]
  }
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3714      	adds	r7, #20
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr

08007808 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	460b      	mov	r3, r1
 8007812:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007814:	2300      	movs	r3, #0
 8007816:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007818:	2300      	movs	r3, #0
 800781a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007822:	78fa      	ldrb	r2, [r7, #3]
 8007824:	4611      	mov	r1, r2
 8007826:	4618      	mov	r0, r3
 8007828:	f7fa f8f0 	bl	8001a0c <HAL_PCD_SetAddress>
 800782c:	4603      	mov	r3, r0
 800782e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007830:	7bbb      	ldrb	r3, [r7, #14]
 8007832:	2b03      	cmp	r3, #3
 8007834:	d816      	bhi.n	8007864 <USBD_LL_SetUSBAddress+0x5c>
 8007836:	a201      	add	r2, pc, #4	@ (adr r2, 800783c <USBD_LL_SetUSBAddress+0x34>)
 8007838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800783c:	0800784d 	.word	0x0800784d
 8007840:	08007853 	.word	0x08007853
 8007844:	08007859 	.word	0x08007859
 8007848:	0800785f 	.word	0x0800785f
    case HAL_OK :
      usb_status = USBD_OK;
 800784c:	2300      	movs	r3, #0
 800784e:	73fb      	strb	r3, [r7, #15]
    break;
 8007850:	e00b      	b.n	800786a <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007852:	2303      	movs	r3, #3
 8007854:	73fb      	strb	r3, [r7, #15]
    break;
 8007856:	e008      	b.n	800786a <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007858:	2301      	movs	r3, #1
 800785a:	73fb      	strb	r3, [r7, #15]
    break;
 800785c:	e005      	b.n	800786a <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800785e:	2303      	movs	r3, #3
 8007860:	73fb      	strb	r3, [r7, #15]
    break;
 8007862:	e002      	b.n	800786a <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8007864:	2303      	movs	r3, #3
 8007866:	73fb      	strb	r3, [r7, #15]
    break;
 8007868:	bf00      	nop
  }
  return usb_status;
 800786a:	7bfb      	ldrb	r3, [r7, #15]
}
 800786c:	4618      	mov	r0, r3
 800786e:	3710      	adds	r7, #16
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b086      	sub	sp, #24
 8007878:	af00      	add	r7, sp, #0
 800787a:	60f8      	str	r0, [r7, #12]
 800787c:	607a      	str	r2, [r7, #4]
 800787e:	603b      	str	r3, [r7, #0]
 8007880:	460b      	mov	r3, r1
 8007882:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007884:	2300      	movs	r3, #0
 8007886:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007888:	2300      	movs	r3, #0
 800788a:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007892:	7af9      	ldrb	r1, [r7, #11]
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	687a      	ldr	r2, [r7, #4]
 8007898:	f7fa f9da 	bl	8001c50 <HAL_PCD_EP_Transmit>
 800789c:	4603      	mov	r3, r0
 800789e:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80078a0:	7dbb      	ldrb	r3, [r7, #22]
 80078a2:	2b03      	cmp	r3, #3
 80078a4:	d816      	bhi.n	80078d4 <USBD_LL_Transmit+0x60>
 80078a6:	a201      	add	r2, pc, #4	@ (adr r2, 80078ac <USBD_LL_Transmit+0x38>)
 80078a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ac:	080078bd 	.word	0x080078bd
 80078b0:	080078c3 	.word	0x080078c3
 80078b4:	080078c9 	.word	0x080078c9
 80078b8:	080078cf 	.word	0x080078cf
    case HAL_OK :
      usb_status = USBD_OK;
 80078bc:	2300      	movs	r3, #0
 80078be:	75fb      	strb	r3, [r7, #23]
    break;
 80078c0:	e00b      	b.n	80078da <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80078c2:	2303      	movs	r3, #3
 80078c4:	75fb      	strb	r3, [r7, #23]
    break;
 80078c6:	e008      	b.n	80078da <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80078c8:	2301      	movs	r3, #1
 80078ca:	75fb      	strb	r3, [r7, #23]
    break;
 80078cc:	e005      	b.n	80078da <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80078ce:	2303      	movs	r3, #3
 80078d0:	75fb      	strb	r3, [r7, #23]
    break;
 80078d2:	e002      	b.n	80078da <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 80078d4:	2303      	movs	r3, #3
 80078d6:	75fb      	strb	r3, [r7, #23]
    break;
 80078d8:	bf00      	nop
  }
  return usb_status;
 80078da:	7dfb      	ldrb	r3, [r7, #23]
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3718      	adds	r7, #24
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b086      	sub	sp, #24
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	60f8      	str	r0, [r7, #12]
 80078ec:	607a      	str	r2, [r7, #4]
 80078ee:	603b      	str	r3, [r7, #0]
 80078f0:	460b      	mov	r3, r1
 80078f2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078f4:	2300      	movs	r3, #0
 80078f6:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80078f8:	2300      	movs	r3, #0
 80078fa:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007902:	7af9      	ldrb	r1, [r7, #11]
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	f7fa f958 	bl	8001bbc <HAL_PCD_EP_Receive>
 800790c:	4603      	mov	r3, r0
 800790e:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8007910:	7dbb      	ldrb	r3, [r7, #22]
 8007912:	2b03      	cmp	r3, #3
 8007914:	d816      	bhi.n	8007944 <USBD_LL_PrepareReceive+0x60>
 8007916:	a201      	add	r2, pc, #4	@ (adr r2, 800791c <USBD_LL_PrepareReceive+0x38>)
 8007918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800791c:	0800792d 	.word	0x0800792d
 8007920:	08007933 	.word	0x08007933
 8007924:	08007939 	.word	0x08007939
 8007928:	0800793f 	.word	0x0800793f
    case HAL_OK :
      usb_status = USBD_OK;
 800792c:	2300      	movs	r3, #0
 800792e:	75fb      	strb	r3, [r7, #23]
    break;
 8007930:	e00b      	b.n	800794a <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007932:	2303      	movs	r3, #3
 8007934:	75fb      	strb	r3, [r7, #23]
    break;
 8007936:	e008      	b.n	800794a <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007938:	2301      	movs	r3, #1
 800793a:	75fb      	strb	r3, [r7, #23]
    break;
 800793c:	e005      	b.n	800794a <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800793e:	2303      	movs	r3, #3
 8007940:	75fb      	strb	r3, [r7, #23]
    break;
 8007942:	e002      	b.n	800794a <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8007944:	2303      	movs	r3, #3
 8007946:	75fb      	strb	r3, [r7, #23]
    break;
 8007948:	bf00      	nop
  }
  return usb_status;
 800794a:	7dfb      	ldrb	r3, [r7, #23]
}
 800794c:	4618      	mov	r0, r3
 800794e:	3718      	adds	r7, #24
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}

08007954 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b082      	sub	sp, #8
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
 800795c:	460b      	mov	r3, r1
 800795e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007966:	78fa      	ldrb	r2, [r7, #3]
 8007968:	4611      	mov	r1, r2
 800796a:	4618      	mov	r0, r3
 800796c:	f7fa f958 	bl	8001c20 <HAL_PCD_EP_GetRxCount>
 8007970:	4603      	mov	r3, r0
}
 8007972:	4618      	mov	r0, r3
 8007974:	3708      	adds	r7, #8
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
	...

0800797c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b082      	sub	sp, #8
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	460b      	mov	r3, r1
 8007986:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8007988:	78fb      	ldrb	r3, [r7, #3]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d002      	beq.n	8007994 <HAL_PCDEx_LPM_Callback+0x18>
 800798e:	2b01      	cmp	r3, #1
 8007990:	d01f      	beq.n	80079d2 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8007992:	e03b      	b.n	8007a0c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	7adb      	ldrb	r3, [r3, #11]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d007      	beq.n	80079ac <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800799c:	f000 f854 	bl	8007a48 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80079a0:	4b1c      	ldr	r3, [pc, #112]	@ (8007a14 <HAL_PCDEx_LPM_Callback+0x98>)
 80079a2:	691b      	ldr	r3, [r3, #16]
 80079a4:	4a1b      	ldr	r2, [pc, #108]	@ (8007a14 <HAL_PCDEx_LPM_Callback+0x98>)
 80079a6:	f023 0306 	bic.w	r3, r3, #6
 80079aa:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	687a      	ldr	r2, [r7, #4]
 80079b8:	6812      	ldr	r2, [r2, #0]
 80079ba:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80079be:	f023 0301 	bic.w	r3, r3, #1
 80079c2:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80079ca:	4618      	mov	r0, r3
 80079cc:	f7fe f985 	bl	8005cda <USBD_LL_Resume>
    break;
 80079d0:	e01c      	b.n	8007a0c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	687a      	ldr	r2, [r7, #4]
 80079de:	6812      	ldr	r2, [r2, #0]
 80079e0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80079e4:	f043 0301 	orr.w	r3, r3, #1
 80079e8:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80079f0:	4618      	mov	r0, r3
 80079f2:	f7fe f956 	bl	8005ca2 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	7adb      	ldrb	r3, [r3, #11]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d005      	beq.n	8007a0a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80079fe:	4b05      	ldr	r3, [pc, #20]	@ (8007a14 <HAL_PCDEx_LPM_Callback+0x98>)
 8007a00:	691b      	ldr	r3, [r3, #16]
 8007a02:	4a04      	ldr	r2, [pc, #16]	@ (8007a14 <HAL_PCDEx_LPM_Callback+0x98>)
 8007a04:	f043 0306 	orr.w	r3, r3, #6
 8007a08:	6113      	str	r3, [r2, #16]
    break;
 8007a0a:	bf00      	nop
}
 8007a0c:	bf00      	nop
 8007a0e:	3708      	adds	r7, #8
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}
 8007a14:	e000ed00 	.word	0xe000ed00

08007a18 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007a20:	4b03      	ldr	r3, [pc, #12]	@ (8007a30 <USBD_static_malloc+0x18>)
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	370c      	adds	r7, #12
 8007a26:	46bd      	mov	sp, r7
 8007a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2c:	4770      	bx	lr
 8007a2e:	bf00      	nop
 8007a30:	20001b88 	.word	0x20001b88

08007a34 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]

}
 8007a3c:	bf00      	nop
 8007a3e:	370c      	adds	r7, #12
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8007a4c:	f7f8 fcd4 	bl	80003f8 <SystemClock_Config>
}
 8007a50:	bf00      	nop
 8007a52:	bd80      	pop	{r7, pc}

08007a54 <sniprintf>:
 8007a54:	b40c      	push	{r2, r3}
 8007a56:	b530      	push	{r4, r5, lr}
 8007a58:	4b18      	ldr	r3, [pc, #96]	@ (8007abc <sniprintf+0x68>)
 8007a5a:	1e0c      	subs	r4, r1, #0
 8007a5c:	681d      	ldr	r5, [r3, #0]
 8007a5e:	b09d      	sub	sp, #116	@ 0x74
 8007a60:	da08      	bge.n	8007a74 <sniprintf+0x20>
 8007a62:	238b      	movs	r3, #139	@ 0x8b
 8007a64:	602b      	str	r3, [r5, #0]
 8007a66:	f04f 30ff 	mov.w	r0, #4294967295
 8007a6a:	b01d      	add	sp, #116	@ 0x74
 8007a6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a70:	b002      	add	sp, #8
 8007a72:	4770      	bx	lr
 8007a74:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007a78:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007a7c:	f04f 0300 	mov.w	r3, #0
 8007a80:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007a82:	bf14      	ite	ne
 8007a84:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007a88:	4623      	moveq	r3, r4
 8007a8a:	9304      	str	r3, [sp, #16]
 8007a8c:	9307      	str	r3, [sp, #28]
 8007a8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007a92:	9002      	str	r0, [sp, #8]
 8007a94:	9006      	str	r0, [sp, #24]
 8007a96:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007a9a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007a9c:	ab21      	add	r3, sp, #132	@ 0x84
 8007a9e:	a902      	add	r1, sp, #8
 8007aa0:	4628      	mov	r0, r5
 8007aa2:	9301      	str	r3, [sp, #4]
 8007aa4:	f000 f9b4 	bl	8007e10 <_svfiprintf_r>
 8007aa8:	1c43      	adds	r3, r0, #1
 8007aaa:	bfbc      	itt	lt
 8007aac:	238b      	movlt	r3, #139	@ 0x8b
 8007aae:	602b      	strlt	r3, [r5, #0]
 8007ab0:	2c00      	cmp	r4, #0
 8007ab2:	d0da      	beq.n	8007a6a <sniprintf+0x16>
 8007ab4:	9b02      	ldr	r3, [sp, #8]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	701a      	strb	r2, [r3, #0]
 8007aba:	e7d6      	b.n	8007a6a <sniprintf+0x16>
 8007abc:	2000010c 	.word	0x2000010c

08007ac0 <memset>:
 8007ac0:	4402      	add	r2, r0
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d100      	bne.n	8007aca <memset+0xa>
 8007ac8:	4770      	bx	lr
 8007aca:	f803 1b01 	strb.w	r1, [r3], #1
 8007ace:	e7f9      	b.n	8007ac4 <memset+0x4>

08007ad0 <strncmp>:
 8007ad0:	b510      	push	{r4, lr}
 8007ad2:	b16a      	cbz	r2, 8007af0 <strncmp+0x20>
 8007ad4:	3901      	subs	r1, #1
 8007ad6:	1884      	adds	r4, r0, r2
 8007ad8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007adc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007ae0:	429a      	cmp	r2, r3
 8007ae2:	d103      	bne.n	8007aec <strncmp+0x1c>
 8007ae4:	42a0      	cmp	r0, r4
 8007ae6:	d001      	beq.n	8007aec <strncmp+0x1c>
 8007ae8:	2a00      	cmp	r2, #0
 8007aea:	d1f5      	bne.n	8007ad8 <strncmp+0x8>
 8007aec:	1ad0      	subs	r0, r2, r3
 8007aee:	bd10      	pop	{r4, pc}
 8007af0:	4610      	mov	r0, r2
 8007af2:	e7fc      	b.n	8007aee <strncmp+0x1e>

08007af4 <__errno>:
 8007af4:	4b01      	ldr	r3, [pc, #4]	@ (8007afc <__errno+0x8>)
 8007af6:	6818      	ldr	r0, [r3, #0]
 8007af8:	4770      	bx	lr
 8007afa:	bf00      	nop
 8007afc:	2000010c 	.word	0x2000010c

08007b00 <__libc_init_array>:
 8007b00:	b570      	push	{r4, r5, r6, lr}
 8007b02:	4d0d      	ldr	r5, [pc, #52]	@ (8007b38 <__libc_init_array+0x38>)
 8007b04:	4c0d      	ldr	r4, [pc, #52]	@ (8007b3c <__libc_init_array+0x3c>)
 8007b06:	1b64      	subs	r4, r4, r5
 8007b08:	10a4      	asrs	r4, r4, #2
 8007b0a:	2600      	movs	r6, #0
 8007b0c:	42a6      	cmp	r6, r4
 8007b0e:	d109      	bne.n	8007b24 <__libc_init_array+0x24>
 8007b10:	4d0b      	ldr	r5, [pc, #44]	@ (8007b40 <__libc_init_array+0x40>)
 8007b12:	4c0c      	ldr	r4, [pc, #48]	@ (8007b44 <__libc_init_array+0x44>)
 8007b14:	f000 fc64 	bl	80083e0 <_init>
 8007b18:	1b64      	subs	r4, r4, r5
 8007b1a:	10a4      	asrs	r4, r4, #2
 8007b1c:	2600      	movs	r6, #0
 8007b1e:	42a6      	cmp	r6, r4
 8007b20:	d105      	bne.n	8007b2e <__libc_init_array+0x2e>
 8007b22:	bd70      	pop	{r4, r5, r6, pc}
 8007b24:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b28:	4798      	blx	r3
 8007b2a:	3601      	adds	r6, #1
 8007b2c:	e7ee      	b.n	8007b0c <__libc_init_array+0xc>
 8007b2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b32:	4798      	blx	r3
 8007b34:	3601      	adds	r6, #1
 8007b36:	e7f2      	b.n	8007b1e <__libc_init_array+0x1e>
 8007b38:	08008528 	.word	0x08008528
 8007b3c:	08008528 	.word	0x08008528
 8007b40:	08008528 	.word	0x08008528
 8007b44:	0800852c 	.word	0x0800852c

08007b48 <__retarget_lock_acquire_recursive>:
 8007b48:	4770      	bx	lr

08007b4a <__retarget_lock_release_recursive>:
 8007b4a:	4770      	bx	lr

08007b4c <memcpy>:
 8007b4c:	440a      	add	r2, r1
 8007b4e:	4291      	cmp	r1, r2
 8007b50:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b54:	d100      	bne.n	8007b58 <memcpy+0xc>
 8007b56:	4770      	bx	lr
 8007b58:	b510      	push	{r4, lr}
 8007b5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b62:	4291      	cmp	r1, r2
 8007b64:	d1f9      	bne.n	8007b5a <memcpy+0xe>
 8007b66:	bd10      	pop	{r4, pc}

08007b68 <_free_r>:
 8007b68:	b538      	push	{r3, r4, r5, lr}
 8007b6a:	4605      	mov	r5, r0
 8007b6c:	2900      	cmp	r1, #0
 8007b6e:	d041      	beq.n	8007bf4 <_free_r+0x8c>
 8007b70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b74:	1f0c      	subs	r4, r1, #4
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	bfb8      	it	lt
 8007b7a:	18e4      	addlt	r4, r4, r3
 8007b7c:	f000 f8e0 	bl	8007d40 <__malloc_lock>
 8007b80:	4a1d      	ldr	r2, [pc, #116]	@ (8007bf8 <_free_r+0x90>)
 8007b82:	6813      	ldr	r3, [r2, #0]
 8007b84:	b933      	cbnz	r3, 8007b94 <_free_r+0x2c>
 8007b86:	6063      	str	r3, [r4, #4]
 8007b88:	6014      	str	r4, [r2, #0]
 8007b8a:	4628      	mov	r0, r5
 8007b8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b90:	f000 b8dc 	b.w	8007d4c <__malloc_unlock>
 8007b94:	42a3      	cmp	r3, r4
 8007b96:	d908      	bls.n	8007baa <_free_r+0x42>
 8007b98:	6820      	ldr	r0, [r4, #0]
 8007b9a:	1821      	adds	r1, r4, r0
 8007b9c:	428b      	cmp	r3, r1
 8007b9e:	bf01      	itttt	eq
 8007ba0:	6819      	ldreq	r1, [r3, #0]
 8007ba2:	685b      	ldreq	r3, [r3, #4]
 8007ba4:	1809      	addeq	r1, r1, r0
 8007ba6:	6021      	streq	r1, [r4, #0]
 8007ba8:	e7ed      	b.n	8007b86 <_free_r+0x1e>
 8007baa:	461a      	mov	r2, r3
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	b10b      	cbz	r3, 8007bb4 <_free_r+0x4c>
 8007bb0:	42a3      	cmp	r3, r4
 8007bb2:	d9fa      	bls.n	8007baa <_free_r+0x42>
 8007bb4:	6811      	ldr	r1, [r2, #0]
 8007bb6:	1850      	adds	r0, r2, r1
 8007bb8:	42a0      	cmp	r0, r4
 8007bba:	d10b      	bne.n	8007bd4 <_free_r+0x6c>
 8007bbc:	6820      	ldr	r0, [r4, #0]
 8007bbe:	4401      	add	r1, r0
 8007bc0:	1850      	adds	r0, r2, r1
 8007bc2:	4283      	cmp	r3, r0
 8007bc4:	6011      	str	r1, [r2, #0]
 8007bc6:	d1e0      	bne.n	8007b8a <_free_r+0x22>
 8007bc8:	6818      	ldr	r0, [r3, #0]
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	6053      	str	r3, [r2, #4]
 8007bce:	4408      	add	r0, r1
 8007bd0:	6010      	str	r0, [r2, #0]
 8007bd2:	e7da      	b.n	8007b8a <_free_r+0x22>
 8007bd4:	d902      	bls.n	8007bdc <_free_r+0x74>
 8007bd6:	230c      	movs	r3, #12
 8007bd8:	602b      	str	r3, [r5, #0]
 8007bda:	e7d6      	b.n	8007b8a <_free_r+0x22>
 8007bdc:	6820      	ldr	r0, [r4, #0]
 8007bde:	1821      	adds	r1, r4, r0
 8007be0:	428b      	cmp	r3, r1
 8007be2:	bf04      	itt	eq
 8007be4:	6819      	ldreq	r1, [r3, #0]
 8007be6:	685b      	ldreq	r3, [r3, #4]
 8007be8:	6063      	str	r3, [r4, #4]
 8007bea:	bf04      	itt	eq
 8007bec:	1809      	addeq	r1, r1, r0
 8007bee:	6021      	streq	r1, [r4, #0]
 8007bf0:	6054      	str	r4, [r2, #4]
 8007bf2:	e7ca      	b.n	8007b8a <_free_r+0x22>
 8007bf4:	bd38      	pop	{r3, r4, r5, pc}
 8007bf6:	bf00      	nop
 8007bf8:	20001eec 	.word	0x20001eec

08007bfc <sbrk_aligned>:
 8007bfc:	b570      	push	{r4, r5, r6, lr}
 8007bfe:	4e0f      	ldr	r6, [pc, #60]	@ (8007c3c <sbrk_aligned+0x40>)
 8007c00:	460c      	mov	r4, r1
 8007c02:	6831      	ldr	r1, [r6, #0]
 8007c04:	4605      	mov	r5, r0
 8007c06:	b911      	cbnz	r1, 8007c0e <sbrk_aligned+0x12>
 8007c08:	f000 fba4 	bl	8008354 <_sbrk_r>
 8007c0c:	6030      	str	r0, [r6, #0]
 8007c0e:	4621      	mov	r1, r4
 8007c10:	4628      	mov	r0, r5
 8007c12:	f000 fb9f 	bl	8008354 <_sbrk_r>
 8007c16:	1c43      	adds	r3, r0, #1
 8007c18:	d103      	bne.n	8007c22 <sbrk_aligned+0x26>
 8007c1a:	f04f 34ff 	mov.w	r4, #4294967295
 8007c1e:	4620      	mov	r0, r4
 8007c20:	bd70      	pop	{r4, r5, r6, pc}
 8007c22:	1cc4      	adds	r4, r0, #3
 8007c24:	f024 0403 	bic.w	r4, r4, #3
 8007c28:	42a0      	cmp	r0, r4
 8007c2a:	d0f8      	beq.n	8007c1e <sbrk_aligned+0x22>
 8007c2c:	1a21      	subs	r1, r4, r0
 8007c2e:	4628      	mov	r0, r5
 8007c30:	f000 fb90 	bl	8008354 <_sbrk_r>
 8007c34:	3001      	adds	r0, #1
 8007c36:	d1f2      	bne.n	8007c1e <sbrk_aligned+0x22>
 8007c38:	e7ef      	b.n	8007c1a <sbrk_aligned+0x1e>
 8007c3a:	bf00      	nop
 8007c3c:	20001ee8 	.word	0x20001ee8

08007c40 <_malloc_r>:
 8007c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c44:	1ccd      	adds	r5, r1, #3
 8007c46:	f025 0503 	bic.w	r5, r5, #3
 8007c4a:	3508      	adds	r5, #8
 8007c4c:	2d0c      	cmp	r5, #12
 8007c4e:	bf38      	it	cc
 8007c50:	250c      	movcc	r5, #12
 8007c52:	2d00      	cmp	r5, #0
 8007c54:	4606      	mov	r6, r0
 8007c56:	db01      	blt.n	8007c5c <_malloc_r+0x1c>
 8007c58:	42a9      	cmp	r1, r5
 8007c5a:	d904      	bls.n	8007c66 <_malloc_r+0x26>
 8007c5c:	230c      	movs	r3, #12
 8007c5e:	6033      	str	r3, [r6, #0]
 8007c60:	2000      	movs	r0, #0
 8007c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d3c <_malloc_r+0xfc>
 8007c6a:	f000 f869 	bl	8007d40 <__malloc_lock>
 8007c6e:	f8d8 3000 	ldr.w	r3, [r8]
 8007c72:	461c      	mov	r4, r3
 8007c74:	bb44      	cbnz	r4, 8007cc8 <_malloc_r+0x88>
 8007c76:	4629      	mov	r1, r5
 8007c78:	4630      	mov	r0, r6
 8007c7a:	f7ff ffbf 	bl	8007bfc <sbrk_aligned>
 8007c7e:	1c43      	adds	r3, r0, #1
 8007c80:	4604      	mov	r4, r0
 8007c82:	d158      	bne.n	8007d36 <_malloc_r+0xf6>
 8007c84:	f8d8 4000 	ldr.w	r4, [r8]
 8007c88:	4627      	mov	r7, r4
 8007c8a:	2f00      	cmp	r7, #0
 8007c8c:	d143      	bne.n	8007d16 <_malloc_r+0xd6>
 8007c8e:	2c00      	cmp	r4, #0
 8007c90:	d04b      	beq.n	8007d2a <_malloc_r+0xea>
 8007c92:	6823      	ldr	r3, [r4, #0]
 8007c94:	4639      	mov	r1, r7
 8007c96:	4630      	mov	r0, r6
 8007c98:	eb04 0903 	add.w	r9, r4, r3
 8007c9c:	f000 fb5a 	bl	8008354 <_sbrk_r>
 8007ca0:	4581      	cmp	r9, r0
 8007ca2:	d142      	bne.n	8007d2a <_malloc_r+0xea>
 8007ca4:	6821      	ldr	r1, [r4, #0]
 8007ca6:	1a6d      	subs	r5, r5, r1
 8007ca8:	4629      	mov	r1, r5
 8007caa:	4630      	mov	r0, r6
 8007cac:	f7ff ffa6 	bl	8007bfc <sbrk_aligned>
 8007cb0:	3001      	adds	r0, #1
 8007cb2:	d03a      	beq.n	8007d2a <_malloc_r+0xea>
 8007cb4:	6823      	ldr	r3, [r4, #0]
 8007cb6:	442b      	add	r3, r5
 8007cb8:	6023      	str	r3, [r4, #0]
 8007cba:	f8d8 3000 	ldr.w	r3, [r8]
 8007cbe:	685a      	ldr	r2, [r3, #4]
 8007cc0:	bb62      	cbnz	r2, 8007d1c <_malloc_r+0xdc>
 8007cc2:	f8c8 7000 	str.w	r7, [r8]
 8007cc6:	e00f      	b.n	8007ce8 <_malloc_r+0xa8>
 8007cc8:	6822      	ldr	r2, [r4, #0]
 8007cca:	1b52      	subs	r2, r2, r5
 8007ccc:	d420      	bmi.n	8007d10 <_malloc_r+0xd0>
 8007cce:	2a0b      	cmp	r2, #11
 8007cd0:	d917      	bls.n	8007d02 <_malloc_r+0xc2>
 8007cd2:	1961      	adds	r1, r4, r5
 8007cd4:	42a3      	cmp	r3, r4
 8007cd6:	6025      	str	r5, [r4, #0]
 8007cd8:	bf18      	it	ne
 8007cda:	6059      	strne	r1, [r3, #4]
 8007cdc:	6863      	ldr	r3, [r4, #4]
 8007cde:	bf08      	it	eq
 8007ce0:	f8c8 1000 	streq.w	r1, [r8]
 8007ce4:	5162      	str	r2, [r4, r5]
 8007ce6:	604b      	str	r3, [r1, #4]
 8007ce8:	4630      	mov	r0, r6
 8007cea:	f000 f82f 	bl	8007d4c <__malloc_unlock>
 8007cee:	f104 000b 	add.w	r0, r4, #11
 8007cf2:	1d23      	adds	r3, r4, #4
 8007cf4:	f020 0007 	bic.w	r0, r0, #7
 8007cf8:	1ac2      	subs	r2, r0, r3
 8007cfa:	bf1c      	itt	ne
 8007cfc:	1a1b      	subne	r3, r3, r0
 8007cfe:	50a3      	strne	r3, [r4, r2]
 8007d00:	e7af      	b.n	8007c62 <_malloc_r+0x22>
 8007d02:	6862      	ldr	r2, [r4, #4]
 8007d04:	42a3      	cmp	r3, r4
 8007d06:	bf0c      	ite	eq
 8007d08:	f8c8 2000 	streq.w	r2, [r8]
 8007d0c:	605a      	strne	r2, [r3, #4]
 8007d0e:	e7eb      	b.n	8007ce8 <_malloc_r+0xa8>
 8007d10:	4623      	mov	r3, r4
 8007d12:	6864      	ldr	r4, [r4, #4]
 8007d14:	e7ae      	b.n	8007c74 <_malloc_r+0x34>
 8007d16:	463c      	mov	r4, r7
 8007d18:	687f      	ldr	r7, [r7, #4]
 8007d1a:	e7b6      	b.n	8007c8a <_malloc_r+0x4a>
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	42a3      	cmp	r3, r4
 8007d22:	d1fb      	bne.n	8007d1c <_malloc_r+0xdc>
 8007d24:	2300      	movs	r3, #0
 8007d26:	6053      	str	r3, [r2, #4]
 8007d28:	e7de      	b.n	8007ce8 <_malloc_r+0xa8>
 8007d2a:	230c      	movs	r3, #12
 8007d2c:	6033      	str	r3, [r6, #0]
 8007d2e:	4630      	mov	r0, r6
 8007d30:	f000 f80c 	bl	8007d4c <__malloc_unlock>
 8007d34:	e794      	b.n	8007c60 <_malloc_r+0x20>
 8007d36:	6005      	str	r5, [r0, #0]
 8007d38:	e7d6      	b.n	8007ce8 <_malloc_r+0xa8>
 8007d3a:	bf00      	nop
 8007d3c:	20001eec 	.word	0x20001eec

08007d40 <__malloc_lock>:
 8007d40:	4801      	ldr	r0, [pc, #4]	@ (8007d48 <__malloc_lock+0x8>)
 8007d42:	f7ff bf01 	b.w	8007b48 <__retarget_lock_acquire_recursive>
 8007d46:	bf00      	nop
 8007d48:	20001ee4 	.word	0x20001ee4

08007d4c <__malloc_unlock>:
 8007d4c:	4801      	ldr	r0, [pc, #4]	@ (8007d54 <__malloc_unlock+0x8>)
 8007d4e:	f7ff befc 	b.w	8007b4a <__retarget_lock_release_recursive>
 8007d52:	bf00      	nop
 8007d54:	20001ee4 	.word	0x20001ee4

08007d58 <__ssputs_r>:
 8007d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d5c:	688e      	ldr	r6, [r1, #8]
 8007d5e:	461f      	mov	r7, r3
 8007d60:	42be      	cmp	r6, r7
 8007d62:	680b      	ldr	r3, [r1, #0]
 8007d64:	4682      	mov	sl, r0
 8007d66:	460c      	mov	r4, r1
 8007d68:	4690      	mov	r8, r2
 8007d6a:	d82d      	bhi.n	8007dc8 <__ssputs_r+0x70>
 8007d6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d70:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007d74:	d026      	beq.n	8007dc4 <__ssputs_r+0x6c>
 8007d76:	6965      	ldr	r5, [r4, #20]
 8007d78:	6909      	ldr	r1, [r1, #16]
 8007d7a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d7e:	eba3 0901 	sub.w	r9, r3, r1
 8007d82:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d86:	1c7b      	adds	r3, r7, #1
 8007d88:	444b      	add	r3, r9
 8007d8a:	106d      	asrs	r5, r5, #1
 8007d8c:	429d      	cmp	r5, r3
 8007d8e:	bf38      	it	cc
 8007d90:	461d      	movcc	r5, r3
 8007d92:	0553      	lsls	r3, r2, #21
 8007d94:	d527      	bpl.n	8007de6 <__ssputs_r+0x8e>
 8007d96:	4629      	mov	r1, r5
 8007d98:	f7ff ff52 	bl	8007c40 <_malloc_r>
 8007d9c:	4606      	mov	r6, r0
 8007d9e:	b360      	cbz	r0, 8007dfa <__ssputs_r+0xa2>
 8007da0:	6921      	ldr	r1, [r4, #16]
 8007da2:	464a      	mov	r2, r9
 8007da4:	f7ff fed2 	bl	8007b4c <memcpy>
 8007da8:	89a3      	ldrh	r3, [r4, #12]
 8007daa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007dae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007db2:	81a3      	strh	r3, [r4, #12]
 8007db4:	6126      	str	r6, [r4, #16]
 8007db6:	6165      	str	r5, [r4, #20]
 8007db8:	444e      	add	r6, r9
 8007dba:	eba5 0509 	sub.w	r5, r5, r9
 8007dbe:	6026      	str	r6, [r4, #0]
 8007dc0:	60a5      	str	r5, [r4, #8]
 8007dc2:	463e      	mov	r6, r7
 8007dc4:	42be      	cmp	r6, r7
 8007dc6:	d900      	bls.n	8007dca <__ssputs_r+0x72>
 8007dc8:	463e      	mov	r6, r7
 8007dca:	6820      	ldr	r0, [r4, #0]
 8007dcc:	4632      	mov	r2, r6
 8007dce:	4641      	mov	r1, r8
 8007dd0:	f000 faa6 	bl	8008320 <memmove>
 8007dd4:	68a3      	ldr	r3, [r4, #8]
 8007dd6:	1b9b      	subs	r3, r3, r6
 8007dd8:	60a3      	str	r3, [r4, #8]
 8007dda:	6823      	ldr	r3, [r4, #0]
 8007ddc:	4433      	add	r3, r6
 8007dde:	6023      	str	r3, [r4, #0]
 8007de0:	2000      	movs	r0, #0
 8007de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007de6:	462a      	mov	r2, r5
 8007de8:	f000 fac4 	bl	8008374 <_realloc_r>
 8007dec:	4606      	mov	r6, r0
 8007dee:	2800      	cmp	r0, #0
 8007df0:	d1e0      	bne.n	8007db4 <__ssputs_r+0x5c>
 8007df2:	6921      	ldr	r1, [r4, #16]
 8007df4:	4650      	mov	r0, sl
 8007df6:	f7ff feb7 	bl	8007b68 <_free_r>
 8007dfa:	230c      	movs	r3, #12
 8007dfc:	f8ca 3000 	str.w	r3, [sl]
 8007e00:	89a3      	ldrh	r3, [r4, #12]
 8007e02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e06:	81a3      	strh	r3, [r4, #12]
 8007e08:	f04f 30ff 	mov.w	r0, #4294967295
 8007e0c:	e7e9      	b.n	8007de2 <__ssputs_r+0x8a>
	...

08007e10 <_svfiprintf_r>:
 8007e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e14:	4698      	mov	r8, r3
 8007e16:	898b      	ldrh	r3, [r1, #12]
 8007e18:	061b      	lsls	r3, r3, #24
 8007e1a:	b09d      	sub	sp, #116	@ 0x74
 8007e1c:	4607      	mov	r7, r0
 8007e1e:	460d      	mov	r5, r1
 8007e20:	4614      	mov	r4, r2
 8007e22:	d510      	bpl.n	8007e46 <_svfiprintf_r+0x36>
 8007e24:	690b      	ldr	r3, [r1, #16]
 8007e26:	b973      	cbnz	r3, 8007e46 <_svfiprintf_r+0x36>
 8007e28:	2140      	movs	r1, #64	@ 0x40
 8007e2a:	f7ff ff09 	bl	8007c40 <_malloc_r>
 8007e2e:	6028      	str	r0, [r5, #0]
 8007e30:	6128      	str	r0, [r5, #16]
 8007e32:	b930      	cbnz	r0, 8007e42 <_svfiprintf_r+0x32>
 8007e34:	230c      	movs	r3, #12
 8007e36:	603b      	str	r3, [r7, #0]
 8007e38:	f04f 30ff 	mov.w	r0, #4294967295
 8007e3c:	b01d      	add	sp, #116	@ 0x74
 8007e3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e42:	2340      	movs	r3, #64	@ 0x40
 8007e44:	616b      	str	r3, [r5, #20]
 8007e46:	2300      	movs	r3, #0
 8007e48:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e4a:	2320      	movs	r3, #32
 8007e4c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e50:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e54:	2330      	movs	r3, #48	@ 0x30
 8007e56:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007ff4 <_svfiprintf_r+0x1e4>
 8007e5a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e5e:	f04f 0901 	mov.w	r9, #1
 8007e62:	4623      	mov	r3, r4
 8007e64:	469a      	mov	sl, r3
 8007e66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e6a:	b10a      	cbz	r2, 8007e70 <_svfiprintf_r+0x60>
 8007e6c:	2a25      	cmp	r2, #37	@ 0x25
 8007e6e:	d1f9      	bne.n	8007e64 <_svfiprintf_r+0x54>
 8007e70:	ebba 0b04 	subs.w	fp, sl, r4
 8007e74:	d00b      	beq.n	8007e8e <_svfiprintf_r+0x7e>
 8007e76:	465b      	mov	r3, fp
 8007e78:	4622      	mov	r2, r4
 8007e7a:	4629      	mov	r1, r5
 8007e7c:	4638      	mov	r0, r7
 8007e7e:	f7ff ff6b 	bl	8007d58 <__ssputs_r>
 8007e82:	3001      	adds	r0, #1
 8007e84:	f000 80a7 	beq.w	8007fd6 <_svfiprintf_r+0x1c6>
 8007e88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e8a:	445a      	add	r2, fp
 8007e8c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e8e:	f89a 3000 	ldrb.w	r3, [sl]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	f000 809f 	beq.w	8007fd6 <_svfiprintf_r+0x1c6>
 8007e98:	2300      	movs	r3, #0
 8007e9a:	f04f 32ff 	mov.w	r2, #4294967295
 8007e9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ea2:	f10a 0a01 	add.w	sl, sl, #1
 8007ea6:	9304      	str	r3, [sp, #16]
 8007ea8:	9307      	str	r3, [sp, #28]
 8007eaa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007eae:	931a      	str	r3, [sp, #104]	@ 0x68
 8007eb0:	4654      	mov	r4, sl
 8007eb2:	2205      	movs	r2, #5
 8007eb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eb8:	484e      	ldr	r0, [pc, #312]	@ (8007ff4 <_svfiprintf_r+0x1e4>)
 8007eba:	f7f8 f9a1 	bl	8000200 <memchr>
 8007ebe:	9a04      	ldr	r2, [sp, #16]
 8007ec0:	b9d8      	cbnz	r0, 8007efa <_svfiprintf_r+0xea>
 8007ec2:	06d0      	lsls	r0, r2, #27
 8007ec4:	bf44      	itt	mi
 8007ec6:	2320      	movmi	r3, #32
 8007ec8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ecc:	0711      	lsls	r1, r2, #28
 8007ece:	bf44      	itt	mi
 8007ed0:	232b      	movmi	r3, #43	@ 0x2b
 8007ed2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ed6:	f89a 3000 	ldrb.w	r3, [sl]
 8007eda:	2b2a      	cmp	r3, #42	@ 0x2a
 8007edc:	d015      	beq.n	8007f0a <_svfiprintf_r+0xfa>
 8007ede:	9a07      	ldr	r2, [sp, #28]
 8007ee0:	4654      	mov	r4, sl
 8007ee2:	2000      	movs	r0, #0
 8007ee4:	f04f 0c0a 	mov.w	ip, #10
 8007ee8:	4621      	mov	r1, r4
 8007eea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007eee:	3b30      	subs	r3, #48	@ 0x30
 8007ef0:	2b09      	cmp	r3, #9
 8007ef2:	d94b      	bls.n	8007f8c <_svfiprintf_r+0x17c>
 8007ef4:	b1b0      	cbz	r0, 8007f24 <_svfiprintf_r+0x114>
 8007ef6:	9207      	str	r2, [sp, #28]
 8007ef8:	e014      	b.n	8007f24 <_svfiprintf_r+0x114>
 8007efa:	eba0 0308 	sub.w	r3, r0, r8
 8007efe:	fa09 f303 	lsl.w	r3, r9, r3
 8007f02:	4313      	orrs	r3, r2
 8007f04:	9304      	str	r3, [sp, #16]
 8007f06:	46a2      	mov	sl, r4
 8007f08:	e7d2      	b.n	8007eb0 <_svfiprintf_r+0xa0>
 8007f0a:	9b03      	ldr	r3, [sp, #12]
 8007f0c:	1d19      	adds	r1, r3, #4
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	9103      	str	r1, [sp, #12]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	bfbb      	ittet	lt
 8007f16:	425b      	neglt	r3, r3
 8007f18:	f042 0202 	orrlt.w	r2, r2, #2
 8007f1c:	9307      	strge	r3, [sp, #28]
 8007f1e:	9307      	strlt	r3, [sp, #28]
 8007f20:	bfb8      	it	lt
 8007f22:	9204      	strlt	r2, [sp, #16]
 8007f24:	7823      	ldrb	r3, [r4, #0]
 8007f26:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f28:	d10a      	bne.n	8007f40 <_svfiprintf_r+0x130>
 8007f2a:	7863      	ldrb	r3, [r4, #1]
 8007f2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f2e:	d132      	bne.n	8007f96 <_svfiprintf_r+0x186>
 8007f30:	9b03      	ldr	r3, [sp, #12]
 8007f32:	1d1a      	adds	r2, r3, #4
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	9203      	str	r2, [sp, #12]
 8007f38:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f3c:	3402      	adds	r4, #2
 8007f3e:	9305      	str	r3, [sp, #20]
 8007f40:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008004 <_svfiprintf_r+0x1f4>
 8007f44:	7821      	ldrb	r1, [r4, #0]
 8007f46:	2203      	movs	r2, #3
 8007f48:	4650      	mov	r0, sl
 8007f4a:	f7f8 f959 	bl	8000200 <memchr>
 8007f4e:	b138      	cbz	r0, 8007f60 <_svfiprintf_r+0x150>
 8007f50:	9b04      	ldr	r3, [sp, #16]
 8007f52:	eba0 000a 	sub.w	r0, r0, sl
 8007f56:	2240      	movs	r2, #64	@ 0x40
 8007f58:	4082      	lsls	r2, r0
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	3401      	adds	r4, #1
 8007f5e:	9304      	str	r3, [sp, #16]
 8007f60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f64:	4824      	ldr	r0, [pc, #144]	@ (8007ff8 <_svfiprintf_r+0x1e8>)
 8007f66:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f6a:	2206      	movs	r2, #6
 8007f6c:	f7f8 f948 	bl	8000200 <memchr>
 8007f70:	2800      	cmp	r0, #0
 8007f72:	d036      	beq.n	8007fe2 <_svfiprintf_r+0x1d2>
 8007f74:	4b21      	ldr	r3, [pc, #132]	@ (8007ffc <_svfiprintf_r+0x1ec>)
 8007f76:	bb1b      	cbnz	r3, 8007fc0 <_svfiprintf_r+0x1b0>
 8007f78:	9b03      	ldr	r3, [sp, #12]
 8007f7a:	3307      	adds	r3, #7
 8007f7c:	f023 0307 	bic.w	r3, r3, #7
 8007f80:	3308      	adds	r3, #8
 8007f82:	9303      	str	r3, [sp, #12]
 8007f84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f86:	4433      	add	r3, r6
 8007f88:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f8a:	e76a      	b.n	8007e62 <_svfiprintf_r+0x52>
 8007f8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f90:	460c      	mov	r4, r1
 8007f92:	2001      	movs	r0, #1
 8007f94:	e7a8      	b.n	8007ee8 <_svfiprintf_r+0xd8>
 8007f96:	2300      	movs	r3, #0
 8007f98:	3401      	adds	r4, #1
 8007f9a:	9305      	str	r3, [sp, #20]
 8007f9c:	4619      	mov	r1, r3
 8007f9e:	f04f 0c0a 	mov.w	ip, #10
 8007fa2:	4620      	mov	r0, r4
 8007fa4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fa8:	3a30      	subs	r2, #48	@ 0x30
 8007faa:	2a09      	cmp	r2, #9
 8007fac:	d903      	bls.n	8007fb6 <_svfiprintf_r+0x1a6>
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d0c6      	beq.n	8007f40 <_svfiprintf_r+0x130>
 8007fb2:	9105      	str	r1, [sp, #20]
 8007fb4:	e7c4      	b.n	8007f40 <_svfiprintf_r+0x130>
 8007fb6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fba:	4604      	mov	r4, r0
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e7f0      	b.n	8007fa2 <_svfiprintf_r+0x192>
 8007fc0:	ab03      	add	r3, sp, #12
 8007fc2:	9300      	str	r3, [sp, #0]
 8007fc4:	462a      	mov	r2, r5
 8007fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8008000 <_svfiprintf_r+0x1f0>)
 8007fc8:	a904      	add	r1, sp, #16
 8007fca:	4638      	mov	r0, r7
 8007fcc:	f3af 8000 	nop.w
 8007fd0:	1c42      	adds	r2, r0, #1
 8007fd2:	4606      	mov	r6, r0
 8007fd4:	d1d6      	bne.n	8007f84 <_svfiprintf_r+0x174>
 8007fd6:	89ab      	ldrh	r3, [r5, #12]
 8007fd8:	065b      	lsls	r3, r3, #25
 8007fda:	f53f af2d 	bmi.w	8007e38 <_svfiprintf_r+0x28>
 8007fde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007fe0:	e72c      	b.n	8007e3c <_svfiprintf_r+0x2c>
 8007fe2:	ab03      	add	r3, sp, #12
 8007fe4:	9300      	str	r3, [sp, #0]
 8007fe6:	462a      	mov	r2, r5
 8007fe8:	4b05      	ldr	r3, [pc, #20]	@ (8008000 <_svfiprintf_r+0x1f0>)
 8007fea:	a904      	add	r1, sp, #16
 8007fec:	4638      	mov	r0, r7
 8007fee:	f000 f879 	bl	80080e4 <_printf_i>
 8007ff2:	e7ed      	b.n	8007fd0 <_svfiprintf_r+0x1c0>
 8007ff4:	080084ec 	.word	0x080084ec
 8007ff8:	080084f6 	.word	0x080084f6
 8007ffc:	00000000 	.word	0x00000000
 8008000:	08007d59 	.word	0x08007d59
 8008004:	080084f2 	.word	0x080084f2

08008008 <_printf_common>:
 8008008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800800c:	4616      	mov	r6, r2
 800800e:	4698      	mov	r8, r3
 8008010:	688a      	ldr	r2, [r1, #8]
 8008012:	690b      	ldr	r3, [r1, #16]
 8008014:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008018:	4293      	cmp	r3, r2
 800801a:	bfb8      	it	lt
 800801c:	4613      	movlt	r3, r2
 800801e:	6033      	str	r3, [r6, #0]
 8008020:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008024:	4607      	mov	r7, r0
 8008026:	460c      	mov	r4, r1
 8008028:	b10a      	cbz	r2, 800802e <_printf_common+0x26>
 800802a:	3301      	adds	r3, #1
 800802c:	6033      	str	r3, [r6, #0]
 800802e:	6823      	ldr	r3, [r4, #0]
 8008030:	0699      	lsls	r1, r3, #26
 8008032:	bf42      	ittt	mi
 8008034:	6833      	ldrmi	r3, [r6, #0]
 8008036:	3302      	addmi	r3, #2
 8008038:	6033      	strmi	r3, [r6, #0]
 800803a:	6825      	ldr	r5, [r4, #0]
 800803c:	f015 0506 	ands.w	r5, r5, #6
 8008040:	d106      	bne.n	8008050 <_printf_common+0x48>
 8008042:	f104 0a19 	add.w	sl, r4, #25
 8008046:	68e3      	ldr	r3, [r4, #12]
 8008048:	6832      	ldr	r2, [r6, #0]
 800804a:	1a9b      	subs	r3, r3, r2
 800804c:	42ab      	cmp	r3, r5
 800804e:	dc26      	bgt.n	800809e <_printf_common+0x96>
 8008050:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008054:	6822      	ldr	r2, [r4, #0]
 8008056:	3b00      	subs	r3, #0
 8008058:	bf18      	it	ne
 800805a:	2301      	movne	r3, #1
 800805c:	0692      	lsls	r2, r2, #26
 800805e:	d42b      	bmi.n	80080b8 <_printf_common+0xb0>
 8008060:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008064:	4641      	mov	r1, r8
 8008066:	4638      	mov	r0, r7
 8008068:	47c8      	blx	r9
 800806a:	3001      	adds	r0, #1
 800806c:	d01e      	beq.n	80080ac <_printf_common+0xa4>
 800806e:	6823      	ldr	r3, [r4, #0]
 8008070:	6922      	ldr	r2, [r4, #16]
 8008072:	f003 0306 	and.w	r3, r3, #6
 8008076:	2b04      	cmp	r3, #4
 8008078:	bf02      	ittt	eq
 800807a:	68e5      	ldreq	r5, [r4, #12]
 800807c:	6833      	ldreq	r3, [r6, #0]
 800807e:	1aed      	subeq	r5, r5, r3
 8008080:	68a3      	ldr	r3, [r4, #8]
 8008082:	bf0c      	ite	eq
 8008084:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008088:	2500      	movne	r5, #0
 800808a:	4293      	cmp	r3, r2
 800808c:	bfc4      	itt	gt
 800808e:	1a9b      	subgt	r3, r3, r2
 8008090:	18ed      	addgt	r5, r5, r3
 8008092:	2600      	movs	r6, #0
 8008094:	341a      	adds	r4, #26
 8008096:	42b5      	cmp	r5, r6
 8008098:	d11a      	bne.n	80080d0 <_printf_common+0xc8>
 800809a:	2000      	movs	r0, #0
 800809c:	e008      	b.n	80080b0 <_printf_common+0xa8>
 800809e:	2301      	movs	r3, #1
 80080a0:	4652      	mov	r2, sl
 80080a2:	4641      	mov	r1, r8
 80080a4:	4638      	mov	r0, r7
 80080a6:	47c8      	blx	r9
 80080a8:	3001      	adds	r0, #1
 80080aa:	d103      	bne.n	80080b4 <_printf_common+0xac>
 80080ac:	f04f 30ff 	mov.w	r0, #4294967295
 80080b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080b4:	3501      	adds	r5, #1
 80080b6:	e7c6      	b.n	8008046 <_printf_common+0x3e>
 80080b8:	18e1      	adds	r1, r4, r3
 80080ba:	1c5a      	adds	r2, r3, #1
 80080bc:	2030      	movs	r0, #48	@ 0x30
 80080be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80080c2:	4422      	add	r2, r4
 80080c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80080c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80080cc:	3302      	adds	r3, #2
 80080ce:	e7c7      	b.n	8008060 <_printf_common+0x58>
 80080d0:	2301      	movs	r3, #1
 80080d2:	4622      	mov	r2, r4
 80080d4:	4641      	mov	r1, r8
 80080d6:	4638      	mov	r0, r7
 80080d8:	47c8      	blx	r9
 80080da:	3001      	adds	r0, #1
 80080dc:	d0e6      	beq.n	80080ac <_printf_common+0xa4>
 80080de:	3601      	adds	r6, #1
 80080e0:	e7d9      	b.n	8008096 <_printf_common+0x8e>
	...

080080e4 <_printf_i>:
 80080e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080e8:	7e0f      	ldrb	r7, [r1, #24]
 80080ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80080ec:	2f78      	cmp	r7, #120	@ 0x78
 80080ee:	4691      	mov	r9, r2
 80080f0:	4680      	mov	r8, r0
 80080f2:	460c      	mov	r4, r1
 80080f4:	469a      	mov	sl, r3
 80080f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80080fa:	d807      	bhi.n	800810c <_printf_i+0x28>
 80080fc:	2f62      	cmp	r7, #98	@ 0x62
 80080fe:	d80a      	bhi.n	8008116 <_printf_i+0x32>
 8008100:	2f00      	cmp	r7, #0
 8008102:	f000 80d1 	beq.w	80082a8 <_printf_i+0x1c4>
 8008106:	2f58      	cmp	r7, #88	@ 0x58
 8008108:	f000 80b8 	beq.w	800827c <_printf_i+0x198>
 800810c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008110:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008114:	e03a      	b.n	800818c <_printf_i+0xa8>
 8008116:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800811a:	2b15      	cmp	r3, #21
 800811c:	d8f6      	bhi.n	800810c <_printf_i+0x28>
 800811e:	a101      	add	r1, pc, #4	@ (adr r1, 8008124 <_printf_i+0x40>)
 8008120:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008124:	0800817d 	.word	0x0800817d
 8008128:	08008191 	.word	0x08008191
 800812c:	0800810d 	.word	0x0800810d
 8008130:	0800810d 	.word	0x0800810d
 8008134:	0800810d 	.word	0x0800810d
 8008138:	0800810d 	.word	0x0800810d
 800813c:	08008191 	.word	0x08008191
 8008140:	0800810d 	.word	0x0800810d
 8008144:	0800810d 	.word	0x0800810d
 8008148:	0800810d 	.word	0x0800810d
 800814c:	0800810d 	.word	0x0800810d
 8008150:	0800828f 	.word	0x0800828f
 8008154:	080081bb 	.word	0x080081bb
 8008158:	08008249 	.word	0x08008249
 800815c:	0800810d 	.word	0x0800810d
 8008160:	0800810d 	.word	0x0800810d
 8008164:	080082b1 	.word	0x080082b1
 8008168:	0800810d 	.word	0x0800810d
 800816c:	080081bb 	.word	0x080081bb
 8008170:	0800810d 	.word	0x0800810d
 8008174:	0800810d 	.word	0x0800810d
 8008178:	08008251 	.word	0x08008251
 800817c:	6833      	ldr	r3, [r6, #0]
 800817e:	1d1a      	adds	r2, r3, #4
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	6032      	str	r2, [r6, #0]
 8008184:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008188:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800818c:	2301      	movs	r3, #1
 800818e:	e09c      	b.n	80082ca <_printf_i+0x1e6>
 8008190:	6833      	ldr	r3, [r6, #0]
 8008192:	6820      	ldr	r0, [r4, #0]
 8008194:	1d19      	adds	r1, r3, #4
 8008196:	6031      	str	r1, [r6, #0]
 8008198:	0606      	lsls	r6, r0, #24
 800819a:	d501      	bpl.n	80081a0 <_printf_i+0xbc>
 800819c:	681d      	ldr	r5, [r3, #0]
 800819e:	e003      	b.n	80081a8 <_printf_i+0xc4>
 80081a0:	0645      	lsls	r5, r0, #25
 80081a2:	d5fb      	bpl.n	800819c <_printf_i+0xb8>
 80081a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80081a8:	2d00      	cmp	r5, #0
 80081aa:	da03      	bge.n	80081b4 <_printf_i+0xd0>
 80081ac:	232d      	movs	r3, #45	@ 0x2d
 80081ae:	426d      	negs	r5, r5
 80081b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081b4:	4858      	ldr	r0, [pc, #352]	@ (8008318 <_printf_i+0x234>)
 80081b6:	230a      	movs	r3, #10
 80081b8:	e011      	b.n	80081de <_printf_i+0xfa>
 80081ba:	6821      	ldr	r1, [r4, #0]
 80081bc:	6833      	ldr	r3, [r6, #0]
 80081be:	0608      	lsls	r0, r1, #24
 80081c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80081c4:	d402      	bmi.n	80081cc <_printf_i+0xe8>
 80081c6:	0649      	lsls	r1, r1, #25
 80081c8:	bf48      	it	mi
 80081ca:	b2ad      	uxthmi	r5, r5
 80081cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80081ce:	4852      	ldr	r0, [pc, #328]	@ (8008318 <_printf_i+0x234>)
 80081d0:	6033      	str	r3, [r6, #0]
 80081d2:	bf14      	ite	ne
 80081d4:	230a      	movne	r3, #10
 80081d6:	2308      	moveq	r3, #8
 80081d8:	2100      	movs	r1, #0
 80081da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80081de:	6866      	ldr	r6, [r4, #4]
 80081e0:	60a6      	str	r6, [r4, #8]
 80081e2:	2e00      	cmp	r6, #0
 80081e4:	db05      	blt.n	80081f2 <_printf_i+0x10e>
 80081e6:	6821      	ldr	r1, [r4, #0]
 80081e8:	432e      	orrs	r6, r5
 80081ea:	f021 0104 	bic.w	r1, r1, #4
 80081ee:	6021      	str	r1, [r4, #0]
 80081f0:	d04b      	beq.n	800828a <_printf_i+0x1a6>
 80081f2:	4616      	mov	r6, r2
 80081f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80081f8:	fb03 5711 	mls	r7, r3, r1, r5
 80081fc:	5dc7      	ldrb	r7, [r0, r7]
 80081fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008202:	462f      	mov	r7, r5
 8008204:	42bb      	cmp	r3, r7
 8008206:	460d      	mov	r5, r1
 8008208:	d9f4      	bls.n	80081f4 <_printf_i+0x110>
 800820a:	2b08      	cmp	r3, #8
 800820c:	d10b      	bne.n	8008226 <_printf_i+0x142>
 800820e:	6823      	ldr	r3, [r4, #0]
 8008210:	07df      	lsls	r7, r3, #31
 8008212:	d508      	bpl.n	8008226 <_printf_i+0x142>
 8008214:	6923      	ldr	r3, [r4, #16]
 8008216:	6861      	ldr	r1, [r4, #4]
 8008218:	4299      	cmp	r1, r3
 800821a:	bfde      	ittt	le
 800821c:	2330      	movle	r3, #48	@ 0x30
 800821e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008222:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008226:	1b92      	subs	r2, r2, r6
 8008228:	6122      	str	r2, [r4, #16]
 800822a:	f8cd a000 	str.w	sl, [sp]
 800822e:	464b      	mov	r3, r9
 8008230:	aa03      	add	r2, sp, #12
 8008232:	4621      	mov	r1, r4
 8008234:	4640      	mov	r0, r8
 8008236:	f7ff fee7 	bl	8008008 <_printf_common>
 800823a:	3001      	adds	r0, #1
 800823c:	d14a      	bne.n	80082d4 <_printf_i+0x1f0>
 800823e:	f04f 30ff 	mov.w	r0, #4294967295
 8008242:	b004      	add	sp, #16
 8008244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008248:	6823      	ldr	r3, [r4, #0]
 800824a:	f043 0320 	orr.w	r3, r3, #32
 800824e:	6023      	str	r3, [r4, #0]
 8008250:	4832      	ldr	r0, [pc, #200]	@ (800831c <_printf_i+0x238>)
 8008252:	2778      	movs	r7, #120	@ 0x78
 8008254:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008258:	6823      	ldr	r3, [r4, #0]
 800825a:	6831      	ldr	r1, [r6, #0]
 800825c:	061f      	lsls	r7, r3, #24
 800825e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008262:	d402      	bmi.n	800826a <_printf_i+0x186>
 8008264:	065f      	lsls	r7, r3, #25
 8008266:	bf48      	it	mi
 8008268:	b2ad      	uxthmi	r5, r5
 800826a:	6031      	str	r1, [r6, #0]
 800826c:	07d9      	lsls	r1, r3, #31
 800826e:	bf44      	itt	mi
 8008270:	f043 0320 	orrmi.w	r3, r3, #32
 8008274:	6023      	strmi	r3, [r4, #0]
 8008276:	b11d      	cbz	r5, 8008280 <_printf_i+0x19c>
 8008278:	2310      	movs	r3, #16
 800827a:	e7ad      	b.n	80081d8 <_printf_i+0xf4>
 800827c:	4826      	ldr	r0, [pc, #152]	@ (8008318 <_printf_i+0x234>)
 800827e:	e7e9      	b.n	8008254 <_printf_i+0x170>
 8008280:	6823      	ldr	r3, [r4, #0]
 8008282:	f023 0320 	bic.w	r3, r3, #32
 8008286:	6023      	str	r3, [r4, #0]
 8008288:	e7f6      	b.n	8008278 <_printf_i+0x194>
 800828a:	4616      	mov	r6, r2
 800828c:	e7bd      	b.n	800820a <_printf_i+0x126>
 800828e:	6833      	ldr	r3, [r6, #0]
 8008290:	6825      	ldr	r5, [r4, #0]
 8008292:	6961      	ldr	r1, [r4, #20]
 8008294:	1d18      	adds	r0, r3, #4
 8008296:	6030      	str	r0, [r6, #0]
 8008298:	062e      	lsls	r6, r5, #24
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	d501      	bpl.n	80082a2 <_printf_i+0x1be>
 800829e:	6019      	str	r1, [r3, #0]
 80082a0:	e002      	b.n	80082a8 <_printf_i+0x1c4>
 80082a2:	0668      	lsls	r0, r5, #25
 80082a4:	d5fb      	bpl.n	800829e <_printf_i+0x1ba>
 80082a6:	8019      	strh	r1, [r3, #0]
 80082a8:	2300      	movs	r3, #0
 80082aa:	6123      	str	r3, [r4, #16]
 80082ac:	4616      	mov	r6, r2
 80082ae:	e7bc      	b.n	800822a <_printf_i+0x146>
 80082b0:	6833      	ldr	r3, [r6, #0]
 80082b2:	1d1a      	adds	r2, r3, #4
 80082b4:	6032      	str	r2, [r6, #0]
 80082b6:	681e      	ldr	r6, [r3, #0]
 80082b8:	6862      	ldr	r2, [r4, #4]
 80082ba:	2100      	movs	r1, #0
 80082bc:	4630      	mov	r0, r6
 80082be:	f7f7 ff9f 	bl	8000200 <memchr>
 80082c2:	b108      	cbz	r0, 80082c8 <_printf_i+0x1e4>
 80082c4:	1b80      	subs	r0, r0, r6
 80082c6:	6060      	str	r0, [r4, #4]
 80082c8:	6863      	ldr	r3, [r4, #4]
 80082ca:	6123      	str	r3, [r4, #16]
 80082cc:	2300      	movs	r3, #0
 80082ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082d2:	e7aa      	b.n	800822a <_printf_i+0x146>
 80082d4:	6923      	ldr	r3, [r4, #16]
 80082d6:	4632      	mov	r2, r6
 80082d8:	4649      	mov	r1, r9
 80082da:	4640      	mov	r0, r8
 80082dc:	47d0      	blx	sl
 80082de:	3001      	adds	r0, #1
 80082e0:	d0ad      	beq.n	800823e <_printf_i+0x15a>
 80082e2:	6823      	ldr	r3, [r4, #0]
 80082e4:	079b      	lsls	r3, r3, #30
 80082e6:	d413      	bmi.n	8008310 <_printf_i+0x22c>
 80082e8:	68e0      	ldr	r0, [r4, #12]
 80082ea:	9b03      	ldr	r3, [sp, #12]
 80082ec:	4298      	cmp	r0, r3
 80082ee:	bfb8      	it	lt
 80082f0:	4618      	movlt	r0, r3
 80082f2:	e7a6      	b.n	8008242 <_printf_i+0x15e>
 80082f4:	2301      	movs	r3, #1
 80082f6:	4632      	mov	r2, r6
 80082f8:	4649      	mov	r1, r9
 80082fa:	4640      	mov	r0, r8
 80082fc:	47d0      	blx	sl
 80082fe:	3001      	adds	r0, #1
 8008300:	d09d      	beq.n	800823e <_printf_i+0x15a>
 8008302:	3501      	adds	r5, #1
 8008304:	68e3      	ldr	r3, [r4, #12]
 8008306:	9903      	ldr	r1, [sp, #12]
 8008308:	1a5b      	subs	r3, r3, r1
 800830a:	42ab      	cmp	r3, r5
 800830c:	dcf2      	bgt.n	80082f4 <_printf_i+0x210>
 800830e:	e7eb      	b.n	80082e8 <_printf_i+0x204>
 8008310:	2500      	movs	r5, #0
 8008312:	f104 0619 	add.w	r6, r4, #25
 8008316:	e7f5      	b.n	8008304 <_printf_i+0x220>
 8008318:	080084fd 	.word	0x080084fd
 800831c:	0800850e 	.word	0x0800850e

08008320 <memmove>:
 8008320:	4288      	cmp	r0, r1
 8008322:	b510      	push	{r4, lr}
 8008324:	eb01 0402 	add.w	r4, r1, r2
 8008328:	d902      	bls.n	8008330 <memmove+0x10>
 800832a:	4284      	cmp	r4, r0
 800832c:	4623      	mov	r3, r4
 800832e:	d807      	bhi.n	8008340 <memmove+0x20>
 8008330:	1e43      	subs	r3, r0, #1
 8008332:	42a1      	cmp	r1, r4
 8008334:	d008      	beq.n	8008348 <memmove+0x28>
 8008336:	f811 2b01 	ldrb.w	r2, [r1], #1
 800833a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800833e:	e7f8      	b.n	8008332 <memmove+0x12>
 8008340:	4402      	add	r2, r0
 8008342:	4601      	mov	r1, r0
 8008344:	428a      	cmp	r2, r1
 8008346:	d100      	bne.n	800834a <memmove+0x2a>
 8008348:	bd10      	pop	{r4, pc}
 800834a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800834e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008352:	e7f7      	b.n	8008344 <memmove+0x24>

08008354 <_sbrk_r>:
 8008354:	b538      	push	{r3, r4, r5, lr}
 8008356:	4d06      	ldr	r5, [pc, #24]	@ (8008370 <_sbrk_r+0x1c>)
 8008358:	2300      	movs	r3, #0
 800835a:	4604      	mov	r4, r0
 800835c:	4608      	mov	r0, r1
 800835e:	602b      	str	r3, [r5, #0]
 8008360:	f7f8 f9ba 	bl	80006d8 <_sbrk>
 8008364:	1c43      	adds	r3, r0, #1
 8008366:	d102      	bne.n	800836e <_sbrk_r+0x1a>
 8008368:	682b      	ldr	r3, [r5, #0]
 800836a:	b103      	cbz	r3, 800836e <_sbrk_r+0x1a>
 800836c:	6023      	str	r3, [r4, #0]
 800836e:	bd38      	pop	{r3, r4, r5, pc}
 8008370:	20001ee0 	.word	0x20001ee0

08008374 <_realloc_r>:
 8008374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008378:	4607      	mov	r7, r0
 800837a:	4614      	mov	r4, r2
 800837c:	460d      	mov	r5, r1
 800837e:	b921      	cbnz	r1, 800838a <_realloc_r+0x16>
 8008380:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008384:	4611      	mov	r1, r2
 8008386:	f7ff bc5b 	b.w	8007c40 <_malloc_r>
 800838a:	b92a      	cbnz	r2, 8008398 <_realloc_r+0x24>
 800838c:	f7ff fbec 	bl	8007b68 <_free_r>
 8008390:	4625      	mov	r5, r4
 8008392:	4628      	mov	r0, r5
 8008394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008398:	f000 f81a 	bl	80083d0 <_malloc_usable_size_r>
 800839c:	4284      	cmp	r4, r0
 800839e:	4606      	mov	r6, r0
 80083a0:	d802      	bhi.n	80083a8 <_realloc_r+0x34>
 80083a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80083a6:	d8f4      	bhi.n	8008392 <_realloc_r+0x1e>
 80083a8:	4621      	mov	r1, r4
 80083aa:	4638      	mov	r0, r7
 80083ac:	f7ff fc48 	bl	8007c40 <_malloc_r>
 80083b0:	4680      	mov	r8, r0
 80083b2:	b908      	cbnz	r0, 80083b8 <_realloc_r+0x44>
 80083b4:	4645      	mov	r5, r8
 80083b6:	e7ec      	b.n	8008392 <_realloc_r+0x1e>
 80083b8:	42b4      	cmp	r4, r6
 80083ba:	4622      	mov	r2, r4
 80083bc:	4629      	mov	r1, r5
 80083be:	bf28      	it	cs
 80083c0:	4632      	movcs	r2, r6
 80083c2:	f7ff fbc3 	bl	8007b4c <memcpy>
 80083c6:	4629      	mov	r1, r5
 80083c8:	4638      	mov	r0, r7
 80083ca:	f7ff fbcd 	bl	8007b68 <_free_r>
 80083ce:	e7f1      	b.n	80083b4 <_realloc_r+0x40>

080083d0 <_malloc_usable_size_r>:
 80083d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083d4:	1f18      	subs	r0, r3, #4
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	bfbc      	itt	lt
 80083da:	580b      	ldrlt	r3, [r1, r0]
 80083dc:	18c0      	addlt	r0, r0, r3
 80083de:	4770      	bx	lr

080083e0 <_init>:
 80083e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083e2:	bf00      	nop
 80083e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083e6:	bc08      	pop	{r3}
 80083e8:	469e      	mov	lr, r3
 80083ea:	4770      	bx	lr

080083ec <_fini>:
 80083ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ee:	bf00      	nop
 80083f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083f2:	bc08      	pop	{r3}
 80083f4:	469e      	mov	lr, r3
 80083f6:	4770      	bx	lr
