Analysis & Synthesis report for dut_test_code
Sat Jul 07 12:22:30 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Jul 07 12:22:30 2018           ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; dut_test_code                               ;
; Top-level Entity Name              ; dut_test_code                               ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; dut_test_code      ; dut_test_code      ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Jul 07 12:22:28 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 7nm_dynamic -c dut_test_code
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file u_xmit.v
    Info (12023): Found entity 1: u_xmit
Info (12021): Found 1 design units, including 1 entities, in source file u_rec.v
    Info (12023): Found entity 1: u_rec
Error (10170): Verilog HDL syntax error at DE2_115.v(177) near text ".";  expecting ")" File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/DE2_115.v Line: 177
Error (10112): Ignored design unit "DE2_115" at DE2_115.v(6) due to previous errors File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/DE2_115.v Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file de2_115.v
Error (10170): Verilog HDL syntax error at ._u_xmit.v(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._u_xmit.v Line: 1
Error (10170): Verilog HDL syntax error at ._u_xmit.v(1) near text "";  expecting a description File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._u_xmit.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ._u_xmit.v
Error (10170): Verilog HDL syntax error at ._u_rec.v(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._u_rec.v Line: 1
Error (10170): Verilog HDL syntax error at ._u_rec.v(1) near text "";  expecting a description File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._u_rec.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ._u_rec.v
Error (10170): Verilog HDL syntax error at ._DE2_115.v(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._DE2_115.v Line: 1
Error (10170): Verilog HDL syntax error at ._DE2_115.v(1) near text "";  expecting a description File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._DE2_115.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ._de2_115.v
Info (12021): Found 2 design units, including 1 entities, in source file xmitdata.vhd
    Info (12022): Found design unit 1: XmitData-XD_Arch
    Info (12023): Found entity 1: XmitData
Info (12021): Found 2 design units, including 1 entities, in source file main_controller.vhd
    Info (12022): Found design unit 1: main_controller-behavior
    Info (12023): Found entity 1: main_controller
Info (12021): Found 2 design units, including 1 entities, in source file lsb_main.vhd
    Info (12022): Found design unit 1: lsb_main-behave
    Info (12023): Found entity 1: lsb_main
Info (12021): Found 2 design units, including 1 entities, in source file lsb_counter.vhd
    Info (12022): Found design unit 1: lsb_counter-behave
    Info (12023): Found entity 1: lsb_counter
Info (12021): Found 2 design units, including 1 entities, in source file input_control.vhd
    Info (12022): Found design unit 1: input_control-CD_Arch
    Info (12023): Found entity 1: input_control
Error (10500): VHDL syntax error at dut_test_code.vhd(544) near text "ledr";  expecting ";" File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/dut_test_code.vhd Line: 544
Info (12021): Found 0 design units, including 0 entities, in source file dut_test_code.vhd
Info (12021): Found 2 design units, including 1 entities, in source file count_12bit.vhd
    Info (12022): Found design unit 1: count_12bit-rtl
    Info (12023): Found entity 1: count_12bit
Info (12021): Found 2 design units, including 1 entities, in source file clockdownfpga_out_clock.vhd
    Info (12022): Found design unit 1: ClockDownFPGA_out_clock-CD_Arch
    Info (12023): Found entity 1: ClockDownFPGA_out_clock
Info (12021): Found 2 design units, including 1 entities, in source file clockdown.vhd
    Info (12022): Found design unit 1: ClockDown-CD_Arch
    Info (12023): Found entity 1: ClockDown
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text "";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text ° File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text š File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text ˜ File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Error (10500): VHDL syntax error at ._XmitData.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._XmitData.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ._xmitdata.vhd
Error (10500): VHDL syntax error at ._main_controller.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd Line: 1
Error (10500): VHDL syntax error at ._main_controller.vhd(1) near text "";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd Line: 1
Error (10500): VHDL syntax error at ._main_controller.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd Line: 1
Error (10500): VHDL syntax error at ._main_controller.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd Line: 1
Error (10500): VHDL syntax error at ._main_controller.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd Line: 1
Error (10500): VHDL syntax error at ._main_controller.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd Line: 1
Error (10500): VHDL syntax error at ._main_controller.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd Line: 1
Error (10500): VHDL syntax error at ._main_controller.vhd(1) near text ° File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd Line: 1
Error (10500): VHDL syntax error at ._main_controller.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd Line: 1
Error (10500): VHDL syntax error at ._main_controller.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd Line: 1
Error (10500): VHDL syntax error at ._main_controller.vhd(1) near text š File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd Line: 1
Error (10500): VHDL syntax error at ._main_controller.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd Line: 1
Error (10500): VHDL syntax error at ._main_controller.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._main_controller.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ._main_controller.vhd
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text "";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text ° File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text š File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text ˜ File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_main.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_main.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ._lsb_main.vhd
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text "";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text ° File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text š File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text ˜ File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Error (10500): VHDL syntax error at ._lsb_counter.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._lsb_counter.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ._lsb_counter.vhd
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text "";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text ° File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text š File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text ˜ File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Error (10500): VHDL syntax error at ._input_control.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._input_control.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ._input_control.vhd
Error (10500): VHDL syntax error at ._dut_test_code.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd Line: 1
Error (10500): VHDL syntax error at ._dut_test_code.vhd(1) near text "";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd Line: 1
Error (10500): VHDL syntax error at ._dut_test_code.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd Line: 1
Error (10500): VHDL syntax error at ._dut_test_code.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd Line: 1
Error (10500): VHDL syntax error at ._dut_test_code.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd Line: 1
Error (10500): VHDL syntax error at ._dut_test_code.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd Line: 1
Error (10500): VHDL syntax error at ._dut_test_code.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd Line: 1
Error (10500): VHDL syntax error at ._dut_test_code.vhd(1) near text ° File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd Line: 1
Error (10500): VHDL syntax error at ._dut_test_code.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd Line: 1
Error (10500): VHDL syntax error at ._dut_test_code.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd Line: 1
Error (10500): VHDL syntax error at ._dut_test_code.vhd(1) near text š File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd Line: 1
Error (10500): VHDL syntax error at ._dut_test_code.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd Line: 1
Error (10500): VHDL syntax error at ._dut_test_code.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._dut_test_code.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ._dut_test_code.vhd
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text "";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text ° File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text š File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text ˜ File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Error (10500): VHDL syntax error at ._count_12bit.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._count_12bit.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ._count_12bit.vhd
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text "";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text ° File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text š File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text ˜ File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDownFPGA_out_clock.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDownFPGA_out_clock.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ._clockdownfpga_out_clock.vhd
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text "";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text ° File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text š File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text ˜ File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Error (10500): VHDL syntax error at ._ClockDown.vhd(1) near text  File: C:/Users/RER_USER/Desktop/7nm/7nm_FPGA_Codes/DE2_115_2_5M_7nm/DE2_115/._ClockDown.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file ._clockdown.vhd
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 133 errors, 0 warnings
    Error: Peak virtual memory: 633 megabytes
    Error: Processing ended: Sat Jul 07 12:22:30 2018
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


