Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Wed Aug  7 01:14:51 2024
| Host         : QIHANGWUFDE9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file open_list_queue_timing_summary_routed.rpt -pb open_list_queue_timing_summary_routed.pb -rpx open_list_queue_timing_summary_routed.rpx -warn_on_violation
| Design       : open_list_queue
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                     198         
XDCH-2     Warning   Same min and max delay values on IO port  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.658     -535.657                    415                  801        0.164        0.000                      0                  801        3.070        0.000                       0                   303  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 3.570}        7.140           140.056         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -6.658     -535.657                    415                  801        0.164        0.000                      0                  801        3.070        0.000                       0                   303  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :          415  Failing Endpoints,  Worst Slack       -6.658ns,  Total Violation     -535.657ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.658ns  (required time - arrival time)
  Source:                 curr_size_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            o_full
                            (output port clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.140ns  (sys_clk rise@7.140ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 3.197ns (57.561%)  route 2.357ns (42.439%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           3.570ns
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.140 - 7.140 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  curr_size_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.095 f  curr_size_reg[3]/Q
                         net (fo=3, routed)           0.828     5.923    curr_size_reg[3]
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     6.047 r  o_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     7.576    o_full_OBUF
    J19                  OBUF (Prop_obuf_I_O)         2.617    10.193 r  o_full_OBUF_inst/O
                         net (fo=0)                   0.000    10.193    o_full
    J19                                                               r  o_full (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.140     7.140 r  
                         clock pessimism              0.000     7.140    
                         clock uncertainty           -0.035     7.105    
                         output delay                -3.570     3.535    
  -------------------------------------------------------------------
                         required time                          3.535    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                 -6.658    

Slack (VIOLATED) :        -6.524ns  (required time - arrival time)
  Source:                 curr_size_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            o_empty
                            (output port clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.140ns  (sys_clk rise@7.140ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 3.194ns (58.926%)  route 2.226ns (41.074%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           3.570ns
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.140 - 7.140 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  curr_size_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.095 r  curr_size_reg[3]/Q
                         net (fo=3, routed)           0.698     5.792    curr_size_reg[3]
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.124     5.916 r  o_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     7.445    o_empty_OBUF
    J17                  OBUF (Prop_obuf_I_O)         2.614    10.059 r  o_empty_OBUF_inst/O
                         net (fo=0)                   0.000    10.059    o_empty
    J17                                                               r  o_empty (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.140     7.140 r  
                         clock pessimism              0.000     7.140    
                         clock uncertainty           -0.035     7.105    
                         output delay                -3.570     3.535    
  -------------------------------------------------------------------
                         required time                          3.535    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                 -6.524    

Slack (VIOLATED) :        -6.137ns  (required time - arrival time)
  Source:                 FSM_sequential_curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            o_ready_rep
                            (output port clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.140ns  (sys_clk rise@7.140ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 3.178ns (63.191%)  route 1.851ns (36.809%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           3.570ns
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.140 - 7.140 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  FSM_sequential_curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.098 f  FSM_sequential_curr_state_reg/Q
                         net (fo=2, routed)           0.173     5.271    curr_state
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.124     5.395 r  o_ready_enq_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.679     7.073    o_ready_rep_OBUF
    H17                  OBUF (Prop_obuf_I_O)         2.598     9.672 r  o_ready_rep_OBUF_inst/O
                         net (fo=0)                   0.000     9.672    o_ready_rep
    H17                                                               r  o_ready_rep (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.140     7.140 r  
                         clock pessimism              0.000     7.140    
                         clock uncertainty           -0.035     7.105    
                         output delay                -3.570     3.535    
  -------------------------------------------------------------------
                         required time                          3.535    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 -6.137    

Slack (VIOLATED) :        -6.022ns  (required time - arrival time)
  Source:                 FSM_sequential_curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            o_ready_enq
                            (output port clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.140ns  (sys_clk rise@7.140ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 3.202ns (65.154%)  route 1.713ns (34.846%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           3.570ns
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.140 - 7.140 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  FSM_sequential_curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.098 f  FSM_sequential_curr_state_reg/Q
                         net (fo=2, routed)           0.173     5.271    curr_state
    SLICE_X0Y39          LUT1 (Prop_lut1_I0_O)        0.124     5.395 r  o_ready_enq_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.540     6.935    o_ready_rep_OBUF
    G17                  OBUF (Prop_obuf_I_O)         2.622     9.557 r  o_ready_enq_OBUF_inst/O
                         net (fo=0)                   0.000     9.557    o_ready_enq
    G17                                                               r  o_ready_enq (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.140     7.140 r  
                         clock pessimism              0.000     7.140    
                         clock uncertainty           -0.035     7.105    
                         output delay                -3.570     3.535    
  -------------------------------------------------------------------
                         required time                          3.535    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                 -6.022    

Slack (VIOLATED) :        -5.850ns  (required time - arrival time)
  Source:                 outQueue_reg[0][1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            o_node_f[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.140ns  (sys_clk rise@7.140ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 3.080ns (64.944%)  route 1.663ns (35.056%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.570ns
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.140 - 7.140 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.635     4.641    CLK_IBUF_BUFG
    SLICE_X65Y11         FDSE                                         r  outQueue_reg[0][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDSE (Prop_fdse_C_Q)         0.456     5.097 r  outQueue_reg[0][1]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.760    outQueue_reg[0][1]_lopt_replica_1
    U7                   OBUF (Prop_obuf_I_O)         2.624     9.384 r  o_node_f_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.384    o_node_f[1]
    U7                                                                r  o_node_f[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.140     7.140 r  
                         clock pessimism              0.000     7.140    
                         clock uncertainty           -0.035     7.105    
                         output delay                -3.570     3.535    
  -------------------------------------------------------------------
                         required time                          3.535    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                 -5.850    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 outQueue_reg[0][5]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            o_node_f[5]
                            (output port clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.140ns  (sys_clk rise@7.140ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 3.084ns (64.971%)  route 1.663ns (35.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.570ns
  Clock Path Skew:        -4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.140 - 7.140 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.624     4.630    CLK_IBUF_BUFG
    SLICE_X65Y21         FDSE                                         r  outQueue_reg[0][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.456     5.086 r  outQueue_reg[0][5]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.749    outQueue_reg[0][5]_lopt_replica_1
    U8                   OBUF (Prop_obuf_I_O)         2.628     9.377 r  o_node_f_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.377    o_node_f[5]
    U8                                                                r  o_node_f[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.140     7.140 r  
                         clock pessimism              0.000     7.140    
                         clock uncertainty           -0.035     7.105    
                         output delay                -3.570     3.535    
  -------------------------------------------------------------------
                         required time                          3.535    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.840ns  (required time - arrival time)
  Source:                 outQueue_reg[0][21]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            o_node_f[21]
                            (output port clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.140ns  (sys_clk rise@7.140ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 3.068ns (64.849%)  route 1.663ns (35.151%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.570ns
  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.140 - 7.140 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.638     4.644    CLK_IBUF_BUFG
    SLICE_X65Y45         FDSE                                         r  outQueue_reg[0][21]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDSE (Prop_fdse_C_Q)         0.456     5.100 r  outQueue_reg[0][21]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.763    outQueue_reg[0][21]_lopt_replica_1
    R3                   OBUF (Prop_obuf_I_O)         2.612     9.374 r  o_node_f_OBUF[21]_inst/O
                         net (fo=0)                   0.000     9.374    o_node_f[21]
    R3                                                                r  o_node_f[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.140     7.140 r  
                         clock pessimism              0.000     7.140    
                         clock uncertainty           -0.035     7.105    
                         output delay                -3.570     3.535    
  -------------------------------------------------------------------
                         required time                          3.535    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                 -5.840    

Slack (VIOLATED) :        -5.833ns  (required time - arrival time)
  Source:                 outQueue_reg[0][23]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            o_node_f[23]
                            (output port clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.140ns  (sys_clk rise@7.140ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 3.060ns (64.792%)  route 1.663ns (35.208%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.570ns
  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.140 - 7.140 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.639     4.645    CLK_IBUF_BUFG
    SLICE_X65Y47         FDSE                                         r  outQueue_reg[0][23]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDSE (Prop_fdse_C_Q)         0.456     5.101 r  outQueue_reg[0][23]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.764    outQueue_reg[0][23]_lopt_replica_1
    R2                   OBUF (Prop_obuf_I_O)         2.604     9.368 r  o_node_f_OBUF[23]_inst/O
                         net (fo=0)                   0.000     9.368    o_node_f[23]
    R2                                                                r  o_node_f[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.140     7.140 r  
                         clock pessimism              0.000     7.140    
                         clock uncertainty           -0.035     7.105    
                         output delay                -3.570     3.535    
  -------------------------------------------------------------------
                         required time                          3.535    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                 -5.833    

Slack (VIOLATED) :        -5.832ns  (required time - arrival time)
  Source:                 outQueue_reg[0][3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            o_node_f[3]
                            (output port clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.140ns  (sys_clk rise@7.140ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 3.069ns (64.858%)  route 1.663ns (35.142%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.570ns
  Clock Path Skew:        -4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.140 - 7.140 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.629     4.635    CLK_IBUF_BUFG
    SLICE_X65Y17         FDSE                                         r  outQueue_reg[0][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDSE (Prop_fdse_C_Q)         0.456     5.091 r  outQueue_reg[0][3]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.754    outQueue_reg[0][3]_lopt_replica_1
    U5                   OBUF (Prop_obuf_I_O)         2.613     9.367 r  o_node_f_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.367    o_node_f[3]
    U5                                                                r  o_node_f[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.140     7.140 r  
                         clock pessimism              0.000     7.140    
                         clock uncertainty           -0.035     7.105    
                         output delay                -3.570     3.535    
  -------------------------------------------------------------------
                         required time                          3.535    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 -5.832    

Slack (VIOLATED) :        -5.831ns  (required time - arrival time)
  Source:                 outQueue_reg[0][19]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            o_node_f[19]
                            (output port clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            7.140ns  (sys_clk rise@7.140ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 3.059ns (64.785%)  route 1.663ns (35.215%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.570ns
  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7.140 - 7.140 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.638     4.644    CLK_IBUF_BUFG
    SLICE_X65Y43         FDSE                                         r  outQueue_reg[0][19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDSE (Prop_fdse_C_Q)         0.456     5.100 r  outQueue_reg[0][19]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.763    outQueue_reg[0][19]_lopt_replica_1
    T1                   OBUF (Prop_obuf_I_O)         2.603     9.366 r  o_node_f_OBUF[19]_inst/O
                         net (fo=0)                   0.000     9.366    o_node_f[19]
    T1                                                                r  o_node_f[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.140     7.140 r  
                         clock pessimism              0.000     7.140    
                         clock uncertainty           -0.035     7.105    
                         output delay                -3.570     3.535    
  -------------------------------------------------------------------
                         required time                          3.535    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 -5.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 outQueue_reg[3][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            inQueue_reg[3][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.556     1.383    CLK_IBUF_BUFG
    SLICE_X11Y21         FDSE                                         r  outQueue_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141     1.524 r  outQueue_reg[3][0]/Q
                         net (fo=6, routed)           0.111     1.635    outQueue_reg[3][0]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.680 r  inQueue[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.680    inQueue[3][0]_i_1_n_0
    SLICE_X10Y21         FDSE                                         r  inQueue_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.824     1.897    CLK_IBUF_BUFG
    SLICE_X10Y21         FDSE                                         r  inQueue_reg[3][0]/C
                         clock pessimism             -0.501     1.396    
    SLICE_X10Y21         FDSE (Hold_fdse_C_D)         0.120     1.516    inQueue_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 outQueue_reg[3][24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            inQueue_reg[3][24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.554     1.381    CLK_IBUF_BUFG
    SLICE_X9Y26          FDSE                                         r  outQueue_reg[3][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDSE (Prop_fdse_C_Q)         0.141     1.522 r  outQueue_reg[3][24]/Q
                         net (fo=6, routed)           0.111     1.633    outQueue_reg[3][24]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.045     1.678 r  inQueue[3][24]_i_1/O
                         net (fo=1, routed)           0.000     1.678    inQueue[3][24]_i_1_n_0
    SLICE_X8Y26          FDSE                                         r  inQueue_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.821     1.894    CLK_IBUF_BUFG
    SLICE_X8Y26          FDSE                                         r  inQueue_reg[3][24]/C
                         clock pessimism             -0.500     1.394    
    SLICE_X8Y26          FDSE (Hold_fdse_C_D)         0.120     1.514    inQueue_reg[3][24]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 outQueue_reg[1][27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            inQueue_reg[1][27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.632%)  route 0.137ns (42.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.582     1.409    CLK_IBUF_BUFG
    SLICE_X3Y25          FDSE                                         r  outQueue_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_fdse_C_Q)         0.141     1.550 r  outQueue_reg[1][27]/Q
                         net (fo=8, routed)           0.137     1.687    outQueue_reg[1][27]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.045     1.732 r  inQueue[1][27]_i_1/O
                         net (fo=1, routed)           0.000     1.732    inQueue[1][27]_i_1_n_0
    SLICE_X6Y25          FDSE                                         r  inQueue_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.848     1.921    CLK_IBUF_BUFG
    SLICE_X6Y25          FDSE                                         r  inQueue_reg[1][27]/C
                         clock pessimism             -0.480     1.441    
    SLICE_X6Y25          FDSE (Hold_fdse_C_D)         0.121     1.562    inQueue_reg[1][27]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 outQueue_reg[1][18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            inQueue_reg[1][18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.445%)  route 0.144ns (43.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.558     1.385    CLK_IBUF_BUFG
    SLICE_X9Y19          FDSE                                         r  outQueue_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDSE (Prop_fdse_C_Q)         0.141     1.526 r  outQueue_reg[1][18]/Q
                         net (fo=8, routed)           0.144     1.669    outQueue_reg[1][18]
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.714 r  inQueue[1][18]_i_1/O
                         net (fo=1, routed)           0.000     1.714    inQueue[1][18]_i_1_n_0
    SLICE_X10Y19         FDSE                                         r  inQueue_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.826     1.899    CLK_IBUF_BUFG
    SLICE_X10Y19         FDSE                                         r  inQueue_reg[1][18]/C
                         clock pessimism             -0.480     1.419    
    SLICE_X10Y19         FDSE (Hold_fdse_C_D)         0.120     1.539    inQueue_reg[1][18]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 outQueue_reg[0][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            inQueue_reg[0][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.589     1.416    CLK_IBUF_BUFG
    SLICE_X4Y13          FDSE                                         r  outQueue_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDSE (Prop_fdse_C_Q)         0.141     1.557 r  outQueue_reg[0][1]/Q
                         net (fo=5, routed)           0.098     1.655    o_node_f_OBUF[1]
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.700 r  inQueue[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.700    nextInQueue[0][1]
    SLICE_X5Y13          FDSE                                         r  inQueue_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.859     1.932    CLK_IBUF_BUFG
    SLICE_X5Y13          FDSE                                         r  inQueue_reg[0][1]/C
                         clock pessimism             -0.503     1.429    
    SLICE_X5Y13          FDSE (Hold_fdse_C_D)         0.091     1.520    inQueue_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 outQueue_reg[0][16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            inQueue_reg[0][16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.589     1.416    CLK_IBUF_BUFG
    SLICE_X4Y15          FDSE                                         r  outQueue_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDSE (Prop_fdse_C_Q)         0.141     1.557 r  outQueue_reg[0][16]/Q
                         net (fo=5, routed)           0.098     1.655    o_node_f_OBUF[16]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.045     1.700 r  inQueue[0][16]_i_1/O
                         net (fo=1, routed)           0.000     1.700    nextInQueue[0][16]
    SLICE_X5Y15          FDSE                                         r  inQueue_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.858     1.931    CLK_IBUF_BUFG
    SLICE_X5Y15          FDSE                                         r  inQueue_reg[0][16]/C
                         clock pessimism             -0.502     1.429    
    SLICE_X5Y15          FDSE (Hold_fdse_C_D)         0.091     1.520    inQueue_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 outQueue_reg[0][5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            inQueue_reg[0][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.349%)  route 0.127ns (40.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.589     1.416    CLK_IBUF_BUFG
    SLICE_X4Y13          FDSE                                         r  outQueue_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDSE (Prop_fdse_C_Q)         0.141     1.557 r  outQueue_reg[0][5]/Q
                         net (fo=5, routed)           0.127     1.684    o_node_f_OBUF[5]
    SLICE_X1Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.729 r  inQueue[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.729    nextInQueue[0][5]
    SLICE_X1Y13          FDSE                                         r  inQueue_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.861     1.934    CLK_IBUF_BUFG
    SLICE_X1Y13          FDSE                                         r  inQueue_reg[0][5]/C
                         clock pessimism             -0.480     1.454    
    SLICE_X1Y13          FDSE (Hold_fdse_C_D)         0.092     1.546    inQueue_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inQueue_reg[1][28]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            inQueue_reg[2][28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.209ns (70.710%)  route 0.087ns (29.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.580     1.407    CLK_IBUF_BUFG
    SLICE_X6Y25          FDSE                                         r  inQueue_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDSE (Prop_fdse_C_Q)         0.164     1.571 r  inQueue_reg[1][28]/Q
                         net (fo=17, routed)          0.087     1.657    inQueue_reg[1][28]
    SLICE_X7Y25          LUT5 (Prop_lut5_I1_O)        0.045     1.702 r  inQueue[2][28]_i_1/O
                         net (fo=1, routed)           0.000     1.702    inQueue[2][28]_i_1_n_0
    SLICE_X7Y25          FDSE                                         r  inQueue_reg[2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.848     1.921    CLK_IBUF_BUFG
    SLICE_X7Y25          FDSE                                         r  inQueue_reg[2][28]/C
                         clock pessimism             -0.501     1.420    
    SLICE_X7Y25          FDSE (Hold_fdse_C_D)         0.092     1.512    inQueue_reg[2][28]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inQueue_reg[3][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            outQueue_reg[3][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.556     1.383    CLK_IBUF_BUFG
    SLICE_X10Y21         FDSE                                         r  inQueue_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDSE (Prop_fdse_C_Q)         0.164     1.547 r  inQueue_reg[3][0]/Q
                         net (fo=3, routed)           0.094     1.641    inQueue_reg[3][0]
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.686 r  outQueue[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.686    outQueue[3][0]_i_1_n_0
    SLICE_X11Y21         FDSE                                         r  outQueue_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.824     1.897    CLK_IBUF_BUFG
    SLICE_X11Y21         FDSE                                         r  outQueue_reg[3][0]/C
                         clock pessimism             -0.501     1.396    
    SLICE_X11Y21         FDSE (Hold_fdse_C_D)         0.091     1.487    outQueue_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inQueue_reg[3][24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            outQueue_reg[3][24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.554     1.381    CLK_IBUF_BUFG
    SLICE_X8Y26          FDSE                                         r  inQueue_reg[3][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDSE (Prop_fdse_C_Q)         0.164     1.545 r  inQueue_reg[3][24]/Q
                         net (fo=3, routed)           0.094     1.639    inQueue_reg[3][24]
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.045     1.684 r  outQueue[3][24]_i_1/O
                         net (fo=1, routed)           0.000     1.684    outQueue[3][24]_i_1_n_0
    SLICE_X9Y26          FDSE                                         r  outQueue_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.821     1.894    CLK_IBUF_BUFG
    SLICE_X9Y26          FDSE                                         r  outQueue_reg[3][24]/C
                         clock pessimism             -0.500     1.394    
    SLICE_X9Y26          FDSE (Hold_fdse_C_D)         0.091     1.485    outQueue_reg[3][24]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 3.570 }
Period(ns):         7.140
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         7.140       4.985      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         7.140       6.140      SLICE_X1Y39    FSM_sequential_curr_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         7.140       6.140      SLICE_X1Y37    curr_size_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.140       6.140      SLICE_X0Y36    curr_size_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.140       6.140      SLICE_X3Y36    curr_size_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.140       6.140      SLICE_X3Y37    curr_size_reg[2]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         7.140       6.140      SLICE_X1Y36    curr_size_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.140       6.140      SLICE_X1Y37    inQueueValid_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.140       6.140      SLICE_X3Y27    inQueueValid_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.140       6.140      SLICE_X9Y27    inQueueValid_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X1Y39    FSM_sequential_curr_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X1Y39    FSM_sequential_curr_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X1Y37    curr_size_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X1Y37    curr_size_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X0Y36    curr_size_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X0Y36    curr_size_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X3Y36    curr_size_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X3Y36    curr_size_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X3Y37    curr_size_reg[2]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X3Y37    curr_size_reg[2]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X1Y39    FSM_sequential_curr_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X1Y39    FSM_sequential_curr_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X1Y37    curr_size_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X1Y37    curr_size_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X0Y36    curr_size_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X0Y36    curr_size_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X3Y36    curr_size_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X3Y36    curr_size_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X3Y37    curr_size_reg[2]_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.570       3.070      SLICE_X3Y37    curr_size_reg[2]_replica/C



