[{"commit":{"message":"fixup! 8315841: RISC-V: Check for hardware TSO support"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"b40a28bf8e3bcc8cd61b3ab3d96e1428e3735e3b"},{"commit":{"message":"fixup! 8315841: RISC-V: Check for hardware TSO support"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"c41c3e742f3e85cc34f89d1f33ca8527bbbe0afe"},{"commit":{"message":"fixup! 8315841: RISC-V: Check for hardware TSO support"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"ce42f974c515d7ae0b300d662c806f0954a4407c"},{"commit":{"message":"fixup! 8315841: RISC-V: Check for hardware TSO support"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"5f80c7ca355598904500ce2e9801101510522c9f"},{"commit":{"message":"fixup! 8315841: RISC-V: Check for hardware TSO support"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"e9691f3fe9403b21450cfb604e7b03d168a352a0"},{"commit":{"message":"fixup! 8315841: RISC-V: Check for hardware TSO support"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"1c397ad5019726d27bcb207998cc5859f09b42a9"},{"commit":{"message":"8315841: RISC-V: Check for hardware TSO support\n\nWith the Ztso extension [1], some hardware will support TSO on RISC-V. That allows us to reduce the generation of memory fences, given the stronger memory model compared to RVWMO.\n\n[1] https:\/\/github.com\/riscv\/riscv-isa-manual\/blob\/6dcbc6da9ada01f0f57da83cda6059bdec57619f\/src\/ztso-st-ext.adoc#L1"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.hpp"},{"filename":"src\/hotspot\/os_cpu\/linux_riscv\/vm_version_linux_riscv.cpp"}],"sha":"2a10b8c01f8267b55dbe6652caccd641f8eecd52"}]