# PLCT开源进展·第41期·2023年01月01日

## 卷首语

对于PLCT而言，过去的一个月可谓是惊涛骇浪。在短短几周时间内，分布在多个城市的小伙伴纷纷中招了新冠，每天交流的主要内容变成了统计谁还没阳、谁烧的温度更高。非常幸运地，所有PLCT和TARSIER的伙伴都顺利度过了这段波动的时期，重新回到了风平浪静的海平面。

疫情的冲击并未让我们忘记12月份的好消息： 12月9日PLCT实验室顺利举办了第四次开放日活动（“PLCT OpenDay 2022”），相关的活动演讲录像已经上传到B站，欢迎大家回看。在12月28-29日的openEuler年度峰会上，PLCT和TARSIER的伙伴不仅参与贡献了「傲来2.0-RV」商业发行版的建设，更是帮助主导组织了 RISC-V 分论坛的活动。而邱吉、陆亚涵团队的 Spidermonkey JIT RISC-V 移植工作也已经通过了 Mozilla upstream 的多轮评审，即将进入主线。

TARSIER团队的刘鑫同学由于在openEuler代码仓库中的持久稳定的贡献，获得了2022年度的openEuler年度之星的称号，让我们恭喜他！

最后，由于疫情的影响，本次月刊的发布推迟到了1月22日，让处于康复期的伙伴不用赶1月1日的DDL。所以祝福元旦已经不合时宜了，祝大家春节快乐！

## 本期亮点

- 2022年度的 PLCT OpenDay 2022 顺利举办，活动视频已经[上传B站](https://space.bilibili.com/296494084/channel/collectiondetail?sid=970328)。
- 软件所在操作系统产业峰会上发布了基于 openEuler RISC-V 社区版衍生的「的傲来2.0-RV」商业发行版。
- openEuler Summit 上 RISC-V 分论坛成功举办。
- PLCT实验室邱吉、陆亚涵团队贡献的 Spidermonkey JIT RISC-V porting patchset 已经被集成到 openEuler RISC-V 的 Firefox 中。

## V8 for RISC-V

#### 错误修复
1. 修复rvv指令影响move操作的随机错误
   4128600: [riscv][regalloc] Port the rest part of "Resolve tail-call gap moves" | https://chromium-review.googlesource.com/c/v8/v8/+/4128600

#### Port上游改动
2. 4119766: [riscv][centry] Remove the unused SaveFPRegsMode parameter | https://chromium-review.googlesource.com/c/v8/v8/+/4119766
3. 4114558: [riscv] Fix qfma test fail | https://chromium-review.googlesource.com/c/v8/v8/+/4114558
4. 4074457: Reland "[riscv] Add tracepoint instructions to help simulator debug" | https://chromium-review.googlesource.com/c/v8/v8/+/4074457

## OpenJDK for RV32GC（史宁宁）

### 代码提交
1. Fix the RFLAGS in riscv32.ad https://github.com/openjdk-riscv/jdk11u/pull/577
2. Fix the RegisterImpl::number_of_registers in riscv32.ad https://github.com/openjdk-riscv/jdk11u/pull/578
3. Fix the i2c and c2i adapter according arm 32bit https://github.com/openjdk-riscv/jdk11u/pull/579
4. Fix the x10/x11 in save/restore_native_result https://github.com/openjdk-riscv/jdk11u/pull/582

###其它
1. risv32.ad中的lfmv_w_x/fmv_x_w 64位数据处理 https://github.com/openjdk-riscv/jdk11u/issues/580
2. 《OpenJDK for RV32G的解释器与C2》 https://github.com/shining1984/talks

## OpenJDK upstream (Mostly RV64-related)
1. Authored jdk-mainline PRs:
- https://github.com/openjdk/jdk/pull/11310 (8297476: Increase InlineSmallCode default from 1000 to 2500 for RISC-V)
- https://github.com/openjdk/jdk/pull/11406 (8297715: RISC-V: C2: Use single-bit instructions from the Zbs extension)
- https://github.com/openjdk/jdk/pull/11496 (8298055: AArch64: fastdebug build fails after JDK-8247645)
- https://github.com/openjdk/jdk/pull/11631 (8298568: Fastdebug build fails after JDK-8296389)
- https://github.com/openjdk/jdk/pull/11505 (8298088: RISC-V: Make Address a discriminated union internally)

2. Reviewed jdk-mainline PRs:
- https://github.com/openjdk/jdk/pull/11239 (8297238: RISC-V: C2: Use Matcher::vector_element_basic_type when checking for vector element type in predicate)
- https://github.com/openjdk/jdk/pull/11276 (8297359: RISC-V: improve performance of floating Max Min intrinsics)
- https://github.com/openjdk/jdk/pull/11344 (8297549: RISC-V: Support vloadcon instruction for Vector API)
- https://github.com/openjdk/jdk/pull/11370 (8297644: RISC-V: Compilation error when shenandoah is disabled)
- https://github.com/openjdk/jdk/pull/11388 (8297697: RISC-V: Add support for SATP mode detection)
- https://github.com/openjdk/jdk/pull/11414 (8297763: Fix missing stub code expansion before align() in shared trampolines)
- https://github.com/openjdk/jdk/pull/11453 (8297953: Fix several C2 IR matching tests for RISC-V)
- https://github.com/openjdk/jdk/pull/11461 (8297967: Make frame::safe_for_sender safer)
- https://github.com/openjdk/jdk/pull/11188 (8297036: Generalize C2 stub mechanism)
- https://github.com/openjdk/jdk/pull/11502 (8298075: RISC-V: Implement post-call NOPs)
- https://github.com/openjdk/jdk/pull/11577 (8298345: Fix another two C2 IR matching tests for RISC-V)
- https://github.com/openjdk/jdk/pull/11432 (8297851: Add devkit for RISC-V)
- https://github.com/openjdk/jdk/pull/11750 (8299168: RISC-V: Fix MachNode size mismatch for MacroAssembler::_verify_oops*)
- https://github.com/openjdk/jdk/pull/11751 (8299172: RISC-V: [TESTBUG] Fix stack alignment logic in jvmci RISCV64TestAssembler.java)
- https://github.com/openjdk/jdk/pull/11749 (8299162: Refactor shared trampoline emission logic)

3. Foreign-API RISCV Port:
- WIP PR rebased on latest jdk-master: https://github.com/openjdk/jdk/pull/11004 (8293841: RISC-V: Implementation of Foreign Function & Memory API (Preview))
- Passed all jtreg foreign tests with fastdebug build on HiFive Unmatched
- Internal code review in progress, will be ready for public code review at the end of Dec.

4. Generational-ZGC RISCV Port:
- Basic support contributed by Huawei: https://github.com/openjdk/zgc/pull/10
- Need rebasing with: https://github.com/openjdk/zgc/tree/zgc_generational
- TODO: Add support for RVV extension

## OpenJDK upstream（张定立）
- 代码提交
  - [8298342: RISC-V: RoundDoubleModeV does not use dynamic rounding mode correctly](https://github.com/openjdk/jdk/pull/11575)
  - [RISC-V: Enable v0 mask in vaddI_masked](https://github.com/zifeihan/jdk/pull/3/commits/34f61b575e31df73c65b6b50574c234bc922defb)
  - [RISC-V: Fix vloadmask in c2](https://github.com/zifeihan/jdk/pull/3/commits/45b2f918207eb348fe9572f70348e93983e0390f)
  - [RISC-V: Add rvv_compare function](https://github.com/DingliZhang/jdk/commit/470a9113ef2d55cbcc37fb5ebc6b85cb223cf937)
  - [RISC-V: Add vfmerge_vfm and fix vmerge](https://github.com/DingliZhang/jdk/commit/1f835b545cd0a99b43da403980c05733d343f24f)
  - [RISC-V: Add CMoveVF and CMoveVD](https://github.com/DingliZhang/jdk/commit/bbfb2e3d401c5ee63715bdef3a6e27c20fcd998a)
  - [RISC-V: expand reduce_add patterns into separate instructions](https://github.com/DingliZhang/jdk/commit/e24d0c38a4351bfba5d2e7017fc4b6d902087d40)

## OpenJDK upstream（曹贵）
- 代码提交
  - [8298345: Fix another two C2 IR matching tests for RISC-V](https://github.com/openjdk/jdk/pull/11577)
  - [Basic support vector api mask](https://github.com/zifeihan/jdk/commits/temp)
  - [Support C2 AbsVB/AbsVS/AbsVI/AbsVF/AbsVD mask node](https://github.com/zifeihan/jdk/commit/e76367f4bde32db0f481f496b1d1cac74b95122a)
  - [Support C2 AddVB/AddVS/AddVL mask node](https://github.com/zifeihan/jdk/commit/e76367f4bde32db0f481f496b1d1cac74b95122a)

## OpenJDK8 backporting （章翔）

1. javac 的调试工作
- [Fix a typo in os_linux.cpp] https://github.com/zhangxiang-plct/jdk8u/pull/233
- [Fix macros about RISCV] https://github.com/zhangxiang-plct/jdk8u/pull/234
- [Fix index_check and delete condy_helper] https://github.com/zhangxiang-plct/jdk8u/pull/235
- [Fix CAN_SHOW_REGISTERS_ON_ASSERT by JDK-8004124] https://github.com/zhangxiang-plct/jdk8u/pull/236
- [Fix MethodHandles::verify_klass by KlassHandle replace with Klass]https://github.com/zhangxiang-plct/jdk8u/pull/237
- [Fix generate_uncommon_trap_blob and SharedRuntime::generate_native_wrapper]https://github.com/zhangxiang-plct/jdk8u/pull/238
- [Fix based on pr235]https://github.com/zhangxiang-plct/jdk8u/pull/239
- [Fix generate_generic_copy]https://github.com/zhangxiang-plct/jdk8u/pull/240
- [Fix templateInterpreterGenerator_riscv64.cpp]https://github.com/zhangxiang-plct/jdk8u/pull/241
- [Fix stubGenerator_riscv64.cpp]https://github.com/zhangxiang-plct/jdk8u/pull/242
- [Fix vtableStubs_riscv64.cpp]https://github.com/zhangxiang-plct/jdk8u/pull/243
- [Fix .java to support riscv64]https://github.com/zhangxiang-plct/jdk8u/pull/246
- [Fix HSDB.java to support riscv64]https://github.com/zhangxiang-plct/jdk8u/pull/247
- [Fix LinuxDebuggerLocal.c & libproc.h]https://github.com/zhangxiang-plct/jdk8u/pull/249
- [Fix NativeMovConstReg::set_data]https://github.com/zhangxiang-plct/jdk8u/pull/250
- [debug.cpp help() is missing a riscv64 line for pns]https://github.com/zhangxiang-plct/jdk8u/pull/251
- [Fix thread_state to support rv64]https://github.com/zhangxiang-plct/jdk8u/pull/252
- [Delete popframe_move_outgoing_args for rv64]https://github.com/zhangxiang-plct/jdk8u/pull/255
- [Fix LinuxCDebugger.java to add riscv64]https://github.com/zhangxiang-plct/jdk8u/pull/256
- [Fix os::Linux::clock_init()/os::Linux::sched_getcpu_syscall(void) by deleting defined(RISCV64)]
- [Add riscv64 for unaligned in ByteArrayAccess.java]https://github.com/zhangxiang-plct/jdk8u/pull/258
- [Add generate_dtrace_nmethod for riscv64]https://github.com/zhangxiang-plct/jdk8u/pull/259

2. C1 & C2的调试工作
- [Delete defined(RISCV64) in LIR_OpVisitState::visit] https://github.com/zhangxiang-plct/jdk8u/pull/216
- [Fix hotspot/src/share/vm/c1/c1_LinearScan.cpp]https://github.com/zhangxiang-plct/jdk8u/pull/217
- [Fix CounterOverflowStub::emit_code]https://github.com/zhangxiang-plct/jdk8u/pull/218
- [Add NO_FLAG_REG for cmp_mem_int]https://github.com/zhangxiang-plct/jdk8u/pull/223
- [Fix delete_unnecessary_jumps]https://github.com/zhangxiang-plct/jdk8u/pull/226
- [Fix c1_LIR.hpp to initial rv64g backend support]https://github.com/zhangxiang-plct/jdk8u/pull/228
- [Fix ideal_reg to add rv64g backend support]https://github.com/zhangxiang-plct/jdk8u/pull/229
- [Add HAS_FLAGREG_ONLY in LIR_Op2::verify() for rv64 support]https://github.com/zhangxiang-plct/jdk8u/pull/230
- [Fix __branch]https://github.com/zhangxiang-plct/jdk8u/pull/232
## Clang/LLVM for RISC-V 相关工作
- 已经被社区接受的patches:
  - https://reviews.llvm.org/D139930 [InstCombine] Combine ZExt (B - A) + ZExt(A) to ZExt(B)
  - https://reviews.llvm.org/D140405 [CVP] Simplify SRem when constantrange abs(lhs) < abs(rhs)
  - https://reviews.llvm.org/D139289 [SCCP] Propagate equality of a not-constant
  - https://reviews.llvm.org/D138269 [LoopFusion] Exit early if one of fusion candidate has guarded branch but the another has not
  - https://reviews.llvm.org/D138743 [flang] Diagnostic for shape argument in c_f_pointer
  - https://reviews.llvm.org/D139272 [RISCV]Keep (select c, 0/-1, X) during PerformDAGCombine
  - https://reviews.llvm.org/D139004 [OpenMP][LegacyPM] Remove OpenMPOptCGSCCLegacyPass
  - https://reviews.llvm.org/D139294 [LLDB][RISCV] Add RV64F instruction support for EmulateInstructionRISCV
  - https://reviews.llvm.org/D139390 [LLDB][RISCV] Add RV32FC instruction support for EmulateInstructionRISCV
  - https://reviews.llvm.org/D140092 [NFC][LLDB] Using namespace llvm in EmulateInstructionRISCV
  - https://reviews.llvm.org/D140032 [LLDB][RISCV] Add RVD instruction support for EmulateInstructionRISCV
## gollvm 相关工作
没有消息，等待大佬抽空帮忙review

## mold 相关工作

## GNU Toolchain for RISC-V 相关工作

- 协助Review验证了vector crypto扩展的实现，讨论了ZVK扩展与V扩展，ZVE扩展，K扩展之间的支持关系:
  - https://sourceware.org/pipermail/binutils/2022-December/125327.html
  - https://github.com/riscv/riscv-crypto/releases/tag/v20221220

- 提交了RV64-ILP32支持的patch，目前仍在改进实现中：
  - https://gcc.gnu.org/pipermail/gcc-patches/2022-December/608370.html
  - https://sourceware.org/pipermail/binutils/2022-December/125337.html

- 正在rebase scalar crypto扩展的intrinsic部分实现，预计在intrinsic name规范合并后提交：

  https://github.com/riscv-non-isa/riscv-c-api-doc/pull/31

- 协助验证了RVV的patch，在bugzilla上记录了发现的部分优化问题：

  https://gcc.gnu.org/bugzilla/show_bug.cgi?id=108185#c1

- Zcmt扩展的psABI修改部分在等待最终审核，感谢林思南同学的贡献：

  https://github.com/riscv-non-isa/riscv-elf-psabi-doc/pull/349

- RISC-V Profiles的实现仍在讨论中，目前聚焦在profile在-march中实现的形式与optional extension的支持方式，
对于可能出现的兼容性问题，将通过编译器向用户发出警告，然后通过用户自行修改解决：

  https://github.com/riscv-non-isa/riscv-toolchain-conventions/pull/26

- RISC-V GNU Toolchain双周会slides链接：
  - 12.01: https://docs.google.com/presentation/d/1IGC7kxMqpaNU2hhTqucYkstINzuwTgrUHnnsY-BaELQ/edit?usp=sharing
  - 12.29: https://docs.google.com/presentation/d/1YHTCkdd7hNkjQHcWKm8u4971TRY1M2atzlx7fIYLhdA/edit?usp=sharing

## AOSP for RISC-V

## Arch Linux for RISC-V

- Arch Linux RISC-V 移植进度 [Arch Linux RISC-V](https://archriscv.felixc.at/)
  - [core] 254 / 261 (97.31%)
  - [extra] 2860 / 3081 (92.82%)
  - [community] 8842 / 9874 (89.54%)
- Arch Linux RISC-V 软件包 patch 仓库 [archriscv-packages](https://github.com/felixonmars/archriscv-packages) 。 本月合计 63 PR 。[63 PR for archriscv](https://github.com/felixonmars/archriscv-packages/pulls?q=is%3Apr+is%3Amerged+merged%3A2022-12-01T00%3A00%3A00%2B08%3A00..2022-12-31T23%3A59%3A59%2B08%3A00+is%3Aclosed+)
  - [qt5-webengine](https://github.com/felixonmars/archriscv-packages/pull/2052)
- Upstream:
  - [stfl](https://bugs.archlinux.org/task/76958)
  - [cargo-c](https://bugs.archlinux.org/task/76974)
  - [rocksdb](https://github.com/facebook/rocksdb/pull/10901)
  - [ansible-lin](https://bugs.archlinux.org/task/76707)
  - [ansible-lint](https://bugs.archlinux.org/task/76747)
  - [directx-shader-compiler](https://github.com/microsoft/DirectXShaderCompiler/pull/4894)
  - [prometheus-smokeping-prober](https://bugs.archlinux.org/task/76746)
  - geogram:
    - [geogram: impl riscv spinlocks](https://github.com/r-value/archriscv-packages/blob/geogram/geogram/impl-riscv-spinlocks.patch)
    - [geogram: support linux non-x86](https://github.com/r-value/archriscv-packages/blob/geogram/geogram/support-linux-nonx86.patch)
    - [glibc & netlib: riscv fpu control](https://github.com/r-value/archriscv-packages/blob/geogram/geogram/libf2c-riscv-fpu-control.patch)  
- Issues:
  - [libwpd](http://bugzilla.abisource.com/show_bug.cgi?id=13971)
  - [silicon](https://github.com/Aloxaf/silicon/issues/226)
  - [enscript](https://savannah.gnu.org/bugs/index.php?63591)
  - [fillets-ng](https://sourceforge.net/p/fillets/bugs/10/)
  - [typeScript](https://github.com/microsoft/TypeScript/issues/51701)
  - [network manager](https://gitlab.freedesktop.org/NetworkManager/NetworkManager/-/issues/1168)
- Blog:
  - [Boot an Arch Linux RISC-V using qemu-system](https://blog.jiejiss.com/Boot-an-Arch-Linux-RISC-V-using-qemu-system/)

## Gentoo for RISC-V

**Stats: 8044/19560, 41.12%** _(https://whale.plctlab.org/riscv/support-statistics/)_

- A total of 35 keywording commits (include non-PLCT team members): https://whale.plctlab.org/riscv/stats/2022_12.txt
  - dev-ruby/rails: Keyword 6.1.7 riscv, [gentoo/gentoo@7851644](https://github.com/gentoo/gentoo/commit/7851644925db3acfc7443ed2d4392490c542f23c)
  - dev-util/trace-cmd: Keyword 3.1.5 riscv, [gentoo/gentoo@0acbe1c](https://github.com/gentoo/gentoo/commit/0acbe1cbdf02bd630ce6ece9b72dc2173a068981)
  - dev-vcs/stgit: Keyword 2.0.3 riscv, [gentoo/gentoo@d6bbd5c](https://github.com/gentoo/gentoo/commit/d6bbd5cdd7e93b8c3cd1c19d2c186054cb0b85fd)
- dev-util/crash-8.0.2: version bump, and add riscv64 support, [gentoo/gentoo@79b1ca7](https://github.com/gentoo/gentoo/commit/79b1ca7a87db37bd57412bb82a192afe4264d7fc)
- sys-cluster/mpich: Keyword 3.4.3 riscv, PR created, [gentoo/gentoo#28595](https://github.com/gentoo/gentoo/pull/28595)
- New stage3 image for Lichee RV Dock:
  - https://github.com/peeweep/Gentoo-Lichee-RV-Dock
- WIP
  - sys-cluster/ceph: fixed the atomic issue, built successfully through qemu-user

## Nixpkgs for RISC-V
- slurp: fix cross compilation https://github.com/NixOS/nixpkgs/pull/205726
- spice-gtk: fix cross compilation https://github.com/NixOS/nixpkgs/pull/205728
- bgpdump: fix cross compilation https://github.com/NixOS/nixpkgs/pull/206342
- iperf2: fix cross compilation https://github.com/NixOS/nixpkgs/pull/206343
- libcgroup: fix cross compilation https://github.com/NixOS/nixpkgs/pull/206344
- ndppd: fix cross compilation https://github.com/NixOS/nixpkgs/pull/206649
- libva1: fix cross compilation https://github.com/NixOS/nixpkgs/pull/206650
- protobufc: fix cross compilation https://github.com/NixOS/nixpkgs/pull/208083
- binutils: gold is not available for riscv target https://github.com/NixOS/nixpkgs/pull/208318
- mpir, gf2x: fix cross compilation https://github.com/NixOS/nixpkgs/pull/208319
- rustPlatform.bindgenHook: use the same clang/libclang as rustc https://github.com/NixOS/nixpkgs/pull/207352

## Firefox (Spidermonkey) on RV64GCV

https://phabricator.services.mozilla.com/D161986
圣诞节放假，无人rview

## Enable DynamoRIO running on RV64GC

当前 DynamoRIO 进度处在初期支持阶段，目前已经能在 RV64GC 上进行编译，并实现了基本解码。

对 DynamoRIO 的支持可以分五个大阶段进行：

1. 添加 RISC-V 平台独立的函数（框架）/定义等，以满足「可在 RISC-V 上成功编译」的目标 **（基本完成）**
2. 为 RISC-V 设置 CI 以进行自动化编译和测试 _**（针对编译的 CI 已有，其它正在进行）**_
3. 完善 RISC-V 相关函数/定义，对于一个简单程序，使得 DynamoRIO 在自带示例工具下工作 _**（正在进行）**_
4. 完善 RISC-V 相关单元测试/功能测试，设置 CI 以执行自动化测试，为后续维护提供方便
5. 继续提升对 RISC-V 的支持以适用更复杂的程序，以及长期的维护工作

更详细的进度及 todo 列表，请查阅 https://gist.github.com/bekcpear/7c9e710ee5b674888fcf5e5d8445dc16

## OpenCV for RV64GCV

OpenCV 4.7.0 [已经发布](https://github.com/opencv/opencv/releases/tag/4.7.0), 来自中科院软件所PLCT实验室的成员作为 OpenCV RISC-V 领域的核心开发者贡献了首个面向可变长向量体系结构(RVV 1.0) 的统一向量指令后端。

> New universal intrinsics backend for scalable vector instructions. The first scalable implementation for RISC-V RVV 1.0.

在2023年，我们将聚焦于现有统一向量指令代码的改写和迁移工作，使更多计算密集型算法在 RVV 设备上获得加速。同时，我们也将和香山处理器团队合作，从而更好地测试和优化 OpenCV RVV 后端性能。

RISC-V 相关Patch
- [cmake: fix RISC-V toolchains](https://github.com/opencv/opencv/pull/22928)

## Experimental/simd in LIBCXX

- 对当前simd库的实现总结了一份文档，作为仓库的README文件
	- [https://github.com/plctlab/llvm-project/blob/simd_for_upstream/README.md](https://github.com/plctlab/llvm-project/blob/simd_for_upstream/README.md)
- 将当前实现打包，往LLVM上游提交了一个初始版本
	- [https://reviews.llvm.org/D139421](https://reviews.llvm.org/D139421)
- 根据LLVM上游审核者对当前实现提出的修改意见对代码进行了一些架构和格式的修正
- 添加了默认构造函数的相关测试

## LuaJIT RV64G porting

LuaJIT in the interpreter mode appears to be functional now. Passing 301/304 tests of [LuaJIT/LuaJIT-test-cleanup@9c27a59](https://github.com/LuaJIT/LuaJIT-test-cleanup/commit/9c27a59d8e412902b854dabb83c5b6bfbed626e5), on par with other architecture without FFI and JIT support.

- DynASM
  - Fix more instruction templates.
  - Improve RISC-V ISA/ISE support scheme [infiWang/LuaJIT@9a13444](https://github.com/infiWang/LuaJIT/commit/9a134445c55879c73e79e4789444c10915f75b38)
- LuaJIT
  - Fix LJVM runtime and library.
    - Fix BC_IS[LT,LE,GT,GE] [infiWang/LuaJIT@a10a00e](https://github.com/infiWang/LuaJIT/commit/a10a00ee0810f5b4af56e7aff19891f68cff5c0f)
    - Fix bit.swap [infiWang/LuaJIT@1a7807c](https://github.com/infiWang/LuaJIT/commit/1a7807ce6b211556ca0e445e1beac890b1d054e8)
  - Improved LuaJIT runtime.
    - Pseudo-GOT for libc linking [infiWang/LuaJIT@c32c219](https://github.com/infiWang/LuaJIT/commit/c32c2198d4c7cdd84bdfc22bb4e621cb358d18d8)

## gem5

- RVV
  - 已经提交patch到gem5上游，正在按reviewer的意见分patch&修改代码
    - https://gem5-review.googlesource.com/c/public/gem5/+/66552
## Spike

- Zc*扩展与可变misa.C相关修复
  - https://github.com/riscv-software-src/riscv-isa-sim/pull/1176
- 可变XLEN支持
  - https://github.com/riscv-software-src/riscv-isa-sim/pull/1167

## QEMU

- Zc*扩展更新到v9版本
  - https://github.com/plctlab/plct-qemu/tree/plct-zce-upstream-v9

## Other Support for RISC-V International

### SAIL/ACT

- 对CMO扩展相关ACT支持进行了版本更新

## 在方舟开源编译器社区的工作

PLCT实验室的史宁宁依然每周在更新方舟编译器社区周报（OpenArkCompiler Weekly），目前已经更新到第144期。

方舟编译器周报每周日晚上通过Repo、知乎、Bilibili和邮件列表发布。

-  Repo: https://github.com/isrc-cas/arkcompiler-materials

-  知乎：https://zhuanlan.zhihu.com/openarkcompiler

-  Bilibili：https://www.bilibili.com/read/readlist/rl199373

-  邮件列表及其订阅方式：https://gitee.com/openarkcompiler/OpenArkCompiler/issues/I1EWAX

## MLIR

### Upstream RVV Dialect Proposal

[WIP] 新的 Vector Mask 和 Dynamic VL 的提案

### Buddy Compiler

- 主页地址 - https://buddy-compiler.github.io/
- Buddy Compiler As A Service（Buddy-CAAS）- https://buddy.isrc.ac.cn/

**buddy-mlir**

https://github.com/buddy-compiler/buddy-mlir

- [backend] Add initial RISC-V buddy extension backend.
- [backend] Add more targets with buddy_intrinsics_gen.
- [WIP] Add gemmini instructions.
- [WIP][RVV] Add Rsqrt operation.
- [WIP] Add vector examples.

**buddy-benchmark**

https://github.com/buddy-compiler/buddy-benchmark

- [WIP] Add saxpy benchmark in Vectorization.
- [DAP] Add validation framework to buddy benchmark.


## Chisel / FIRRTL （CAAT小队）

## coreboot for riscv

本期没有新的进展

## openocd

本期没有新的进展

## opensbi

- gitignore添加vim swap文件。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/003765.html)
- debug trigger更新，添加type2支持，大小端支持（通过构体位域实现csr定义带来的大小端问题，可以通过位操作规避）。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/003767.html)
- PMP设置需要与虚拟内存系统同步，sbi_hart_pmp_configure添加同步指令。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/003814.html)
- 在fw_platform_lookup_special中使用fdt_match_node替代fdt_find_match使代码更简洁。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/003809.html)
- 修正fdt_parse_region，防止移位溢出。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/003837.html)
- 修正__fdt_parse_region，修复错误检测的逻辑错误。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/003838.html)
- 为__fdt_parse_region函数添加完整的有效性检测，原本的函数只检测region->order。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/003834.html)
- bash在freebsd下目录为/usr/local/bin/bash,修正脚本通过env来调用bash。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/003851.html)
- T-Head c9xx添加clint支持，通过添加quirk来指定c9xx mtime特性。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/003911.html)
- opensbi添加Zisslpcfi支持。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/003984.html)
- 更新冷启动核的选择方法，从预处理修改为通过fdt指定。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/003898.html)
- 把pmp的权限分为M模式和SU模式（加锁的PMP会对M模式有效，但也会让低特权等级可以访问）。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/003946.html)
- 文档更新，更新pmu属性名，从event-to-mhpmevent改为riscv,event-to-mhpmevent。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/004002.html)
- 文档更新，移除PMU扩展必须实现MCOUNTINHIBIT的描述。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/004005.html)
- 移除连接器-N选项，-N会创建单个load segment，导致出现RWX的segment，这在ld 2.39将报警告。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/004019.html)
- HTIF添加了用户自定义地址，修正RV32代码的遗漏。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/004020.html)
- sbi_hsm重命名priv为arg1。[link](https://lists.infradead.org/pipermail/opensbi/2022-December/004067.html)

## u-boot

本期没有新的进展

## Aya Theorem Prover

## RISCV平台测试测评工作

## RVLab相关工作
- 使用hifive-unleashed-a00.jinja2设备类型模板，在hifive-unmatched设备上执行LAVA job，无法执行完成，提交了issue: https://github.com/kernelci/lava-docker/issues/162 , 得到的回复是这是hifive-unleashed-a00.jinja2设备类型模板的bug, 当设备被重启后，串口会消失
- 学习python的第三方模块labgrid，尝试用labgrid控制串口通讯，目前还未成功。
- 测试cloud-v CI界面，提交了issue申请账号 https://github.com/10x-Engineers/riscv-ci-partners/issues/27
- 学习KUnit, 并将学习内容整理成文档 https://zhuanlan.zhihu.com/p/594717218
- 在LicheeRV板子上烧录Ubuntu22.10镜像，构建和执行Unixbench, 并将内容整理成文档 https://zhuanlan.zhihu.com/p/595281400

## eBPF

eBPF 小队这个月终于有小伙伴加入啦（不过好像轮流都阳了一遍）

### BCC upstream

- （merged）libbpf-tools: fix uprobe helper possible overflow [link](https://github.com/iovisor/bcc/pull/4397)
- [Draft] Add bcc frontend action to convert BCC style source to libbpf style source [link](https://github.com/iovisor/bcc/pull/4405)

### eunomia-bpf

- 在 OpenEuler 和龙蜥社区等地方探讨了接下来项目发展的 Roadmap: [0.4.0-draft-roadmap](https://github.com/eunomia-bpf/eunomia-bpf/wiki/0.4.0-draft-roadmap)
- 添加 eunomia-bpf 作为阿里云 eBPF 开发框架 Coolbpf 的一个用户态开发库: [link](https://gitee.com/anolis/coolbpf/pulls/17)
- 尝试实现了 bcc 形式的内核态代码到 libbpf 内核态代码转换的 POC，让 BCC 形态的内核态代码在 eunomia-bpf 中也可以支持 AOT 编译和一次编写、到处运行：[eunomia-bpf/bcc](https://github.com/eunomia-bpf/bcc/tree/master/src/cc/converter)
- 使用 Rust 重构了一部分 ecli 命令行工具：[Add ecli-rs](https://github.com/eunomia-bpf/eunomia-bpf/pull/89)
- 撰写了第一个基于 libbpf 的 eBPF 工具开发实践教程，并且尝试了一下能不能用 ChatGPT 生成 eBPF 程序: [link](https://github.com/eunomia-bpf/bpf-developer-tutorial)
- 在 CI 中添加/集成了多种代码分析工具以提升代码质量：[deepsource](https://deepsource.io/gh/eunomia-bpf/eunomia-bpf/?ref=repository-badge) [codefactor](https://www.codefactor.io/repository/github/eunomia-bpf/eunomia-bpf)，并且逐步修正了一些检查出来的小问题
- 在 CI 中集成了 codecov，并且把单元测试覆盖率从 ~20% 提升到了 77% [codecov](https://codecov.io/gh/eunomia-bpf/eunomia-bpf)

## 参考链接

- PLCT2022年开源路线图 https://github.com/plctlab/PLCT-Weekly/blob/master/PLCT-Roadmap-2022.md
- PLCT实验室的开放职位(社招) https://github.com/plctlab/PLCT-Weekly/blob/master/Jobs.md
- PLCT实验室的开放职位(实习生) https://github.com/plctlab/weloveinterns/blob/master/open-internships.md
- PLCT Weekly https://github.com/isrc-cas/PLCT-Weekly
- PLCT公开报告的Slides（部分） https://github.com/isrc-cas/PLCT-Open-Reports
