/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [3:0] _01_;
  reg [8:0] _02_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [18:0] celloutsig_0_37z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [49:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_7z[1] ? celloutsig_0_3z[0] : celloutsig_0_5z;
  assign celloutsig_0_20z = ~celloutsig_0_4z;
  assign celloutsig_0_28z = ~celloutsig_0_6z;
  assign celloutsig_0_30z = ~in_data[83];
  assign celloutsig_0_18z = celloutsig_0_17z | ~(celloutsig_0_6z);
  assign celloutsig_0_31z = celloutsig_0_26z[1] | ~(celloutsig_0_9z);
  assign celloutsig_1_7z = in_data[106] ^ celloutsig_1_5z;
  assign celloutsig_0_9z = celloutsig_0_4z ^ celloutsig_0_3z[1];
  assign celloutsig_0_1z = celloutsig_0_0z[3] ^ celloutsig_0_0z[2];
  assign celloutsig_0_5z = ~(celloutsig_0_4z ^ celloutsig_0_0z[2]);
  assign celloutsig_0_26z = in_data[58:56] + { celloutsig_0_12z[4], celloutsig_0_25z, celloutsig_0_10z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 12'h000;
    else _00_ <= { celloutsig_0_0z[4:1], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_10z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= celloutsig_0_0z[5:2];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z } === celloutsig_1_0z[9:2];
  assign celloutsig_1_15z = { in_data[135:118], celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_13z } === { in_data[153:121], celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_2z = { celloutsig_0_0z[4:1], celloutsig_0_1z, celloutsig_0_1z } === celloutsig_0_0z;
  assign celloutsig_0_24z = { celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_1z } === { celloutsig_0_0z[2:0], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_1_14z = { in_data[142], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z } >= { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_0z[13:2] >= { in_data[158:150], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_15z };
  assign celloutsig_0_19z = { _00_[9:2], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_17z } >= { _01_[2:0], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_21z = { celloutsig_0_12z[12:1], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } >= { in_data[67:46], celloutsig_0_14z, celloutsig_0_19z };
  assign celloutsig_1_13z = ! { celloutsig_1_12z[39:20], celloutsig_1_10z };
  assign celloutsig_0_14z = ! { in_data[37:15], celloutsig_0_10z };
  assign celloutsig_0_27z = ! { in_data[21:14], celloutsig_0_19z };
  assign celloutsig_0_4z = { in_data[22:19], celloutsig_0_3z, celloutsig_0_1z } || { in_data[54:34], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_7z[2:0], celloutsig_0_2z, celloutsig_0_6z } < { celloutsig_0_7z[4:1], celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_23z[5:1], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_10z } < { celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_1_2z = in_data[125] & ~(celloutsig_1_1z[2]);
  assign celloutsig_1_6z = celloutsig_1_3z & ~(celloutsig_1_3z);
  assign celloutsig_0_17z = celloutsig_0_9z & ~(celloutsig_0_15z[6]);
  assign celloutsig_0_22z = celloutsig_0_5z & ~(_00_[1]);
  assign celloutsig_0_37z = { celloutsig_0_26z[2], celloutsig_0_14z, _02_, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_20z } * { _00_[9:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_1_12z = { in_data[149:145], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z } * { in_data[152:128], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_7z, celloutsig_0_1z } * celloutsig_0_3z[11:5];
  assign celloutsig_0_16z = { celloutsig_0_15z[3:0], celloutsig_0_5z } * { _00_[7:4], celloutsig_0_1z };
  assign celloutsig_1_3z = in_data[123:112] != { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z } != in_data[108:102];
  assign celloutsig_0_0z = - in_data[6:1];
  assign celloutsig_1_0z = - in_data[109:96];
  assign celloutsig_1_1z = - celloutsig_1_0z[13:11];
  assign celloutsig_0_23z = - { celloutsig_0_12z[14:9], celloutsig_0_22z };
  assign celloutsig_0_3z = - { in_data[26:23], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_40z = { celloutsig_0_37z[12:10], celloutsig_0_27z, celloutsig_0_14z } !== { celloutsig_0_0z[5:2], celloutsig_0_24z };
  assign celloutsig_0_7z = ~ celloutsig_0_0z;
  assign celloutsig_0_12z = ~ { in_data[9:1], celloutsig_0_0z };
  assign celloutsig_0_35z = & { celloutsig_0_18z, celloutsig_0_3z[11:0] };
  assign celloutsig_1_11z = & { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_8z = | { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, in_data[146:123] };
  assign celloutsig_0_6z = | { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_5z = ~^ celloutsig_1_4z[4:1];
  assign celloutsig_1_10z = ~^ { celloutsig_1_0z[11:7], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z[1:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } >> { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_41z = celloutsig_0_37z[11:7] ~^ { celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_30z, celloutsig_0_4z };
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
