{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710379383490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710379383490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 20:23:03 2024 " "Processing started: Wed Mar 13 20:23:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710379383490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710379383490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Control_Ocupacion -c Control_Ocupacion " "Command: quartus_map --read_settings_files=on --write_settings_files=off Control_Ocupacion -c Control_Ocupacion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710379383490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710379383849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1freq_divider/freq_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1freq_divider/freq_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_divider-arch_freq_divider " "Found design unit 1: freq_divider-arch_freq_divider" {  } { { "../13.1freq_divider/freq_divider.vhd" "" { Text "C:/altera/13.1freq_divider/freq_divider.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "../13.1freq_divider/freq_divider.vhd" "" { Text "C:/altera/13.1freq_divider/freq_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1espacio_ocupado/espacio_ocupado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1espacio_ocupado/espacio_ocupado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Espacio_Ocupado-behavior " "Found design unit 1: Espacio_Ocupado-behavior" {  } { { "../13.1Espacio_Ocupado/Espacio_Ocupado.vhd" "" { Text "C:/altera/13.1Espacio_Ocupado/Espacio_Ocupado.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""} { "Info" "ISGN_ENTITY_NAME" "1 Espacio_Ocupado " "Found entity 1: Espacio_Ocupado" {  } { { "../13.1Espacio_Ocupado/Espacio_Ocupado.vhd" "" { Text "C:/altera/13.1Espacio_Ocupado/Espacio_Ocupado.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1espacio_libre/espacio_libre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1espacio_libre/espacio_libre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Espacio_Libre-behavior " "Found design unit 1: Espacio_Libre-behavior" {  } { { "../13.1Espacio_Libre/Espacio_Libre.vhd" "" { Text "C:/altera/13.1Espacio_Libre/Espacio_Libre.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""} { "Info" "ISGN_ENTITY_NAME" "1 Espacio_Libre " "Found entity 1: Espacio_Libre" {  } { { "../13.1Espacio_Libre/Espacio_Libre.vhd" "" { Text "C:/altera/13.1Espacio_Libre/Espacio_Libre.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1freq_divider/vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1freq_divider/vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Ocupacion-behavior " "Found design unit 1: Control_Ocupacion-behavior" {  } { { "../13.1freq_divider/Vhdl2.vhd" "" { Text "C:/altera/13.1freq_divider/Vhdl2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Ocupacion " "Found entity 1: Control_Ocupacion" {  } { { "../13.1freq_divider/Vhdl2.vhd" "" { Text "C:/altera/13.1freq_divider/Vhdl2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1freq_divider/vhdl3.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /altera/13.1freq_divider/vhdl3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Ocupacion-behavior_control_ocupacion " "Found design unit 1: Control_Ocupacion-behavior_control_ocupacion" {  } { { "../13.1freq_divider/Vhdl3.vhd" "" { Text "C:/altera/13.1freq_divider/Vhdl3.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710379384225 ""}
{ "Error" "EVRFX_VHDL_2041_UNCONVERTED" "clk_divided Vhdl2.vhd(23) " "VHDL error at Vhdl2.vhd(23): clk_divided is not a subprogram, a type, or an array object" {  } { { "../13.1freq_divider/Vhdl2.vhd" "" { Text "C:/altera/13.1freq_divider/Vhdl2.vhd" 23 0 0 } }  } 0 10803 "VHDL error at %2!s!: %1!s! is not a subprogram, a type, or an array object" 0 0 "Quartus II" 0 -1 1710379384225 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out C_out Vhdl2.vhd(23) " "VHDL error at Vhdl2.vhd(23): cannot associate formal port \"C_out\" of mode \"out\" with an expression" {  } { { "../13.1freq_divider/Vhdl2.vhd" "" { Text "C:/altera/13.1freq_divider/Vhdl2.vhd" 23 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1710379384225 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710379384303 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 13 20:23:04 2024 " "Processing ended: Wed Mar 13 20:23:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710379384303 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710379384303 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710379384303 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710379384303 ""}
