// Seed: 3035766117
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = id_2.id_3;
  wire id_10, id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always_latch id_3 <= id_4 * id_4;
  id_9(
      .id_0(id_2), .id_1(1), .id_2(1), .id_3(""), .id_4(id_10)
  ); module_0(
      id_4, id_4, id_4, id_1, id_6, id_4, id_6, id_2, id_4
  );
  assign id_2 = id_4;
endmodule
