
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'bsdevlin' on host 'burt' (Windows NT_amd64 version 6.2) on Fri Apr 03 18:03:01 -0400 2020
INFO: [HLS 200-10] In directory 'C:/Users/bsdevlin/Xilinx/tmp/multiexp_kernel_ex/imports/hls'
Sourcing Tcl script './run_hls.tcl'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/bsdevlin/Xilinx/tmp/multiexp_kernel_ex/imports/hls/prj'.
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/bsdevlin/Xilinx/tmp/multiexp_kernel_ex/imports/hls/prj/sol'.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-e'
INFO: [HLS 200-10] Adding design file '../multiexp_kernel_cmodel.cpp' to the project
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-483] The 'config_rtl -auto_prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_auto_prefix' as its replacement.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../multiexp_kernel_cmodel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 171.227 ; gain = 81.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 171.227 ; gain = 81.805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 171.227 ; gain = 81.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 171.227 ; gain = 81.805
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (../multiexp_kernel_cmodel.cpp:58) in function 'multiexp_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' (../multiexp_kernel_cmodel.cpp:79) in function 'multiexp_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' (../multiexp_kernel_cmodel.cpp:100) in function 'multiexp_kernel' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 171.355 ; gain = 81.934
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'point' (../multiexp_kernel_cmodel.cpp:55:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'result' (../multiexp_kernel_cmodel.cpp:97:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'scalar' (../multiexp_kernel_cmodel.cpp:76:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'point' (../multiexp_kernel_cmodel.cpp:63:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'result' (../multiexp_kernel_cmodel.cpp:105:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'scalar' (../multiexp_kernel_cmodel.cpp:84:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'point_input_buffer' (../multiexp_kernel_cmodel.cpp:55:5)
INFO: [HLS 200-472] Inferring partial write operation for 'point_output_buffer' (../multiexp_kernel_cmodel.cpp:59:7)
INFO: [HLS 200-472] Inferring partial write operation for 'scalar_input_buffer' (../multiexp_kernel_cmodel.cpp:76:5)
INFO: [HLS 200-472] Inferring partial write operation for 'scalar_output_buffer' (../multiexp_kernel_cmodel.cpp:80:7)
INFO: [HLS 200-472] Inferring partial write operation for 'result_input_buffer' (../multiexp_kernel_cmodel.cpp:97:5)
INFO: [HLS 200-472] Inferring partial write operation for 'result_output_buffer' (../multiexp_kernel_cmodel.cpp:101:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 171.355 ; gain = 81.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiexp_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiexp_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.point_input_buffer.point_p'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.point_p.point_output_buffer.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.scalar_input_buffer.scalar_p'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.scalar_p.scalar_output_buffer.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.result_input_buffer.result_p'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.result_p.result_output_buffer.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.665 seconds; current allocated memory: 109.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 109.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiexp_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiexp_kernel/point' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiexp_kernel/scalar' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiexp_kernel/result' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiexp_kernel/num_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiexp_kernel/point_p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiexp_kernel/scalar_p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiexp_kernel/result_p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiexp_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'num_in', 'point_p', 'scalar_p' and 'result_p' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiexp_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 111.990 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'multiexp_kernel_point_input_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 179.094 ; gain = 89.672
INFO: [VHDL 208-304] Generating VHDL RTL for multiexp_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for multiexp_kernel.
INFO: [HLS 200-112] Total elapsed time: 20.249 seconds; peak allocated memory: 111.990 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Apr  3 18:03:21 2020...
