Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jul 15 19:09:01 2024
| Host         : sxy-Lenovo-Legion-Y7000-2020 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 10 -file ./report/sobel_resize_accel_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                        Instance                                        |                                                         Module                                                         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                                           |                                                                                                                  (top) |       6728 |       5594 |       0 | 1134 | 7908 |      0 |      9 |         18 |
|   bd_0_i                                                                               |                                                                                                                   bd_0 |       6728 |       5594 |       0 | 1134 | 7908 |      0 |      9 |         18 |
|     hls_inst                                                                           |                                                                                                        bd_0_hls_inst_0 |       6728 |       5594 |       0 | 1134 | 7908 |      0 |      9 |         18 |
|       (hls_inst)                                                                       |                                                                                                        bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                                                             |                                                                                     bd_0_hls_inst_0_sobel_resize_accel |       6728 |       5594 |       0 | 1134 | 7908 |      0 |      9 |         18 |
|         (inst)                                                                         |                                                                                     bd_0_hls_inst_0_sobel_resize_accel |          1 |          0 |       0 |    1 |   12 |      0 |      0 |          0 |
|         Array2xfMat_8_0_128_128_1_2_U0                                                 |                                                       bd_0_hls_inst_0_sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s |        518 |        452 |       0 |   66 |  508 |      0 |      0 |          4 |
|           (Array2xfMat_8_0_128_128_1_2_U0)                                             |                                                       bd_0_hls_inst_0_sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s |          2 |          2 |       0 |    0 |    6 |      0 |      0 |          0 |
|           grp_Axi2Mat_fu_84                                                            |                                                                             bd_0_hls_inst_0_sobel_resize_accel_Axi2Mat |        516 |        450 |       0 |   66 |  502 |      0 |      0 |          4 |
|             Axi2AxiStream_U0                                                           |                                                                       bd_0_hls_inst_0_sobel_resize_accel_Axi2AxiStream |         56 |         56 |       0 |    0 |   43 |      0 |      0 |          1 |
|               (Axi2AxiStream_U0)                                                       |                                                                       bd_0_hls_inst_0_sobel_resize_accel_Axi2AxiStream |         15 |         15 |       0 |    0 |   15 |      0 |      0 |          1 |
|               grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108                      |                                            bd_0_hls_inst_0_sobel_resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 |         41 |         41 |       0 |    0 |   28 |      0 |      0 |          0 |
|                 (grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108)                  |                                            bd_0_hls_inst_0_sobel_resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 |          3 |          3 |       0 |    0 |   26 |      0 |      0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                               |                                           bd_0_hls_inst_0_sobel_resize_accel_flow_control_loop_pipe_sequential_init_75 |         38 |         38 |       0 |    0 |    2 |      0 |      0 |          0 |
|             AxiStream2Mat_U0                                                           |                                                                       bd_0_hls_inst_0_sobel_resize_accel_AxiStream2Mat |        371 |        305 |       0 |   66 |  296 |      0 |      0 |          3 |
|               (AxiStream2Mat_U0)                                                       |                                                                       bd_0_hls_inst_0_sobel_resize_accel_AxiStream2Mat |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|               AxiStream2MatStream_2_U0                                                 |                                                             bd_0_hls_inst_0_sobel_resize_accel_AxiStream2MatStream_2_s |        279 |        277 |       0 |    2 |  275 |      0 |      0 |          3 |
|                 (AxiStream2MatStream_2_U0)                                             |                                                             bd_0_hls_inst_0_sobel_resize_accel_AxiStream2MatStream_2_s |         35 |         35 |       0 |    0 |  104 |      0 |      0 |          0 |
|                 grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58               |                                      bd_0_hls_inst_0_sobel_resize_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow |        228 |        226 |       0 |    2 |  154 |      0 |      0 |          0 |
|                   (grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58)           |                                      bd_0_hls_inst_0_sobel_resize_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow |        217 |        215 |       0 |    2 |  152 |      0 |      0 |          0 |
|                   flow_control_loop_pipe_sequential_init_U                             |                                           bd_0_hls_inst_0_sobel_resize_accel_flow_control_loop_pipe_sequential_init_74 |         11 |         11 |       0 |    0 |    2 |      0 |      0 |          0 |
|                 mul_32s_32s_32_2_1_U36                                                 |                                                                  bd_0_hls_inst_0_sobel_resize_accel_mul_32s_32s_32_2_1 |         16 |         16 |       0 |    0 |   17 |      0 |      0 |          3 |
|               cols_c_U                                                                 |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S |         38 |          6 |       0 |   32 |    5 |      0 |      0 |          0 |
|                 (cols_c_U)                                                             |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_sobel_resize_accel_fifo_w32_d3_S_ShiftReg                            |                                                           bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_ShiftReg_73 |         34 |          2 |       0 |   32 |    0 |      0 |      0 |          0 |
|               last_blk_pxl_width_1_U0                                                  |                                                                bd_0_hls_inst_0_sobel_resize_accel_last_blk_pxl_width_1 |          3 |          3 |       0 |    0 |    2 |      0 |      0 |          0 |
|               last_blk_width_channel_U                                                 |                                                                        bd_0_hls_inst_0_sobel_resize_accel_fifo_w4_d2_S |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|                 (last_blk_width_channel_U)                                             |                                                                        bd_0_hls_inst_0_sobel_resize_accel_fifo_w4_d2_S |          6 |          6 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_sobel_resize_accel_fifo_w4_d2_S_ShiftReg                             |                                                               bd_0_hls_inst_0_sobel_resize_accel_fifo_w4_d2_S_ShiftReg |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|               rows_c_U                                                                 |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_72 |         44 |         12 |       0 |   32 |    5 |      0 |      0 |          0 |
|                 (rows_c_U)                                                             |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_72 |          9 |          9 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_sobel_resize_accel_fifo_w32_d3_S_ShiftReg                            |                                                              bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_ShiftReg |         35 |          3 |       0 |   32 |    0 |      0 |      0 |          0 |
|             cols_c_U                                                                   |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S |         36 |         36 |       0 |    0 |   69 |      0 |      0 |          0 |
|               (cols_c_U)                                                               |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_sobel_resize_accel_fifo_w32_d2_S_ShiftReg                              |                                                           bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_ShiftReg_71 |         32 |         32 |       0 |    0 |   64 |      0 |      0 |          0 |
|             ldata_U                                                                    |                                                                        bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S |         13 |         13 |       0 |    0 |   21 |      0 |      0 |          0 |
|               (ldata_U)                                                                |                                                                        bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_sobel_resize_accel_fifo_w8_d2_S_ShiftReg                               |                                                               bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_ShiftReg |          9 |          9 |       0 |    0 |   16 |      0 |      0 |          0 |
|             rows_c_U                                                                   |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_70 |         36 |         36 |       0 |    0 |   69 |      0 |      0 |          0 |
|               (rows_c_U)                                                               |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_70 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_sobel_resize_accel_fifo_w32_d2_S_ShiftReg                              |                                                              bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_ShiftReg |         32 |         32 |       0 |    0 |   64 |      0 |      0 |          0 |
|             start_for_AxiStream2Mat_U0_U                                               |                                                          bd_0_hls_inst_0_sobel_resize_accel_start_for_AxiStream2Mat_U0 |          4 |          4 |       0 |    0 |    4 |      0 |      0 |          0 |
|         Block_entry14_proc_U0                                                          |                                                                  bd_0_hls_inst_0_sobel_resize_accel_Block_entry14_proc |         99 |         99 |       0 |    0 |   97 |      0 |      0 |          0 |
|         Block_entry1_proc_U0                                                           |                                                                   bd_0_hls_inst_0_sobel_resize_accel_Block_entry1_proc |         67 |         67 |       0 |    0 |  129 |      0 |      0 |          0 |
|         Sobel_0_3_0_0_64_64_1_false_2_2_2_U0                                           |                                                 bd_0_hls_inst_0_sobel_resize_accel_Sobel_0_3_0_0_64_64_1_false_2_2_2_s |        345 |        342 |       0 |    3 |  380 |      0 |      3 |          0 |
|           (Sobel_0_3_0_0_64_64_1_false_2_2_2_U0)                                       |                                                 bd_0_hls_inst_0_sobel_resize_accel_Sobel_0_3_0_0_64_64_1_false_2_2_2_s |          0 |          0 |       0 |    0 |   35 |      0 |      0 |          0 |
|           grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46            |                             bd_0_hls_inst_0_sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s |        345 |        342 |       0 |    3 |  345 |      0 |      3 |          0 |
|             (grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46)        |                             bd_0_hls_inst_0_sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s |         38 |         38 |       0 |    0 |   68 |      0 |      0 |          0 |
|             buf_1_U                                                                    |       bd_0_hls_inst_0_sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W |         25 |         25 |       0 |    0 |    0 |      0 |      1 |          0 |
|             buf_2_U                                                                    |    bd_0_hls_inst_0_sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W_64 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|             buf_U                                                                      |    bd_0_hls_inst_0_sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W_65 |         10 |         10 |       0 |    0 |    0 |      0 |      1 |          0 |
|             grp_xFGradientX3x3_0_0_s_fu_183                                            |                                                                bd_0_hls_inst_0_sobel_resize_accel_xFGradientX3x3_0_0_s |         21 |         21 |       0 |    0 |   18 |      0 |      0 |          0 |
|             grp_xFGradientY3x3_0_0_s_fu_196                                            |                                                                bd_0_hls_inst_0_sobel_resize_accel_xFGradientY3x3_0_0_s |         29 |         29 |       0 |    0 |   34 |      0 |      0 |          0 |
|             grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150                        |                                            bd_0_hls_inst_0_sobel_resize_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop |         45 |         45 |       0 |    0 |   22 |      0 |      0 |          0 |
|               (grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150)                    |                                            bd_0_hls_inst_0_sobel_resize_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop |          2 |          2 |       0 |    0 |   20 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                 |                                           bd_0_hls_inst_0_sobel_resize_accel_flow_control_loop_pipe_sequential_init_69 |         43 |         43 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159                              |                                                  bd_0_hls_inst_0_sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop |        183 |        180 |       0 |    3 |  203 |      0 |      0 |          0 |
|               (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159)                          |                                                  bd_0_hls_inst_0_sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop |         49 |         46 |       0 |    3 |  130 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                 |                                           bd_0_hls_inst_0_sobel_resize_accel_flow_control_loop_pipe_sequential_init_66 |         40 |         40 |       0 |    0 |    2 |      0 |      0 |          0 |
|               grp_xFSobel3x3_1_1_0_0_s_fu_320                                          |                                                                bd_0_hls_inst_0_sobel_resize_accel_xFSobel3x3_1_1_0_0_s |         94 |         94 |       0 |    0 |   71 |      0 |      0 |          0 |
|                 (grp_xFSobel3x3_1_1_0_0_s_fu_320)                                      |                                                                bd_0_hls_inst_0_sobel_resize_accel_xFSobel3x3_1_1_0_0_s |          1 |          1 |       0 |    0 |   17 |      0 |      0 |          0 |
|                 grp_xFGradientX3x3_0_0_s_fu_72                                         |                                                             bd_0_hls_inst_0_sobel_resize_accel_xFGradientX3x3_0_0_s_67 |         54 |         54 |       0 |    0 |   27 |      0 |      0 |          0 |
|                 grp_xFGradientY3x3_0_0_s_fu_88                                         |                                                             bd_0_hls_inst_0_sobel_resize_accel_xFGradientY3x3_0_0_s_68 |         39 |         39 |       0 |    0 |   27 |      0 |      0 |          0 |
|         control_s_axi_U                                                                |                                                                       bd_0_hls_inst_0_sobel_resize_accel_control_s_axi |        469 |        469 |       0 |    0 |  379 |      0 |      0 |          0 |
|         gmem1_m_axi_U                                                                  |                                                                         bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi |        617 |        534 |       0 |   83 |  854 |      0 |      1 |          0 |
|           bus_read                                                                     |                                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_read |        380 |        380 |       0 |    0 |  592 |      0 |      0 |          0 |
|             fifo_burst                                                                 |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_fifo__parameterized2 |         17 |         17 |       0 |    0 |   13 |      0 |      0 |          0 |
|               (fifo_burst)                                                             |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_fifo__parameterized2 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_srl__parameterized1 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             fifo_rctl                                                                  |                                                 bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_fifo__parameterized2_63 |          9 |          9 |       0 |    0 |    8 |      0 |      0 |          0 |
|             rreq_burst_conv                                                            |                                                         bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_burst_converter |        314 |        314 |       0 |    0 |  500 |      0 |      0 |          0 |
|               (rreq_burst_conv)                                                        |                                                         bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_burst_converter |        174 |        174 |       0 |    0 |  335 |      0 |      0 |          0 |
|               rs_req                                                                   |                                                               bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_reg_slice |        140 |        140 |       0 |    0 |  165 |      0 |      0 |          0 |
|             rs_rdata                                                                   |                                               bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized2 |         40 |         40 |       0 |    0 |   71 |      0 |      0 |          0 |
|           bus_write                                                                    |                                                                   bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|             rs_resp                                                                    |                                               bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|           load_unit                                                                    |                                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_load |        235 |        152 |       0 |   83 |  259 |      0 |      1 |          0 |
|             (load_unit)                                                                |                                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_load |          0 |          0 |       0 |    0 |  118 |      0 |      0 |          0 |
|             buff_rdata                                                                 |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_fifo__parameterized5 |         87 |         87 |       0 |    0 |   36 |      0 |      1 |          0 |
|               (buff_rdata)                                                             |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_fifo__parameterized5 |         35 |         35 |       0 |    0 |   28 |      0 |      0 |          0 |
|               U_fifo_mem                                                               |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_mem__parameterized0 |         52 |         52 |       0 |    0 |    8 |      0 |      1 |          0 |
|             bus_wide_gen.rreq_offset                                                   |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_fifo__parameterized4 |         40 |         36 |       0 |    4 |   16 |      0 |      0 |          0 |
|               (bus_wide_gen.rreq_offset)                                               |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_fifo__parameterized4 |          6 |          6 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_srl__parameterized3 |         34 |         30 |       0 |    4 |    4 |      0 |      0 |          0 |
|             fifo_rreq                                                                  |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_fifo__parameterized0 |        108 |         29 |       0 |   79 |   89 |      0 |      0 |          0 |
|               (fifo_rreq)                                                              |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_fifo__parameterized0 |          9 |          9 |       0 |    0 |   10 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem1_m_axi_srl__parameterized0 |         99 |         20 |       0 |   79 |   79 |      0 |      0 |          0 |
|         gmem2_m_axi_U                                                                  |                                                                         bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi |        871 |        651 |       0 |  220 | 1194 |      0 |      1 |          0 |
|           bus_read                                                                     |                                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_read |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|             rs_rdata                                                                   |                                               bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized2 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           bus_write                                                                    |                                                                   bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_write |        585 |        477 |       0 |  108 |  846 |      0 |      0 |          0 |
|             (bus_write)                                                                |                                                                   bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_write |          6 |          6 |       0 |    0 |   46 |      0 |      0 |          0 |
|             fifo_burst                                                                 |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized6 |         24 |         20 |       0 |    4 |   16 |      0 |      0 |          0 |
|               (fifo_burst)                                                             |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized6 |         11 |         11 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_srl__parameterized4 |         13 |          9 |       0 |    4 |    4 |      0 |      0 |          0 |
|             fifo_resp                                                                  |                                                 bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized2_61 |         17 |         16 |       0 |    1 |   13 |      0 |      0 |          0 |
|               (fifo_resp)                                                              |                                                 bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized2_61 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                                  bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_srl__parameterized1_62 |          3 |          2 |       0 |    1 |    1 |      0 |      0 |          0 |
|             rs_resp                                                                    |                                               bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|             wreq_burst_conv                                                            |                                                         bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_burst_converter |        314 |        314 |       0 |    0 |  496 |      0 |      0 |          0 |
|               (wreq_burst_conv)                                                        |                                                         bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_burst_converter |        180 |        180 |       0 |    0 |  335 |      0 |      0 |          0 |
|               rs_req                                                                   |                                                               bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_reg_slice |        134 |        134 |       0 |    0 |  161 |      0 |      0 |          0 |
|             wreq_throttle                                                              |                                                                bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_throttle |        220 |        117 |       0 |  103 |  270 |      0 |      0 |          0 |
|               (wreq_throttle)                                                          |                                                                bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_throttle |          1 |          1 |       0 |    0 |    6 |      0 |      0 |          0 |
|               data_fifo                                                                |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized8 |         64 |         27 |       0 |   37 |   49 |      0 |      0 |          0 |
|                 (data_fifo)                                                            |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized8 |         16 |         16 |       0 |    0 |   12 |      0 |      0 |          0 |
|                 U_fifo_srl                                                             |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_srl__parameterized6 |         48 |         11 |       0 |   37 |   37 |      0 |      0 |          0 |
|               req_fifo                                                                 |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized7 |         82 |         16 |       0 |   66 |   78 |      0 |      0 |          0 |
|                 (req_fifo)                                                             |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized7 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |          0 |
|                 U_fifo_srl                                                             |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_srl__parameterized5 |         68 |          2 |       0 |   66 |   66 |      0 |      0 |          0 |
|               rs_req                                                                   |                                               bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_reg_slice__parameterized0 |         73 |         73 |       0 |    0 |  137 |      0 |      0 |          0 |
|           load_unit                                                                    |                                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_load |         19 |         19 |       0 |    0 |   15 |      0 |      0 |          0 |
|             (load_unit)                                                                |                                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_load |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|             buff_rdata                                                                 |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized5 |         18 |         18 |       0 |    0 |   12 |      0 |      0 |          0 |
|           store_unit                                                                   |                                                                   bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_store |        263 |        151 |       0 |  112 |  328 |      0 |      1 |          0 |
|             (store_unit)                                                               |                                                                   bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_store |          4 |          4 |       0 |    0 |  150 |      0 |      0 |          0 |
|             buff_wdata                                                                 |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized1 |         31 |         31 |       0 |    0 |   28 |      0 |      1 |          0 |
|               (buff_wdata)                                                             |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized1 |         22 |         22 |       0 |    0 |   22 |      0 |      0 |          0 |
|               U_fifo_mem                                                               |                                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_mem |          9 |          9 |       0 |    0 |    6 |      0 |      1 |          0 |
|             bus_wide_gen.wreq_offset                                                   |                                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo |         99 |         65 |       0 |   34 |   46 |      0 |      0 |          0 |
|               (bus_wide_gen.wreq_offset)                                               |                                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo |          9 |          9 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_srl |         90 |         56 |       0 |   34 |   34 |      0 |      0 |          0 |
|             fifo_wreq                                                                  |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized0 |        105 |         28 |       0 |   77 |   85 |      0 |      0 |          0 |
|               (fifo_wreq)                                                              |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized0 |         11 |         11 |       0 |    0 |    8 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_srl__parameterized0 |         94 |         17 |       0 |   77 |   77 |      0 |      0 |          0 |
|             fifo_wrsp                                                                  |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized2 |         18 |         17 |       0 |    1 |   13 |      0 |      0 |          0 |
|               (fifo_wrsp)                                                              |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized2 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_srl__parameterized1 |         13 |         12 |       0 |    1 |    1 |      0 |      0 |          0 |
|             user_resp                                                                  |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem2_m_axi_fifo__parameterized3 |          6 |          6 |       0 |    0 |    6 |      0 |      0 |          0 |
|         gmem3_m_axi_U                                                                  |                                                                         bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi |        872 |        652 |       0 |  220 | 1194 |      0 |      1 |          0 |
|           bus_read                                                                     |                                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_read |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|             rs_rdata                                                                   |                                               bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized2 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           bus_write                                                                    |                                                                   bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_write |        586 |        478 |       0 |  108 |  846 |      0 |      0 |          0 |
|             (bus_write)                                                                |                                                                   bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_write |          6 |          6 |       0 |    0 |   46 |      0 |      0 |          0 |
|             fifo_burst                                                                 |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized6 |         24 |         20 |       0 |    4 |   16 |      0 |      0 |          0 |
|               (fifo_burst)                                                             |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized6 |         11 |         11 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_srl__parameterized4 |         13 |          9 |       0 |    4 |    4 |      0 |      0 |          0 |
|             fifo_resp                                                                  |                                                 bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized2_59 |         17 |         16 |       0 |    1 |   13 |      0 |      0 |          0 |
|               (fifo_resp)                                                              |                                                 bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized2_59 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                                  bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_srl__parameterized1_60 |          3 |          2 |       0 |    1 |    1 |      0 |      0 |          0 |
|             rs_resp                                                                    |                                               bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|             wreq_burst_conv                                                            |                                                         bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_burst_converter |        315 |        315 |       0 |    0 |  496 |      0 |      0 |          0 |
|               (wreq_burst_conv)                                                        |                                                         bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_burst_converter |        180 |        180 |       0 |    0 |  335 |      0 |      0 |          0 |
|               rs_req                                                                   |                                                               bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_reg_slice |        135 |        135 |       0 |    0 |  161 |      0 |      0 |          0 |
|             wreq_throttle                                                              |                                                                bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_throttle |        220 |        117 |       0 |  103 |  270 |      0 |      0 |          0 |
|               (wreq_throttle)                                                          |                                                                bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_throttle |          1 |          1 |       0 |    0 |    6 |      0 |      0 |          0 |
|               data_fifo                                                                |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized8 |         64 |         27 |       0 |   37 |   49 |      0 |      0 |          0 |
|                 (data_fifo)                                                            |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized8 |         16 |         16 |       0 |    0 |   12 |      0 |      0 |          0 |
|                 U_fifo_srl                                                             |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_srl__parameterized6 |         48 |         11 |       0 |   37 |   37 |      0 |      0 |          0 |
|               req_fifo                                                                 |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized7 |         82 |         16 |       0 |   66 |   78 |      0 |      0 |          0 |
|                 (req_fifo)                                                             |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized7 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |          0 |
|                 U_fifo_srl                                                             |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_srl__parameterized5 |         68 |          2 |       0 |   66 |   66 |      0 |      0 |          0 |
|               rs_req                                                                   |                                               bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_reg_slice__parameterized0 |         73 |         73 |       0 |    0 |  137 |      0 |      0 |          0 |
|           load_unit                                                                    |                                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_load |         19 |         19 |       0 |    0 |   15 |      0 |      0 |          0 |
|             (load_unit)                                                                |                                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_load |          1 |          1 |       0 |    0 |    3 |      0 |      0 |          0 |
|             buff_rdata                                                                 |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized5 |         18 |         18 |       0 |    0 |   12 |      0 |      0 |          0 |
|           store_unit                                                                   |                                                                   bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_store |        263 |        151 |       0 |  112 |  328 |      0 |      1 |          0 |
|             (store_unit)                                                               |                                                                   bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_store |          4 |          4 |       0 |    0 |  150 |      0 |      0 |          0 |
|             buff_wdata                                                                 |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized1 |         31 |         31 |       0 |    0 |   28 |      0 |      1 |          0 |
|               (buff_wdata)                                                             |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized1 |         22 |         22 |       0 |    0 |   22 |      0 |      0 |          0 |
|               U_fifo_mem                                                               |                                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_mem |          9 |          9 |       0 |    0 |    6 |      0 |      1 |          0 |
|             bus_wide_gen.wreq_offset                                                   |                                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo |         99 |         65 |       0 |   34 |   46 |      0 |      0 |          0 |
|               (bus_wide_gen.wreq_offset)                                               |                                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo |          9 |          9 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_srl |         90 |         56 |       0 |   34 |   34 |      0 |      0 |          0 |
|             fifo_wreq                                                                  |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized0 |        105 |         28 |       0 |   77 |   85 |      0 |      0 |          0 |
|               (fifo_wreq)                                                              |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized0 |         11 |         11 |       0 |    0 |    8 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_srl__parameterized0 |         94 |         17 |       0 |   77 |   77 |      0 |      0 |          0 |
|             fifo_wrsp                                                                  |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized2 |         18 |         17 |       0 |    1 |   13 |      0 |      0 |          0 |
|               (fifo_wrsp)                                                              |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized2 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                                               |                                                     bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_srl__parameterized1 |         13 |         12 |       0 |    1 |    1 |      0 |      0 |          0 |
|             user_resp                                                                  |                                                    bd_0_hls_inst_0_sobel_resize_accel_gmem3_m_axi_fifo__parameterized3 |          6 |          6 |       0 |    0 |    6 |      0 |      0 |          0 |
|         img_out1_c_U                                                                   |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w64_d6_S |         75 |         11 |       0 |   64 |    6 |      0 |      0 |          0 |
|           (img_out1_c_U)                                                               |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w64_d6_S |          8 |          8 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w64_d6_S_ShiftReg                                  |                                                           bd_0_hls_inst_0_sobel_resize_accel_fifo_w64_d6_S_ShiftReg_58 |         67 |          3 |       0 |   64 |    0 |      0 |      0 |          0 |
|         img_out2_c_U                                                                   |                                                                     bd_0_hls_inst_0_sobel_resize_accel_fifo_w64_d6_S_0 |         76 |         12 |       0 |   64 |    6 |      0 |      0 |          0 |
|           (img_out2_c_U)                                                               |                                                                     bd_0_hls_inst_0_sobel_resize_accel_fifo_w64_d6_S_0 |          9 |          9 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w64_d6_S_ShiftReg                                  |                                                              bd_0_hls_inst_0_sobel_resize_accel_fifo_w64_d6_S_ShiftReg |         67 |          3 |       0 |   64 |    0 |      0 |      0 |          0 |
|         in_mat_cols_c16_channel_U                                                      |                                                                     bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x |         41 |         41 |       0 |    0 |   69 |      0 |      0 |          0 |
|           (in_mat_cols_c16_channel_U)                                                  |                                                                     bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x |          9 |          9 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg                                |                                                         bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg_57 |         32 |         32 |       0 |    0 |   64 |      0 |      0 |          0 |
|         in_mat_cols_c_U                                                                |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_1 |         36 |         36 |       0 |    0 |   69 |      0 |      0 |          0 |
|           (in_mat_cols_c_U)                                                            |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_1 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg                                |                                                         bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg_56 |         32 |         32 |       0 |    0 |   64 |      0 |      0 |          0 |
|         in_mat_data_U                                                                  |                                                                     bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x0 |         21 |         21 |       0 |    0 |   21 |      0 |      0 |          0 |
|           (in_mat_data_U)                                                              |                                                                     bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x0 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg                                |                                                         bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg_55 |         16 |         16 |       0 |    0 |   16 |      0 |      0 |          0 |
|         in_mat_rows_c15_channel_U                                                      |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_2 |         40 |         40 |       0 |    0 |   69 |      0 |      0 |          0 |
|           (in_mat_rows_c15_channel_U)                                                  |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_2 |          8 |          8 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg                                |                                                         bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg_54 |         32 |         32 |       0 |    0 |   64 |      0 |      0 |          0 |
|         in_mat_rows_c_U                                                                |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_3 |         38 |         38 |       0 |    0 |   69 |      0 |      0 |          0 |
|           (in_mat_rows_c_U)                                                            |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_3 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg                                |                                                         bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg_53 |         34 |         34 |       0 |    0 |   64 |      0 |      0 |          0 |
|         out_resize_mat_cols_c18_channel_U                                              |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_x0 |         70 |         38 |       0 |   32 |    5 |      0 |      0 |          0 |
|           (out_resize_mat_cols_c18_channel_U)                                          |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_x0 |          6 |          6 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w32_d3_S_x0_ShiftReg                               |                                                        bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_x0_ShiftReg_52 |         64 |         32 |       0 |   32 |    0 |      0 |      0 |          0 |
|         out_resize_mat_cols_c_U                                                        |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_4 |         20 |         20 |       0 |    0 |   37 |      0 |      0 |          0 |
|           (out_resize_mat_cols_c_U)                                                    |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_4 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg                                |                                                         bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg_51 |         16 |         16 |       0 |    0 |   32 |      0 |      0 |          0 |
|         out_resize_mat_data_U                                                          |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x0_5 |         28 |         28 |       0 |    0 |   21 |      0 |      0 |          0 |
|           (out_resize_mat_data_U)                                                      |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x0_5 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg                                |                                                         bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg_50 |         24 |         24 |       0 |    0 |   16 |      0 |      0 |          0 |
|         out_resize_mat_rows_c17_channel_U                                              |                                                                  bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_x0_6 |        103 |         71 |       0 |   32 |    5 |      0 |      0 |          0 |
|           (out_resize_mat_rows_c17_channel_U)                                          |                                                                  bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_x0_6 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w32_d3_S_x0_ShiftReg                               |                                                           bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_x0_ShiftReg |         99 |         67 |       0 |   32 |    0 |      0 |      0 |          0 |
|         out_resize_mat_rows_c_U                                                        |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_7 |         20 |         20 |       0 |    0 |   37 |      0 |      0 |          0 |
|           (out_resize_mat_rows_c_U)                                                    |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_7 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg                                |                                                            bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg |         16 |         16 |       0 |    0 |   32 |      0 |      0 |          0 |
|         p_dstgx_cols_channel_U                                                         |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d5_S |         46 |         14 |       0 |   32 |    6 |      0 |      0 |          0 |
|           (p_dstgx_cols_channel_U)                                                     |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d5_S |         10 |         10 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w32_d5_S_ShiftReg                                  |                                                           bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d5_S_ShiftReg_49 |         36 |          4 |       0 |   32 |    0 |      0 |      0 |          0 |
|         p_dstgx_data_U                                                                 |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x0_8 |         13 |         13 |       0 |    0 |   21 |      0 |      0 |          0 |
|           (p_dstgx_data_U)                                                             |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x0_8 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg                                |                                                         bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg_48 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|         p_dstgx_rows_channel_U                                                         |                                                                     bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d5_S_9 |         29 |         13 |       0 |   16 |    6 |      0 |      0 |          0 |
|           (p_dstgx_rows_channel_U)                                                     |                                                                     bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d5_S_9 |         10 |         10 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w32_d5_S_ShiftReg                                  |                                                           bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d5_S_ShiftReg_47 |         19 |          3 |       0 |   16 |    0 |      0 |      0 |          0 |
|         p_dstgy_cols_channel_U                                                         |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d5_S_10 |         47 |         15 |       0 |   32 |    6 |      0 |      0 |          0 |
|           (p_dstgy_cols_channel_U)                                                     |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d5_S_10 |         11 |         11 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w32_d5_S_ShiftReg                                  |                                                           bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d5_S_ShiftReg_46 |         36 |          4 |       0 |   32 |    0 |      0 |      0 |          0 |
|         p_dstgy_data_U                                                                 |                                                                  bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x0_11 |         13 |         13 |       0 |    0 |   21 |      0 |      0 |          0 |
|           (p_dstgy_data_U)                                                             |                                                                  bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x0_11 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg                                |                                                            bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg |          9 |          9 |       0 |    0 |   16 |      0 |      0 |          0 |
|         p_dstgy_rows_channel_U                                                         |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d5_S_12 |         28 |         12 |       0 |   16 |    6 |      0 |      0 |          0 |
|           (p_dstgy_rows_channel_U)                                                     |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d5_S_12 |          9 |          9 |       0 |    0 |    6 |      0 |      0 |          0 |
|           U_sobel_resize_accel_fifo_w32_d5_S_ShiftReg                                  |                                                              bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d5_S_ShiftReg |         19 |          3 |       0 |   16 |    0 |      0 |      0 |          0 |
|         resize_1_0_128_128_64_64_1_false_2_2_2_U0                                      |                                            bd_0_hls_inst_0_sobel_resize_accel_resize_1_0_128_128_64_64_1_false_2_2_2_s |       1265 |       1236 |       0 |   29 | 1701 |      0 |      3 |         10 |
|           (resize_1_0_128_128_64_64_1_false_2_2_2_U0)                                  |                                            bd_0_hls_inst_0_sobel_resize_accel_resize_1_0_128_128_64_64_1_false_2_2_2_s |         11 |         11 |       0 |    0 |   68 |      0 |      0 |          0 |
|           grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84                 |                                  bd_0_hls_inst_0_sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s |       1254 |       1225 |       0 |   29 | 1633 |      0 |      3 |         10 |
|             (grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84)             |                                  bd_0_hls_inst_0_sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s |        338 |        338 |       0 |    0 |  764 |      0 |      0 |          0 |
|             grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218     |                         bd_0_hls_inst_0_sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 |         52 |         52 |       0 |    0 |   55 |      0 |      0 |          0 |
|               (grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218) |                         bd_0_hls_inst_0_sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 |         42 |         42 |       0 |    0 |   53 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                                 |                                           bd_0_hls_inst_0_sobel_resize_accel_flow_control_loop_pipe_sequential_init_45 |         10 |         10 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228                      |                                          bd_0_hls_inst_0_sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 |        449 |        420 |       0 |   29 |  211 |      0 |      0 |          4 |
|               (grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228)                  |                                          bd_0_hls_inst_0_sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 |        372 |        343 |       0 |   29 |  209 |      0 |      0 |          1 |
|               flow_control_loop_pipe_sequential_init_U                                 |                                           bd_0_hls_inst_0_sobel_resize_accel_flow_control_loop_pipe_sequential_init_44 |         61 |         61 |       0 |    0 |    2 |      0 |      0 |          0 |
|               mac_muladd_12ns_10s_22s_23_4_1_U82                                       |                                                      bd_0_hls_inst_0_sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |          1 |
|                 sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1_U            |                                              bd_0_hls_inst_0_sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |          1 |
|               mac_muladd_12ns_9s_21s_22_4_1_U81                                        |                                                       bd_0_hls_inst_0_sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|                 sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0_U             |                                               bd_0_hls_inst_0_sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|               mul_12ns_12ns_24_1_1_U79                                                 |                                                                bd_0_hls_inst_0_sobel_resize_accel_mul_12ns_12ns_24_1_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          1 |
|             grp_scaleCompute_17_42_20_48_16_1_s_fu_203                                 |                                                     bd_0_hls_inst_0_sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s |        187 |        187 |       0 |    0 |  149 |      0 |      0 |          6 |
|               (grp_scaleCompute_17_42_20_48_16_1_s_fu_203)                             |                                                     bd_0_hls_inst_0_sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s |        168 |        168 |       0 |    0 |  113 |      0 |      0 |          1 |
|               mul_48ns_42s_74_5_0_U75                                                  |                                                                 bd_0_hls_inst_0_sobel_resize_accel_mul_48ns_42s_74_5_0 |         19 |         19 |       0 |    0 |   36 |      0 |      0 |          5 |
|             grp_xfUDivResize_fu_186                                                    |                                                                        bd_0_hls_inst_0_sobel_resize_accel_xfUDivResize |        228 |        228 |       0 |    0 |  454 |      0 |      0 |          0 |
|               (grp_xfUDivResize_fu_186)                                                |                                                                        bd_0_hls_inst_0_sobel_resize_accel_xfUDivResize |         20 |         20 |       0 |    0 |  116 |      0 |      0 |          0 |
|               udiv_64ns_16ns_64_68_seq_1_U71                                           |                                                          bd_0_hls_inst_0_sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1 |        208 |        208 |       0 |    0 |  338 |      0 |      0 |          0 |
|                 (udiv_64ns_16ns_64_68_seq_1_U71)                                       |                                                          bd_0_hls_inst_0_sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1 |         49 |         49 |       0 |    0 |   97 |      0 |      0 |          0 |
|                 sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1_divseq_u                 |                                                   bd_0_hls_inst_0_sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1_divseq |        159 |        159 |       0 |    0 |  241 |      0 |      0 |          0 |
|             line_buffer_1_U                                                            |    bd_0_hls_inst_0_sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|             line_buffer_2_U                                                            | bd_0_hls_inst_0_sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb_42 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|             line_buffer_U                                                              | bd_0_hls_inst_0_sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb_43 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0_U                               |                                      bd_0_hls_inst_0_sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0 |          6 |          6 |       0 |    0 |    4 |      0 |      0 |          0 |
|         xfMat2Array_8_0_64_64_1_2_1_1_U0                                               |                                                       bd_0_hls_inst_0_sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_1 |        442 |        330 |       0 |  112 |  488 |      0 |      0 |          2 |
|           (xfMat2Array_8_0_64_64_1_2_1_1_U0)                                           |                                                       bd_0_hls_inst_0_sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_1 |          1 |          1 |       0 |    0 |   87 |      0 |      0 |          0 |
|           grp_Mat2Axi_fu_62                                                            |                                                                          bd_0_hls_inst_0_sobel_resize_accel_Mat2Axi_16 |        441 |        329 |       0 |  112 |  401 |      0 |      0 |          2 |
|             (grp_Mat2Axi_fu_62)                                                        |                                                                          bd_0_hls_inst_0_sobel_resize_accel_Mat2Axi_16 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|             AxiStream2Axi_U0                                                           |                                                                    bd_0_hls_inst_0_sobel_resize_accel_AxiStream2Axi_17 |         75 |         75 |       0 |    0 |  101 |      0 |      0 |          0 |
|               (AxiStream2Axi_U0)                                                       |                                                                    bd_0_hls_inst_0_sobel_resize_accel_AxiStream2Axi_17 |         44 |         44 |       0 |    0 |   75 |      0 |      0 |          0 |
|               grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67                          |                                            bd_0_hls_inst_0_sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2_40 |         31 |         31 |       0 |    0 |   26 |      0 |      0 |          0 |
|                 (grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67)                      |                                            bd_0_hls_inst_0_sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2_40 |          9 |          9 |       0 |    0 |   24 |      0 |      0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                               |                                           bd_0_hls_inst_0_sobel_resize_accel_flow_control_loop_pipe_sequential_init_41 |         22 |         22 |       0 |    0 |    2 |      0 |      0 |          0 |
|             Mat2AxiStream_U0                                                           |                                                                    bd_0_hls_inst_0_sobel_resize_accel_Mat2AxiStream_18 |        201 |        153 |       0 |   48 |  178 |      0 |      0 |          1 |
|               (Mat2AxiStream_U0)                                                       |                                                                    bd_0_hls_inst_0_sobel_resize_accel_Mat2AxiStream_18 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|               MatStream2AxiStream_2_U0                                                 |                                                          bd_0_hls_inst_0_sobel_resize_accel_MatStream2AxiStream_2_s_30 |        124 |        124 |       0 |    0 |  157 |      0 |      0 |          1 |
|                 (MatStream2AxiStream_2_U0)                                             |                                                          bd_0_hls_inst_0_sobel_resize_accel_MatStream2AxiStream_2_s_30 |         34 |         34 |       0 |    0 |   70 |      0 |      0 |          1 |
|                 grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79     |                         bd_0_hls_inst_0_sobel_resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_38 |         90 |         90 |       0 |    0 |   87 |      0 |      0 |          0 |
|                   (grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79) |                         bd_0_hls_inst_0_sobel_resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_38 |         85 |         85 |       0 |    0 |   85 |      0 |      0 |          0 |
|                   flow_control_loop_pipe_sequential_init_U                             |                                           bd_0_hls_inst_0_sobel_resize_accel_flow_control_loop_pipe_sequential_init_39 |          5 |          5 |       0 |    0 |    2 |      0 |      0 |          0 |
|               cols_c_U                                                                 |                                                                  bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_x_31 |         38 |          6 |       0 |   32 |    5 |      0 |      0 |          0 |
|                 (cols_c_U)                                                             |                                                                  bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_x_31 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_sobel_resize_accel_fifo_w32_d3_S_x_ShiftReg                          |                                                         bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_x_ShiftReg_37 |         34 |          2 |       0 |   32 |    0 |      0 |      0 |          0 |
|               last_blk_pxl_width_U0                                                    |                                                               bd_0_hls_inst_0_sobel_resize_accel_last_blk_pxl_width_32 |          9 |          9 |       0 |    0 |    2 |      0 |      0 |          0 |
|               last_blk_width_channel_U                                                 |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w4_d2_S_x_33 |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|                 (last_blk_width_channel_U)                                             |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w4_d2_S_x_33 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_sobel_resize_accel_fifo_w4_d2_S_x_ShiftReg                           |                                                          bd_0_hls_inst_0_sobel_resize_accel_fifo_w4_d2_S_x_ShiftReg_36 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|               rows_c_U                                                                 |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w16_d3_S_34 |         23 |          7 |       0 |   16 |    5 |      0 |      0 |          0 |
|                 (rows_c_U)                                                             |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w16_d3_S_34 |          6 |          6 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_sobel_resize_accel_fifo_w16_d3_S_ShiftReg                            |                                                           bd_0_hls_inst_0_sobel_resize_accel_fifo_w16_d3_S_ShiftReg_35 |         17 |          1 |       0 |   16 |    0 |      0 |      0 |          0 |
|             Mat2Axi_Block_entry24_proc_U0                                              |                                                       bd_0_hls_inst_0_sobel_resize_accel_Mat2Axi_Block_entry24_proc_19 |          0 |          0 |       0 |    0 |   14 |      0 |      0 |          0 |
|             addrbound_U0                                                               |                                                                        bd_0_hls_inst_0_sobel_resize_accel_addrbound_20 |         13 |         13 |       0 |    0 |   17 |      0 |      0 |          1 |
|               (addrbound_U0)                                                           |                                                                        bd_0_hls_inst_0_sobel_resize_accel_addrbound_20 |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|               mul_13s_13s_13_3_1_U200                                                  |                                                               bd_0_hls_inst_0_sobel_resize_accel_mul_13s_13s_13_3_1_29 |          9 |          9 |       0 |    0 |    0 |      0 |      0 |          1 |
|             axibound_U                                                                 |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w13_d2_S_21 |         34 |         34 |       0 |    0 |   31 |      0 |      0 |          0 |
|               (axibound_U)                                                             |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w13_d2_S_21 |          7 |          7 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_sobel_resize_accel_fifo_w13_d2_S_ShiftReg                              |                                                           bd_0_hls_inst_0_sobel_resize_accel_fifo_w13_d2_S_ShiftReg_28 |         27 |         27 |       0 |    0 |   26 |      0 |      0 |          0 |
|             dout_c_U                                                                   |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w64_d4_S_22 |         73 |          9 |       0 |   64 |    5 |      0 |      0 |          0 |
|               (dout_c_U)                                                               |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w64_d4_S_22 |          6 |          6 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_sobel_resize_accel_fifo_w64_d4_S_ShiftReg                              |                                                           bd_0_hls_inst_0_sobel_resize_accel_fifo_w64_d4_S_ShiftReg_27 |         67 |          3 |       0 |   64 |    0 |      0 |      0 |          0 |
|             ldata_U                                                                    |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x_23 |         13 |         13 |       0 |    0 |   21 |      0 |      0 |          0 |
|               (ldata_U)                                                                |                                                                   bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x_23 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_sobel_resize_accel_fifo_w8_d2_S_x_ShiftReg                             |                                                          bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x_ShiftReg_26 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|             p_channel_U                                                                |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w13_d2_S_24 |         32 |         32 |       0 |    0 |   31 |      0 |      0 |          0 |
|               (p_channel_U)                                                            |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w13_d2_S_24 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_sobel_resize_accel_fifo_w13_d2_S_ShiftReg                              |                                                           bd_0_hls_inst_0_sobel_resize_accel_fifo_w13_d2_S_ShiftReg_25 |         27 |         27 |       0 |    0 |   26 |      0 |      0 |          0 |
|         xfMat2Array_8_0_64_64_1_2_1_U0                                                 |                                                       bd_0_hls_inst_0_sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_s |        444 |        332 |       0 |  112 |  488 |      0 |      0 |          2 |
|           (xfMat2Array_8_0_64_64_1_2_1_U0)                                             |                                                       bd_0_hls_inst_0_sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_s |          1 |          1 |       0 |    0 |   87 |      0 |      0 |          0 |
|           grp_Mat2Axi_fu_62                                                            |                                                                             bd_0_hls_inst_0_sobel_resize_accel_Mat2Axi |        443 |        331 |       0 |  112 |  401 |      0 |      0 |          2 |
|             (grp_Mat2Axi_fu_62)                                                        |                                                                             bd_0_hls_inst_0_sobel_resize_accel_Mat2Axi |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|             AxiStream2Axi_U0                                                           |                                                                       bd_0_hls_inst_0_sobel_resize_accel_AxiStream2Axi |         77 |         77 |       0 |    0 |  101 |      0 |      0 |          0 |
|               (AxiStream2Axi_U0)                                                       |                                                                       bd_0_hls_inst_0_sobel_resize_accel_AxiStream2Axi |         46 |         46 |       0 |    0 |   75 |      0 |      0 |          0 |
|               grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67                          |                                               bd_0_hls_inst_0_sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 |         31 |         31 |       0 |    0 |   26 |      0 |      0 |          0 |
|                 (grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67)                      |                                               bd_0_hls_inst_0_sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 |          9 |          9 |       0 |    0 |   24 |      0 |      0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                               |                                           bd_0_hls_inst_0_sobel_resize_accel_flow_control_loop_pipe_sequential_init_15 |         22 |         22 |       0 |    0 |    2 |      0 |      0 |          0 |
|             Mat2AxiStream_U0                                                           |                                                                       bd_0_hls_inst_0_sobel_resize_accel_Mat2AxiStream |        201 |        153 |       0 |   48 |  178 |      0 |      0 |          1 |
|               (Mat2AxiStream_U0)                                                       |                                                                       bd_0_hls_inst_0_sobel_resize_accel_Mat2AxiStream |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|               MatStream2AxiStream_2_U0                                                 |                                                             bd_0_hls_inst_0_sobel_resize_accel_MatStream2AxiStream_2_s |        124 |        124 |       0 |    0 |  157 |      0 |      0 |          1 |
|                 (MatStream2AxiStream_2_U0)                                             |                                                             bd_0_hls_inst_0_sobel_resize_accel_MatStream2AxiStream_2_s |         34 |         34 |       0 |    0 |   70 |      0 |      0 |          1 |
|                 grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79     |                            bd_0_hls_inst_0_sobel_resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol |         90 |         90 |       0 |    0 |   87 |      0 |      0 |          0 |
|                   (grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79) |                            bd_0_hls_inst_0_sobel_resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol |         85 |         85 |       0 |    0 |   85 |      0 |      0 |          0 |
|                   flow_control_loop_pipe_sequential_init_U                             |                                              bd_0_hls_inst_0_sobel_resize_accel_flow_control_loop_pipe_sequential_init |          5 |          5 |       0 |    0 |    2 |      0 |      0 |          0 |
|               cols_c_U                                                                 |                                                                     bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_x |         38 |          6 |       0 |   32 |    5 |      0 |      0 |          0 |
|                 (cols_c_U)                                                             |                                                                     bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_x |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_sobel_resize_accel_fifo_w32_d3_S_x_ShiftReg                          |                                                            bd_0_hls_inst_0_sobel_resize_accel_fifo_w32_d3_S_x_ShiftReg |         34 |          2 |       0 |   32 |    0 |      0 |      0 |          0 |
|               last_blk_pxl_width_U0                                                    |                                                                  bd_0_hls_inst_0_sobel_resize_accel_last_blk_pxl_width |          9 |          9 |       0 |    0 |    2 |      0 |      0 |          0 |
|               last_blk_width_channel_U                                                 |                                                                      bd_0_hls_inst_0_sobel_resize_accel_fifo_w4_d2_S_x |          7 |          7 |       0 |    0 |    7 |      0 |      0 |          0 |
|                 (last_blk_width_channel_U)                                             |                                                                      bd_0_hls_inst_0_sobel_resize_accel_fifo_w4_d2_S_x |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_sobel_resize_accel_fifo_w4_d2_S_x_ShiftReg                           |                                                             bd_0_hls_inst_0_sobel_resize_accel_fifo_w4_d2_S_x_ShiftReg |          2 |          2 |       0 |    0 |    2 |      0 |      0 |          0 |
|               rows_c_U                                                                 |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w16_d3_S |         23 |          7 |       0 |   16 |    5 |      0 |      0 |          0 |
|                 (rows_c_U)                                                             |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w16_d3_S |          6 |          6 |       0 |    0 |    5 |      0 |      0 |          0 |
|                 U_sobel_resize_accel_fifo_w16_d3_S_ShiftReg                            |                                                              bd_0_hls_inst_0_sobel_resize_accel_fifo_w16_d3_S_ShiftReg |         17 |          1 |       0 |   16 |    0 |      0 |      0 |          0 |
|             Mat2Axi_Block_entry24_proc_U0                                              |                                                          bd_0_hls_inst_0_sobel_resize_accel_Mat2Axi_Block_entry24_proc |          0 |          0 |       0 |    0 |   14 |      0 |      0 |          0 |
|             addrbound_U0                                                               |                                                                           bd_0_hls_inst_0_sobel_resize_accel_addrbound |         13 |         13 |       0 |    0 |   17 |      0 |      0 |          1 |
|               (addrbound_U0)                                                           |                                                                           bd_0_hls_inst_0_sobel_resize_accel_addrbound |          4 |          4 |       0 |    0 |   17 |      0 |      0 |          0 |
|               mul_13s_13s_13_3_1_U200                                                  |                                                                  bd_0_hls_inst_0_sobel_resize_accel_mul_13s_13s_13_3_1 |          9 |          9 |       0 |    0 |    0 |      0 |      0 |          1 |
|             axibound_U                                                                 |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w13_d2_S |         34 |         34 |       0 |    0 |   31 |      0 |      0 |          0 |
|               (axibound_U)                                                             |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w13_d2_S |          7 |          7 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_sobel_resize_accel_fifo_w13_d2_S_ShiftReg                              |                                                           bd_0_hls_inst_0_sobel_resize_accel_fifo_w13_d2_S_ShiftReg_14 |         27 |         27 |       0 |    0 |   26 |      0 |      0 |          0 |
|             dout_c_U                                                                   |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w64_d4_S |         73 |          9 |       0 |   64 |    5 |      0 |      0 |          0 |
|               (dout_c_U)                                                               |                                                                       bd_0_hls_inst_0_sobel_resize_accel_fifo_w64_d4_S |          6 |          6 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_sobel_resize_accel_fifo_w64_d4_S_ShiftReg                              |                                                              bd_0_hls_inst_0_sobel_resize_accel_fifo_w64_d4_S_ShiftReg |         67 |          3 |       0 |   64 |    0 |      0 |      0 |          0 |
|             ldata_U                                                                    |                                                                      bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x |         13 |         13 |       0 |    0 |   21 |      0 |      0 |          0 |
|               (ldata_U)                                                                |                                                                      bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_sobel_resize_accel_fifo_w8_d2_S_x_ShiftReg                             |                                                             bd_0_hls_inst_0_sobel_resize_accel_fifo_w8_d2_S_x_ShiftReg |          8 |          8 |       0 |    0 |   16 |      0 |      0 |          0 |
|             p_channel_U                                                                |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w13_d2_S_13 |         32 |         32 |       0 |    0 |   31 |      0 |      0 |          0 |
|               (p_channel_U)                                                            |                                                                    bd_0_hls_inst_0_sobel_resize_accel_fifo_w13_d2_S_13 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|               U_sobel_resize_accel_fifo_w13_d2_S_ShiftReg                              |                                                              bd_0_hls_inst_0_sobel_resize_accel_fifo_w13_d2_S_ShiftReg |         27 |         27 |       0 |    0 |   26 |      0 |      0 |          0 |
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


