# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 19\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:11+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUUsage.rst:3
msgid "User Guide for AMDGPU Backend"
msgstr ""

#: ../../../AMDGPUUsage.rst:33
msgid "Introduction"
msgstr ""

#: ../../../AMDGPUUsage.rst:35
msgid ""
"The AMDGPU backend provides ISA code generation for AMD GPUs, starting with "
"the R600 family up until the current GCN families. It lives in the ``llvm/"
"lib/Target/AMDGPU`` directory."
msgstr ""

#: ../../../AMDGPUUsage.rst:40
msgid "LLVM"
msgstr ""

#: ../../../AMDGPUUsage.rst:45
msgid "Target Triples"
msgstr ""

#: ../../../AMDGPUUsage.rst:47
msgid ""
"Use the Clang option ``-target <Architecture>-<Vendor>-<OS>-<Environment>`` "
"to specify the target triple:"
msgstr ""

#: ../../../AMDGPUUsage.rst:50
msgid "AMDGPU Architectures"
msgstr ""

#: ../../../AMDGPUUsage.rst:54 ../../../AMDGPUUsage.rst:15101
msgid "Architecture"
msgstr ""

#: ../../../AMDGPUUsage.rst:54 ../../../AMDGPUUsage.rst:64
#: ../../../AMDGPUUsage.rst:74 ../../../AMDGPUUsage.rst:98
#: ../../../AMDGPUUsage.rst:696 ../../../AMDGPUUsage.rst:1036
#: ../../../AMDGPUUsage.rst:1121 ../../../AMDGPUUsage.rst:1485
#: ../../../AMDGPUUsage.rst:1651 ../../../AMDGPUUsage.rst:1912
#: ../../../AMDGPUUsage.rst:1939 ../../../AMDGPUUsage.rst:1974
#: ../../../AMDGPUUsage.rst:2001 ../../../AMDGPUUsage.rst:2211
#: ../../../AMDGPUUsage.rst:2377 ../../../AMDGPUUsage.rst:2414
#: ../../../AMDGPUUsage.rst:2642 ../../../AMDGPUUsage.rst:3390
#: ../../../AMDGPUUsage.rst:3498 ../../../AMDGPUUsage.rst:3542
#: ../../../AMDGPUUsage.rst:3579 ../../../AMDGPUUsage.rst:3620
#: ../../../AMDGPUUsage.rst:3819 ../../../AMDGPUUsage.rst:3922
#: ../../../AMDGPUUsage.rst:3967 ../../../AMDGPUUsage.rst:4151
#: ../../../AMDGPUUsage.rst:4364 ../../../AMDGPUUsage.rst:4396
#: ../../../AMDGPUUsage.rst:4410 ../../../AMDGPUUsage.rst:4424
#: ../../../AMDGPUUsage.rst:4444 ../../../AMDGPUUsage.rst:4743
#: ../../../AMDGPUUsage.rst:4914 ../../../AMDGPUUsage.rst:5218
#: ../../../AMDGPUUsage.rst:5392 ../../../AMDGPUUsage.rst:5415
#: ../../../AMDGPUUsage.rst:5467 ../../../AMDGPUUsage.rst:5493
#: ../../../AMDGPUUsage.rst:5523 ../../../AMDGPUUsage.rst:5541
#: ../../../AMDGPUUsage.rst:5582 ../../../AMDGPUUsage.rst:5674
#: ../../../AMDGPUUsage.rst:5695 ../../../AMDGPUUsage.rst:14094
#: ../../../AMDGPUUsage.rst:14134 ../../../AMDGPUUsage.rst:14176
#: ../../../AMDGPUUsage.rst:14656 ../../../AMDGPUUsage.rst:14671
#: ../../../AMDGPUUsage.rst:14742 ../../../AMDGPUUsage.rst:14758
#: ../../../AMDGPUUsage.rst:14782 ../../../AMDGPUUsage.rst:14799
#: ../../../AMDGPUUsage.rst:14832 ../../../AMDGPUUsage.rst:14845
#: ../../../AMDGPUUsage.rst:14867 ../../../AMDGPUUsage.rst:14924
#: ../../../AMDGPUUsage.rst:15020 ../../../AMDGPUUsage.rst:15048
#: ../../../AMDGPUUsage.rst:15664
msgid "Description"
msgstr ""

#: ../../../AMDGPUUsage.rst:56 ../../../AMDGPUUsage.rst:136
#: ../../../AMDGPUUsage.rst:141 ../../../AMDGPUUsage.rst:146
#: ../../../AMDGPUUsage.rst:151 ../../../AMDGPUUsage.rst:158
#: ../../../AMDGPUUsage.rst:163 ../../../AMDGPUUsage.rst:168
#: ../../../AMDGPUUsage.rst:175 ../../../AMDGPUUsage.rst:180
#: ../../../AMDGPUUsage.rst:185 ../../../AMDGPUUsage.rst:190
#: ../../../AMDGPUUsage.rst:195 ../../../AMDGPUUsage.rst:202
#: ../../../AMDGPUUsage.rst:207 ../../../AMDGPUUsage.rst:212
#: ../../../AMDGPUUsage.rst:217 ../../../AMDGPUUsage.rst:2037
msgid "``r600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:56
msgid "AMD GPUs HD2XXX-HD6XXX for graphics and compute shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:57 ../../../AMDGPUUsage.rst:224
#: ../../../AMDGPUUsage.rst:229 ../../../AMDGPUUsage.rst:234
#: ../../../AMDGPUUsage.rst:241 ../../../AMDGPUUsage.rst:251
#: ../../../AMDGPUUsage.rst:255 ../../../AMDGPUUsage.rst:259
#: ../../../AMDGPUUsage.rst:268 ../../../AMDGPUUsage.rst:272
#: ../../../AMDGPUUsage.rst:281 ../../../AMDGPUUsage.rst:299
#: ../../../AMDGPUUsage.rst:302 ../../../AMDGPUUsage.rst:308
#: ../../../AMDGPUUsage.rst:311 ../../../AMDGPUUsage.rst:314
#: ../../../AMDGPUUsage.rst:319 ../../../AMDGPUUsage.rst:328
#: ../../../AMDGPUUsage.rst:335 ../../../AMDGPUUsage.rst:338
#: ../../../AMDGPUUsage.rst:345 ../../../AMDGPUUsage.rst:349
#: ../../../AMDGPUUsage.rst:353 ../../../AMDGPUUsage.rst:360
#: ../../../AMDGPUUsage.rst:367 ../../../AMDGPUUsage.rst:381
#: ../../../AMDGPUUsage.rst:388 ../../../AMDGPUUsage.rst:395
#: ../../../AMDGPUUsage.rst:404 ../../../AMDGPUUsage.rst:408
#: ../../../AMDGPUUsage.rst:412 ../../../AMDGPUUsage.rst:415
#: ../../../AMDGPUUsage.rst:424 ../../../AMDGPUUsage.rst:427
#: ../../../AMDGPUUsage.rst:430 ../../../AMDGPUUsage.rst:437
#: ../../../AMDGPUUsage.rst:443 ../../../AMDGPUUsage.rst:450
#: ../../../AMDGPUUsage.rst:456 ../../../AMDGPUUsage.rst:465
#: ../../../AMDGPUUsage.rst:472 ../../../AMDGPUUsage.rst:479
#: ../../../AMDGPUUsage.rst:486 ../../../AMDGPUUsage.rst:493
#: ../../../AMDGPUUsage.rst:500 ../../../AMDGPUUsage.rst:507
#: ../../../AMDGPUUsage.rst:514 ../../../AMDGPUUsage.rst:521
#: ../../../AMDGPUUsage.rst:546 ../../../AMDGPUUsage.rst:568
#: ../../../AMDGPUUsage.rst:587 ../../../AMDGPUUsage.rst:596
#: ../../../AMDGPUUsage.rst:626
msgid "``amdgcn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:57
msgid "AMD GPUs GCN GFX6 onwards for graphics and compute shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:60
msgid "AMDGPU Vendors"
msgstr ""

#: ../../../AMDGPUUsage.rst:64
msgid "Vendor"
msgstr ""

#: ../../../AMDGPUUsage.rst:66
msgid "``amd``"
msgstr ""

#: ../../../AMDGPUUsage.rst:66
msgid "Can be used for all AMD GPU usage."
msgstr ""

#: ../../../AMDGPUUsage.rst:67
msgid "``mesa``"
msgstr ""

#: ../../../AMDGPUUsage.rst:67
msgid "Can be used if the OS is ``mesa3d``."
msgstr ""

#: ../../../AMDGPUUsage.rst:70
msgid "AMDGPU Operating Systems"
msgstr ""

#: ../../../AMDGPUUsage.rst:74
msgid "OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:76 ../../../AMDGPUUsage.rst:100
msgid "*<empty>*"
msgstr ""

#: ../../../AMDGPUUsage.rst:76
msgid "Defaults to the *unknown* OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:77
msgid "``amdhsa``"
msgstr ""

#: ../../../AMDGPUUsage.rst:77
msgid "Compute kernels executed on HSA [HSA]_ compatible runtimes such as:"
msgstr ""

#: ../../../AMDGPUUsage.rst:80
msgid ""
"AMD's ROCmâ„¢ runtime [AMD-ROCm]_ using the *rocm-amdhsa* loader on Linux. See "
"*AMD ROCm Platform Release Notes* [AMD-ROCm-Release-Notes]_ for supported "
"hardware and software."
msgstr ""

#: ../../../AMDGPUUsage.rst:84
msgid "AMD's PAL runtime using the *pal-amdhsa* loader on Windows."
msgstr ""

#: ../../../AMDGPUUsage.rst:87
msgid "``amdpal``"
msgstr ""

#: ../../../AMDGPUUsage.rst:87
msgid ""
"Graphic shaders and compute kernels executed on AMD's PAL runtime using the "
"*pal-amdpal* loader on Windows and Linux Pro."
msgstr ""

#: ../../../AMDGPUUsage.rst:90
msgid "``mesa3d``"
msgstr ""

#: ../../../AMDGPUUsage.rst:90
msgid ""
"Graphic shaders and compute kernels executed on AMD's Mesa 3D runtime using "
"the *mesa-mesa3d* loader on Linux."
msgstr ""

#: ../../../AMDGPUUsage.rst:94
msgid "AMDGPU Environments"
msgstr ""

#: ../../../AMDGPUUsage.rst:98
msgid "Environment"
msgstr ""

#: ../../../AMDGPUUsage.rst:100
msgid "Default."
msgstr ""

#: ../../../AMDGPUUsage.rst:106
msgid "Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:108
msgid ""
"Use the Clang options ``-mcpu=<target-id>`` or ``--offload-arch=<target-"
"id>`` to specify the AMDGPU processor together with optional target "
"features. See :ref:`amdgpu-target-id` and :ref:`amdgpu-target-features` for "
"AMD GPU target specific information."
msgstr ""

#: ../../../AMDGPUUsage.rst:113
msgid ""
"Every processor supports every OS ABI (see :ref:`amdgpu-os`) with the "
"following exceptions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:115
msgid ""
"``amdhsa`` is not supported in ``r600`` architecture (see :ref:`amdgpu-"
"architecture-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:118
msgid "AMDGPU Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:122 ../../../AMDGPUUsage.rst:541
msgid "Processor"
msgstr ""

#: ../../../AMDGPUUsage.rst:122
msgid "Alternative Processor"
msgstr ""

#: ../../../AMDGPUUsage.rst:122 ../../../AMDGPUUsage.rst:541
msgid "Target Triple Architecture"
msgstr ""

#: ../../../AMDGPUUsage.rst:122
msgid "dGPU/ APU"
msgstr ""

#: ../../../AMDGPUUsage.rst:122 ../../../AMDGPUUsage.rst:541
msgid "Target Features Supported"
msgstr ""

#: ../../../AMDGPUUsage.rst:122 ../../../AMDGPUUsage.rst:541
msgid "Target Properties"
msgstr ""

#: ../../../AMDGPUUsage.rst:122
msgid ""
"OS Support *(see* `amdgpu-os`_ *and corresponding runtime release notes for "
"current information and level of support)*"
msgstr ""

#: ../../../AMDGPUUsage.rst:122
msgid "Example Products"
msgstr ""

#: ../../../AMDGPUUsage.rst:134
msgid "**Radeon HD 2000/3000 Series (R600)** [AMD-RADEON-HD-2000-3000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:136 ../../../AMDGPUUsage.rst:141
#: ../../../AMDGPUUsage.rst:146 ../../../AMDGPUUsage.rst:151
#: ../../../AMDGPUUsage.rst:158 ../../../AMDGPUUsage.rst:163
#: ../../../AMDGPUUsage.rst:168 ../../../AMDGPUUsage.rst:175
#: ../../../AMDGPUUsage.rst:180 ../../../AMDGPUUsage.rst:185
#: ../../../AMDGPUUsage.rst:190 ../../../AMDGPUUsage.rst:195
#: ../../../AMDGPUUsage.rst:202 ../../../AMDGPUUsage.rst:207
#: ../../../AMDGPUUsage.rst:212 ../../../AMDGPUUsage.rst:217
#: ../../../AMDGPUUsage.rst:224 ../../../AMDGPUUsage.rst:229
#: ../../../AMDGPUUsage.rst:234 ../../../AMDGPUUsage.rst:251
#: ../../../AMDGPUUsage.rst:255 ../../../AMDGPUUsage.rst:268
#: ../../../AMDGPUUsage.rst:299 ../../../AMDGPUUsage.rst:302
#: ../../../AMDGPUUsage.rst:308 ../../../AMDGPUUsage.rst:311
#: ../../../AMDGPUUsage.rst:314 ../../../AMDGPUUsage.rst:328
#: ../../../AMDGPUUsage.rst:338 ../../../AMDGPUUsage.rst:345
#: ../../../AMDGPUUsage.rst:349 ../../../AMDGPUUsage.rst:360
#: ../../../AMDGPUUsage.rst:381 ../../../AMDGPUUsage.rst:388
#: ../../../AMDGPUUsage.rst:395 ../../../AMDGPUUsage.rst:404
#: ../../../AMDGPUUsage.rst:408 ../../../AMDGPUUsage.rst:412
#: ../../../AMDGPUUsage.rst:424 ../../../AMDGPUUsage.rst:427
#: ../../../AMDGPUUsage.rst:430 ../../../AMDGPUUsage.rst:443
#: ../../../AMDGPUUsage.rst:465 ../../../AMDGPUUsage.rst:472
#: ../../../AMDGPUUsage.rst:479 ../../../AMDGPUUsage.rst:514
#: ../../../AMDGPUUsage.rst:521
msgid "dGPU"
msgstr ""

#: ../../../AMDGPUUsage.rst:136 ../../../AMDGPUUsage.rst:141
#: ../../../AMDGPUUsage.rst:146 ../../../AMDGPUUsage.rst:151
#: ../../../AMDGPUUsage.rst:158 ../../../AMDGPUUsage.rst:163
#: ../../../AMDGPUUsage.rst:168 ../../../AMDGPUUsage.rst:175
#: ../../../AMDGPUUsage.rst:180 ../../../AMDGPUUsage.rst:185
#: ../../../AMDGPUUsage.rst:190 ../../../AMDGPUUsage.rst:195
#: ../../../AMDGPUUsage.rst:202 ../../../AMDGPUUsage.rst:207
#: ../../../AMDGPUUsage.rst:212 ../../../AMDGPUUsage.rst:217
#: ../../../AMDGPUUsage.rst:224 ../../../AMDGPUUsage.rst:229
#: ../../../AMDGPUUsage.rst:234
msgid "Does not support generic address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:141 ../../../AMDGPUUsage.rst:2038
msgid "``r630``"
msgstr ""

#: ../../../AMDGPUUsage.rst:146 ../../../AMDGPUUsage.rst:2039
msgid "``rs880``"
msgstr ""

#: ../../../AMDGPUUsage.rst:151 ../../../AMDGPUUsage.rst:2040
msgid "``rv670``"
msgstr ""

#: ../../../AMDGPUUsage.rst:156
msgid "**Radeon HD 4000 Series (R700)** [AMD-RADEON-HD-4000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:158 ../../../AMDGPUUsage.rst:2041
msgid "``rv710``"
msgstr ""

#: ../../../AMDGPUUsage.rst:163 ../../../AMDGPUUsage.rst:2042
msgid "``rv730``"
msgstr ""

#: ../../../AMDGPUUsage.rst:168 ../../../AMDGPUUsage.rst:2043
msgid "``rv770``"
msgstr ""

#: ../../../AMDGPUUsage.rst:173
msgid "**Radeon HD 5000 Series (Evergreen)** [AMD-RADEON-HD-5000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:175 ../../../AMDGPUUsage.rst:2044
msgid "``cedar``"
msgstr ""

#: ../../../AMDGPUUsage.rst:180 ../../../AMDGPUUsage.rst:2045
msgid "``cypress``"
msgstr ""

#: ../../../AMDGPUUsage.rst:185 ../../../AMDGPUUsage.rst:2046
msgid "``juniper``"
msgstr ""

#: ../../../AMDGPUUsage.rst:190 ../../../AMDGPUUsage.rst:2047
msgid "``redwood``"
msgstr ""

#: ../../../AMDGPUUsage.rst:195 ../../../AMDGPUUsage.rst:2048
msgid "``sumo``"
msgstr ""

#: ../../../AMDGPUUsage.rst:200
msgid "**Radeon HD 6000 Series (Northern Islands)** [AMD-RADEON-HD-6000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:202 ../../../AMDGPUUsage.rst:2049
msgid "``barts``"
msgstr ""

#: ../../../AMDGPUUsage.rst:207 ../../../AMDGPUUsage.rst:2050
msgid "``caicos``"
msgstr ""

#: ../../../AMDGPUUsage.rst:212 ../../../AMDGPUUsage.rst:2051
msgid "``cayman``"
msgstr ""

#: ../../../AMDGPUUsage.rst:217 ../../../AMDGPUUsage.rst:2052
msgid "``turks``"
msgstr ""

#: ../../../AMDGPUUsage.rst:222
msgid "**GCN GFX6 (Southern Islands (SI))** [AMD-GCN-GFX6]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:224 ../../../AMDGPUUsage.rst:2055
#: ../../../AMDGPUUsage.rst:2333
msgid "``gfx600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:224
msgid "``tahiti``"
msgstr ""

#: ../../../AMDGPUUsage.rst:224 ../../../AMDGPUUsage.rst:229
#: ../../../AMDGPUUsage.rst:234 ../../../AMDGPUUsage.rst:243
#: ../../../AMDGPUUsage.rst:253 ../../../AMDGPUUsage.rst:257
#: ../../../AMDGPUUsage.rst:260 ../../../AMDGPUUsage.rst:269
#: ../../../AMDGPUUsage.rst:273 ../../../AMDGPUUsage.rst:283
#: ../../../AMDGPUUsage.rst:301 ../../../AMDGPUUsage.rst:304
#: ../../../AMDGPUUsage.rst:310 ../../../AMDGPUUsage.rst:313
#: ../../../AMDGPUUsage.rst:316 ../../../AMDGPUUsage.rst:321
#: ../../../AMDGPUUsage.rst:330 ../../../AMDGPUUsage.rst:337
#: ../../../AMDGPUUsage.rst:340 ../../../AMDGPUUsage.rst:347
#: ../../../AMDGPUUsage.rst:353 ../../../AMDGPUUsage.rst:367
#: ../../../AMDGPUUsage.rst:406 ../../../AMDGPUUsage.rst:410
#: ../../../AMDGPUUsage.rst:414 ../../../AMDGPUUsage.rst:417
#: ../../../AMDGPUUsage.rst:426 ../../../AMDGPUUsage.rst:429
#: ../../../AMDGPUUsage.rst:432 ../../../AMDGPUUsage.rst:437
#: ../../../AMDGPUUsage.rst:443 ../../../AMDGPUUsage.rst:450
#: ../../../AMDGPUUsage.rst:456 ../../../AMDGPUUsage.rst:465
msgid "*pal-amdpal*"
msgstr ""

#: ../../../AMDGPUUsage.rst:229 ../../../AMDGPUUsage.rst:2056
#: ../../../AMDGPUUsage.rst:2334
msgid "``gfx601``"
msgstr ""

#: ../../../AMDGPUUsage.rst:229
msgid "``pitcairn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:230
msgid "``verde``"
msgstr ""

#: ../../../AMDGPUUsage.rst:234 ../../../AMDGPUUsage.rst:2081
#: ../../../AMDGPUUsage.rst:2335
msgid "``gfx602``"
msgstr ""

#: ../../../AMDGPUUsage.rst:234
msgid "``hainan``"
msgstr ""

#: ../../../AMDGPUUsage.rst:235
msgid "``oland``"
msgstr ""

#: ../../../AMDGPUUsage.rst:239
msgid "**GCN GFX7 (Sea Islands (CI))** [AMD-GCN-GFX7]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:241 ../../../AMDGPUUsage.rst:2057
#: ../../../AMDGPUUsage.rst:2336
msgid "``gfx700``"
msgstr ""

#: ../../../AMDGPUUsage.rst:241
msgid "``kaveri``"
msgstr ""

#: ../../../AMDGPUUsage.rst:241 ../../../AMDGPUUsage.rst:259
#: ../../../AMDGPUUsage.rst:272 ../../../AMDGPUUsage.rst:281
#: ../../../AMDGPUUsage.rst:319 ../../../AMDGPUUsage.rst:335
#: ../../../AMDGPUUsage.rst:353 ../../../AMDGPUUsage.rst:367
#: ../../../AMDGPUUsage.rst:415 ../../../AMDGPUUsage.rst:437
#: ../../../AMDGPUUsage.rst:450 ../../../AMDGPUUsage.rst:456
#: ../../../AMDGPUUsage.rst:486 ../../../AMDGPUUsage.rst:493
#: ../../../AMDGPUUsage.rst:500 ../../../AMDGPUUsage.rst:507
msgid "APU"
msgstr ""

#: ../../../AMDGPUUsage.rst:241 ../../../AMDGPUUsage.rst:251
#: ../../../AMDGPUUsage.rst:255 ../../../AMDGPUUsage.rst:259
#: ../../../AMDGPUUsage.rst:268 ../../../AMDGPUUsage.rst:272
#: ../../../AMDGPUUsage.rst:281 ../../../AMDGPUUsage.rst:299
#: ../../../AMDGPUUsage.rst:308 ../../../AMDGPUUsage.rst:311
#: ../../../AMDGPUUsage.rst:314 ../../../AMDGPUUsage.rst:319
msgid "Offset flat scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:241 ../../../AMDGPUUsage.rst:251
#: ../../../AMDGPUUsage.rst:255 ../../../AMDGPUUsage.rst:281
#: ../../../AMDGPUUsage.rst:299 ../../../AMDGPUUsage.rst:302
#: ../../../AMDGPUUsage.rst:308 ../../../AMDGPUUsage.rst:311
#: ../../../AMDGPUUsage.rst:314 ../../../AMDGPUUsage.rst:319
#: ../../../AMDGPUUsage.rst:328 ../../../AMDGPUUsage.rst:335
#: ../../../AMDGPUUsage.rst:338 ../../../AMDGPUUsage.rst:345
#: ../../../AMDGPUUsage.rst:349 ../../../AMDGPUUsage.rst:360
#: ../../../AMDGPUUsage.rst:361 ../../../AMDGPUUsage.rst:362
#: ../../../AMDGPUUsage.rst:404 ../../../AMDGPUUsage.rst:408
#: ../../../AMDGPUUsage.rst:412 ../../../AMDGPUUsage.rst:415
#: ../../../AMDGPUUsage.rst:424 ../../../AMDGPUUsage.rst:427
#: ../../../AMDGPUUsage.rst:430
msgid "*rocm-amdhsa*"
msgstr ""

#: ../../../AMDGPUUsage.rst:242 ../../../AMDGPUUsage.rst:252
#: ../../../AMDGPUUsage.rst:256 ../../../AMDGPUUsage.rst:259
#: ../../../AMDGPUUsage.rst:268 ../../../AMDGPUUsage.rst:272
#: ../../../AMDGPUUsage.rst:282 ../../../AMDGPUUsage.rst:300
#: ../../../AMDGPUUsage.rst:303 ../../../AMDGPUUsage.rst:309
#: ../../../AMDGPUUsage.rst:312 ../../../AMDGPUUsage.rst:315
#: ../../../AMDGPUUsage.rst:320 ../../../AMDGPUUsage.rst:329
#: ../../../AMDGPUUsage.rst:336 ../../../AMDGPUUsage.rst:339
#: ../../../AMDGPUUsage.rst:346 ../../../AMDGPUUsage.rst:405
#: ../../../AMDGPUUsage.rst:409 ../../../AMDGPUUsage.rst:413
#: ../../../AMDGPUUsage.rst:416 ../../../AMDGPUUsage.rst:425
#: ../../../AMDGPUUsage.rst:428 ../../../AMDGPUUsage.rst:431
msgid "*pal-amdhsa*"
msgstr ""

#: ../../../AMDGPUUsage.rst:241
msgid "A6-7000"
msgstr ""

#: ../../../AMDGPUUsage.rst:242
msgid "A6 Pro-7050B"
msgstr ""

#: ../../../AMDGPUUsage.rst:243
msgid "A8-7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:244
msgid "A8 Pro-7150B"
msgstr ""

#: ../../../AMDGPUUsage.rst:245
msgid "A10-7300"
msgstr ""

#: ../../../AMDGPUUsage.rst:246
msgid "A10 Pro-7350B"
msgstr ""

#: ../../../AMDGPUUsage.rst:247
msgid "FX-7500"
msgstr ""

#: ../../../AMDGPUUsage.rst:248
msgid "A8-7200P"
msgstr ""

#: ../../../AMDGPUUsage.rst:249
msgid "A10-7400P"
msgstr ""

#: ../../../AMDGPUUsage.rst:250
msgid "FX-7600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:251 ../../../AMDGPUUsage.rst:2058
#: ../../../AMDGPUUsage.rst:2337
msgid "``gfx701``"
msgstr ""

#: ../../../AMDGPUUsage.rst:251
msgid "``hawaii``"
msgstr ""

#: ../../../AMDGPUUsage.rst:251
msgid "FirePro W8100"
msgstr ""

#: ../../../AMDGPUUsage.rst:252
msgid "FirePro W9100"
msgstr ""

#: ../../../AMDGPUUsage.rst:253
msgid "FirePro S9150"
msgstr ""

#: ../../../AMDGPUUsage.rst:254
msgid "FirePro S9170"
msgstr ""

#: ../../../AMDGPUUsage.rst:255 ../../../AMDGPUUsage.rst:2059
#: ../../../AMDGPUUsage.rst:2338
msgid "``gfx702``"
msgstr ""

#: ../../../AMDGPUUsage.rst:255
msgid "Radeon R9 290"
msgstr ""

#: ../../../AMDGPUUsage.rst:256
msgid "Radeon R9 290x"
msgstr ""

#: ../../../AMDGPUUsage.rst:257
msgid "Radeon R390"
msgstr ""

#: ../../../AMDGPUUsage.rst:258
msgid "Radeon R390x"
msgstr ""

#: ../../../AMDGPUUsage.rst:259 ../../../AMDGPUUsage.rst:2060
#: ../../../AMDGPUUsage.rst:2339
msgid "``gfx703``"
msgstr ""

#: ../../../AMDGPUUsage.rst:259
msgid "``kabini``"
msgstr ""

#: ../../../AMDGPUUsage.rst:260
msgid "``mullins``"
msgstr ""

#: ../../../AMDGPUUsage.rst:259
msgid "E1-2100"
msgstr ""

#: ../../../AMDGPUUsage.rst:260
msgid "E1-2200"
msgstr ""

#: ../../../AMDGPUUsage.rst:261
msgid "E1-2500"
msgstr ""

#: ../../../AMDGPUUsage.rst:262
msgid "E2-3000"
msgstr ""

#: ../../../AMDGPUUsage.rst:263
msgid "E2-3800"
msgstr ""

#: ../../../AMDGPUUsage.rst:264
msgid "A4-5000"
msgstr ""

#: ../../../AMDGPUUsage.rst:265
msgid "A4-5100"
msgstr ""

#: ../../../AMDGPUUsage.rst:266
msgid "A6-5200"
msgstr ""

#: ../../../AMDGPUUsage.rst:267
msgid "A4 Pro-3340B"
msgstr ""

#: ../../../AMDGPUUsage.rst:268 ../../../AMDGPUUsage.rst:2061
#: ../../../AMDGPUUsage.rst:2340
msgid "``gfx704``"
msgstr ""

#: ../../../AMDGPUUsage.rst:268
msgid "``bonaire``"
msgstr ""

#: ../../../AMDGPUUsage.rst:268
msgid "Radeon HD 7790"
msgstr ""

#: ../../../AMDGPUUsage.rst:269
msgid "Radeon HD 8770"
msgstr ""

#: ../../../AMDGPUUsage.rst:270
msgid "R7 260"
msgstr ""

#: ../../../AMDGPUUsage.rst:271
msgid "R7 260X"
msgstr ""

#: ../../../AMDGPUUsage.rst:272 ../../../AMDGPUUsage.rst:2082
#: ../../../AMDGPUUsage.rst:2341
msgid "``gfx705``"
msgstr ""

#: ../../../AMDGPUUsage.rst:272 ../../../AMDGPUUsage.rst:319
#: ../../../AMDGPUUsage.rst:338 ../../../AMDGPUUsage.rst:353
#: ../../../AMDGPUUsage.rst:381 ../../../AMDGPUUsage.rst:388
#: ../../../AMDGPUUsage.rst:395 ../../../AMDGPUUsage.rst:415
#: ../../../AMDGPUUsage.rst:430 ../../../AMDGPUUsage.rst:437
#: ../../../AMDGPUUsage.rst:443 ../../../AMDGPUUsage.rst:450
#: ../../../AMDGPUUsage.rst:456 ../../../AMDGPUUsage.rst:465
#: ../../../AMDGPUUsage.rst:472 ../../../AMDGPUUsage.rst:479
#: ../../../AMDGPUUsage.rst:486 ../../../AMDGPUUsage.rst:493
#: ../../../AMDGPUUsage.rst:500 ../../../AMDGPUUsage.rst:507
#: ../../../AMDGPUUsage.rst:514 ../../../AMDGPUUsage.rst:521
msgid "*TBA*"
msgstr ""

#: ../../../AMDGPUUsage.rst:274 ../../../AMDGPUUsage.rst:321
#: ../../../AMDGPUUsage.rst:340 ../../../AMDGPUUsage.rst:355
#: ../../../AMDGPUUsage.rst:383 ../../../AMDGPUUsage.rst:390
#: ../../../AMDGPUUsage.rst:397 ../../../AMDGPUUsage.rst:417
#: ../../../AMDGPUUsage.rst:432 ../../../AMDGPUUsage.rst:439
#: ../../../AMDGPUUsage.rst:445 ../../../AMDGPUUsage.rst:452
#: ../../../AMDGPUUsage.rst:458 ../../../AMDGPUUsage.rst:467
#: ../../../AMDGPUUsage.rst:474 ../../../AMDGPUUsage.rst:481
#: ../../../AMDGPUUsage.rst:488 ../../../AMDGPUUsage.rst:495
#: ../../../AMDGPUUsage.rst:502 ../../../AMDGPUUsage.rst:509
#: ../../../AMDGPUUsage.rst:516 ../../../AMDGPUUsage.rst:523
#: ../../../AMDGPUUsage.rst:1372 ../../../AMDGPUUsage.rst:2439
#: ../../../AMDGPUUsage.rst:3268 ../../../AMDGPUUsage.rst:3274
#: ../../../AMDGPUUsage.rst:3356 ../../../AMDGPUUsage.rst:3479
#: ../../../AMDGPUUsage.rst:3746 ../../../AMDGPUUsage.rst:3765
#: ../../../AMDGPUUsage.rst:3806 ../../../AMDGPUUsage.rst:4280
#: ../../../AMDGPUUsage.rst:4299 ../../../AMDGPUUsage.rst:4340
#: ../../../AMDGPUUsage.rst:14243 ../../../AMDGPUUsage.rst:14374
#: ../../../AMDGPUUsage.rst:14416 ../../../AMDGPUUsage.rst:14428
#: ../../../AMDGPUUsage.rst:14441 ../../../AMDGPUUsage.rst:14513
#: ../../../AMDGPUUsage.rst:14525 ../../../AMDGPUUsage.rst:14539
#: ../../../AMDGPUUsage.rst:14595 ../../../AMDGPUUsage.rst:14599
msgid "Todo"
msgstr ""

#: ../../../AMDGPUUsage.rst:276 ../../../AMDGPUUsage.rst:323
#: ../../../AMDGPUUsage.rst:342 ../../../AMDGPUUsage.rst:357
#: ../../../AMDGPUUsage.rst:385 ../../../AMDGPUUsage.rst:392
#: ../../../AMDGPUUsage.rst:399 ../../../AMDGPUUsage.rst:419
#: ../../../AMDGPUUsage.rst:434 ../../../AMDGPUUsage.rst:441
#: ../../../AMDGPUUsage.rst:447 ../../../AMDGPUUsage.rst:453
#: ../../../AMDGPUUsage.rst:460 ../../../AMDGPUUsage.rst:469
#: ../../../AMDGPUUsage.rst:476 ../../../AMDGPUUsage.rst:483
#: ../../../AMDGPUUsage.rst:490 ../../../AMDGPUUsage.rst:497
#: ../../../AMDGPUUsage.rst:504 ../../../AMDGPUUsage.rst:511
#: ../../../AMDGPUUsage.rst:518 ../../../AMDGPUUsage.rst:525
msgid "Add product names."
msgstr ""

#: ../../../AMDGPUUsage.rst:279
msgid "**GCN GFX8 (Volcanic Islands (VI))** [AMD-GCN-GFX8]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:281 ../../../AMDGPUUsage.rst:2063
msgid "``gfx801``"
msgstr ""

#: ../../../AMDGPUUsage.rst:281
msgid "``carrizo``"
msgstr ""

#: ../../../AMDGPUUsage.rst:281 ../../../AMDGPUUsage.rst:319
#: ../../../AMDGPUUsage.rst:328 ../../../AMDGPUUsage.rst:335
#: ../../../AMDGPUUsage.rst:338 ../../../AMDGPUUsage.rst:346
#: ../../../AMDGPUUsage.rst:350 ../../../AMDGPUUsage.rst:353
#: ../../../AMDGPUUsage.rst:362 ../../../AMDGPUUsage.rst:367
#: ../../../AMDGPUUsage.rst:383 ../../../AMDGPUUsage.rst:390
#: ../../../AMDGPUUsage.rst:397 ../../../AMDGPUUsage.rst:406
#: ../../../AMDGPUUsage.rst:410 ../../../AMDGPUUsage.rst:414
#: ../../../AMDGPUUsage.rst:417 ../../../AMDGPUUsage.rst:546
#: ../../../AMDGPUUsage.rst:568 ../../../AMDGPUUsage.rst:727
msgid "xnack"
msgstr ""

#: ../../../AMDGPUUsage.rst:281
msgid "A6-8500P"
msgstr ""

#: ../../../AMDGPUUsage.rst:282
msgid "Pro A6-8500B"
msgstr ""

#: ../../../AMDGPUUsage.rst:283
msgid "A8-8600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:284
msgid "Pro A8-8600B"
msgstr ""

#: ../../../AMDGPUUsage.rst:285
msgid "FX-8800P"
msgstr ""

#: ../../../AMDGPUUsage.rst:286
msgid "Pro A12-8800B"
msgstr ""

#: ../../../AMDGPUUsage.rst:287
msgid "A10-8700P"
msgstr ""

#: ../../../AMDGPUUsage.rst:288
msgid "Pro A10-8700B"
msgstr ""

#: ../../../AMDGPUUsage.rst:289
msgid "A10-8780P"
msgstr ""

#: ../../../AMDGPUUsage.rst:290
msgid "A10-9600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:291
msgid "A10-9630P"
msgstr ""

#: ../../../AMDGPUUsage.rst:292
msgid "A12-9700P"
msgstr ""

#: ../../../AMDGPUUsage.rst:293
msgid "A12-9730P"
msgstr ""

#: ../../../AMDGPUUsage.rst:294
msgid "FX-9800P"
msgstr ""

#: ../../../AMDGPUUsage.rst:295
msgid "FX-9830P"
msgstr ""

#: ../../../AMDGPUUsage.rst:296
msgid "E2-9010"
msgstr ""

#: ../../../AMDGPUUsage.rst:297
msgid "A6-9210"
msgstr ""

#: ../../../AMDGPUUsage.rst:298
msgid "A9-9410"
msgstr ""

#: ../../../AMDGPUUsage.rst:299 ../../../AMDGPUUsage.rst:2064
#: ../../../AMDGPUUsage.rst:2342 ../../../AMDGPUUsage.rst:2344
msgid "``gfx802``"
msgstr ""

#: ../../../AMDGPUUsage.rst:299
msgid "``iceland``"
msgstr ""

#: ../../../AMDGPUUsage.rst:300
msgid "``tonga``"
msgstr ""

#: ../../../AMDGPUUsage.rst:299
msgid "Radeon R9 285"
msgstr ""

#: ../../../AMDGPUUsage.rst:300
msgid "Radeon R9 380"
msgstr ""

#: ../../../AMDGPUUsage.rst:301
msgid "Radeon R9 385"
msgstr ""

#: ../../../AMDGPUUsage.rst:302 ../../../AMDGPUUsage.rst:2065
#: ../../../AMDGPUUsage.rst:2345 ../../../AMDGPUUsage.rst:2346
msgid "``gfx803``"
msgstr ""

#: ../../../AMDGPUUsage.rst:302
msgid "``fiji``"
msgstr ""

#: ../../../AMDGPUUsage.rst:302
msgid "Radeon R9 Nano"
msgstr ""

#: ../../../AMDGPUUsage.rst:303
msgid "Radeon R9 Fury"
msgstr ""

#: ../../../AMDGPUUsage.rst:304
msgid "Radeon R9 FuryX"
msgstr ""

#: ../../../AMDGPUUsage.rst:305
msgid "Radeon Pro Duo"
msgstr ""

#: ../../../AMDGPUUsage.rst:306
msgid "FirePro S9300x2"
msgstr ""

#: ../../../AMDGPUUsage.rst:307
msgid "Radeon Instinct MI8"
msgstr ""

#: ../../../AMDGPUUsage.rst:308 ../../../AMDGPUUsage.rst:311
msgid "\\"
msgstr ""

#: ../../../AMDGPUUsage.rst:308
msgid "``polaris10``"
msgstr ""

#: ../../../AMDGPUUsage.rst:308
msgid "Radeon RX 470"
msgstr ""

#: ../../../AMDGPUUsage.rst:309
msgid "Radeon RX 480"
msgstr ""

#: ../../../AMDGPUUsage.rst:310
msgid "Radeon Instinct MI6"
msgstr ""

#: ../../../AMDGPUUsage.rst:311
msgid "``polaris11``"
msgstr ""

#: ../../../AMDGPUUsage.rst:311
msgid "Radeon RX 460"
msgstr ""

#: ../../../AMDGPUUsage.rst:314 ../../../AMDGPUUsage.rst:2083
#: ../../../AMDGPUUsage.rst:2347
msgid "``gfx805``"
msgstr ""

#: ../../../AMDGPUUsage.rst:314
msgid "``tongapro``"
msgstr ""

#: ../../../AMDGPUUsage.rst:314
msgid "FirePro S7150"
msgstr ""

#: ../../../AMDGPUUsage.rst:315
msgid "FirePro S7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:316
msgid "FirePro W7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:317
msgid "Mobile FirePro M7170"
msgstr ""

#: ../../../AMDGPUUsage.rst:319 ../../../AMDGPUUsage.rst:2066
msgid "``gfx810``"
msgstr ""

#: ../../../AMDGPUUsage.rst:319
msgid "``stoney``"
msgstr ""

#: ../../../AMDGPUUsage.rst:326
msgid ""
"**GCN GFX9 (Vega)** [AMD-GCN-GFX900-GFX904-VEGA]_ [AMD-GCN-GFX906-VEGA7NM]_ "
"[AMD-GCN-GFX908-CDNA1]_ [AMD-GCN-GFX90A-CDNA2]_ [AMD-GCN-GFX940-GFX942-"
"CDNA3]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:328 ../../../AMDGPUUsage.rst:546
#: ../../../AMDGPUUsage.rst:2067
msgid "``gfx900``"
msgstr ""

#: ../../../AMDGPUUsage.rst:328 ../../../AMDGPUUsage.rst:335
#: ../../../AMDGPUUsage.rst:345 ../../../AMDGPUUsage.rst:350
#: ../../../AMDGPUUsage.rst:353 ../../../AMDGPUUsage.rst:360
#: ../../../AMDGPUUsage.rst:367 ../../../AMDGPUUsage.rst:404
#: ../../../AMDGPUUsage.rst:409 ../../../AMDGPUUsage.rst:412
#: ../../../AMDGPUUsage.rst:415 ../../../AMDGPUUsage.rst:424
#: ../../../AMDGPUUsage.rst:427 ../../../AMDGPUUsage.rst:430
#: ../../../AMDGPUUsage.rst:437 ../../../AMDGPUUsage.rst:443
#: ../../../AMDGPUUsage.rst:450 ../../../AMDGPUUsage.rst:456
#: ../../../AMDGPUUsage.rst:546 ../../../AMDGPUUsage.rst:568
#: ../../../AMDGPUUsage.rst:587
msgid "Absolute flat scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:328
msgid "Radeon Vega Frontier Edition"
msgstr ""

#: ../../../AMDGPUUsage.rst:330
msgid "Radeon RX Vega 56"
msgstr ""

#: ../../../AMDGPUUsage.rst:331
msgid "Radeon RX Vega 64"
msgstr ""

#: ../../../AMDGPUUsage.rst:332
msgid "Radeon RX Vega 64 Liquid"
msgstr ""

#: ../../../AMDGPUUsage.rst:334
msgid "Radeon Instinct MI25"
msgstr ""

#: ../../../AMDGPUUsage.rst:335 ../../../AMDGPUUsage.rst:547
#: ../../../AMDGPUUsage.rst:2068
msgid "``gfx902``"
msgstr ""

#: ../../../AMDGPUUsage.rst:335
msgid "Ryzen 3 2200G"
msgstr ""

#: ../../../AMDGPUUsage.rst:336
msgid "Ryzen 5 2400G"
msgstr ""

#: ../../../AMDGPUUsage.rst:338 ../../../AMDGPUUsage.rst:548
#: ../../../AMDGPUUsage.rst:2069
msgid "``gfx904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:345 ../../../AMDGPUUsage.rst:549
#: ../../../AMDGPUUsage.rst:2070
msgid "``gfx906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:345 ../../../AMDGPUUsage.rst:349
#: ../../../AMDGPUUsage.rst:360 ../../../AMDGPUUsage.rst:381
#: ../../../AMDGPUUsage.rst:388 ../../../AMDGPUUsage.rst:395
#: ../../../AMDGPUUsage.rst:705
msgid "sramecc"
msgstr ""

#: ../../../AMDGPUUsage.rst:345
msgid "Radeon Instinct MI50"
msgstr ""

#: ../../../AMDGPUUsage.rst:346
msgid "Radeon Instinct MI60"
msgstr ""

#: ../../../AMDGPUUsage.rst:347
msgid "Radeon VII"
msgstr ""

#: ../../../AMDGPUUsage.rst:348
msgid "Radeon Pro VII"
msgstr ""

#: ../../../AMDGPUUsage.rst:349 ../../../AMDGPUUsage.rst:2071
msgid "``gfx908``"
msgstr ""

#: ../../../AMDGPUUsage.rst:349
msgid "AMD Instinct MI100 Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:353 ../../../AMDGPUUsage.rst:550
#: ../../../AMDGPUUsage.rst:2072
msgid "``gfx909``"
msgstr ""

#: ../../../AMDGPUUsage.rst:360 ../../../AMDGPUUsage.rst:2086
msgid "``gfx90a``"
msgstr ""

#: ../../../AMDGPUUsage.rst:361 ../../../AMDGPUUsage.rst:382
#: ../../../AMDGPUUsage.rst:389 ../../../AMDGPUUsage.rst:396
#: ../../../AMDGPUUsage.rst:717
msgid "tgsplit"
msgstr ""

#: ../../../AMDGPUUsage.rst:363 ../../../AMDGPUUsage.rst:384
#: ../../../AMDGPUUsage.rst:391 ../../../AMDGPUUsage.rst:398
msgid "kernarg preload"
msgstr ""

#: ../../../AMDGPUUsage.rst:363 ../../../AMDGPUUsage.rst:384
#: ../../../AMDGPUUsage.rst:391 ../../../AMDGPUUsage.rst:398
#: ../../../AMDGPUUsage.rst:468 ../../../AMDGPUUsage.rst:475
#: ../../../AMDGPUUsage.rst:482 ../../../AMDGPUUsage.rst:489
#: ../../../AMDGPUUsage.rst:496 ../../../AMDGPUUsage.rst:503
#: ../../../AMDGPUUsage.rst:510 ../../../AMDGPUUsage.rst:517
#: ../../../AMDGPUUsage.rst:524 ../../../AMDGPUUsage.rst:598
#: ../../../AMDGPUUsage.rst:628
msgid "Packed work-item IDs"
msgstr ""

#: ../../../AMDGPUUsage.rst:360
msgid "AMD Instinct MI210 Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:361
msgid "AMD Instinct MI250 Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:362
msgid "AMD Instinct MI250X Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:367 ../../../AMDGPUUsage.rst:551
#: ../../../AMDGPUUsage.rst:2073
msgid "``gfx90c``"
msgstr ""

#: ../../../AMDGPUUsage.rst:367
msgid "Ryzen 7 4700G"
msgstr ""

#: ../../../AMDGPUUsage.rst:368
msgid "Ryzen 7 4700GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:369
msgid "Ryzen 5 4600G"
msgstr ""

#: ../../../AMDGPUUsage.rst:370
msgid "Ryzen 5 4600GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:371
msgid "Ryzen 3 4300G"
msgstr ""

#: ../../../AMDGPUUsage.rst:372
msgid "Ryzen 3 4300GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:373
msgid "Ryzen Pro 4000G"
msgstr ""

#: ../../../AMDGPUUsage.rst:374
msgid "Ryzen 7 Pro 4700G"
msgstr ""

#: ../../../AMDGPUUsage.rst:375
msgid "Ryzen 7 Pro 4750GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:376
msgid "Ryzen 5 Pro 4650G"
msgstr ""

#: ../../../AMDGPUUsage.rst:377
msgid "Ryzen 5 Pro 4650GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:378
msgid "Ryzen 3 Pro 4350G"
msgstr ""

#: ../../../AMDGPUUsage.rst:379
msgid "Ryzen 3 Pro 4350GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:381 ../../../AMDGPUUsage.rst:2087
msgid "``gfx940``"
msgstr ""

#: ../../../AMDGPUUsage.rst:381 ../../../AMDGPUUsage.rst:388
#: ../../../AMDGPUUsage.rst:395 ../../../AMDGPUUsage.rst:465
#: ../../../AMDGPUUsage.rst:472 ../../../AMDGPUUsage.rst:479
#: ../../../AMDGPUUsage.rst:486 ../../../AMDGPUUsage.rst:493
#: ../../../AMDGPUUsage.rst:500 ../../../AMDGPUUsage.rst:507
#: ../../../AMDGPUUsage.rst:514 ../../../AMDGPUUsage.rst:521
#: ../../../AMDGPUUsage.rst:596 ../../../AMDGPUUsage.rst:626
msgid "Architected flat scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:388 ../../../AMDGPUUsage.rst:2098
msgid "``gfx941``"
msgstr ""

#: ../../../AMDGPUUsage.rst:395 ../../../AMDGPUUsage.rst:2099
msgid "``gfx942``"
msgstr ""

#: ../../../AMDGPUUsage.rst:402
msgid "**GCN GFX10.1 (RDNA 1)** [AMD-GCN-GFX10-RDNA1]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:404 ../../../AMDGPUUsage.rst:568
#: ../../../AMDGPUUsage.rst:2074
msgid "``gfx1010``"
msgstr ""

#: ../../../AMDGPUUsage.rst:404 ../../../AMDGPUUsage.rst:408
#: ../../../AMDGPUUsage.rst:412 ../../../AMDGPUUsage.rst:415
#: ../../../AMDGPUUsage.rst:424 ../../../AMDGPUUsage.rst:427
#: ../../../AMDGPUUsage.rst:430 ../../../AMDGPUUsage.rst:437
#: ../../../AMDGPUUsage.rst:443 ../../../AMDGPUUsage.rst:450
#: ../../../AMDGPUUsage.rst:456 ../../../AMDGPUUsage.rst:465
#: ../../../AMDGPUUsage.rst:472 ../../../AMDGPUUsage.rst:479
#: ../../../AMDGPUUsage.rst:486 ../../../AMDGPUUsage.rst:493
#: ../../../AMDGPUUsage.rst:500 ../../../AMDGPUUsage.rst:507
#: ../../../AMDGPUUsage.rst:514 ../../../AMDGPUUsage.rst:521
#: ../../../AMDGPUUsage.rst:570 ../../../AMDGPUUsage.rst:588
#: ../../../AMDGPUUsage.rst:597 ../../../AMDGPUUsage.rst:627
#: ../../../AMDGPUUsage.rst:699
msgid "cumode"
msgstr ""

#: ../../../AMDGPUUsage.rst:405 ../../../AMDGPUUsage.rst:409
#: ../../../AMDGPUUsage.rst:413 ../../../AMDGPUUsage.rst:416
#: ../../../AMDGPUUsage.rst:425 ../../../AMDGPUUsage.rst:428
#: ../../../AMDGPUUsage.rst:431 ../../../AMDGPUUsage.rst:438
#: ../../../AMDGPUUsage.rst:444 ../../../AMDGPUUsage.rst:451
#: ../../../AMDGPUUsage.rst:457 ../../../AMDGPUUsage.rst:466
#: ../../../AMDGPUUsage.rst:473 ../../../AMDGPUUsage.rst:480
#: ../../../AMDGPUUsage.rst:487 ../../../AMDGPUUsage.rst:494
#: ../../../AMDGPUUsage.rst:501 ../../../AMDGPUUsage.rst:508
#: ../../../AMDGPUUsage.rst:515 ../../../AMDGPUUsage.rst:522
#: ../../../AMDGPUUsage.rst:569 ../../../AMDGPUUsage.rst:587
#: ../../../AMDGPUUsage.rst:596 ../../../AMDGPUUsage.rst:626
#: ../../../AMDGPUUsage.rst:722
msgid "wavefrontsize64"
msgstr ""

#: ../../../AMDGPUUsage.rst:404
msgid "Radeon RX 5700"
msgstr ""

#: ../../../AMDGPUUsage.rst:405
msgid "Radeon RX 5700 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:406
msgid "Radeon Pro 5600 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:407
msgid "Radeon Pro 5600M"
msgstr ""

#: ../../../AMDGPUUsage.rst:408 ../../../AMDGPUUsage.rst:569
#: ../../../AMDGPUUsage.rst:2075
msgid "``gfx1011``"
msgstr ""

#: ../../../AMDGPUUsage.rst:408
msgid "Radeon Pro V520"
msgstr ""

#: ../../../AMDGPUUsage.rst:412 ../../../AMDGPUUsage.rst:570
#: ../../../AMDGPUUsage.rst:2076
msgid "``gfx1012``"
msgstr ""

#: ../../../AMDGPUUsage.rst:412
msgid "Radeon RX 5500"
msgstr ""

#: ../../../AMDGPUUsage.rst:413
msgid "Radeon RX 5500 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:415 ../../../AMDGPUUsage.rst:571
#: ../../../AMDGPUUsage.rst:2089
msgid "``gfx1013``"
msgstr ""

#: ../../../AMDGPUUsage.rst:422
msgid "**GCN GFX10.3 (RDNA 2)** [AMD-GCN-GFX10-RDNA2]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:424 ../../../AMDGPUUsage.rst:587
#: ../../../AMDGPUUsage.rst:2077
msgid "``gfx1030``"
msgstr ""

#: ../../../AMDGPUUsage.rst:424
msgid "Radeon RX 6800"
msgstr ""

#: ../../../AMDGPUUsage.rst:425
msgid "Radeon RX 6800 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:426
msgid "Radeon RX 6900 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:427 ../../../AMDGPUUsage.rst:588
#: ../../../AMDGPUUsage.rst:2078
msgid "``gfx1031``"
msgstr ""

#: ../../../AMDGPUUsage.rst:427
msgid "Radeon RX 6700 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:430 ../../../AMDGPUUsage.rst:589
#: ../../../AMDGPUUsage.rst:2079
msgid "``gfx1032``"
msgstr ""

#: ../../../AMDGPUUsage.rst:437 ../../../AMDGPUUsage.rst:590
#: ../../../AMDGPUUsage.rst:2080
msgid "``gfx1033``"
msgstr ""

#: ../../../AMDGPUUsage.rst:443 ../../../AMDGPUUsage.rst:591
#: ../../../AMDGPUUsage.rst:2085
msgid "``gfx1034``"
msgstr ""

#: ../../../AMDGPUUsage.rst:450 ../../../AMDGPUUsage.rst:592
#: ../../../AMDGPUUsage.rst:2084
msgid "``gfx1035``"
msgstr ""

#: ../../../AMDGPUUsage.rst:456 ../../../AMDGPUUsage.rst:593
#: ../../../AMDGPUUsage.rst:2092
msgid "``gfx1036``"
msgstr ""

#: ../../../AMDGPUUsage.rst:463
msgid "**GCN GFX11 (RDNA 3)** [AMD-GCN-GFX11-RDNA3]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:465 ../../../AMDGPUUsage.rst:596
#: ../../../AMDGPUUsage.rst:604 ../../../AMDGPUUsage.rst:2088
msgid "``gfx1100``"
msgstr ""

#: ../../../AMDGPUUsage.rst:472 ../../../AMDGPUUsage.rst:597
#: ../../../AMDGPUUsage.rst:605 ../../../AMDGPUUsage.rst:2093
msgid "``gfx1101``"
msgstr ""

#: ../../../AMDGPUUsage.rst:479 ../../../AMDGPUUsage.rst:598
#: ../../../AMDGPUUsage.rst:2094
msgid "``gfx1102``"
msgstr ""

#: ../../../AMDGPUUsage.rst:486 ../../../AMDGPUUsage.rst:599
#: ../../../AMDGPUUsage.rst:2091
msgid "``gfx1103``"
msgstr ""

#: ../../../AMDGPUUsage.rst:493 ../../../AMDGPUUsage.rst:600
#: ../../../AMDGPUUsage.rst:614 ../../../AMDGPUUsage.rst:621
#: ../../../AMDGPUUsage.rst:2090
msgid "``gfx1150``"
msgstr ""

#: ../../../AMDGPUUsage.rst:500 ../../../AMDGPUUsage.rst:601
#: ../../../AMDGPUUsage.rst:606 ../../../AMDGPUUsage.rst:615
#: ../../../AMDGPUUsage.rst:622 ../../../AMDGPUUsage.rst:2097
msgid "``gfx1151``"
msgstr ""

#: ../../../AMDGPUUsage.rst:507 ../../../AMDGPUUsage.rst:602
#: ../../../AMDGPUUsage.rst:607 ../../../AMDGPUUsage.rst:616
#: ../../../AMDGPUUsage.rst:623
msgid "``gfx1152``"
msgstr ""

#: ../../../AMDGPUUsage.rst:514 ../../../AMDGPUUsage.rst:626
#: ../../../AMDGPUUsage.rst:2095
msgid "``gfx1200``"
msgstr ""

#: ../../../AMDGPUUsage.rst:521 ../../../AMDGPUUsage.rst:627
#: ../../../AMDGPUUsage.rst:2101
msgid "``gfx1201``"
msgstr ""

#: ../../../AMDGPUUsage.rst:530
msgid ""
"Generic processors allow execution of a single code object on any of the "
"processors that it supports. Such code objects may not perform as well as "
"those for the non-generic processors."
msgstr ""

#: ../../../AMDGPUUsage.rst:533
msgid ""
"Generic processors are only available on code object V6 and above (see :ref:"
"`amdgpu-elf-code-object`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:535
msgid ""
"Generic processor code objects are versioned. See :ref:`amdgpu-generic-"
"processor-versioning` for more information on how versioning works."
msgstr ""

#: ../../../AMDGPUUsage.rst:537
msgid "AMDGPU Generic Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:541
msgid "Supported Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:541
msgid "Target Restrictions"
msgstr ""

#: ../../../AMDGPUUsage.rst:546 ../../../AMDGPUUsage.rst:2104
msgid "``gfx9-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:546
msgid ""
"``v_mad_mix`` instructions are not available on ``gfx900``, ``gfx902``, "
"``gfx909``, ``gfx90c``"
msgstr ""

#: ../../../AMDGPUUsage.rst:550
msgid "``v_fma_mix`` instructions are not available on ``gfx904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:552
msgid "sramecc is not available on ``gfx906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:554
msgid "The following instructions are not available on ``gfx906``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:557
msgid "``v_fmac_f32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:558
msgid "``v_xnor_b32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:559 ../../../AMDGPUUsage.rst:572
msgid "``v_dot4_i32_i8``"
msgstr ""

#: ../../../AMDGPUUsage.rst:560 ../../../AMDGPUUsage.rst:573
msgid "``v_dot8_i32_i4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:561 ../../../AMDGPUUsage.rst:574
msgid "``v_dot2_i32_i16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:562 ../../../AMDGPUUsage.rst:575
msgid "``v_dot2_u32_u16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:563 ../../../AMDGPUUsage.rst:578
msgid "``v_dot4_u32_u8``"
msgstr ""

#: ../../../AMDGPUUsage.rst:564 ../../../AMDGPUUsage.rst:579
msgid "``v_dot8_u32_u4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:565 ../../../AMDGPUUsage.rst:580
msgid "``v_dot2_f32_f16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:568 ../../../AMDGPUUsage.rst:2105
msgid "``gfx10-1-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:568
msgid ""
"The following instructions are not available on ``gfx1011`` and ``gfx1012``"
msgstr ""

#: ../../../AMDGPUUsage.rst:576
msgid "``v_dot2c_f32_f16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:577
msgid "``v_dot4c_i32_i8``"
msgstr ""

#: ../../../AMDGPUUsage.rst:582
msgid "BVH Ray Tracing instructions are not available on ``gfx1013``"
msgstr ""

#: ../../../AMDGPUUsage.rst:587 ../../../AMDGPUUsage.rst:2106
msgid "``gfx10-3-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:587 ../../../AMDGPUUsage.rst:626
msgid "No restrictions."
msgstr ""

#: ../../../AMDGPUUsage.rst:596 ../../../AMDGPUUsage.rst:2107
msgid "``gfx11-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:596
msgid ""
"Various codegen pessimizations are applied to work around some hazards "
"specific to some targets within this family."
msgstr ""

#: ../../../AMDGPUUsage.rst:602
msgid "Not all VGPRs can be used on:"
msgstr ""

#: ../../../AMDGPUUsage.rst:609
msgid ""
"SALU floating point instructions and single-use VGPR hint instructions are "
"not available on:"
msgstr ""

#: ../../../AMDGPUUsage.rst:618
msgid "SGPRs are not supported for src1 in dpp instructions for:"
msgstr ""

#: ../../../AMDGPUUsage.rst:626 ../../../AMDGPUUsage.rst:2112
msgid "``gfx12-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:636
msgid "Generic Processor Versioning"
msgstr ""

#: ../../../AMDGPUUsage.rst:638
msgid ""
"Generic processor (see :ref:`amdgpu-generic-processor-table`) code objects "
"are versioned (see :ref:`amdgpu-elf-header-e_flags-table-v6-onwards`) "
"between 1 and 255. The version of non-generic code objects is always set to "
"0."
msgstr ""

#: ../../../AMDGPUUsage.rst:641
msgid ""
"For a generic code object, adding a new supported processor may require the "
"code generated for the generic target to be changed so it can continue to "
"execute on the previously supported processors as well as on the new one. "
"When this happens, the generic code object version number is incremented at "
"the same time as the generic target is updated."
msgstr ""

#: ../../../AMDGPUUsage.rst:645
msgid ""
"Each supported processor of a generic target is mapped to the version it was "
"introduced in. A generic code object can execute on a supported processor if "
"the version of the code object being loaded is greater than or equal to the "
"version in which the processor was added to the generic target."
msgstr ""

#: ../../../AMDGPUUsage.rst:652
msgid "Target Features"
msgstr ""

#: ../../../AMDGPUUsage.rst:654
msgid ""
"Target features control how code is generated to support certain processor "
"specific features. Not all target features are supported by all processors. "
"The runtime must ensure that the features supported by the device used to "
"execute the code match the features enabled when generating the code. A "
"mismatch of features may result in incorrect execution, or a reduction in "
"performance."
msgstr ""

#: ../../../AMDGPUUsage.rst:661
msgid ""
"The target features supported by each processor is listed in :ref:`amdgpu-"
"processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:664
msgid ""
"Target features are controlled by exactly one of the following Clang options:"
msgstr ""

#: ../../../AMDGPUUsage.rst:667
msgid "``-mcpu=<target-id>`` or ``--offload-arch=<target-id>``"
msgstr ""

#: ../../../AMDGPUUsage.rst:669
msgid ""
"The ``-mcpu`` and ``--offload-arch`` can specify the target feature as "
"optional components of the target ID. If omitted, the target feature has the "
"``any`` value. See :ref:`amdgpu-target-id`."
msgstr ""

#: ../../../AMDGPUUsage.rst:673
msgid "``-m[no-]<target-feature>``"
msgstr ""

#: ../../../AMDGPUUsage.rst:675
msgid ""
"Target features not specified by the target ID are specified using a "
"separate option. These target features can have an ``on`` or ``off`` value.  "
"``on`` is specified by omitting the ``no-`` prefix, and ``off`` is specified "
"by including the ``no-`` prefix. The default if not specified is ``off``."
msgstr ""

#: ../../../AMDGPUUsage.rst:681 ../../../AMDGPUUsage.rst:2584
#: ../../../AMDGPUUsage.rst:3398
msgid "For example:"
msgstr ""

#: ../../../AMDGPUUsage.rst:683
msgid "``-mcpu=gfx908:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:684
msgid "Enable the ``xnack`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:685
msgid "``-mcpu=gfx908:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:686
msgid "Disable the ``xnack`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:687
msgid "``-mcumode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:688
msgid "Enable the ``cumode`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:751
msgid "``-mno-cumode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:690
msgid "Disable the ``cumode`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:692
msgid "AMDGPU Target Features"
msgstr ""

#: ../../../AMDGPUUsage.rst:696
msgid "Target Feature"
msgstr ""

#: ../../../AMDGPUUsage.rst:696
msgid "Clang Option to Control"
msgstr ""

#: ../../../AMDGPUUsage.rst:697 ../../../AMDGPUUsage.rst:1809
#: ../../../AMDGPUUsage.rst:1912 ../../../AMDGPUUsage.rst:1939
#: ../../../AMDGPUUsage.rst:1974 ../../../AMDGPUUsage.rst:2001
#: ../../../AMDGPUUsage.rst:2033 ../../../AMDGPUUsage.rst:2124
#: ../../../AMDGPUUsage.rst:2211 ../../../AMDGPUUsage.rst:2228
#: ../../../AMDGPUUsage.rst:2377 ../../../AMDGPUUsage.rst:2389
#: ../../../AMDGPUUsage.rst:2414 ../../../AMDGPUUsage.rst:14924
msgid "Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:699
msgid "``-m[no-]cumode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:699
msgid ""
"Control the wavefront execution mode used when generating code for kernels. "
"When disabled native WGP wavefront execution mode is used, when enabled CU "
"wavefront execution mode is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:705 ../../../AMDGPUUsage.rst:727
msgid "``-mcpu``"
msgstr ""

#: ../../../AMDGPUUsage.rst:706 ../../../AMDGPUUsage.rst:728
msgid "``--offload-arch``"
msgstr ""

#: ../../../AMDGPUUsage.rst:705
msgid ""
"If specified, generate code that can only be loaded and executed in a "
"process that has a matching setting for SRAMECC."
msgstr ""

#: ../../../AMDGPUUsage.rst:709
msgid ""
"If not specified for code object V2 to V3, generate code that can be loaded "
"and executed in a process with SRAMECC enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:713
msgid ""
"If not specified for code object V4 or above, generate code that can be "
"loaded and executed in a process with either setting of SRAMECC."
msgstr ""

#: ../../../AMDGPUUsage.rst:717
msgid "``-m[no-]tgsplit``"
msgstr ""

#: ../../../AMDGPUUsage.rst:717
msgid ""
"Enable/disable generating code that assumes work-groups are launched in "
"threadgroup split mode. When enabled the waves of a work-group may be "
"launched in different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:722
msgid "``-m[no-]wavefrontsize64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:722
msgid ""
"Control the wavefront size used when generating code for kernels. When "
"disabled native wavefront size 32 is used, when enabled wavefront size 64 is "
"used."
msgstr ""

#: ../../../AMDGPUUsage.rst:727
msgid ""
"If specified, generate code that can only be loaded and executed in a "
"process that has a matching setting for XNACK replay."
msgstr ""

#: ../../../AMDGPUUsage.rst:731
msgid ""
"If not specified for code object V2 to V3, generate code that can be loaded "
"and executed in a process with XNACK replay enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:735
msgid ""
"If not specified for code object V4 or above, generate code that can be "
"loaded and executed in a process with either setting of XNACK replay."
msgstr ""

#: ../../../AMDGPUUsage.rst:739
msgid ""
"XNACK replay can be used for demand paging and page migration. If enabled in "
"the device, then if a page fault occurs the code may execute incorrectly "
"unless generated with XNACK replay enabled, or generated for code object V4 "
"or above without specifying XNACK replay. Executing code that was generated "
"with XNACK replay enabled, or generated for code object V4 or above without "
"specifying XNACK replay, on a device that does not have XNACK replay enabled "
"will execute correctly but may be less performant than code generated for "
"XNACK replay disabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:756 ../../../AMDGPUUsage.rst:2331
msgid "Target ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:758
msgid ""
"AMDGPU supports target IDs. See `Clang Offload Bundler <https://clang.llvm."
"org/docs/ClangOffloadBundler.html>`_ for a general description. The AMDGPU "
"target specific information is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:766
msgid "**processor**"
msgstr ""

#: ../../../AMDGPUUsage.rst:763
msgid ""
"Is an AMDGPU processor or alternative processor name specified in :ref:"
"`amdgpu-processor-table`. The non-canonical form target ID allows both the "
"primary processor and alternative processor names. The canonical form target "
"ID only allow the primary processor name."
msgstr ""

#: ../../../AMDGPUUsage.rst:776
msgid "**target-feature**"
msgstr ""

#: ../../../AMDGPUUsage.rst:769
msgid ""
"Is a target feature name specified in :ref:`amdgpu-target-features-table` "
"that is supported by the processor. The target features supported by each "
"processor is specified in :ref:`amdgpu-processor-table`. Those that can be "
"specified in a target ID are marked as being controlled by ``-mcpu`` and ``--"
"offload-arch``. Each target feature must appear at most once in a target ID. "
"The non-canonical form target ID allows the target features to be specified "
"in any order. The canonical form target ID requires the target features to "
"be specified in alphabetic order."
msgstr ""

#: ../../../AMDGPUUsage.rst:781
msgid "Code Object V2 to V3 Target ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:783
msgid ""
"The target ID syntax for code object V2 to V3 is the same as defined in "
"`Clang Offload Bundler <https://clang.llvm.org/docs/ClangOffloadBundler."
"html>`_ except when used in the :ref:`amdgpu-assembler-directive-amdgcn-"
"target` assembler directive and the bundle entry ID. In those cases it has "
"the following BNF syntax:"
msgstr ""

#: ../../../AMDGPUUsage.rst:793
msgid ""
"Where a target feature is omitted if *Off* and present if *On* or *Any*."
msgstr ""

#: ../../../AMDGPUUsage.rst:797
msgid ""
"The code object V2 to V3 cannot represent *Any* and treats it the same as "
"*On*."
msgstr ""

#: ../../../AMDGPUUsage.rst:803
msgid "Embedding Bundled Code Objects"
msgstr ""

#: ../../../AMDGPUUsage.rst:805
msgid ""
"AMDGPU supports the HIP and OpenMP languages that perform code object "
"embedding as described in `Clang Offload Bundler <https://clang.llvm.org/"
"docs/ClangOffloadBundler.html>`_."
msgstr ""

#: ../../../AMDGPUUsage.rst:811
msgid ""
"The target ID syntax used for code object V2 to V3 for a bundle entry ID "
"differs from that used elsewhere. See :ref:`amdgpu-target-id-v2-v3`."
msgstr ""

#: ../../../AMDGPUUsage.rst:817
msgid "Address Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:819
msgid ""
"The AMDGPU architecture supports a number of memory address spaces. The "
"address space names use the OpenCL standard names, with some additions."
msgstr ""

#: ../../../AMDGPUUsage.rst:822
msgid ""
"The AMDGPU address spaces correspond to target architecture specific LLVM "
"address space numbers used in LLVM IR."
msgstr ""

#: ../../../AMDGPUUsage.rst:825
msgid ""
"The AMDGPU address spaces are described in :ref:`amdgpu-address-spaces-"
"table`. Only 64-bit process address spaces are supported for the ``amdgcn`` "
"target."
msgstr ""

#: ../../../AMDGPUUsage.rst:829
msgid "AMDGPU Address Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:833
msgid "64-Bit Process Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:835 ../../../AMDGPUUsage.rst:2792
msgid "Address Space Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:835
msgid "LLVM IR Address Space Number"
msgstr ""

#: ../../../AMDGPUUsage.rst:835 ../../../AMDGPUUsage.rst:4624
msgid "HSA Segment Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:835 ../../../AMDGPUUsage.rst:4624
msgid "Hardware Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:835 ../../../AMDGPUUsage.rst:4624
msgid "Address Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:835 ../../../AMDGPUUsage.rst:4624
msgid "NULL Value"
msgstr ""

#: ../../../AMDGPUUsage.rst:838 ../../../AMDGPUUsage.rst:4632
msgid "Generic"
msgstr ""

#: ../../../AMDGPUUsage.rst:838 ../../../AMDGPUUsage.rst:845
#: ../../../AMDGPUUsage.rst:1796 ../../../AMDGPUUsage.rst:1812
#: ../../../AMDGPUUsage.rst:1816 ../../../AMDGPUUsage.rst:1821
#: ../../../AMDGPUUsage.rst:1822 ../../../AMDGPUUsage.rst:2511
#: ../../../AMDGPUUsage.rst:2644 ../../../AMDGPUUsage.rst:5220
#: ../../../AMDGPUUsage.rst:5495 ../../../AMDGPUUsage.rst:5514
#: ../../../AMDGPUUsage.rst:5525 ../../../AMDGPUUsage.rst:5543
#: ../../../AMDGPUUsage.rst:15666 ../../../AMDGPUUsage.rst:15668
#: ../../../AMDGPUUsage.rst:15670 ../../../AMDGPUUsage.rst:15672
#: ../../../AMDGPUUsage.rst:15674 ../../../AMDGPUUsage.rst:15677
#: ../../../AMDGPUUsage.rst:15679 ../../../AMDGPUUsage.rst:15681
#: ../../../AMDGPUUsage.rst:15683 ../../../AMDGPUUsage.rst:15685
#: ../../../AMDGPUUsage.rst:15688 ../../../AMDGPUUsage.rst:15694
#: ../../../AMDGPUUsage.rst:15696 ../../../AMDGPUUsage.rst:15699
#: ../../../AMDGPUUsage.rst:15703 ../../../AMDGPUUsage.rst:15705
#: ../../../AMDGPUUsage.rst:15707 ../../../AMDGPUUsage.rst:15709
#: ../../../AMDGPUUsage.rst:15733 ../../../AMDGPUUsage.rst:15737
#: ../../../AMDGPUUsage.rst:15741 ../../../AMDGPUUsage.rst:15753
#: ../../../AMDGPUUsage.rst:15755 ../../../AMDGPUUsage.rst:15767
#: ../../../AMDGPUUsage.rst:15769 ../../../AMDGPUUsage.rst:15771
#: ../../../AMDGPUUsage.rst:15773 ../../../AMDGPUUsage.rst:15775
#: ../../../AMDGPUUsage.rst:15777 ../../../AMDGPUUsage.rst:15779
#: ../../../AMDGPUUsage.rst:15781 ../../../AMDGPUUsage.rst:15783
#: ../../../AMDGPUUsage.rst:15785 ../../../AMDGPUUsage.rst:15787
msgid "0"
msgstr ""

#: ../../../AMDGPUUsage.rst:838 ../../../AMDGPUUsage.rst:4632
msgid "flat"
msgstr ""

#: ../../../AMDGPUUsage.rst:838 ../../../AMDGPUUsage.rst:839
#: ../../../AMDGPUUsage.rst:842 ../../../AMDGPUUsage.rst:1813
#: ../../../AMDGPUUsage.rst:2653 ../../../AMDGPUUsage.rst:2658
#: ../../../AMDGPUUsage.rst:2675 ../../../AMDGPUUsage.rst:2799
#: ../../../AMDGPUUsage.rst:2800 ../../../AMDGPUUsage.rst:4629
#: ../../../AMDGPUUsage.rst:4630 ../../../AMDGPUUsage.rst:4632
msgid "64"
msgstr ""

#: ../../../AMDGPUUsage.rst:838 ../../../AMDGPUUsage.rst:839
#: ../../../AMDGPUUsage.rst:842 ../../../AMDGPUUsage.rst:4629
#: ../../../AMDGPUUsage.rst:4630 ../../../AMDGPUUsage.rst:4632
msgid "0x0000000000000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:839 ../../../AMDGPUUsage.rst:2753
#: ../../../AMDGPUUsage.rst:2754 ../../../AMDGPUUsage.rst:2799
#: ../../../AMDGPUUsage.rst:4629
msgid "Global"
msgstr ""

#: ../../../AMDGPUUsage.rst:839 ../../../AMDGPUUsage.rst:1817
#: ../../../AMDGPUUsage.rst:2230 ../../../AMDGPUUsage.rst:2512
#: ../../../AMDGPUUsage.rst:2649 ../../../AMDGPUUsage.rst:5496
#: ../../../AMDGPUUsage.rst:5508 ../../../AMDGPUUsage.rst:5526
#: ../../../AMDGPUUsage.rst:5545 ../../../AMDGPUUsage.rst:5614
#: ../../../AMDGPUUsage.rst:5634 ../../../AMDGPUUsage.rst:5637
#: ../../../AMDGPUUsage.rst:5640 ../../../AMDGPUUsage.rst:5643
#: ../../../AMDGPUUsage.rst:5646 ../../../AMDGPUUsage.rst:5678
#: ../../../AMDGPUUsage.rst:5681 ../../../AMDGPUUsage.rst:5684
#: ../../../AMDGPUUsage.rst:15051 ../../../AMDGPUUsage.rst:15701
#: ../../../AMDGPUUsage.rst:15722 ../../../AMDGPUUsage.rst:15725
#: ../../../AMDGPUUsage.rst:15749 ../../../AMDGPUUsage.rst:15751
#: ../../../AMDGPUUsage.rst:15765
msgid "1"
msgstr ""

#: ../../../AMDGPUUsage.rst:839 ../../../AMDGPUUsage.rst:4629
#: ../../../AMDGPUUsage.rst:6227 ../../../AMDGPUUsage.rst:6255
#: ../../../AMDGPUUsage.rst:6289 ../../../AMDGPUUsage.rst:6292
#: ../../../AMDGPUUsage.rst:6294 ../../../AMDGPUUsage.rst:6302
#: ../../../AMDGPUUsage.rst:6312 ../../../AMDGPUUsage.rst:6315
#: ../../../AMDGPUUsage.rst:6333 ../../../AMDGPUUsage.rst:6383
#: ../../../AMDGPUUsage.rst:6386 ../../../AMDGPUUsage.rst:6404
#: ../../../AMDGPUUsage.rst:6562 ../../../AMDGPUUsage.rst:6565
#: ../../../AMDGPUUsage.rst:6587 ../../../AMDGPUUsage.rst:6629
#: ../../../AMDGPUUsage.rst:6632 ../../../AMDGPUUsage.rst:6654
#: ../../../AMDGPUUsage.rst:6785 ../../../AMDGPUUsage.rst:6788
#: ../../../AMDGPUUsage.rst:6864 ../../../AMDGPUUsage.rst:7155
#: ../../../AMDGPUUsage.rst:7160 ../../../AMDGPUUsage.rst:7232
#: ../../../AMDGPUUsage.rst:7323 ../../../AMDGPUUsage.rst:7328
#: ../../../AMDGPUUsage.rst:7487 ../../../AMDGPUUsage.rst:7515
#: ../../../AMDGPUUsage.rst:7549 ../../../AMDGPUUsage.rst:7551
#: ../../../AMDGPUUsage.rst:7562 ../../../AMDGPUUsage.rst:7564
#: ../../../AMDGPUUsage.rst:7566 ../../../AMDGPUUsage.rst:7570
#: ../../../AMDGPUUsage.rst:7577 ../../../AMDGPUUsage.rst:7581
#: ../../../AMDGPUUsage.rst:7590 ../../../AMDGPUUsage.rst:7593
#: ../../../AMDGPUUsage.rst:7676 ../../../AMDGPUUsage.rst:7700
#: ../../../AMDGPUUsage.rst:7793 ../../../AMDGPUUsage.rst:7800
#: ../../../AMDGPUUsage.rst:7879 ../../../AMDGPUUsage.rst:7903
#: ../../../AMDGPUUsage.rst:8219 ../../../AMDGPUUsage.rst:8226
#: ../../../AMDGPUUsage.rst:8263 ../../../AMDGPUUsage.rst:8307
#: ../../../AMDGPUUsage.rst:8362 ../../../AMDGPUUsage.rst:8369
#: ../../../AMDGPUUsage.rst:8407 ../../../AMDGPUUsage.rst:8449
#: ../../../AMDGPUUsage.rst:8682 ../../../AMDGPUUsage.rst:8689
#: ../../../AMDGPUUsage.rst:8836 ../../../AMDGPUUsage.rst:8901
#: ../../../AMDGPUUsage.rst:9450 ../../../AMDGPUUsage.rst:9455
#: ../../../AMDGPUUsage.rst:9550 ../../../AMDGPUUsage.rst:9643
#: ../../../AMDGPUUsage.rst:9648 ../../../AMDGPUUsage.rst:9808
#: ../../../AMDGPUUsage.rst:9836 ../../../AMDGPUUsage.rst:9879
#: ../../../AMDGPUUsage.rst:9881 ../../../AMDGPUUsage.rst:9888
#: ../../../AMDGPUUsage.rst:9890 ../../../AMDGPUUsage.rst:9892
#: ../../../AMDGPUUsage.rst:9894 ../../../AMDGPUUsage.rst:9896
#: ../../../AMDGPUUsage.rst:9898 ../../../AMDGPUUsage.rst:9905
#: ../../../AMDGPUUsage.rst:9909 ../../../AMDGPUUsage.rst:9918
#: ../../../AMDGPUUsage.rst:9921 ../../../AMDGPUUsage.rst:9996
#: ../../../AMDGPUUsage.rst:10020 ../../../AMDGPUUsage.rst:10106
#: ../../../AMDGPUUsage.rst:10113 ../../../AMDGPUUsage.rst:10192
#: ../../../AMDGPUUsage.rst:10216 ../../../AMDGPUUsage.rst:10521
#: ../../../AMDGPUUsage.rst:10532 ../../../AMDGPUUsage.rst:10574
#: ../../../AMDGPUUsage.rst:10633 ../../../AMDGPUUsage.rst:10689
#: ../../../AMDGPUUsage.rst:10696 ../../../AMDGPUUsage.rst:10734
#: ../../../AMDGPUUsage.rst:10786 ../../../AMDGPUUsage.rst:11030
#: ../../../AMDGPUUsage.rst:11037 ../../../AMDGPUUsage.rst:11184
#: ../../../AMDGPUUsage.rst:11259 ../../../AMDGPUUsage.rst:11823
#: ../../../AMDGPUUsage.rst:11828 ../../../AMDGPUUsage.rst:11923
#: ../../../AMDGPUUsage.rst:12016 ../../../AMDGPUUsage.rst:12021
#: ../../../AMDGPUUsage.rst:12179 ../../../AMDGPUUsage.rst:12210
#: ../../../AMDGPUUsage.rst:12250 ../../../AMDGPUUsage.rst:12252
#: ../../../AMDGPUUsage.rst:12261 ../../../AMDGPUUsage.rst:12266
#: ../../../AMDGPUUsage.rst:12274 ../../../AMDGPUUsage.rst:12284
#: ../../../AMDGPUUsage.rst:12287 ../../../AMDGPUUsage.rst:12375
#: ../../../AMDGPUUsage.rst:12433 ../../../AMDGPUUsage.rst:12436
#: ../../../AMDGPUUsage.rst:12512 ../../../AMDGPUUsage.rst:12752
#: ../../../AMDGPUUsage.rst:12755 ../../../AMDGPUUsage.rst:12841
#: ../../../AMDGPUUsage.rst:12889 ../../../AMDGPUUsage.rst:12892
#: ../../../AMDGPUUsage.rst:12977 ../../../AMDGPUUsage.rst:13150
#: ../../../AMDGPUUsage.rst:13153 ../../../AMDGPUUsage.rst:13368
#: ../../../AMDGPUUsage.rst:13744 ../../../AMDGPUUsage.rst:13749
#: ../../../AMDGPUUsage.rst:13953 ../../../AMDGPUUsage.rst:14060
#: ../../../AMDGPUUsage.rst:14065
msgid "global"
msgstr ""

#: ../../../AMDGPUUsage.rst:840 ../../../AMDGPUUsage.rst:4633
msgid "Region"
msgstr ""

#: ../../../AMDGPUUsage.rst:840 ../../../AMDGPUUsage.rst:1818
#: ../../../AMDGPUUsage.rst:2231 ../../../AMDGPUUsage.rst:2514
#: ../../../AMDGPUUsage.rst:5497 ../../../AMDGPUUsage.rst:5510
#: ../../../AMDGPUUsage.rst:5527 ../../../AMDGPUUsage.rst:5547
#: ../../../AMDGPUUsage.rst:5589 ../../../AMDGPUUsage.rst:5592
#: ../../../AMDGPUUsage.rst:5596 ../../../AMDGPUUsage.rst:5605
#: ../../../AMDGPUUsage.rst:5608 ../../../AMDGPUUsage.rst:15052
msgid "2"
msgstr ""

#: ../../../AMDGPUUsage.rst:840 ../../../AMDGPUUsage.rst:845
#: ../../../AMDGPUUsage.rst:846 ../../../AMDGPUUsage.rst:848
#: ../../../AMDGPUUsage.rst:4633 ../../../AMDGPUUsage.rst:5611
msgid "N/A"
msgstr ""

#: ../../../AMDGPUUsage.rst:840 ../../../AMDGPUUsage.rst:4633
msgid "GDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:840 ../../../AMDGPUUsage.rst:841
#: ../../../AMDGPUUsage.rst:843 ../../../AMDGPUUsage.rst:2392
#: ../../../AMDGPUUsage.rst:2644 ../../../AMDGPUUsage.rst:2649
#: ../../../AMDGPUUsage.rst:2662 ../../../AMDGPUUsage.rst:2666
#: ../../../AMDGPUUsage.rst:2669 ../../../AMDGPUUsage.rst:2682
#: ../../../AMDGPUUsage.rst:2799 ../../../AMDGPUUsage.rst:2800
#: ../../../AMDGPUUsage.rst:2801 ../../../AMDGPUUsage.rst:2802
#: ../../../AMDGPUUsage.rst:2804 ../../../AMDGPUUsage.rst:2805
#: ../../../AMDGPUUsage.rst:4627 ../../../AMDGPUUsage.rst:4628
#: ../../../AMDGPUUsage.rst:4633 ../../../AMDGPUUsage.rst:5209
#: ../../../AMDGPUUsage.rst:5383 ../../../AMDGPUUsage.rst:5406
#: ../../../AMDGPUUsage.rst:5458 ../../../AMDGPUUsage.rst:5484
msgid "32"
msgstr ""

#: ../../../AMDGPUUsage.rst:840 ../../../AMDGPUUsage.rst:4633
msgid "*not implemented for AMDHSA*"
msgstr ""

#: ../../../AMDGPUUsage.rst:841 ../../../AMDGPUUsage.rst:4628
msgid "Local"
msgstr ""

#: ../../../AMDGPUUsage.rst:841 ../../../AMDGPUUsage.rst:1819
#: ../../../AMDGPUUsage.rst:2232 ../../../AMDGPUUsage.rst:2516
#: ../../../AMDGPUUsage.rst:5498 ../../../AMDGPUUsage.rst:5512
#: ../../../AMDGPUUsage.rst:5528 ../../../AMDGPUUsage.rst:5549
#: ../../../AMDGPUUsage.rst:15053 ../../../AMDGPUUsage.rst:15745
msgid "3"
msgstr ""

#: ../../../AMDGPUUsage.rst:841 ../../../AMDGPUUsage.rst:4628
msgid "group"
msgstr ""

#: ../../../AMDGPUUsage.rst:841 ../../../AMDGPUUsage.rst:4628
msgid "LDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:841 ../../../AMDGPUUsage.rst:843
#: ../../../AMDGPUUsage.rst:4628
msgid "0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:842 ../../../AMDGPUUsage.rst:4630
msgid "Constant"
msgstr ""

#: ../../../AMDGPUUsage.rst:842 ../../../AMDGPUUsage.rst:1820
#: ../../../AMDGPUUsage.rst:2518 ../../../AMDGPUUsage.rst:5586
#: ../../../AMDGPUUsage.rst:15054
msgid "4"
msgstr ""

#: ../../../AMDGPUUsage.rst:842 ../../../AMDGPUUsage.rst:4630
#: ../../../AMDGPUUsage.rst:6230 ../../../AMDGPUUsage.rst:6258
#: ../../../AMDGPUUsage.rst:7490 ../../../AMDGPUUsage.rst:7518
#: ../../../AMDGPUUsage.rst:9811 ../../../AMDGPUUsage.rst:9839
#: ../../../AMDGPUUsage.rst:12182 ../../../AMDGPUUsage.rst:12213
msgid "constant"
msgstr ""

#: ../../../AMDGPUUsage.rst:842 ../../../AMDGPUUsage.rst:4630
msgid "*same as global*"
msgstr ""

#: ../../../AMDGPUUsage.rst:843 ../../../AMDGPUUsage.rst:4627
msgid "Private"
msgstr ""

#: ../../../AMDGPUUsage.rst:843 ../../../AMDGPUUsage.rst:2519
#: ../../../AMDGPUUsage.rst:15055
msgid "5"
msgstr ""

#: ../../../AMDGPUUsage.rst:843 ../../../AMDGPUUsage.rst:4627
#: ../../../AMDGPUUsage.rst:6229 ../../../AMDGPUUsage.rst:6257
#: ../../../AMDGPUUsage.rst:7489 ../../../AMDGPUUsage.rst:7517
#: ../../../AMDGPUUsage.rst:9810 ../../../AMDGPUUsage.rst:9838
#: ../../../AMDGPUUsage.rst:12181 ../../../AMDGPUUsage.rst:12212
msgid "private"
msgstr ""

#: ../../../AMDGPUUsage.rst:843 ../../../AMDGPUUsage.rst:4627
msgid "scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:844
msgid "Constant 32-bit"
msgstr ""

#: ../../../AMDGPUUsage.rst:844 ../../../AMDGPUUsage.rst:2520
#: ../../../AMDGPUUsage.rst:5253 ../../../AMDGPUUsage.rst:15057
msgid "6"
msgstr ""

#: ../../../AMDGPUUsage.rst:844 ../../../AMDGPUUsage.rst:847
#: ../../../AMDGPUUsage.rst:954
msgid "*TODO*"
msgstr ""

#: ../../../AMDGPUUsage.rst:844 ../../../AMDGPUUsage.rst:4627
msgid "0x00000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:845
msgid "Buffer Fat Pointer"
msgstr ""

#: ../../../AMDGPUUsage.rst:845 ../../../AMDGPUUsage.rst:2522
#: ../../../AMDGPUUsage.rst:5263 ../../../AMDGPUUsage.rst:15059
msgid "7"
msgstr ""

#: ../../../AMDGPUUsage.rst:845
msgid "160"
msgstr ""

#: ../../../AMDGPUUsage.rst:846
msgid "Buffer Resource"
msgstr ""

#: ../../../AMDGPUUsage.rst:846 ../../../AMDGPUUsage.rst:2523
#: ../../../AMDGPUUsage.rst:5271 ../../../AMDGPUUsage.rst:5510
#: ../../../AMDGPUUsage.rst:15051 ../../../AMDGPUUsage.rst:15052
#: ../../../AMDGPUUsage.rst:15053 ../../../AMDGPUUsage.rst:15054
#: ../../../AMDGPUUsage.rst:15055 ../../../AMDGPUUsage.rst:15057
#: ../../../AMDGPUUsage.rst:15059
msgid "8"
msgstr ""

#: ../../../AMDGPUUsage.rst:846
msgid "V#"
msgstr ""

#: ../../../AMDGPUUsage.rst:846 ../../../AMDGPUUsage.rst:848
#: ../../../AMDGPUUsage.rst:2666
msgid "128"
msgstr ""

#: ../../../AMDGPUUsage.rst:846
msgid "0x00000000000000000000000000000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:847
msgid "Buffer Strided Pointer (experimental)"
msgstr ""

#: ../../../AMDGPUUsage.rst:847 ../../../AMDGPUUsage.rst:2524
#: ../../../AMDGPUUsage.rst:5279 ../../../AMDGPUUsage.rst:5512
msgid "9"
msgstr ""

#: ../../../AMDGPUUsage.rst:848
msgid "Streamout Registers"
msgstr ""

#: ../../../AMDGPUUsage.rst:848
msgid "GS_REGS"
msgstr ""

#: ../../../AMDGPUUsage.rst:880
msgid "**Generic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:852
msgid ""
"The generic address space is supported unless the *Target Properties* column "
"of :ref:`amdgpu-processor-table` specifies *Does not support generic address "
"space*."
msgstr ""

#: ../../../AMDGPUUsage.rst:856
msgid ""
"The generic address space uses the hardware flat address support for two "
"fixed ranges of virtual addresses (the private and local apertures), that "
"are outside the range of addressable global memory, to map from a flat "
"address to a private or local address. This uses FLAT instructions that can "
"take a flat address and access global, private (scratch), and group (LDS) "
"memory depending on if the address is within one of the aperture ranges."
msgstr ""

#: ../../../AMDGPUUsage.rst:863
msgid ""
"Flat access to scratch requires hardware aperture setup and setup in the "
"kernel prologue (see :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`). Flat "
"access to LDS requires hardware aperture setup and M0 (GFX7-GFX8) register "
"setup (see :ref:`amdgpu-amdhsa-kernel-prolog-m0`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:868
msgid ""
"To convert between a private or group address space address (termed a "
"segment address) and a flat address the base address of the corresponding "
"aperture can be used. For GFX7-GFX8 these are available in the :ref:`amdgpu-"
"amdhsa-hsa-aql-queue` the address of which can be obtained with Queue Ptr "
"SGPR (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`). For GFX9-"
"GFX11 the aperture base addresses are directly available as inline constant "
"registers ``SRC_SHARED_BASE/LIMIT`` and ``SRC_PRIVATE_BASE/LIMIT``. In 64-"
"bit address mode the aperture sizes are 2^32 bytes and the base is aligned "
"to 2^32 which makes it easier to convert from flat to segment or segment to "
"flat."
msgstr ""

#: ../../../AMDGPUUsage.rst:879
msgid ""
"A global address space address has the same value when used as a flat "
"address so no conversion is needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:895
msgid "**Global and Constant**"
msgstr ""

#: ../../../AMDGPUUsage.rst:883
msgid ""
"The global and constant address spaces both use global virtual addresses, "
"which are the same virtual address space used by the CPU. However, some "
"virtual addresses may only be accessible to the CPU, some only accessible by "
"the GPU, and some by both."
msgstr ""

#: ../../../AMDGPUUsage.rst:888
msgid ""
"Using the constant address space indicates that the data will not change "
"during the execution of the kernel. This allows scalar read instructions to "
"be used. As the constant address space could only be modified on the host "
"side, a generic pointer loaded from the constant address space is safe to be "
"assumed as a global pointer since only the device global memory is visible "
"and managed on the host side. The vector and scalar L1 caches are "
"invalidated of volatile data before each kernel dispatch execution to allow "
"constant memory to change values between kernel dispatches."
msgstr ""

#: ../../../AMDGPUUsage.rst:903
msgid "**Region**"
msgstr ""

#: ../../../AMDGPUUsage.rst:898
msgid ""
"The region address space uses the hardware Global Data Store (GDS). All "
"wavefronts executing on the same device will access the same memory for any "
"given region address. However, the same region address accessed by "
"wavefronts executing on different devices will access different memory. It "
"is higher performance than global memory. It is allocated by the runtime. "
"The data store (DS) instructions can be used to access it."
msgstr ""

#: ../../../AMDGPUUsage.rst:913
msgid "**Local**"
msgstr ""

#: ../../../AMDGPUUsage.rst:906
msgid ""
"The local address space uses the hardware Local Data Store (LDS) which is "
"automatically allocated when the hardware creates the wavefronts of a work-"
"group, and freed when all the wavefronts of a work-group have terminated. "
"All wavefronts belonging to the same work-group will access the same memory "
"for any given local address. However, the same local address accessed by "
"wavefronts belonging to different work-groups will access different memory. "
"It is higher performance than global memory. The data store (DS) "
"instructions can be used to access it."
msgstr ""

#: ../../../AMDGPUUsage.rst:951
msgid "**Private**"
msgstr ""

#: ../../../AMDGPUUsage.rst:916
msgid ""
"The private address space uses the hardware scratch memory support which "
"automatically allocates memory when it creates a wavefront and frees it when "
"a wavefronts terminates. The memory accessed by a lane of a wavefront for "
"any given private address will be different to the memory accessed by "
"another lane of the same or different wavefront for the same private address."
msgstr ""

#: ../../../AMDGPUUsage.rst:922
msgid ""
"If a kernel dispatch uses scratch, then the hardware allocates memory from a "
"pool of backing memory allocated by the runtime for each wavefront. The "
"lanes of the wavefront access this using dword (4 byte) interleaving. The "
"mapping used from private address to backing memory address is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:927
msgid ""
"``wavefront-scratch-base + ((private-address / 4) * wavefront-size * 4) + "
"(wavefront-lane-id * 4) + (private-address % 4)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:931
msgid ""
"If each lane of a wavefront accesses the same private address, the "
"interleaving results in adjacent dwords being accessed and hence requires "
"fewer cache lines to be fetched."
msgstr ""

#: ../../../AMDGPUUsage.rst:935
msgid ""
"There are different ways that the wavefront scratch base address is "
"determined by a wavefront (see :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:939
msgid ""
"Scratch memory can be accessed in an interleaved manner using buffer "
"instructions with the scratch buffer descriptor and per wavefront scratch "
"offset, by the scratch instructions, or by flat instructions. Multi-dword "
"access is not supported except by flat and scratch instructions in GFX9-"
"GFX11."
msgstr ""

#: ../../../AMDGPUUsage.rst:945
msgid ""
"Code that manipulates the stack values in other lanes of a wavefront, such "
"as by ``addrspacecast``-ing stack pointers to generic ones and taking "
"offsets that reach other lanes or by explicitly constructing the scratch "
"buffer descriptor, triggers undefined behavior when it modifies the scratch "
"values of other lanes. The compiler may assume that such modifications do "
"not occur. When using code object V5 ``LIBOMPTARGET_STACK_SIZE`` may be used "
"to provide the private segment size in bytes, for cases where a dynamic "
"stack is used."
msgstr ""

#: ../../../AMDGPUUsage.rst:954
msgid "**Constant 32-bit**"
msgstr ""

#: ../../../AMDGPUUsage.rst:969
msgid "**Buffer Fat Pointer**"
msgstr ""

#: ../../../AMDGPUUsage.rst:957
msgid ""
"The buffer fat pointer is an experimental address space that is currently "
"unsupported in the backend. It exposes a non-integral pointer that is in the "
"future intended to support the modelling of 128-bit buffer descriptors plus "
"a 32-bit offset into the buffer (in total encapsulating a 160-bit "
"*pointer*), allowing normal LLVM load/store/atomic operations to be used to "
"model the buffer descriptors used heavily in graphics workloads targeting "
"the backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:965
msgid ""
"The buffer descriptor used to construct a buffer fat pointer must be *raw*: "
"the stride must be 0, the \"add tid\" flag must be 0, the swizzle enable "
"bits must be off, and the extent must be measured in bytes. (On subtargets "
"where bounds checking may be disabled, buffer fat pointers may choose to "
"enable it or not)."
msgstr ""

#: ../../../AMDGPUUsage.rst:992
msgid "**Buffer Resource**"
msgstr ""

#: ../../../AMDGPUUsage.rst:972
msgid ""
"The buffer resource pointer, in address space 8, is the newer form for "
"representing buffer descriptors in AMDGPU IR, replacing their previous "
"representation as `<4 x i32>`. It is a non-integral pointer that represents "
"a 128-bit buffer descriptor resource (`V#`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:977
msgid ""
"Since, in general, a buffer resource supports complex addressing modes that "
"cannot be easily represented in LLVM (such as implicit swizzled access to "
"structured buffers), it is **illegal** to perform non-trivial address "
"computations, such as ``getelementptr`` operations, on buffer resources. "
"They may be passed to AMDGPU buffer intrinsics, and they may be converted to "
"and from ``i128``."
msgstr ""

#: ../../../AMDGPUUsage.rst:983
msgid ""
"Casting a buffer resource to a buffer fat pointer is permitted and adds an "
"offset of 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:986
msgid ""
"Buffer resources can be created from 64-bit pointers (which should be either "
"generic or global) using the `llvm.amdgcn.make.buffer.rsrc` intrinsic, which "
"takes the pointer, which becomes the base of the resource, the 16-bit stride "
"(and swzizzle control) field stored in bits `63:48` of a `V#`, the 32-bit "
"NumRecords/extent field (bits `95:64`), and the 32-bit flags field (bits "
"`127:96`). The specific interpretation of these fields varies by the target "
"architecture and is detailed in the ISA descriptions."
msgstr ""

#: ../../../AMDGPUUsage.rst:1004
msgid "**Buffer Strided Pointer**"
msgstr ""

#: ../../../AMDGPUUsage.rst:995
msgid ""
"The buffer index pointer is an experimental address space. It represents a "
"128-bit buffer descriptor and a 32-bit offset, like the **Buffer Fat "
"Pointer**. Additionally, it contains an index into the buffer, which allows "
"the direct addressing of structured elements. These components appear in "
"that order, i.e., the descriptor comes first, then the 32-bit offset "
"followed by the 32-bit index."
msgstr ""

#: ../../../AMDGPUUsage.rst:1002
msgid ""
"The bits in the buffer descriptor must meet the following requirements: the "
"stride is the size of a structured element, the \"add tid\" flag must be 0, "
"and the swizzle enable bits must be off."
msgstr ""

#: ../../../AMDGPUUsage.rst:1011
msgid "**Streamout Registers**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1007
msgid ""
"Dedicated registers used by the GS NGG Streamout Instructions. The register "
"file is modelled as a memory in a distinct address space because it is "
"indexed by an address-like offset in place of named registers, and because "
"register accesses affect LGKMcnt. This is an internal address space used "
"only by the compiler. Do not use this address space for IR pointers."
msgstr ""

#: ../../../AMDGPUUsage.rst:1016
msgid "Memory Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1018
msgid ""
"This section provides LLVM memory synchronization scopes supported by the "
"AMDGPU backend memory model when the target triple OS is ``amdhsa`` (see :"
"ref:`amdgpu-amdhsa-memory-model` and :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1022
msgid ""
"The memory model supported is based on the HSA memory model [HSA]_ which is "
"based in turn on HRF-indirect with scope inclusion [HRF]_. The happens-"
"before relation is transitive over the synchronizes-with relation "
"independent of scope and synchronizes-with allows the memory scope instances "
"to be inclusive (see table :ref:`amdgpu-amdhsa-llvm-sync-scopes-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1028
msgid ""
"This is different to the OpenCL [OpenCL]_ memory model which does not have "
"scope inclusion and requires the memory scopes to exactly match. However, "
"this is conservatively correct for OpenCL."
msgstr ""

#: ../../../AMDGPUUsage.rst:1032
msgid "AMDHSA LLVM Sync Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1036
msgid "LLVM Sync Scope"
msgstr ""

#: ../../../AMDGPUUsage.rst:1038 ../../../AMDGPUUsage.rst:2128
#: ../../../AMDGPUUsage.rst:2134 ../../../AMDGPUUsage.rst:2135
#: ../../../AMDGPUUsage.rst:2136 ../../../AMDGPUUsage.rst:2138
#: ../../../AMDGPUUsage.rst:2139 ../../../AMDGPUUsage.rst:2140
#: ../../../AMDGPUUsage.rst:2511 ../../../AMDGPUUsage.rst:6065
#: ../../../AMDGPUUsage.rst:6066 ../../../AMDGPUUsage.rst:6227
#: ../../../AMDGPUUsage.rst:6254 ../../../AMDGPUUsage.rst:6255
#: ../../../AMDGPUUsage.rst:6281 ../../../AMDGPUUsage.rst:6455
#: ../../../AMDGPUUsage.rst:6457 ../../../AMDGPUUsage.rst:6489
#: ../../../AMDGPUUsage.rst:6694 ../../../AMDGPUUsage.rst:6696
#: ../../../AMDGPUUsage.rst:6728 ../../../AMDGPUUsage.rst:6993
#: ../../../AMDGPUUsage.rst:6995 ../../../AMDGPUUsage.rst:7064
#: ../../../AMDGPUUsage.rst:7333 ../../../AMDGPUUsage.rst:7487
#: ../../../AMDGPUUsage.rst:7514 ../../../AMDGPUUsage.rst:7515
#: ../../../AMDGPUUsage.rst:7541 ../../../AMDGPUUsage.rst:7998
#: ../../../AMDGPUUsage.rst:8000 ../../../AMDGPUUsage.rst:8066
#: ../../../AMDGPUUsage.rst:8139 ../../../AMDGPUUsage.rst:8502
#: ../../../AMDGPUUsage.rst:8504 ../../../AMDGPUUsage.rst:8553
#: ../../../AMDGPUUsage.rst:8610 ../../../AMDGPUUsage.rst:9138
#: ../../../AMDGPUUsage.rst:9140 ../../../AMDGPUUsage.rst:9250
#: ../../../AMDGPUUsage.rst:9341 ../../../AMDGPUUsage.rst:9653
#: ../../../AMDGPUUsage.rst:9808 ../../../AMDGPUUsage.rst:9835
#: ../../../AMDGPUUsage.rst:9836 ../../../AMDGPUUsage.rst:9871
#: ../../../AMDGPUUsage.rst:10305 ../../../AMDGPUUsage.rst:10307
#: ../../../AMDGPUUsage.rst:10373 ../../../AMDGPUUsage.rst:10446
#: ../../../AMDGPUUsage.rst:10840 ../../../AMDGPUUsage.rst:10842
#: ../../../AMDGPUUsage.rst:10891 ../../../AMDGPUUsage.rst:10961
#: ../../../AMDGPUUsage.rst:11501 ../../../AMDGPUUsage.rst:11503
#: ../../../AMDGPUUsage.rst:11613 ../../../AMDGPUUsage.rst:11717
#: ../../../AMDGPUUsage.rst:12026 ../../../AMDGPUUsage.rst:12179
#: ../../../AMDGPUUsage.rst:12209 ../../../AMDGPUUsage.rst:12210
#: ../../../AMDGPUUsage.rst:12242 ../../../AMDGPUUsage.rst:12571
#: ../../../AMDGPUUsage.rst:12573 ../../../AMDGPUUsage.rst:12661
#: ../../../AMDGPUUsage.rst:13022 ../../../AMDGPUUsage.rst:13024
#: ../../../AMDGPUUsage.rst:13088 ../../../AMDGPUUsage.rst:13515
#: ../../../AMDGPUUsage.rst:13517 ../../../AMDGPUUsage.rst:13642
#: ../../../AMDGPUUsage.rst:14070 ../../../AMDGPUUsage.rst:14109
#: ../../../AMDGPUUsage.rst:14138 ../../../AMDGPUUsage.rst:14151
#: ../../../AMDGPUUsage.rst:14179 ../../../AMDGPUUsage.rst:14185
#: ../../../AMDGPUUsage.rst:14192 ../../../AMDGPUUsage.rst:15023
msgid "*none*"
msgstr ""

#: ../../../AMDGPUUsage.rst:1038
msgid "The default: ``system``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1040 ../../../AMDGPUUsage.rst:1054
#: ../../../AMDGPUUsage.rst:1067 ../../../AMDGPUUsage.rst:1078
msgid ""
"Synchronizes with, and participates in modification and seq_cst total "
"orderings with, other operations (except image operations) for all address "
"spaces (except private, or generic that accesses private) provided the other "
"operation's sync scope is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1046
msgid "``system``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1047
msgid "``agent`` and executed by a thread on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:1049 ../../../AMDGPUUsage.rst:1062
msgid "``workgroup`` and executed by a thread in the same work-group."
msgstr ""

#: ../../../AMDGPUUsage.rst:1051 ../../../AMDGPUUsage.rst:1064
#: ../../../AMDGPUUsage.rst:1075
msgid "``wavefront`` and executed by a thread in the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:1054
msgid "``agent``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1060
msgid "``system`` or ``agent`` and executed by a thread on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:1067
msgid "``workgroup``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1073
msgid ""
"``system``, ``agent`` or ``workgroup`` and executed by a thread in the same "
"work-group."
msgstr ""

#: ../../../AMDGPUUsage.rst:1078
msgid "``wavefront``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1084
msgid ""
"``system``, ``agent``, ``workgroup`` or ``wavefront`` and executed by a "
"thread in the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:1088
msgid "``singlethread``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1088
msgid ""
"Only synchronizes with and participates in modification and seq_cst total "
"orderings with, other operations (except image operations) running in the "
"same thread for all address spaces (for example, in signal handlers)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1094
msgid "``one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1094
msgid ""
"Same as ``system`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1097
msgid "``agent-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1097
msgid ""
"Same as ``agent`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1100
msgid "``workgroup-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1100
msgid ""
"Same as ``workgroup`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1103
msgid "``wavefront-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1103
msgid ""
"Same as ``wavefront`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1106
msgid "``singlethread-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1106
msgid ""
"Same as ``singlethread`` but only synchronizes with other operations within "
"the same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1111
msgid "LLVM IR Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:1113
msgid "The AMDGPU backend implements the following LLVM IR intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1115
msgid "*This section is WIP.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:1117
msgid "AMDGPU LLVM IR Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:1121
msgid "LLVM Intrinsic"
msgstr ""

#: ../../../AMDGPUUsage.rst:1123
msgid "llvm.amdgcn.sqrt"
msgstr ""

#: ../../../AMDGPUUsage.rst:1123
msgid ""
"Provides direct access to v_sqrt_f64, v_sqrt_f32 and v_sqrt_f16 (on targets "
"with half support). Performs sqrt function."
msgstr ""

#: ../../../AMDGPUUsage.rst:1126
msgid "llvm.amdgcn.log"
msgstr ""

#: ../../../AMDGPUUsage.rst:1126
msgid ""
"Provides direct access to v_log_f32 and v_log_f16 (on targets with half "
"support). Performs log2 function."
msgstr ""

#: ../../../AMDGPUUsage.rst:1129
msgid "llvm.amdgcn.exp2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1129
msgid ""
"Provides direct access to v_exp_f32 and v_exp_f16 (on targets with half "
"support). Performs exp2 function."
msgstr ""

#: ../../../AMDGPUUsage.rst:1132
msgid ":ref:`llvm.frexp <int_frexp>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1132
msgid "Implemented for half, float and double."
msgstr ""

#: ../../../AMDGPUUsage.rst:1134
msgid ":ref:`llvm.log2 <int_log2>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1134 ../../../AMDGPUUsage.rst:1148
msgid ""
"Implemented for float and half (and vectors of float or half). Not "
"implemented for double. Hardware provides 1ULP accuracy for float, and "
"0.51ULP for half. Float instruction does not natively support denormal "
"inputs."
msgstr ""

#: ../../../AMDGPUUsage.rst:1140
msgid ":ref:`llvm.sqrt <int_sqrt>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1140
msgid "Implemented for double, float and half (and vectors)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1142
msgid ":ref:`llvm.log <int_log>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1142 ../../../AMDGPUUsage.rst:1144
#: ../../../AMDGPUUsage.rst:1146
msgid "Implemented for float and half (and vectors)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1144
msgid ":ref:`llvm.exp <int_exp>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1146
msgid ":ref:`llvm.log10 <int_log10>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1148
msgid ":ref:`llvm.exp2 <int_exp2>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1154
msgid ":ref:`llvm.stacksave.p5 <int_stacksave>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1154 ../../../AMDGPUUsage.rst:1155
msgid "Implemented, must use the alloca address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1155
msgid ":ref:`llvm.stackrestore.p5 <int_stackrestore>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1157
msgid ":ref:`llvm.get.fpmode.i32 <int_get_fpmode>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1157
msgid ""
"The natural floating-point mode type is i32. This implemented by extracting "
"relevant bits out of the MODE register with s_getreg_b32. The first 10 bits "
"are the core floating-point mode. Bits 12:18 are the exception mask. On "
"gfx9+, bit 23 is FP16_OVFL. Bitfields not relevant to floating-point "
"instructions are 0s."
msgstr ""

#: ../../../AMDGPUUsage.rst:1164
msgid ":ref:`llvm.get.rounding<int_get_rounding>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1164
msgid ""
"AMDGPU supports two separately controllable rounding modes depending on the "
"floating-point type. One controls float, and the other controls both double "
"and half operations. If both modes are the same, returns one of the standard "
"return values. If the modes are different, returns one of :ref:`12 extended "
"values <amdgpu-rounding-mode-enumeration-values-table>` describing the two "
"modes."
msgstr ""

#: ../../../AMDGPUUsage.rst:1173
msgid ""
"To nearest, ties away from zero is not a supported mode. The raw rounding "
"mode values in the MODE register do not exactly match the FLT_ROUNDS values, "
"so a conversion is performed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1178
msgid ":ref:`llvm.set.rounding<int_set_rounding>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1178
msgid ""
"Input value expected to be one of the valid results from '``llvm.get."
"rounding``'. Rounding mode is undefined if not passed a valid input. This "
"should be a wave uniform value. In case of a divergent input value, the "
"first active lane's value will be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:1184
msgid ":ref:`llvm.get.fpenv<int_get_fpenv>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1184
msgid ""
"Returns the current value of the AMDGPU floating point environment. This "
"stores information related to the current rounding mode, denormalization "
"mode, enabled traps, and floating point exceptions. The format is a 64-bit "
"concatenation of the MODE and TRAPSTS registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:1189
msgid ":ref:`llvm.set.fpenv<int_set_fpenv>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1189
msgid "Sets the floating point environment to the specifies state."
msgstr ""

#: ../../../AMDGPUUsage.rst:1191
msgid "llvm.amdgcn.readfirstlane"
msgstr ""

#: ../../../AMDGPUUsage.rst:1191
msgid ""
"Provides direct access to v_readfirstlane_b32. Returns the value in the "
"lowest active lane of the input operand. Currently implemented for i16, i32, "
"float, half, bfloat, <2 x i16>, <2 x half>, <2 x bfloat>, i64, double, "
"pointers, multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1196
msgid "llvm.amdgcn.readlane"
msgstr ""

#: ../../../AMDGPUUsage.rst:1196
msgid ""
"Provides direct access to v_readlane_b32. Returns the value in the specified "
"lane of the first input operand. The second operand specifies the lane to "
"read from. Currently implemented for i16, i32, float, half, bfloat, <2 x "
"i16>, <2 x half>, <2 x bfloat>, i64, double, pointers, multiples of the 32-"
"bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1202
msgid "llvm.amdgcn.writelane"
msgstr ""

#: ../../../AMDGPUUsage.rst:1202
msgid ""
"Provides direct access to v_writelane_b32. Writes value in the first input "
"operand to the specified lane of divergent output. The second operand "
"specifies the lane to write. Currently implemented for i16, i32, float, "
"half, bfloat, <2 x i16>, <2 x half>, <2 x bfloat>, i64, double, pointers, "
"multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1208
msgid "llvm.amdgcn.wave.reduce.umin"
msgstr ""

#: ../../../AMDGPUUsage.rst:1208
msgid ""
"Performs an arithmetic unsigned min reduction on the unsigned values "
"provided by each lane in the wavefront. Intrinsic takes a hint for reduction "
"strategy using second operand 0: Target default preference, 1: `Iterative "
"strategy`, and 2: `DPP`. If target does not support the DPP operations (e.g. "
"gfx6/7), reduction will be performed using default iterative strategy. "
"Intrinsic is currently only implemented for i32."
msgstr ""

#: ../../../AMDGPUUsage.rst:1218
msgid "llvm.amdgcn.wave.reduce.umax"
msgstr ""

#: ../../../AMDGPUUsage.rst:1218
msgid ""
"Performs an arithmetic unsigned max reduction on the unsigned values "
"provided by each lane in the wavefront. Intrinsic takes a hint for reduction "
"strategy using second operand 0: Target default preference, 1: `Iterative "
"strategy`, and 2: `DPP`. If target does not support the DPP operations (e.g. "
"gfx6/7), reduction will be performed using default iterative strategy. "
"Intrinsic is currently only implemented for i32."
msgstr ""

#: ../../../AMDGPUUsage.rst:1228
msgid "llvm.amdgcn.permlane16"
msgstr ""

#: ../../../AMDGPUUsage.rst:1228
msgid ""
"Provides direct access to v_permlane16_b32. Performs arbitrary gather-style "
"operation within a row (16 contiguous lanes) of the second input operand. "
"The third and fourth inputs must be scalar values. these are combined into a "
"single 64-bit value representing lane selects used to swizzle within each "
"row. Currently implemented for i16, i32, float, half, bfloat, <2 x i16>, <2 "
"x half>, <2 x bfloat>, i64, double, pointers, multiples of the 32-bit "
"vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1235
msgid "llvm.amdgcn.permlanex16"
msgstr ""

#: ../../../AMDGPUUsage.rst:1235
msgid ""
"Provides direct access to v_permlanex16_b32. Performs arbitrary gather-style "
"operation across two rows of the second input operand (each row is 16 "
"contiguous lanes). The third and fourth inputs must be scalar values. these "
"are combined into a single 64-bit value representing lane selects used to "
"swizzle within each row. Currently implemented for i16, i32, float, half, "
"bfloat, <2 x i16>, <2 x half>, <2 x bfloat>, i64, double, pointers, "
"multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1242
msgid "llvm.amdgcn.permlane64"
msgstr ""

#: ../../../AMDGPUUsage.rst:1242
msgid ""
"Provides direct access to v_permlane64_b32. Performs a specific permutation "
"across lanes of the input operand where the high half and low half of a "
"wave64 are swapped. Performs no operation in wave32 mode. Currently "
"implemented for i16, i32, float, half, bfloat, <2 x i16>, <2 x half>, <2 x "
"bfloat>, i64, double, pointers, multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1248
msgid "llvm.amdgcn.udot2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1248
msgid ""
"Provides direct access to v_dot2_u32_u16 across targets which support such "
"instructions. This performs unsigned dot product with two v2i16 operands, "
"summed with the third i32 operand. The i1 fourth operand is used to clamp "
"the output."
msgstr ""

#: ../../../AMDGPUUsage.rst:1253
msgid "llvm.amdgcn.udot4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1253
msgid ""
"Provides direct access to v_dot4_u32_u8 across targets which support such "
"instructions. This performs unsigned dot product with two i32 operands "
"(holding a vector of 4 8bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output."
msgstr ""

#: ../../../AMDGPUUsage.rst:1259
msgid "llvm.amdgcn.udot8"
msgstr ""

#: ../../../AMDGPUUsage.rst:1259
msgid ""
"Provides direct access to v_dot8_u32_u4 across targets which support such "
"instructions. This performs unsigned dot product with two i32 operands "
"(holding a vector of 8 4bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output."
msgstr ""

#: ../../../AMDGPUUsage.rst:1265
msgid "llvm.amdgcn.sdot2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1265
msgid ""
"Provides direct access to v_dot2_i32_i16 across targets which support such "
"instructions. This performs signed dot product with two v2i16 operands, "
"summed with the third i32 operand. The i1 fourth operand is used to clamp "
"the output. When applicable (e.g. no clamping), this is lowered into "
"v_dot2c_i32_i16 for targets which support it."
msgstr ""

#: ../../../AMDGPUUsage.rst:1272
msgid "llvm.amdgcn.sdot4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1272
msgid ""
"Provides direct access to v_dot4_i32_i8 across targets which support such "
"instructions. This performs signed dot product with two i32 operands "
"(holding a vector of 4 8bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output. When applicable (i.e. no "
"clamping / operand modifiers), this is lowered into v_dot4c_i32_i8 for "
"targets which support it. RDNA3 does not offer v_dot4_i32_i8, and rather "
"offers v_dot4_i32_iu8 which has operands to hold the signedness of the "
"vector operands. Thus, this intrinsic lowers to the signed version of this "
"instruction for gfx11 targets."
msgstr ""

#: ../../../AMDGPUUsage.rst:1284
msgid "llvm.amdgcn.sdot8"
msgstr ""

#: ../../../AMDGPUUsage.rst:1284
msgid ""
"Provides direct access to v_dot8_u32_u4 across targets which support such "
"instructions. This performs signed dot product with two i32 operands "
"(holding a vector of 8 4bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output. When applicable (i.e. no "
"clamping / operand modifiers), this is lowered into v_dot8c_i32_i4 for "
"targets which support it. RDNA3 does not offer v_dot8_i32_i4, and rather "
"offers v_dot4_i32_iu4 which has operands to hold the signedness of the "
"vector operands. Thus, this intrinsic lowers to the signed version of this "
"instruction for gfx11 targets."
msgstr ""

#: ../../../AMDGPUUsage.rst:1296
msgid "llvm.amdgcn.sudot4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1296
msgid ""
"Provides direct access to v_dot4_i32_iu8 on gfx11 targets. This performs dot "
"product with two i32 operands (holding a vector of 4 8bit values), summed "
"with the fifth i32 operand. The i1 sixth operand is used to clamp the "
"output. The i1s preceding the vector operands decide the signedness."
msgstr ""

#: ../../../AMDGPUUsage.rst:1301
msgid "llvm.amdgcn.sudot8"
msgstr ""

#: ../../../AMDGPUUsage.rst:1301
msgid ""
"Provides direct access to v_dot8_i32_iu4 on gfx11 targets. This performs dot "
"product with two i32 operands (holding a vector of 8 4bit values), summed "
"with the fifth i32 operand. The i1 sixth operand is used to clamp the "
"output. The i1s preceding the vector operands decide the signedness."
msgstr ""

#: ../../../AMDGPUUsage.rst:1306
msgid "llvm.amdgcn.sched_barrier"
msgstr ""

#: ../../../AMDGPUUsage.rst:1306
msgid ""
"Controls the types of instructions that may be allowed to cross the "
"intrinsic during instruction scheduling. The parameter is a mask for the "
"instruction types that can cross the intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1310
msgid "0x0000: No instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1311
msgid ""
"0x0001: All, non-memory, non-side-effect producing instructions may be "
"scheduled across sched_barrier, *i.e.* allow ALU instructions to pass."
msgstr ""

#: ../../../AMDGPUUsage.rst:1313
msgid "0x0002: VALU instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1314
msgid "0x0004: SALU instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1315
msgid "0x0008: MFMA/WMMA instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1316
msgid "0x0010: All VMEM instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1317
msgid "0x0020: VMEM read instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1318
msgid "0x0040: VMEM write instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1319
msgid "0x0080: All DS instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1320
msgid "0x0100: All DS read instructions may be scheduled accoss sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1321
msgid ""
"0x0200: All DS write instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1322
msgid ""
"0x0400: All Transcendental (e.g. V_EXP) instructions may be scheduled across "
"sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1324
msgid "llvm.amdgcn.sched_group_barrier"
msgstr ""

#: ../../../AMDGPUUsage.rst:1324
msgid ""
"Creates schedule groups with specific properties to create custom scheduling "
"pipelines. The ordering between groups is enforced by the instruction "
"scheduler. The intrinsic applies to the code that preceeds the intrinsic. "
"The intrinsic takes three values that control the behavior of the schedule "
"groups."
msgstr ""

#: ../../../AMDGPUUsage.rst:1329
msgid ""
"Mask : Classify instruction groups using the llvm.amdgcn.sched_barrier mask "
"values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1330
msgid "Size : The number of instructions that are in the group."
msgstr ""

#: ../../../AMDGPUUsage.rst:1331
msgid "SyncID : Order is enforced between groups with matching values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1333
msgid ""
"The mask can include multiple instruction types. It is undefined behavior to "
"set values beyond the range of valid masks."
msgstr ""

#: ../../../AMDGPUUsage.rst:1336
msgid ""
"Combining multiple sched_group_barrier intrinsics enables an ordering of "
"specific instruction types during instruction scheduling. For example, the "
"following enforces a sequence of 1 VMEM read, followed by 1 VALU "
"instruction, followed by 5 MFMA instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``// 1 VMEM read``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``__builtin_amdgcn_sched_group_barrier(32, 1, 0)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``// 1 VALU``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``__builtin_amdgcn_sched_group_barrier(2, 1, 0)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``// 5 MFMA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``__builtin_amdgcn_sched_group_barrier(8, 5, 0)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1348
msgid "llvm.amdgcn.iglp_opt"
msgstr ""

#: ../../../AMDGPUUsage.rst:1348
msgid ""
"An **experimental** intrinsic for instruction group level parallelism. The "
"intrinsic implements predefined intruction scheduling orderings. The "
"intrinsic applies to the surrounding scheduling region. The intrinsic takes "
"a value that specifies the strategy.  The compiler implements two strategies."
msgstr ""

#: ../../../AMDGPUUsage.rst:1353
msgid "Interleave DS and MFMA instructions for small GEMM kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1354
msgid "Interleave DS and MFMA instructions for single wave small GEMM kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1356
msgid ""
"Only one iglp_opt intrinsic may be used in a scheduling region. The iglp_opt "
"intrinsic cannot be combined with sched_barrier or sched_group_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1359
msgid "The iglp_opt strategy implementations are subject to change."
msgstr ""

#: ../../../AMDGPUUsage.rst:1361
msgid "llvm.amdgcn.atomic.cond.sub.u32"
msgstr ""

#: ../../../AMDGPUUsage.rst:1361
msgid ""
"Provides direct access to flat_atomic_cond_sub_u32, "
"global_atomic_cond_sub_u32 and ds_cond_sub_u32 based on address space on "
"gfx12 targets. This performs subtraction only if the memory value is greater "
"than or equal to the data value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1366
msgid "llvm.amdgcn.s.getpc"
msgstr ""

#: ../../../AMDGPUUsage.rst:1366
msgid ""
"Provides access to the s_getpc_b64 instruction, but with the return value "
"sign-extended from the width of the underlying PC hardware register even on "
"processors where the s_getpc_b64 instruction returns a zero-extended value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1374
msgid "List AMDGPU intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1379
msgid "LLVM IR Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1381
msgid ""
"The AMDGPU backend implements the following target custom LLVM IR metadata."
msgstr ""

#: ../../../AMDGPUUsage.rst:1387
msgid "'``amdgpu.last.use``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1389
msgid ""
"Sets TH_LOAD_LU temporal hint on load instructions that support it. Takes "
"priority over nontemporal hint (TH_LOAD_NT). This takes no arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:1398
msgid "'``amdgpu.no.remote.memory``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1400
msgid ""
"Asserts a memory operation does not access bytes in host memory, or remote "
"connected peer device memory (the address must be device local). This is "
"intended for use with :ref:`atomicrmw <i_atomicrmw>` and other atomic "
"instructions. This is required to emit a native hardware instruction for "
"some :ref:`system scope <amdgpu-memory-scopes>` atomic operations on some "
"subtargets. For most integer atomic operations, this is a sufficient "
"restriction to emit a native atomic instruction."
msgstr ""

#: ../../../AMDGPUUsage.rst:1409
msgid ""
"An :ref:`atomicrmw <i_atomicrmw>` without metadata will be treated "
"conservatively as required to preserve the operation behavior in all cases. "
"This will typically be used in conjunction with :ref:`\\!amdgpu.no.fine."
"grained.memory<amdgpu_no_fine_grained_memory>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1429
msgid "'``amdgpu.no.fine.grained.memory``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1431
msgid ""
"Asserts a memory access does not access bytes allocated in fine-grained "
"allocated memory. This is intended for use with :ref:`atomicrmw "
"<i_atomicrmw>` and other atomic instructions. This is required to emit a "
"native hardware instruction for some :ref:`system scope <amdgpu-memory-"
"scopes>` atomic operations on some subtargets. An :ref:`atomicrmw "
"<i_atomicrmw>` without metadata will be treated conservatively as required "
"to preserve the operation behavior in all cases. This will typically be used "
"in conjunction with :ref:`\\!amdgpu.no.remote.memory."
"access<amdgpu_no_remote_memory_access>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1455
msgid "'``amdgpu.ignore.denormal.mode``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1457
msgid ""
"For use with :ref:`atomicrmw <i_atomicrmw>` floating-point operations. "
"Indicates the handling of denormal inputs and results is insignificant and "
"may be inconsistent with the expected floating-point mode. This is necessary "
"to emit a native atomic instruction on some targets for some address spaces "
"where float denormals are unconditionally flushed. This is typically used in "
"conjunction with :ref:`\\!amdgpu.no.remote.memory."
"access<amdgpu_no_remote_memory_access>` and :ref:`\\!amdgpu.no.fine.grained."
"memory<amdgpu_no_fine_grained_memory>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1477
msgid "LLVM IR Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1479
msgid "The AMDGPU backend supports the following LLVM IR attributes."
msgstr ""

#: ../../../AMDGPUUsage.rst:1481
msgid "AMDGPU LLVM IR Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1485
msgid "LLVM Attribute"
msgstr ""

#: ../../../AMDGPUUsage.rst:1487
msgid "\"amdgpu-flat-work-group-size\"=\"min,max\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1487
msgid ""
"Specify the minimum and maximum flat work group sizes that will be specified "
"when the kernel is dispatched. Generated by the "
"``amdgpu_flat_work_group_size`` CLANG attribute [CLANG-ATTR]_. The IR "
"implied default value is 1,1024. Clang may emit this attribute with more "
"restrictive bounds depending on language defaults. If the actual block or "
"workgroup size exceeds the limit at any point during the execution, the "
"behavior is undefined. For example, even if there is only one active thread "
"but the thread local id exceeds the limit, the behavior is undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:1497
msgid "\"amdgpu-implicitarg-num-bytes\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1497
msgid ""
"Number of kernel argument bytes to add to the kernel argument block size for "
"the implicit arguments. This varies by OS and language (for OpenCL see :ref:"
"`opencl-kernel-implicit-arguments-appended-for-amdhsa-os-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1501
msgid "\"amdgpu-num-sgpr\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1501
msgid ""
"Specifies the number of SGPRs to use. Generated by the ``amdgpu_num_sgpr`` "
"CLANG attribute [CLANG-ATTR]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:1503
msgid "\"amdgpu-num-vgpr\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1503
msgid ""
"Specifies the number of VGPRs to use. Generated by the ``amdgpu_num_vgpr`` "
"CLANG attribute [CLANG-ATTR]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:1505
msgid "\"amdgpu-waves-per-eu\"=\"m,n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1505
msgid ""
"Specify the minimum and maximum number of waves per execution unit. "
"Generated by the ``amdgpu_waves_per_eu`` CLANG attribute [CLANG-ATTR]_. This "
"is an optimization hint, and the backend may not be able to satisfy the "
"request. If the specified range is incompatible with the function's \"amdgpu-"
"flat-work-group-size\" value, the implied occupancy bounds by the workgroup "
"size takes precedence."
msgstr ""

#: ../../../AMDGPUUsage.rst:1513
msgid "\"amdgpu-ieee\" true/false."
msgstr ""

#: ../../../AMDGPUUsage.rst:1513
msgid ""
"GFX6-GFX11 Only Specify whether the function expects the IEEE field of the "
"mode register to be set on entry. Overrides the default for the calling "
"convention."
msgstr ""

#: ../../../AMDGPUUsage.rst:1517
msgid "\"amdgpu-dx10-clamp\" true/false."
msgstr ""

#: ../../../AMDGPUUsage.rst:1517
msgid ""
"GFX6-GFX11 Only Specify whether the function expects the DX10_CLAMP field of "
"the mode register to be set on entry. Overrides the default for the calling "
"convention."
msgstr ""

#: ../../../AMDGPUUsage.rst:1522
msgid "\"amdgpu-no-workitem-id-x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1522
msgid ""
"Indicates the function does not depend on the value of the llvm.amdgcn."
"workitem.id.x intrinsic. If a function is marked with this attribute, or "
"reached through a call site marked with this attribute, and that intrinsic "
"is called, the behavior of the program is undefined. (Whole-program "
"undefined behavior is used here because, for example, the absence of a "
"required workitem ID in the preloaded register set can mean that all other "
"preloaded registers are earlier than the compilation assumed they would be.) "
"The backend can generally infer this during code generation, so typically "
"there is no benefit to frontends marking functions with this."
msgstr ""

#: ../../../AMDGPUUsage.rst:1532
msgid "\"amdgpu-no-workitem-id-y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1532
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workitem.id."
"y intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1535
msgid "\"amdgpu-no-workitem-id-z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1535
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workitem.id."
"z intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1538
msgid "\"amdgpu-no-workgroup-id-x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1538
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workgroup.id."
"x intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1541
msgid "\"amdgpu-no-workgroup-id-y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1541
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workgroup.id."
"y intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1544
msgid "\"amdgpu-no-workgroup-id-z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1544
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workgroup.id."
"z intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1547
msgid "\"amdgpu-no-dispatch-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1547
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.dispatch.ptr "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1550
msgid "\"amdgpu-no-implicitarg-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1550
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.implicitarg."
"ptr intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1553
msgid "\"amdgpu-no-dispatch-id\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1553
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.dispatch.id "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1556
msgid "\"amdgpu-no-queue-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1556
msgid ""
"Similar to amdgpu-no-workitem-id-x, except for the llvm.amdgcn.queue.ptr "
"intrinsic. Note that unlike the other ABI hint attributes, the queue pointer "
"may be required in situations where the intrinsic call does not directly "
"appear in the program. Some subtargets require the queue pointer for to "
"handle some addrspacecasts, as well as the llvm.amdgcn.is.shared, llvm."
"amdgcn.is.private, llvm.trap, and llvm.debug intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1564
msgid "\"amdgpu-no-hostcall-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1564
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the pointer to the hostcall buffer. If this attribute is "
"absent, then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1568
msgid "\"amdgpu-no-heap-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1568
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the pointer to an initialized memory buffer that "
"conforms to the requirements of the malloc/free device library V1 version "
"implementation. If this attribute is absent, then the amdgpu-no-implicitarg-"
"ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1574
msgid "\"amdgpu-no-multigrid-sync-arg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1574
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the multigrid synchronization pointer. If this attribute "
"is absent, then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1578
msgid "\"amdgpu-no-default-queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1578
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the default queue pointer. If this attribute is absent, "
"then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1582
msgid "\"amdgpu-no-completion-action\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1582
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the completion action pointer. If this attribute is "
"absent, then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1586
msgid "\"amdgpu-lds-size\"=\"min[,max]\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1586
msgid ""
"Min is the minimum number of bytes that will be allocated in the Local Data "
"Store at address zero. Variables are allocated within this frame using "
"absolute symbol metadata, primarily by the AMDGPULowerModuleLDS pass. "
"Optional max is the maximum number of bytes that will be allocated. Note "
"that min==max indicates that no further variables can be added to the frame. "
"This is an internal detail of how LDS variables are lowered, language front "
"ends should not set this attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:1594
msgid "\"amdgpu-gds-size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1594
msgid "Bytes expected to be allocated at the start of GDS memory at entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:1596
msgid "\"amdgpu-git-ptr-high\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1596
msgid ""
"The hard-wired high half of the address of the global information table for "
"AMDPAL OS type. 0xffffffff represents no hard-wired high half, since current "
"hardware only allows a 16 bit value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1600
msgid "\"amdgpu-32bit-address-high-bits\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1600
msgid ""
"Assumed high 32-bits for 32-bit address spaces which are really truncated 64-"
"bit addresses (i.e., addrspace(6))"
msgstr ""

#: ../../../AMDGPUUsage.rst:1603
msgid "\"amdgpu-color-export\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1603
msgid ""
"Indicates shader exports color information if set to 1. Defaults to 1 for :"
"ref:`amdgpu_ps <amdgpu-cc>`, and 0 for other calling conventions. Determines "
"the necessity and type of null exports when a shader terminates early by "
"killing lanes."
msgstr ""

#: ../../../AMDGPUUsage.rst:1608
msgid "\"amdgpu-depth-export\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1608
msgid ""
"Indicates shader exports depth information if set to 1. Determines the "
"necessity and type of null exports when a shader terminates early by killing "
"lanes. A depth-only shader will export to depth channel when no null export "
"target is available (GFX11+)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1613
msgid "\"InitialPSInputAddr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1613
msgid ""
"Set the initial value of the `spi_ps_input_addr` register for :ref:"
"`amdgpu_ps <amdgpu-cc>` shaders. Any bits enabled by this value will be "
"enabled in the final register value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1617
msgid "\"amdgpu-wave-priority-threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1617
msgid ""
"VALU instruction count threshold for adjusting wave priority. If exceeded, "
"temporarily raise the wave priority at the start of the shader function "
"until its last VMEM instructions to allow younger waves to issue their VMEM "
"instructions as well."
msgstr ""

#: ../../../AMDGPUUsage.rst:1622
msgid "\"amdgpu-memory-bound\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1622 ../../../AMDGPUUsage.rst:1624
msgid "Set internally by backend"
msgstr ""

#: ../../../AMDGPUUsage.rst:1624
msgid "\"amdgpu-wave-limiter\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1626
msgid "\"amdgpu-unroll-threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1626
msgid ""
"Set base cost threshold preference for loop unrolling within this function, "
"default is 300. Actual threshold may be varied by per-loop metadata or "
"reduced by heuristics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1630
msgid "\"amdgpu-max-num-workgroups\"=\"x,y,z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1630
msgid ""
"Specify the maximum number of work groups for the kernel dispatch in the X, "
"Y, and Z dimensions. Generated by the ``amdgpu_max_num_work_groups`` CLANG "
"attribute [CLANG-ATTR]_. Clang only emits this attribute when all the three "
"numbers are >= 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:1635
msgid "\"amdgpu-no-agpr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1635
msgid ""
"Indicates the function will not require allocating AGPRs. This is only "
"relevant on subtargets with AGPRs. The behavior is undefined if a function "
"which requires AGPRs is reached through any function marked with this "
"attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:1643
msgid "Calling Conventions"
msgstr ""

#: ../../../AMDGPUUsage.rst:1645
msgid "The AMDGPU backend supports the following calling conventions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1647
msgid "AMDGPU Calling Conventions"
msgstr ""

#: ../../../AMDGPUUsage.rst:1651
msgid "Calling Convention"
msgstr ""

#: ../../../AMDGPUUsage.rst:1653
msgid "``ccc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1653
msgid ""
"The C calling convention. Used by default. See :ref:`amdgpu-amdhsa-function-"
"call-convention-non-kernel-functions` for more details."
msgstr ""

#: ../../../AMDGPUUsage.rst:1657
msgid "``fastcc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1657
msgid "The fast calling convention. Mostly the same as the ``ccc``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1659
msgid "``coldcc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1659
msgid "The cold calling convention. Mostly the same as the ``ccc``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1661
msgid "``amdgpu_cs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1661
msgid "Used for Mesa/AMDPAL compute shaders. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1665
msgid "``amdgpu_cs_chain``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1665
msgid "Similar to ``amdgpu_cs``, with differences described below."
msgstr ""

#: ../../../AMDGPUUsage.rst:1667
msgid ""
"Functions with this calling convention cannot be called directly. They must "
"instead be launched via the ``llvm.amdgcn.cs.chain`` intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1670
msgid ""
"Arguments are passed in SGPRs, starting at s0, if they have the ``inreg`` "
"attribute, and in VGPRs otherwise, starting at v8. Using more SGPRs or VGPRs "
"than available in the subtarget is not allowed.  On subtargets that use a "
"scratch buffer descriptor (as opposed to ``scratch_{load,store}_*`` "
"instructions), the scratch buffer descriptor is passed in s[48:51]. This "
"limits the SGPR / ``inreg`` arguments to the equivalent of 48 dwords; using "
"more than that is not allowed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1678
msgid ""
"The return type must be void. Varargs, sret, byval, byref, inalloca, "
"preallocated are not supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:1681
msgid ""
"Values in scalar registers as well as v0-v7 are not preserved. Values in "
"VGPRs starting at v8 are not preserved for the active lanes, but must be "
"saved by the callee for inactive lanes when using WWM."
msgstr ""

#: ../../../AMDGPUUsage.rst:1685
msgid ""
"Wave scratch is \"empty\" at function boundaries. There is no stack pointer "
"input or output value, but functions are free to use scratch starting from "
"an initial stack pointer. Calls to ``amdgpu_gfx`` functions are allowed and "
"behave like they do in ``amdgpu_cs`` functions."
msgstr ""

#: ../../../AMDGPUUsage.rst:1690
msgid ""
"All counters (``lgkmcnt``, ``vmcnt``, ``storecnt``, etc.) are presumed in an "
"unknown state at function entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:1693
msgid ""
"A function may have multiple exits (e.g. one chain exit and one plain ``ret "
"void`` for when the wave ends), but all ``llvm.amdgcn.cs.chain`` exits must "
"be in uniform control flow."
msgstr ""

#: ../../../AMDGPUUsage.rst:1697
msgid "``amdgpu_cs_chain_preserve``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1697
msgid ""
"Same as ``amdgpu_cs_chain``, but active lanes for VGPRs starting at v8 are "
"preserved. Calls to ``amdgpu_gfx`` functions are not allowed, and any calls "
"to ``llvm.amdgcn.cs.chain`` must not pass more VGPR arguments than the "
"caller's VGPR function parameters."
msgstr ""

#: ../../../AMDGPUUsage.rst:1701
msgid "``amdgpu_es``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1701
msgid ""
"Used for AMDPAL shader stage before geometry shader if geometry is in use. "
"So either the domain (= tessellation evaluation) shader if tessellation is "
"in use, or otherwise the vertex shader. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1707
msgid "``amdgpu_gfx``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1707
msgid ""
"Used for AMD graphics targets. Functions with this calling convention cannot "
"be used as entry points. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1712
msgid "``amdgpu_gs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1712
msgid "Used for Mesa/AMDPAL geometry shaders. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1716
msgid "``amdgpu_hs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1716
msgid ""
"Used for Mesa/AMDPAL hull shaders (= tessellation control shaders). ..TODO:: "
"Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1720
msgid "``amdgpu_kernel``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1720
msgid "See :ref:`amdgpu-amdhsa-function-call-convention-kernel-functions`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1722
msgid "``amdgpu_ls``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1722
msgid ""
"Used for AMDPAL vertex shader if tessellation is in use. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1726
msgid "``amdgpu_ps``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1726
msgid "Used for Mesa/AMDPAL pixel shaders. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1730
msgid "``amdgpu_vs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1730
msgid ""
"Used for Mesa/AMDPAL last shader stage before rasterization (vertex shader "
"if tessellation and geometry are not in use, or otherwise copy shader if one "
"is needed). ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1739
msgid "AMDGPU MCExpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:1741
msgid ""
"As part of the AMDGPU MC layer, AMDGPU provides the following target "
"specific ``MCExpr``\\s."
msgstr ""

#: ../../../AMDGPUUsage.rst:1744
msgid "AMDGPU MCExpr types:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1748
msgid "MCExpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:1748 ../../../AMDGPUUsage.rst:15167
msgid "Operands"
msgstr ""

#: ../../../AMDGPUUsage.rst:1748
msgid "Return value"
msgstr ""

#: ../../../AMDGPUUsage.rst:1750
msgid "``max(arg, ...)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1750 ../../../AMDGPUUsage.rst:1753
msgid "1 or more"
msgstr ""

#: ../../../AMDGPUUsage.rst:1750
msgid ""
"Variadic signed operation that returns the maximum value of all its "
"arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:1753
msgid "``or(arg, ...)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1753
msgid ""
"Variadic signed operation that returns the bitwise-or result of all its "
"arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:1761
msgid "ELF Code Object"
msgstr ""

#: ../../../AMDGPUUsage.rst:1763
msgid ""
"The AMDGPU backend generates a standard ELF [ELF]_ relocatable code object "
"that can be linked by ``lld`` to produce a standard ELF shared code object "
"which can be loaded and executed on an AMDGPU target."
msgstr ""

#: ../../../AMDGPUUsage.rst:1770
msgid "Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:1772
msgid "The AMDGPU backend uses the following ELF header:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1774
msgid "AMDGPU ELF Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:1778 ../../../AMDGPUUsage.rst:2509
msgid "Field"
msgstr ""

#: ../../../AMDGPUUsage.rst:1778 ../../../AMDGPUUsage.rst:1809
#: ../../../AMDGPUUsage.rst:1912 ../../../AMDGPUUsage.rst:1939
#: ../../../AMDGPUUsage.rst:1974 ../../../AMDGPUUsage.rst:2001
#: ../../../AMDGPUUsage.rst:2033 ../../../AMDGPUUsage.rst:2228
#: ../../../AMDGPUUsage.rst:2389 ../../../AMDGPUUsage.rst:2509
#: ../../../AMDGPUUsage.rst:2750 ../../../AMDGPUUsage.rst:2792
#: ../../../AMDGPUUsage.rst:5493 ../../../AMDGPUUsage.rst:5523
#: ../../../AMDGPUUsage.rst:5541 ../../../AMDGPUUsage.rst:14924
msgid "Value"
msgstr ""

#: ../../../AMDGPUUsage.rst:1780 ../../../AMDGPUUsage.rst:1831
msgid "``e_ident[EI_CLASS]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1780
msgid "``ELFCLASS64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1781 ../../../AMDGPUUsage.rst:1834
msgid "``e_ident[EI_DATA]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1781
msgid "``ELFDATA2LSB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1782 ../../../AMDGPUUsage.rst:1846
msgid "``e_ident[EI_OSABI]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1782 ../../../AMDGPUUsage.rst:1812
msgid "``ELFOSABI_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1783 ../../../AMDGPUUsage.rst:1813
msgid "``ELFOSABI_AMDGPU_HSA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1784 ../../../AMDGPUUsage.rst:1814
msgid "``ELFOSABI_AMDGPU_PAL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1785 ../../../AMDGPUUsage.rst:1815
msgid "``ELFOSABI_AMDGPU_MESA3D``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1786 ../../../AMDGPUUsage.rst:1875
msgid "``e_ident[EI_ABIVERSION]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1786 ../../../AMDGPUUsage.rst:1816
msgid "``ELFABIVERSION_AMDGPU_HSA_V2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1787 ../../../AMDGPUUsage.rst:1817
msgid "``ELFABIVERSION_AMDGPU_HSA_V3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1788 ../../../AMDGPUUsage.rst:1818
msgid "``ELFABIVERSION_AMDGPU_HSA_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1789 ../../../AMDGPUUsage.rst:1819
msgid "``ELFABIVERSION_AMDGPU_HSA_V5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1790 ../../../AMDGPUUsage.rst:1820
msgid "``ELFABIVERSION_AMDGPU_HSA_V6``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1791 ../../../AMDGPUUsage.rst:1821
msgid "``ELFABIVERSION_AMDGPU_PAL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1792 ../../../AMDGPUUsage.rst:1822
msgid "``ELFABIVERSION_AMDGPU_MESA3D``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1793 ../../../AMDGPUUsage.rst:1888
msgid "``e_type``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1793 ../../../AMDGPUUsage.rst:1883
msgid "``ET_REL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1794 ../../../AMDGPUUsage.rst:1886
msgid "``ET_DYN``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1795 ../../../AMDGPUUsage.rst:1899
msgid "``e_machine``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1795 ../../../AMDGPUUsage.rst:1811
msgid "``EM_AMDGPU``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1796 ../../../AMDGPUUsage.rst:1903
msgid "``e_entry``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1797 ../../../AMDGPUUsage.rst:2113
msgid "``e_flags``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1797
msgid ""
"See :ref:`amdgpu-elf-header-e_flags-v2-table`, :ref:`amdgpu-elf-header-"
"e_flags-table-v3`, :ref:`amdgpu-elf-header-e_flags-table-v4-v5`, and :ref:"
"`amdgpu-elf-header-e_flags-table-v6-onwards`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1805
msgid "AMDGPU ELF Header Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:1811
msgid "224"
msgstr ""

#: ../../../AMDGPUUsage.rst:1814
msgid "65"
msgstr ""

#: ../../../AMDGPUUsage.rst:1815
msgid "66"
msgstr ""

#: ../../../AMDGPUUsage.rst:1826
msgid "The ELF class is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1828
msgid "``ELFCLASS32`` for ``r600`` architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:1830
msgid ""
"``ELFCLASS64`` for ``amdgcn`` architecture which only supports 64-bit "
"process address space applications."
msgstr ""

#: ../../../AMDGPUUsage.rst:1834
msgid "All AMDGPU targets use ``ELFDATA2LSB`` for little-endian byte ordering."
msgstr ""

#: ../../../AMDGPUUsage.rst:1837
msgid ""
"One of the following AMDGPU target architecture specific OS ABIs (see :ref:"
"`amdgpu-os`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:1840
msgid "``ELFOSABI_NONE`` for *unknown* OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:1842
msgid "``ELFOSABI_AMDGPU_HSA`` for ``amdhsa`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:1844
msgid "``ELFOSABI_AMDGPU_PAL`` for ``amdpal`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:1846
msgid "``ELFOSABI_AMDGPU_MESA3D`` for ``mesa3D`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:1849
msgid ""
"The ABI version of the AMDGPU target architecture specific OS ABI to which "
"the code object conforms:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1852
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V2`` is used to specify the version of AMD HSA "
"runtime ABI for code object V2. Can no longer be emitted by this version of "
"LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:1855
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V3`` is used to specify the version of AMD HSA "
"runtime ABI for code object V3. Can no longer be emitted by this version of "
"LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:1858
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V4`` is used to specify the version of AMD HSA "
"runtime ABI for code object V4. Specify using the Clang option ``-mcode-"
"object-version=4``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1862
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V5`` is used to specify the version of AMD HSA "
"runtime ABI for code object V5. Specify using the Clang option ``-mcode-"
"object-version=5``. This is the default code object version if not specified."
msgstr ""

#: ../../../AMDGPUUsage.rst:1867
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V6`` is used to specify the version of AMD HSA "
"runtime ABI for code object V6. Specify using the Clang option ``-mcode-"
"object-version=6``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1871
msgid ""
"``ELFABIVERSION_AMDGPU_PAL`` is used to specify the version of AMD PAL "
"runtime ABI."
msgstr ""

#: ../../../AMDGPUUsage.rst:1874
msgid ""
"``ELFABIVERSION_AMDGPU_MESA3D`` is used to specify the version of AMD MESA "
"3D runtime ABI."
msgstr ""

#: ../../../AMDGPUUsage.rst:1878
msgid "Can be one of the following values:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1882
msgid ""
"The type produced by the AMDGPU backend compiler as it is relocatable code "
"object."
msgstr ""

#: ../../../AMDGPUUsage.rst:1886
msgid "The type produced by the linker as it is a shared code object."
msgstr ""

#: ../../../AMDGPUUsage.rst:1888
msgid "The AMD HSA runtime loader requires a ``ET_DYN`` code object."
msgstr ""

#: ../../../AMDGPUUsage.rst:1891
msgid ""
"The value ``EM_AMDGPU`` is used for the machine for all processors supported "
"by the ``r600`` and ``amdgcn`` architectures (see :ref:`amdgpu-processor-"
"table`). The specific processor is specified in the "
"``NT_AMD_HSA_ISA_VERSION`` note record for code object V2 (see :ref:`amdgpu-"
"note-records-v2`) and in the ``EF_AMDGPU_MACH`` bit field of the ``e_flags`` "
"for code object V3 and above (see :ref:`amdgpu-elf-header-e_flags-table-"
"v3`, :ref:`amdgpu-elf-header-e_flags-table-v4-v5` and :ref:`amdgpu-elf-"
"header-e_flags-table-v6-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1902
msgid ""
"The entry point is 0 as the entry points for individual kernels must be "
"selected in order to invoke them through AQL packets."
msgstr ""

#: ../../../AMDGPUUsage.rst:1906
msgid "The AMDGPU backend uses the following ELF header flags:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1908
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1914
msgid "``EF_AMDGPU_FEATURE_XNACK_V2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1914 ../../../AMDGPUUsage.rst:2800
msgid "0x01"
msgstr ""

#: ../../../AMDGPUUsage.rst:1914 ../../../AMDGPUUsage.rst:1946
msgid ""
"Indicates if the ``xnack`` target feature is enabled for all code contained "
"in the code object. If the processor does not support the ``xnack`` target "
"feature then must be 0. See :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1925
msgid "``EF_AMDGPU_FEATURE_TRAP_HANDLER_V2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1925 ../../../AMDGPUUsage.rst:2801
msgid "0x02"
msgstr ""

#: ../../../AMDGPUUsage.rst:1925
msgid ""
"Indicates if the trap handler is enabled for all code contained in the code "
"object. If the processor does not support a trap handler then must be 0. "
"See :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1935
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V3"
msgstr ""

#: ../../../AMDGPUUsage.rst:1941 ../../../AMDGPUUsage.rst:1976
#: ../../../AMDGPUUsage.rst:2003
msgid "``EF_AMDGPU_MACH``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1941 ../../../AMDGPUUsage.rst:1976
#: ../../../AMDGPUUsage.rst:2003
msgid "0x0ff"
msgstr ""

#: ../../../AMDGPUUsage.rst:1941 ../../../AMDGPUUsage.rst:1976
#: ../../../AMDGPUUsage.rst:2003
msgid ""
"AMDGPU processor selection mask for ``EF_AMDGPU_MACH_xxx`` values defined "
"in :ref:`amdgpu-ef-amdgpu-mach-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1946
msgid "``EF_AMDGPU_FEATURE_XNACK_V3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1946 ../../../AMDGPUUsage.rst:1985
#: ../../../AMDGPUUsage.rst:2012
msgid "0x100"
msgstr ""

#: ../../../AMDGPUUsage.rst:1957
msgid "``EF_AMDGPU_FEATURE_SRAMECC_V3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1957 ../../../AMDGPUUsage.rst:1986
#: ../../../AMDGPUUsage.rst:2013
msgid "0x200"
msgstr ""

#: ../../../AMDGPUUsage.rst:1957
msgid ""
"Indicates if the ``sramecc`` target feature is enabled for all code "
"contained in the code object. If the processor does not support the "
"``sramecc`` target feature then must be 0. See :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1970
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V4 and V5"
msgstr ""

#: ../../../AMDGPUUsage.rst:1981 ../../../AMDGPUUsage.rst:2008
msgid "``EF_AMDGPU_FEATURE_XNACK_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1981 ../../../AMDGPUUsage.rst:1987
#: ../../../AMDGPUUsage.rst:2008 ../../../AMDGPUUsage.rst:2014
msgid "0x300"
msgstr ""

#: ../../../AMDGPUUsage.rst:1981 ../../../AMDGPUUsage.rst:2008
msgid "XNACK selection mask for ``EF_AMDGPU_FEATURE_XNACK_*_V4`` values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1984 ../../../AMDGPUUsage.rst:2011
msgid "``EF_AMDGPU_FEATURE_XNACK_UNSUPPORTED_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1984 ../../../AMDGPUUsage.rst:1991
#: ../../../AMDGPUUsage.rst:2011 ../../../AMDGPUUsage.rst:2018
#: ../../../AMDGPUUsage.rst:2036
msgid "0x000"
msgstr ""

#: ../../../AMDGPUUsage.rst:1984 ../../../AMDGPUUsage.rst:2011
msgid "XNACK unsupported."
msgstr ""

#: ../../../AMDGPUUsage.rst:1985 ../../../AMDGPUUsage.rst:2012
msgid "``EF_AMDGPU_FEATURE_XNACK_ANY_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1985 ../../../AMDGPUUsage.rst:2012
msgid "XNACK can have any value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1986 ../../../AMDGPUUsage.rst:2013
msgid "``EF_AMDGPU_FEATURE_XNACK_OFF_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1986 ../../../AMDGPUUsage.rst:2013
msgid "XNACK disabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:1987 ../../../AMDGPUUsage.rst:2014
msgid "``EF_AMDGPU_FEATURE_XNACK_ON_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1987 ../../../AMDGPUUsage.rst:2014
msgid "XNACK enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:1988 ../../../AMDGPUUsage.rst:2015
msgid "``EF_AMDGPU_FEATURE_SRAMECC_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1988 ../../../AMDGPUUsage.rst:1994
#: ../../../AMDGPUUsage.rst:2015 ../../../AMDGPUUsage.rst:2021
msgid "0xc00"
msgstr ""

#: ../../../AMDGPUUsage.rst:1988 ../../../AMDGPUUsage.rst:2015
msgid "SRAMECC selection mask for ``EF_AMDGPU_FEATURE_SRAMECC_*_V4`` values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1991 ../../../AMDGPUUsage.rst:2018
msgid "``EF_AMDGPU_FEATURE_SRAMECC_UNSUPPORTED_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1991 ../../../AMDGPUUsage.rst:2018
msgid "SRAMECC unsupported."
msgstr ""

#: ../../../AMDGPUUsage.rst:1992 ../../../AMDGPUUsage.rst:2019
msgid "``EF_AMDGPU_FEATURE_SRAMECC_ANY_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1992 ../../../AMDGPUUsage.rst:2019
msgid "0x400"
msgstr ""

#: ../../../AMDGPUUsage.rst:1992 ../../../AMDGPUUsage.rst:2019
msgid "SRAMECC can have any value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1993 ../../../AMDGPUUsage.rst:2020
msgid "``EF_AMDGPU_FEATURE_SRAMECC_OFF_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1993 ../../../AMDGPUUsage.rst:2020
msgid "0x800"
msgstr ""

#: ../../../AMDGPUUsage.rst:1993 ../../../AMDGPUUsage.rst:2020
msgid "SRAMECC disabled,"
msgstr ""

#: ../../../AMDGPUUsage.rst:1994 ../../../AMDGPUUsage.rst:2021
msgid "``EF_AMDGPU_FEATURE_SRAMECC_ON_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1994 ../../../AMDGPUUsage.rst:2021
msgid "SRAMECC enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:1997
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V6 and After"
msgstr ""

#: ../../../AMDGPUUsage.rst:2022
msgid "``EF_AMDGPU_GENERIC_VERSION_V``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2022
msgid "0xff000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:2022
msgid ""
"Generic code object version selection mask. This is a value between 1 and "
"255, stored in the most significant byte of EFLAGS. See :ref:`amdgpu-generic-"
"processor-versioning`"
msgstr ""

#: ../../../AMDGPUUsage.rst:2029
msgid "AMDGPU ``EF_AMDGPU_MACH`` Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2033
msgid "Description (see :ref:`amdgpu-processor-table`)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2036
msgid "``EF_AMDGPU_MACH_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2036
msgid "*not specified*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2037
msgid "``EF_AMDGPU_MACH_R600_R600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2037
msgid "0x001"
msgstr ""

#: ../../../AMDGPUUsage.rst:2038
msgid "``EF_AMDGPU_MACH_R600_R630``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2038
msgid "0x002"
msgstr ""

#: ../../../AMDGPUUsage.rst:2039
msgid "``EF_AMDGPU_MACH_R600_RS880``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2039
msgid "0x003"
msgstr ""

#: ../../../AMDGPUUsage.rst:2040
msgid "``EF_AMDGPU_MACH_R600_RV670``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2040
msgid "0x004"
msgstr ""

#: ../../../AMDGPUUsage.rst:2041
msgid "``EF_AMDGPU_MACH_R600_RV710``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2041
msgid "0x005"
msgstr ""

#: ../../../AMDGPUUsage.rst:2042
msgid "``EF_AMDGPU_MACH_R600_RV730``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2042
msgid "0x006"
msgstr ""

#: ../../../AMDGPUUsage.rst:2043
msgid "``EF_AMDGPU_MACH_R600_RV770``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2043
msgid "0x007"
msgstr ""

#: ../../../AMDGPUUsage.rst:2044
msgid "``EF_AMDGPU_MACH_R600_CEDAR``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2044
msgid "0x008"
msgstr ""

#: ../../../AMDGPUUsage.rst:2045
msgid "``EF_AMDGPU_MACH_R600_CYPRESS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2045
msgid "0x009"
msgstr ""

#: ../../../AMDGPUUsage.rst:2046
msgid "``EF_AMDGPU_MACH_R600_JUNIPER``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2046
msgid "0x00a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2047
msgid "``EF_AMDGPU_MACH_R600_REDWOOD``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2047
msgid "0x00b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2048
msgid "``EF_AMDGPU_MACH_R600_SUMO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2048
msgid "0x00c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2049
msgid "``EF_AMDGPU_MACH_R600_BARTS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2049
msgid "0x00d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2050
msgid "``EF_AMDGPU_MACH_R600_CAICOS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2050
msgid "0x00e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2051
msgid "``EF_AMDGPU_MACH_R600_CAYMAN``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2051
msgid "0x00f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2052
msgid "``EF_AMDGPU_MACH_R600_TURKS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2052
msgid "0x010"
msgstr ""

#: ../../../AMDGPUUsage.rst:2053 ../../../AMDGPUUsage.rst:2062
#: ../../../AMDGPUUsage.rst:2096 ../../../AMDGPUUsage.rst:2100
#: ../../../AMDGPUUsage.rst:2102 ../../../AMDGPUUsage.rst:2103
#: ../../../AMDGPUUsage.rst:2109 ../../../AMDGPUUsage.rst:2110
#: ../../../AMDGPUUsage.rst:2111 ../../../AMDGPUUsage.rst:2233
#: ../../../AMDGPUUsage.rst:2391 ../../../AMDGPUUsage.rst:2527
msgid "*reserved*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2053
msgid "0x011 - 0x01f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2053
msgid "Reserved for ``r600`` architecture processors."
msgstr ""

#: ../../../AMDGPUUsage.rst:2055
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2055
msgid "0x020"
msgstr ""

#: ../../../AMDGPUUsage.rst:2056
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX601``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2056
msgid "0x021"
msgstr ""

#: ../../../AMDGPUUsage.rst:2057
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX700``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2057
msgid "0x022"
msgstr ""

#: ../../../AMDGPUUsage.rst:2058
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX701``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2058
msgid "0x023"
msgstr ""

#: ../../../AMDGPUUsage.rst:2059
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX702``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2059
msgid "0x024"
msgstr ""

#: ../../../AMDGPUUsage.rst:2060
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX703``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2060
msgid "0x025"
msgstr ""

#: ../../../AMDGPUUsage.rst:2061
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX704``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2061
msgid "0x026"
msgstr ""

#: ../../../AMDGPUUsage.rst:2062
msgid "0x027"
msgstr ""

#: ../../../AMDGPUUsage.rst:2062 ../../../AMDGPUUsage.rst:2096
#: ../../../AMDGPUUsage.rst:2100 ../../../AMDGPUUsage.rst:2102
#: ../../../AMDGPUUsage.rst:2103 ../../../AMDGPUUsage.rst:2109
#: ../../../AMDGPUUsage.rst:2110 ../../../AMDGPUUsage.rst:2111
#: ../../../AMDGPUUsage.rst:14119 ../../../AMDGPUUsage.rst:14120
#: ../../../AMDGPUUsage.rst:14121 ../../../AMDGPUUsage.rst:14122
#: ../../../AMDGPUUsage.rst:14123 ../../../AMDGPUUsage.rst:14124
#: ../../../AMDGPUUsage.rst:14125 ../../../AMDGPUUsage.rst:14161
#: ../../../AMDGPUUsage.rst:14162 ../../../AMDGPUUsage.rst:14163
#: ../../../AMDGPUUsage.rst:14164 ../../../AMDGPUUsage.rst:14165
#: ../../../AMDGPUUsage.rst:14166 ../../../AMDGPUUsage.rst:14167
#: ../../../AMDGPUUsage.rst:14202 ../../../AMDGPUUsage.rst:14203
#: ../../../AMDGPUUsage.rst:14204 ../../../AMDGPUUsage.rst:14205
#: ../../../AMDGPUUsage.rst:14206 ../../../AMDGPUUsage.rst:14207
#: ../../../AMDGPUUsage.rst:14208
msgid "Reserved."
msgstr ""

#: ../../../AMDGPUUsage.rst:2063
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX801``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2063
msgid "0x028"
msgstr ""

#: ../../../AMDGPUUsage.rst:2064
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX802``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2064
msgid "0x029"
msgstr ""

#: ../../../AMDGPUUsage.rst:2065
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX803``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2065
msgid "0x02a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2066
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX810``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2066
msgid "0x02b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2067
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX900``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2067
msgid "0x02c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2068
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX902``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2068
msgid "0x02d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2069
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2069
msgid "0x02e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2070
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2070
msgid "0x02f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2071
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX908``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2071
msgid "0x030"
msgstr ""

#: ../../../AMDGPUUsage.rst:2072
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX909``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2072
msgid "0x031"
msgstr ""

#: ../../../AMDGPUUsage.rst:2073
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX90C``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2073
msgid "0x032"
msgstr ""

#: ../../../AMDGPUUsage.rst:2074
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1010``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2074
msgid "0x033"
msgstr ""

#: ../../../AMDGPUUsage.rst:2075
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1011``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2075
msgid "0x034"
msgstr ""

#: ../../../AMDGPUUsage.rst:2076
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1012``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2076
msgid "0x035"
msgstr ""

#: ../../../AMDGPUUsage.rst:2077
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1030``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2077
msgid "0x036"
msgstr ""

#: ../../../AMDGPUUsage.rst:2078
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1031``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2078
msgid "0x037"
msgstr ""

#: ../../../AMDGPUUsage.rst:2079
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1032``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2079
msgid "0x038"
msgstr ""

#: ../../../AMDGPUUsage.rst:2080
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1033``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2080
msgid "0x039"
msgstr ""

#: ../../../AMDGPUUsage.rst:2081
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX602``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2081
msgid "0x03a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2082
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX705``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2082
msgid "0x03b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2083
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX805``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2083
msgid "0x03c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2084
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1035``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2084
msgid "0x03d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2085
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1034``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2085
msgid "0x03e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2086
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX90A``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2086
msgid "0x03f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2087
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX940``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2087
msgid "0x040"
msgstr ""

#: ../../../AMDGPUUsage.rst:2088
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1100``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2088
msgid "0x041"
msgstr ""

#: ../../../AMDGPUUsage.rst:2089
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1013``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2089
msgid "0x042"
msgstr ""

#: ../../../AMDGPUUsage.rst:2090
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1150``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2090
msgid "0x043"
msgstr ""

#: ../../../AMDGPUUsage.rst:2091
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1103``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2091
msgid "0x044"
msgstr ""

#: ../../../AMDGPUUsage.rst:2092
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1036``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2092
msgid "0x045"
msgstr ""

#: ../../../AMDGPUUsage.rst:2093
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1101``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2093
msgid "0x046"
msgstr ""

#: ../../../AMDGPUUsage.rst:2094
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1102``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2094
msgid "0x047"
msgstr ""

#: ../../../AMDGPUUsage.rst:2095
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1200``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2095
msgid "0x048"
msgstr ""

#: ../../../AMDGPUUsage.rst:2096
msgid "0x049"
msgstr ""

#: ../../../AMDGPUUsage.rst:2097
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1151``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2097
msgid "0x04a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2098
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX941``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2098
msgid "0x04b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2099
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX942``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2099
msgid "0x04c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2100
msgid "0x04d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2101
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1201``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2101
msgid "0x04e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2102
msgid "0x04f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2103
msgid "0x050"
msgstr ""

#: ../../../AMDGPUUsage.rst:2104
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX9_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2104
msgid "0x051"
msgstr ""

#: ../../../AMDGPUUsage.rst:2105
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX10_1_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2105
msgid "0x052"
msgstr ""

#: ../../../AMDGPUUsage.rst:2106
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX10_3_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2106
msgid "0x053"
msgstr ""

#: ../../../AMDGPUUsage.rst:2107
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX11_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2107
msgid "0x054"
msgstr ""

#: ../../../AMDGPUUsage.rst:2108
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1152``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2108
msgid "0x055"
msgstr ""

#: ../../../AMDGPUUsage.rst:2108
msgid "``gfx1152``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2109
msgid "0x056"
msgstr ""

#: ../../../AMDGPUUsage.rst:2110
msgid "0x057"
msgstr ""

#: ../../../AMDGPUUsage.rst:2111
msgid "0x058"
msgstr ""

#: ../../../AMDGPUUsage.rst:2112
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX12_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2112
msgid "0x059"
msgstr ""

#: ../../../AMDGPUUsage.rst:2116
msgid "Sections"
msgstr ""

#: ../../../AMDGPUUsage.rst:2118
msgid ""
"An AMDGPU target ELF code object has the standard ELF sections which include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2120
msgid "AMDGPU ELF Sections"
msgstr ""

#: ../../../AMDGPUUsage.rst:2124 ../../../AMDGPUUsage.rst:2211
#: ../../../AMDGPUUsage.rst:2377 ../../../AMDGPUUsage.rst:2414
msgid "Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:2124
msgid "Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:2126 ../../../AMDGPUUsage.rst:2418
msgid "``.bss``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2126
msgid "``SHT_NOBITS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2126 ../../../AMDGPUUsage.rst:2127
#: ../../../AMDGPUUsage.rst:2132
msgid "``SHF_ALLOC`` + ``SHF_WRITE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2127 ../../../AMDGPUUsage.rst:2416
msgid "``.data``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2127 ../../../AMDGPUUsage.rst:2128
#: ../../../AMDGPUUsage.rst:2130 ../../../AMDGPUUsage.rst:2131
#: ../../../AMDGPUUsage.rst:2132 ../../../AMDGPUUsage.rst:2137
#: ../../../AMDGPUUsage.rst:2141
msgid "``SHT_PROGBITS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2128
msgid "``.debug_``\\ *\\**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2129
msgid "``.dynamic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2129
msgid "``SHT_DYNAMIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2129 ../../../AMDGPUUsage.rst:2130
#: ../../../AMDGPUUsage.rst:2131 ../../../AMDGPUUsage.rst:2133
#: ../../../AMDGPUUsage.rst:2137
msgid "``SHF_ALLOC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2130
msgid "``.dynstr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2131
msgid "``.dynsym``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2132
msgid "``.got``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2133
msgid "``.hash``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2133
msgid "``SHT_HASH``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2134 ../../../AMDGPUUsage.rst:2156
msgid "``.note``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2134
msgid "``SHT_NOTE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2135
msgid "``.rela``\\ *name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2135 ../../../AMDGPUUsage.rst:2136
msgid "``SHT_RELA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2136
msgid "``.rela.dyn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2137 ../../../AMDGPUUsage.rst:2417
#: ../../../AMDGPUUsage.rst:2419
msgid "``.rodata``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2138
msgid "``.shstrtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2138 ../../../AMDGPUUsage.rst:2139
msgid "``SHT_STRTAB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2139
msgid "``.strtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2140
msgid "``.symtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2140
msgid "``SHT_SYMTAB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2141 ../../../AMDGPUUsage.rst:2172
#: ../../../AMDGPUUsage.rst:2420
msgid "``.text``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2141
msgid "``SHF_ALLOC`` + ``SHF_EXECINSTR``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2144
msgid ""
"These sections have their standard meanings (see [ELF]_) and are only "
"generated if needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:2149
msgid "``.debug``\\ *\\**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2148
msgid ""
"The standard DWARF sections. See :ref:`amdgpu-dwarf-debug-information` for "
"information on the DWARF produced by the AMDGPU backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:2152
msgid "``.dynamic``, ``.dynstr``, ``.dynsym``, ``.hash``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2152
msgid "The standard sections used by a dynamic loader."
msgstr ""

#: ../../../AMDGPUUsage.rst:2155
msgid ""
"See :ref:`amdgpu-note-records` for the note records supported by the AMDGPU "
"backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:2167
msgid "``.rela``\\ *name*, ``.rela.dyn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2159
msgid ""
"For relocatable code objects, *name* is the name of the section that the "
"relocation records apply. For example, ``.rela.text`` is the section name "
"for relocation records associated with the ``.text`` section."
msgstr ""

#: ../../../AMDGPUUsage.rst:2163
msgid ""
"For linked shared code objects, ``.rela.dyn`` contains all the relocation "
"records from each of the relocatable code object's ``.rela``\\ *name* "
"sections."
msgstr ""

#: ../../../AMDGPUUsage.rst:2166
msgid ""
"See :ref:`amdgpu-relocation-records` for the relocation records supported by "
"the AMDGPU backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:2170
msgid ""
"The executable machine code for the kernels and functions they call. "
"Generated as position independent code. See :ref:`amdgpu-code-conventions` "
"for information on conventions used in the isa generation."
msgstr ""

#: ../../../AMDGPUUsage.rst:2177
msgid "Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2179
msgid ""
"The AMDGPU backend code object contains ELF note records in the ``.note`` "
"section. The set of generated notes and their semantics depend on the code "
"object version; see :ref:`amdgpu-note-records-v2` and :ref:`amdgpu-note-"
"records-v3-onwards`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2184
msgid ""
"As required by ``ELFCLASS32`` and ``ELFCLASS64``, minimal zero-byte padding "
"must be generated after the ``name`` field to ensure the ``desc`` field is 4 "
"byte aligned. In addition, minimal zero-byte padding must be generated to "
"ensure the ``desc`` field size is a multiple of 4 bytes. The "
"``sh_addralign`` field of the ``.note`` section must be at least 4 to "
"indicate at least 8 byte alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:2194
msgid "Code Object V2 Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2197 ../../../AMDGPUUsage.rst:3471
#: ../../../AMDGPUUsage.rst:15376 ../../../AMDGPUUsage.rst:15431
#: ../../../AMDGPUUsage.rst:15506
msgid ""
"Code object V2 generation is no longer supported by this version of LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:2199
msgid ""
"The AMDGPU backend code object uses the following ELF note record in the ``."
"note`` section when compiling for code object V2."
msgstr ""

#: ../../../AMDGPUUsage.rst:2202
msgid "The note record vendor field is \"AMD\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2204 ../../../AMDGPUUsage.rst:2370
msgid ""
"Additional note records may be present, but any which are not documented "
"here are deprecated and should not be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:2207
msgid "AMDGPU Code Object V2 ELF Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2213 ../../../AMDGPUUsage.rst:2214
#: ../../../AMDGPUUsage.rst:2216 ../../../AMDGPUUsage.rst:2217
#: ../../../AMDGPUUsage.rst:2219
msgid "\"AMD\""
msgstr ""

#: ../../../AMDGPUUsage.rst:2213 ../../../AMDGPUUsage.rst:2230
#: ../../../AMDGPUUsage.rst:2249
msgid "``NT_AMD_HSA_CODE_OBJECT_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2213
msgid "Code object version."
msgstr ""

#: ../../../AMDGPUUsage.rst:2214 ../../../AMDGPUUsage.rst:2231
#: ../../../AMDGPUUsage.rst:2263
msgid "``NT_AMD_HSA_HSAIL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2214
msgid ""
"HSAIL properties generated by the HSAIL Finalizer and not the LLVM compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:2216 ../../../AMDGPUUsage.rst:2232
#: ../../../AMDGPUUsage.rst:2304
msgid "``NT_AMD_HSA_ISA_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2216
msgid "Target ISA version."
msgstr ""

#: ../../../AMDGPUUsage.rst:2217 ../../../AMDGPUUsage.rst:2234
#: ../../../AMDGPUUsage.rst:2358
msgid "``NT_AMD_HSA_METADATA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2217
msgid "Metadata null terminated string in YAML [YAML]_ textual format."
msgstr ""

#: ../../../AMDGPUUsage.rst:2219 ../../../AMDGPUUsage.rst:2235
#: ../../../AMDGPUUsage.rst:2318
msgid "``NT_AMD_HSA_ISA_NAME``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2219
msgid "Target ISA name."
msgstr ""

#: ../../../AMDGPUUsage.rst:2224
msgid "AMDGPU Code Object V2 ELF Note Record Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2233
msgid "4-9"
msgstr ""

#: ../../../AMDGPUUsage.rst:2234 ../../../AMDGPUUsage.rst:2525
#: ../../../AMDGPUUsage.rst:5287 ../../../AMDGPUUsage.rst:5427
#: ../../../AMDGPUUsage.rst:5514
msgid "10"
msgstr ""

#: ../../../AMDGPUUsage.rst:2235 ../../../AMDGPUUsage.rst:2526
#: ../../../AMDGPUUsage.rst:5437 ../../../AMDGPUUsage.rst:5508
msgid "11"
msgstr ""

#: ../../../AMDGPUUsage.rst:2239
msgid ""
"Specifies the code object version number. The description field has the "
"following layout:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2249
msgid "The ``major_version`` has a value less than or equal to 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:2252
msgid ""
"Specifies the HSAIL properties used by the HSAIL Finalizer. The description "
"field has the following layout:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2266
msgid ""
"Specifies the target ISA version. The description field has the following "
"layout:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2279
msgid ""
"``vendor_name_size`` and ``architecture_name_size`` are the length of the "
"vendor and architecture names respectively, including the NUL character."
msgstr ""

#: ../../../AMDGPUUsage.rst:2282
msgid ""
"``vendor_and_architecture_name`` contains the NUL terminates string for the "
"vendor, immediately followed by the NUL terminated string for the "
"architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2286
msgid "This note record is used by the HSA runtime loader."
msgstr ""

#: ../../../AMDGPUUsage.rst:2288
msgid ""
"Code object V2 only supports a limited number of processors and has fixed "
"settings for target features. See :ref:`amdgpu-elf-note-record-"
"supported_processors-v2-table` for a list of processors and the "
"corresponding target ID. In the table the note record ISA name is a "
"concatenation of the vendor name, architecture name, major, minor, and "
"stepping separated by a \":\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2295
msgid ""
"The target ID column shows the processor name and fixed target features used "
"by the LLVM compiler. The LLVM compiler does not generate a "
"``NT_AMD_HSA_HSAIL`` note record."
msgstr ""

#: ../../../AMDGPUUsage.rst:2299
msgid ""
"A code object generated by the Finalizer also uses code object V2 and always "
"generates a ``NT_AMD_HSA_HSAIL`` note record. The processor name and "
"``sramecc`` target feature is as shown in :ref:`amdgpu-elf-note-record-"
"supported_processors-v2-table` but the ``xnack`` target feature is specified "
"by the ``EF_AMDGPU_FEATURE_XNACK_V2`` ``e_flags`` bit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2307
msgid "Specifies the target ISA name as a non-NUL terminated string."
msgstr ""

#: ../../../AMDGPUUsage.rst:2309
msgid "This note record is not used by the HSA runtime loader."
msgstr ""

#: ../../../AMDGPUUsage.rst:2311
msgid ""
"See the ``NT_AMD_HSA_ISA_VERSION`` note record description of the code "
"object V2's limited support of processors and fixed settings for target "
"features."
msgstr ""

#: ../../../AMDGPUUsage.rst:2314
msgid ""
"See :ref:`amdgpu-elf-note-record-supported_processors-v2-table` for a "
"mapping from the string to the corresponding target ID. If the ``xnack`` "
"target feature is supported and enabled, the string produced by the LLVM "
"compiler will may have a ``+xnack`` appended. The Finlizer did not do the "
"appending and instead used the ``EF_AMDGPU_FEATURE_XNACK_V2`` ``e_flags`` "
"bit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2321
msgid ""
"Specifies extensible metadata associated with the code objects executed on "
"HSA [HSA]_ compatible runtimes (see :ref:`amdgpu-os`). It is required when "
"the target triple OS is ``amdhsa`` (see :ref:`amdgpu-target-triples`). See :"
"ref:`amdgpu-amdhsa-code-object-metadata-v2` for the syntax of the code "
"object metadata string."
msgstr ""

#: ../../../AMDGPUUsage.rst:2327
msgid ""
"AMDGPU Code Object V2 Supported Processors and Fixed Target Feature Settings"
msgstr ""

#: ../../../AMDGPUUsage.rst:2331
msgid "Note Record ISA Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:2333
msgid "``AMD:AMDGPU:6:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2334
msgid "``AMD:AMDGPU:6:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2335
msgid "``AMD:AMDGPU:6:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2336
msgid "``AMD:AMDGPU:7:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2337
msgid "``AMD:AMDGPU:7:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2338
msgid "``AMD:AMDGPU:7:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2339
msgid "``AMD:AMDGPU:7:0:3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2340
msgid "``AMD:AMDGPU:7:0:4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2341
msgid "``AMD:AMDGPU:7:0:5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2342
msgid "``AMD:AMDGPU:8:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2343
msgid "``AMD:AMDGPU:8:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2343
msgid "``gfx801:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2344
msgid "``AMD:AMDGPU:8:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2345
msgid "``AMD:AMDGPU:8:0:3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2346
msgid "``AMD:AMDGPU:8:0:4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2347
msgid "``AMD:AMDGPU:8:0:5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2348
msgid "``AMD:AMDGPU:8:1:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2348
msgid "``gfx810:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2349
msgid "``AMD:AMDGPU:9:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2349
msgid "``gfx900:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2350
msgid "``AMD:AMDGPU:9:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2350
msgid "``gfx900:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2351
msgid "``AMD:AMDGPU:9:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2351
msgid "``gfx902:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2352
msgid "``AMD:AMDGPU:9:0:3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2352
msgid "``gfx902:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2353
msgid "``AMD:AMDGPU:9:0:4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2353
msgid "``gfx904:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2354
msgid "``AMD:AMDGPU:9:0:5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2354
msgid "``gfx904:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2355
msgid "``AMD:AMDGPU:9:0:6``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2355
msgid "``gfx906:sramecc-:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2356
msgid "``AMD:AMDGPU:9:0:7``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2356
msgid "``gfx906:sramecc-:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2357
msgid "``AMD:AMDGPU:9:0:12``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2357
msgid "``gfx90c:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2363
msgid "Code Object V3 and Above Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2365
msgid ""
"The AMDGPU backend code object uses the following ELF note record in the ``."
"note`` section when compiling for code object V3 and above."
msgstr ""

#: ../../../AMDGPUUsage.rst:2368
msgid "The note record vendor field is \"AMDGPU\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2373
msgid "AMDGPU Code Object V3 and Above ELF Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2379
msgid "\"AMDGPU\""
msgstr ""

#: ../../../AMDGPUUsage.rst:2379 ../../../AMDGPUUsage.rst:2392
#: ../../../AMDGPUUsage.rst:2401
msgid "``NT_AMDGPU_METADATA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2379
msgid "Metadata in Message Pack [MsgPack]_ binary format."
msgstr ""

#: ../../../AMDGPUUsage.rst:2385
msgid "AMDGPU Code Object V3 and Above ELF Note Record Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2391
msgid "0-31"
msgstr ""

#: ../../../AMDGPUUsage.rst:2396
msgid ""
"Specifies extensible metadata associated with an AMDGPU code object. It is "
"encoded as a map in the Message Pack [MsgPack]_ binary data format. See :ref:"
"`amdgpu-amdhsa-code-object-metadata-v3`, :ref:`amdgpu-amdhsa-code-object-"
"metadata-v4` and :ref:`amdgpu-amdhsa-code-object-metadata-v5` for the map "
"keys defined for the ``amdhsa`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:2406
msgid "Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:2408
msgid "Symbols include the following:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2410
msgid "AMDGPU ELF Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:2414
msgid "Section"
msgstr ""

#: ../../../AMDGPUUsage.rst:2416 ../../../AMDGPUUsage.rst:2420
#: ../../../AMDGPUUsage.rst:2421
msgid "*link-name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2416 ../../../AMDGPUUsage.rst:2419
#: ../../../AMDGPUUsage.rst:2421
msgid "``STT_OBJECT``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2416 ../../../AMDGPUUsage.rst:2442
msgid "Global variable"
msgstr ""

#: ../../../AMDGPUUsage.rst:2419
msgid "*link-name*\\ ``.kd``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2419 ../../../AMDGPUUsage.rst:2448
msgid "Kernel descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:2420
msgid "``STT_FUNC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2420 ../../../AMDGPUUsage.rst:2451
msgid "Kernel entry point"
msgstr ""

#: ../../../AMDGPUUsage.rst:2421
msgid "SHN_AMDGPU_LDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:2421
msgid "Global variable in LDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:2425
msgid "Global variables both used and defined by the compilation unit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2427
msgid ""
"If the symbol is defined in the compilation unit then it is allocated in the "
"appropriate section according to if it has initialized data or is readonly."
msgstr ""

#: ../../../AMDGPUUsage.rst:2430
msgid ""
"If the symbol is external then its section is ``STN_UNDEF`` and the loader "
"will resolve relocations using the definition provided by another code "
"object or explicitly defined by the runtime."
msgstr ""

#: ../../../AMDGPUUsage.rst:2434
msgid ""
"If the symbol resides in local/group memory (LDS) then its section is the "
"special processor specific section name ``SHN_AMDGPU_LDS``, and the "
"``st_value`` field describes alignment requirements as it does for common "
"symbols."
msgstr ""

#: ../../../AMDGPUUsage.rst:2441
msgid ""
"Add description of linked shared object symbols. Seems undefined symbols are "
"marked as STT_NOTYPE."
msgstr ""

#: ../../../AMDGPUUsage.rst:2445
msgid ""
"Every HSA kernel has an associated kernel descriptor. It is the address of "
"the kernel descriptor that is used in the AQL dispatch packet used to invoke "
"the kernel, not the kernel entry point. The layout of the HSA kernel "
"descriptor is defined in :ref:`amdgpu-amdhsa-kernel-descriptor`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2451
msgid "Every HSA kernel also has a symbol for its machine code entry point."
msgstr ""

#: ../../../AMDGPUUsage.rst:2456
msgid "Relocation Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2458
msgid ""
"The AMDGPU backend generates ``Elf64_Rela`` relocation records for AMDHSA or "
"``Elf64_Rel`` relocation records for Mesa/AMDPAL. Supported relocatable "
"fields are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2465 ../../../AMDGPUUsage.rst:2512
#: ../../../AMDGPUUsage.rst:2514 ../../../AMDGPUUsage.rst:2518
#: ../../../AMDGPUUsage.rst:2520 ../../../AMDGPUUsage.rst:2522
#: ../../../AMDGPUUsage.rst:2523 ../../../AMDGPUUsage.rst:2524
#: ../../../AMDGPUUsage.rst:2525 ../../../AMDGPUUsage.rst:2526
msgid "``word32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2463
msgid ""
"This specifies a 32-bit field occupying 4 bytes with arbitrary byte "
"alignment. These values use the same byte order as other word values in the "
"AMDGPU architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2470 ../../../AMDGPUUsage.rst:2516
#: ../../../AMDGPUUsage.rst:2519 ../../../AMDGPUUsage.rst:2528
msgid "``word64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2468
msgid ""
"This specifies a 64-bit field occupying 8 bytes with arbitrary byte "
"alignment. These values use the same byte order as other word values in the "
"AMDGPU architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2472
msgid "Following notations are used for specifying relocation calculations:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2480
msgid "**A**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2475
msgid ""
"Represents the addend used to compute the value of the relocatable field. If "
"the addend field is smaller than 64 bits then it is zero-extended to 64 bits "
"for use in the calculations below. (In practice this only affects ``_HI`` "
"relocation types on Mesa/AMDPAL, where the addend comes from the 32-bit "
"field but the result of the calculation depends on the high part of the full "
"64-bit address.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2484
msgid "**G**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2483
msgid ""
"Represents the offset into the global offset table at which the relocation "
"entry's symbol will reside during execution."
msgstr ""

#: ../../../AMDGPUUsage.rst:2487
msgid "**GOT**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2487
msgid "Represents the address of the global offset table."
msgstr ""

#: ../../../AMDGPUUsage.rst:2491
msgid "**P**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2490
msgid ""
"Represents the place (section offset for ``et_rel`` or address for "
"``et_dyn``) of the storage unit being relocated (computed using "
"``r_offset``)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2496
msgid "**S**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2494
msgid ""
"Represents the value of the symbol whose index resides in the relocation "
"entry. Relocations not using this must specify a symbol index of "
"``STN_UNDEF``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2501
msgid "**B**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2499
msgid ""
"Represents the base address of a loaded executable or shared object which is "
"the difference between the ELF address and the actual load address. "
"Relocations using this are only valid in executable or shared objects."
msgstr ""

#: ../../../AMDGPUUsage.rst:2503
msgid "The following relocation types are supported:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2505
msgid "AMDGPU ELF Relocation Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2509
msgid "Relocation Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:2509
msgid "Kind"
msgstr ""

#: ../../../AMDGPUUsage.rst:2509
msgid "Calculation"
msgstr ""

#: ../../../AMDGPUUsage.rst:2511
msgid "``R_AMDGPU_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2512
msgid "``R_AMDGPU_ABS32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2512 ../../../AMDGPUUsage.rst:2514
#: ../../../AMDGPUUsage.rst:2516 ../../../AMDGPUUsage.rst:2520
msgid "Static, Dynamic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2512
msgid "(S + A) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2514
msgid "``R_AMDGPU_ABS32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2514
msgid "(S + A) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2516
msgid "``R_AMDGPU_ABS64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2516 ../../../AMDGPUUsage.rst:2520
msgid "S + A"
msgstr ""

#: ../../../AMDGPUUsage.rst:2518
msgid "``R_AMDGPU_REL32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2518 ../../../AMDGPUUsage.rst:2519
#: ../../../AMDGPUUsage.rst:2522 ../../../AMDGPUUsage.rst:2523
#: ../../../AMDGPUUsage.rst:2524 ../../../AMDGPUUsage.rst:2525
#: ../../../AMDGPUUsage.rst:2526 ../../../AMDGPUUsage.rst:2529
msgid "Static"
msgstr ""

#: ../../../AMDGPUUsage.rst:2518 ../../../AMDGPUUsage.rst:2519
msgid "S + A - P"
msgstr ""

#: ../../../AMDGPUUsage.rst:2519
msgid "``R_AMDGPU_REL64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2520
msgid "``R_AMDGPU_ABS32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2522
msgid "``R_AMDGPU_GOTPCREL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2522
msgid "G + GOT + A - P"
msgstr ""

#: ../../../AMDGPUUsage.rst:2523
msgid "``R_AMDGPU_GOTPCREL32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2523
msgid "(G + GOT + A - P) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2524
msgid "``R_AMDGPU_GOTPCREL32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2524
msgid "(G + GOT + A - P) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2525
msgid "``R_AMDGPU_REL32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2525
msgid "(S + A - P) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2526
msgid "``R_AMDGPU_REL32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2526
msgid "(S + A - P) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2527 ../../../AMDGPUUsage.rst:5473
#: ../../../AMDGPUUsage.rst:5512
msgid "12"
msgstr ""

#: ../../../AMDGPUUsage.rst:2528
msgid "``R_AMDGPU_RELATIVE64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2528
msgid "Dynamic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2528 ../../../AMDGPUUsage.rst:5302
#: ../../../AMDGPUUsage.rst:5474 ../../../AMDGPUUsage.rst:5514
msgid "13"
msgstr ""

#: ../../../AMDGPUUsage.rst:2528
msgid "B + A"
msgstr ""

#: ../../../AMDGPUUsage.rst:2529
msgid "``R_AMDGPU_REL16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2529 ../../../AMDGPUUsage.rst:5318
#: ../../../AMDGPUUsage.rst:5508
msgid "14"
msgstr ""

#: ../../../AMDGPUUsage.rst:2529
msgid "``word16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2529
msgid "((S + A - P) - 4) / 4"
msgstr ""

#: ../../../AMDGPUUsage.rst:2532
msgid ""
"``R_AMDGPU_ABS32_LO`` and ``R_AMDGPU_ABS32_HI`` are only supported by the "
"``mesa3d`` OS, which does not support ``R_AMDGPU_ABS64``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2535
msgid ""
"There is no current OS loader support for 32-bit programs and so "
"``R_AMDGPU_ABS32`` is not used."
msgstr ""

#: ../../../AMDGPUUsage.rst:2541
msgid "Loaded Code Object Path Uniform Resource Identifier (URI)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2543
msgid ""
"The AMD GPU code object loader represents the path of the ELF shared object "
"from which the code object was loaded as a textual Uniform Resource "
"Identifier (URI). Note that the code object is the in memory loaded "
"relocated form of the ELF shared object.  Multiple code objects may be "
"loaded at different memory addresses in the same process from the same ELF "
"shared object."
msgstr ""

#: ../../../AMDGPUUsage.rst:2549
msgid ""
"The loaded code object path URI syntax is defined by the following BNF "
"syntax:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2563
msgid "**number**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2562
msgid ""
"Is a C integral literal where hexadecimal values are prefixed by \"0x\" or "
"\"0X\", and octal values by \"0\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2569
msgid "**file_path**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2566
msgid ""
"Is the file's path specified as a URI encoded UTF-8 string. In URI encoding, "
"every character that is not in the regular expression ``[a-zA-Z0-9/_.~-]`` "
"is encoded as two uppercase hexadecimal digits proceeded by \"%\".  "
"Directories in the path are separated by \"/\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2574
msgid "**offset**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2572
msgid ""
"Is a 0-based byte offset to the start of the code object.  For a file URI, "
"it is from the start of the file specified by the ``file_path``, and if "
"omitted defaults to 0. For a memory URI, it is the memory address and is "
"required."
msgstr ""

#: ../../../AMDGPUUsage.rst:2578
msgid "**size**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2577
msgid ""
"Is the number of bytes in the code object.  For a file URI, if omitted it "
"defaults to the size of the file.  It is required for a memory URI."
msgstr ""

#: ../../../AMDGPUUsage.rst:2582
msgid "**process_id**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2581
msgid ""
"Is the identity of the process owning the memory.  For Linux it is the C "
"unsigned integral decimal literal for the process ID (PID)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2595
msgid "DWARF Debug Information"
msgstr ""

#: ../../../AMDGPUUsage.rst:2599
msgid ""
"This section describes **provisional support** for AMDGPU DWARF [DWARF]_ "
"that is not currently fully implemented and is subject to change."
msgstr ""

#: ../../../AMDGPUUsage.rst:2602
msgid ""
"AMDGPU generates DWARF [DWARF]_ debugging information ELF sections (see :ref:"
"`amdgpu-elf-code-object`) which contain information that maps the code "
"object executable code and data to the source language constructs. It can be "
"used by tools such as debuggers and profilers. It uses features defined in :"
"doc:`AMDGPUDwarfExtensionsForHeterogeneousDebugging` that are made available "
"in DWARF Version 4 and DWARF Version 5 as an LLVM vendor extension."
msgstr ""

#: ../../../AMDGPUUsage.rst:2609
msgid ""
"This section defines the AMDGPU target architecture specific DWARF mappings."
msgstr ""

#: ../../../AMDGPUUsage.rst:2614
msgid "Register Identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:2616
msgid ""
"This section defines the AMDGPU target architecture register numbers used in "
"DWARF operation expressions (see DWARF Version 5 section 2.5 and :ref:"
"`amdgpu-dwarf-operation-expressions`) and Call Frame Information "
"instructions (see DWARF Version 5 section 6.4 and :ref:`amdgpu-dwarf-call-"
"frame-information`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2622
msgid ""
"A single code object can contain code for kernels that have different "
"wavefront sizes. The vector registers and some scalar registers are based on "
"the wavefront size. AMDGPU defines distinct DWARF registers for each "
"wavefront size. This simplifies the consumer of the DWARF so that each "
"register has a fixed size, rather than being dynamic according to the "
"wavefront size mode. Similarly, distinct DWARF registers are defined for "
"those registers that vary in size according to the process address size. "
"This allows a consumer to treat a specific AMDGPU processor as a single "
"architecture regardless of how it is configured at run time. The compiler "
"explicitly specifies the DWARF registers that match the mode in which the "
"code it is generating will be executed."
msgstr ""

#: ../../../AMDGPUUsage.rst:2633
msgid ""
"DWARF registers are encoded as numbers, which are mapped to architecture "
"registers. The mapping for AMDGPU is defined in :ref:`amdgpu-dwarf-register-"
"mapping-table`. All AMDGPU targets use the same mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:2638
msgid "AMDGPU DWARF Register Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:2642
msgid "DWARF Register"
msgstr ""

#: ../../../AMDGPUUsage.rst:2642
msgid "AMDGPU Register"
msgstr ""

#: ../../../AMDGPUUsage.rst:2642 ../../../AMDGPUUsage.rst:2792
msgid "Bit Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:2644
msgid "PC_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2644
msgid ""
"Program Counter (PC) when executing in a 32-bit process address space. Used "
"in the CFI to describe the PC of the calling frame."
msgstr ""

#: ../../../AMDGPUUsage.rst:2649
msgid "EXEC_MASK_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2649
msgid "Execution Mask Register when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2651
msgid "2-15"
msgstr ""

#: ../../../AMDGPUUsage.rst:2651 ../../../AMDGPUUsage.rst:2660
#: ../../../AMDGPUUsage.rst:2664 ../../../AMDGPUUsage.rst:2667
#: ../../../AMDGPUUsage.rst:2672 ../../../AMDGPUUsage.rst:2678
#: ../../../AMDGPUUsage.rst:2681 ../../../AMDGPUUsage.rst:2683
#: ../../../AMDGPUUsage.rst:2688 ../../../AMDGPUUsage.rst:2694
#: ../../../AMDGPUUsage.rst:2700 ../../../AMDGPUUsage.rst:2706
#: ../../../AMDGPUUsage.rst:2803
msgid "*Reserved*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2651 ../../../AMDGPUUsage.rst:2660
msgid "*Reserved for highly accessed registers using DWARF shortcut.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2653 ../../../AMDGPUUsage.rst:5399
#: ../../../AMDGPUUsage.rst:5514
msgid "16"
msgstr ""

#: ../../../AMDGPUUsage.rst:2653
msgid "PC_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:2653
msgid ""
"Program Counter (PC) when executing in a 64-bit process address space. Used "
"in the CFI to describe the PC of the calling frame."
msgstr ""

#: ../../../AMDGPUUsage.rst:2658 ../../../AMDGPUUsage.rst:5508
msgid "17"
msgstr ""

#: ../../../AMDGPUUsage.rst:2658
msgid "EXEC_MASK_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:2658
msgid "Execution Mask Register when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2660
msgid "18-31"
msgstr ""

#: ../../../AMDGPUUsage.rst:2662
msgid "32-95"
msgstr ""

#: ../../../AMDGPUUsage.rst:2662
msgid "SGPR0-SGPR63"
msgstr ""

#: ../../../AMDGPUUsage.rst:2662 ../../../AMDGPUUsage.rst:2682
msgid "Scalar General Purpose Registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:2664
msgid "96-127"
msgstr ""

#: ../../../AMDGPUUsage.rst:2664
msgid "*Reserved for frequently accessed registers using DWARF 1-byte ULEB.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2666
msgid "STATUS"
msgstr ""

#: ../../../AMDGPUUsage.rst:2666
msgid "Status Register."
msgstr ""

#: ../../../AMDGPUUsage.rst:2667
msgid "129-511"
msgstr ""

#: ../../../AMDGPUUsage.rst:2667
msgid "*Reserved for future Scalar Architectural Registers.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2669 ../../../AMDGPUUsage.rst:4905
msgid "512"
msgstr ""

#: ../../../AMDGPUUsage.rst:2669
msgid "VCC_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2669
msgid "Vector Condition Code Register when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2672
msgid "513-767"
msgstr ""

#: ../../../AMDGPUUsage.rst:2672
msgid ""
"*Reserved for future Vector Architectural Registers when executing in "
"wavefront 32 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2675
msgid "768"
msgstr ""

#: ../../../AMDGPUUsage.rst:2675
msgid "VCC_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:2675
msgid "Vector Condition Code Register when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2678
msgid "769-1023"
msgstr ""

#: ../../../AMDGPUUsage.rst:2678
msgid ""
"*Reserved for future Vector Architectural Registers when executing in "
"wavefront 64 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2681
msgid "1024-1087"
msgstr ""

#: ../../../AMDGPUUsage.rst:2681
msgid "*Reserved for padding.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2682
msgid "1088-1129"
msgstr ""

#: ../../../AMDGPUUsage.rst:2682
msgid "SGPR64-SGPR105"
msgstr ""

#: ../../../AMDGPUUsage.rst:2683
msgid "1130-1535"
msgstr ""

#: ../../../AMDGPUUsage.rst:2683
msgid "*Reserved for future Scalar General Purpose Registers.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2685
msgid "1536-1791"
msgstr ""

#: ../../../AMDGPUUsage.rst:2685 ../../../AMDGPUUsage.rst:2697
msgid "VGPR0-VGPR255"
msgstr ""

#: ../../../AMDGPUUsage.rst:2685 ../../../AMDGPUUsage.rst:2691
msgid "32*32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2685
msgid "Vector General Purpose Registers when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2688
msgid "1792-2047"
msgstr ""

#: ../../../AMDGPUUsage.rst:2688
msgid ""
"*Reserved for future Vector General Purpose Registers when executing in "
"wavefront 32 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2691
msgid "2048-2303"
msgstr ""

#: ../../../AMDGPUUsage.rst:2691 ../../../AMDGPUUsage.rst:2703
msgid "AGPR0-AGPR255"
msgstr ""

#: ../../../AMDGPUUsage.rst:2691
msgid "Vector Accumulation Registers when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2694
msgid "2304-2559"
msgstr ""

#: ../../../AMDGPUUsage.rst:2694
msgid ""
"*Reserved for future Vector Accumulation Registers when executing in "
"wavefront 32 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2697
msgid "2560-2815"
msgstr ""

#: ../../../AMDGPUUsage.rst:2697 ../../../AMDGPUUsage.rst:2703
msgid "64*32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2697
msgid "Vector General Purpose Registers when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2700
msgid "2816-3071"
msgstr ""

#: ../../../AMDGPUUsage.rst:2700
msgid ""
"*Reserved for future Vector General Purpose Registers when executing in "
"wavefront 64 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2703
msgid "3072-3327"
msgstr ""

#: ../../../AMDGPUUsage.rst:2703
msgid "Vector Accumulation Registers when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2706
msgid "3328-3583"
msgstr ""

#: ../../../AMDGPUUsage.rst:2706
msgid ""
"*Reserved for future Vector Accumulation Registers when executing in "
"wavefront 64 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2711
msgid ""
"The vector registers are represented as the full size for the wavefront. "
"They are organized as consecutive dwords (32-bits), one per lane, with the "
"dword at the least significant bit position corresponding to lane 0 and so "
"forth. DWARF location expressions involving the ``DW_OP_LLVM_offset`` and "
"``DW_OP_LLVM_push_lane`` operations are used to select the part of the "
"vector register corresponding to the lane that is executing the current "
"thread of execution in languages that are implemented using a SIMD or SIMT "
"execution model."
msgstr ""

#: ../../../AMDGPUUsage.rst:2720
msgid ""
"If the wavefront size is 32 lanes then the wavefront 32 mode register "
"definitions are used. If the wavefront size is 64 lanes then the wavefront "
"64 mode register definitions are used. Some AMDGPU targets support executing "
"in both wavefront 32 and wavefront 64 mode. The register definitions "
"corresponding to the wavefront mode of the generated code will be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:2726
msgid ""
"If code is generated to execute in a 32-bit process address space, then the "
"32-bit process address space register definitions are used. If code is "
"generated to execute in a 64-bit process address space, then the 64-bit "
"process address space register definitions are used. The ``amdgcn`` target "
"only supports the 64-bit process address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:2735
msgid "Memory Space Identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:2737
msgid ""
"The DWARF memory space represents the source language memory space. See "
"DWARF Version 5 section 2.12 which is updated by the *DWARF Extensions For "
"Heterogeneous Debugging* section :ref:`amdgpu-dwarf-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2741
msgid ""
"The DWARF memory space mapping used for AMDGPU is defined in :ref:`amdgpu-"
"dwarf-memory-space-mapping-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2744
msgid "AMDGPU DWARF Memory Space Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:2748 ../../../AMDGPUUsage.rst:2790
msgid "DWARF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2748 ../../../AMDGPUUsage.rst:2790
msgid "AMDGPU"
msgstr ""

#: ../../../AMDGPUUsage.rst:2750 ../../../AMDGPUUsage.rst:4624
msgid "Memory Space Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:2750
msgid "Memory Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:2752
msgid "``DW_MSPACE_LLVM_none``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2752
msgid "0x0000"
msgstr ""

#: ../../../AMDGPUUsage.rst:2752 ../../../AMDGPUUsage.rst:2800
msgid "Generic (Flat)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2753
msgid "``DW_MSPACE_LLVM_global``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2753
msgid "0x0001"
msgstr ""

#: ../../../AMDGPUUsage.rst:2754
msgid "``DW_MSPACE_LLVM_constant``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2754
msgid "0x0002"
msgstr ""

#: ../../../AMDGPUUsage.rst:2755
msgid "``DW_MSPACE_LLVM_group``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2755
msgid "0x0003"
msgstr ""

#: ../../../AMDGPUUsage.rst:2755 ../../../AMDGPUUsage.rst:2802
msgid "Local (group/LDS)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2756
msgid "``DW_MSPACE_LLVM_private``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2756
msgid "0x0004"
msgstr ""

#: ../../../AMDGPUUsage.rst:2756 ../../../AMDGPUUsage.rst:2804
#: ../../../AMDGPUUsage.rst:2805
msgid "Private (Scratch)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2757
msgid "``DW_MSPACE_AMDGPU_region``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2757
msgid "0x8000"
msgstr ""

#: ../../../AMDGPUUsage.rst:2757 ../../../AMDGPUUsage.rst:2801
msgid "Region (GDS)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2760
msgid ""
"The DWARF memory space values defined in the *DWARF Extensions For "
"Heterogeneous Debugging* section :ref:`amdgpu-dwarf-memory-spaces` are used."
msgstr ""

#: ../../../AMDGPUUsage.rst:2763
msgid ""
"In addition, ``DW_ADDR_AMDGPU_region`` is encoded as a vendor extension. "
"This is available for use for the AMD extension for access to the hardware "
"GDS memory which is scratchpad memory allocated per device."
msgstr ""

#: ../../../AMDGPUUsage.rst:2767
msgid ""
"For AMDGPU if no ``DW_AT_LLVM_memory_space`` attribute is present, then the "
"default memory space of ``DW_MSPACE_LLVM_none`` is used."
msgstr ""

#: ../../../AMDGPUUsage.rst:2770
msgid ""
"See :ref:`amdgpu-dwarf-address-space-identifier` for information on the "
"AMDGPU mapping of DWARF memory spaces to DWARF address spaces, including "
"address size and NULL value."
msgstr ""

#: ../../../AMDGPUUsage.rst:2777
msgid "Address Space Identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:2779
msgid ""
"DWARF address spaces correspond to target architecture specific linear "
"addressable memory areas. See DWARF Version 5 section 2.12 and *DWARF "
"Extensions For Heterogeneous Debugging* section :ref:`amdgpu-dwarf-address-"
"spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2783
msgid ""
"The DWARF address space mapping used for AMDGPU is defined in :ref:`amdgpu-"
"dwarf-address-space-mapping-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2786
msgid "AMDGPU DWARF Address Space Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:2790
msgid "Notes"
msgstr ""

#: ../../../AMDGPUUsage.rst:2792
msgid "Address"
msgstr ""

#: ../../../AMDGPUUsage.rst:2792
msgid "LLVM IR Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:2794
msgid "64-bit process address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:2794
msgid "32-bit process address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:2799
msgid "``DW_ASPACE_LLVM_none``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2799
msgid "0x00"
msgstr ""

#: ../../../AMDGPUUsage.rst:2799
msgid "*default address space*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2800
msgid "``DW_ASPACE_AMDGPU_generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2801
msgid "``DW_ASPACE_AMDGPU_region``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2802
msgid "``DW_ASPACE_AMDGPU_local``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2802
msgid "0x03"
msgstr ""

#: ../../../AMDGPUUsage.rst:2803
msgid "0x04"
msgstr ""

#: ../../../AMDGPUUsage.rst:2804
msgid "``DW_ASPACE_AMDGPU_private_lane``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2804
msgid "0x05"
msgstr ""

#: ../../../AMDGPUUsage.rst:2804
msgid "*focused lane*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2805
msgid "``DW_ASPACE_AMDGPU_private_wave``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2805
msgid "0x06"
msgstr ""

#: ../../../AMDGPUUsage.rst:2805
msgid "*unswizzled wavefront*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2808
msgid ""
"See :ref:`amdgpu-address-spaces` for information on the AMDGPU LLVM IR "
"address spaces including address size and NULL value."
msgstr ""

#: ../../../AMDGPUUsage.rst:2811
msgid ""
"The ``DW_ASPACE_LLVM_none`` address space is the default target architecture "
"address space used in DWARF operations that do not specify an address space. "
"It therefore has to map to the global address space so that the "
"``DW_OP_addr*`` and related operations can refer to addresses in the program "
"code."
msgstr ""

#: ../../../AMDGPUUsage.rst:2816
msgid ""
"The ``DW_ASPACE_AMDGPU_generic`` address space allows location expressions "
"to specify the flat address space. If the address corresponds to an address "
"in the local address space, then it corresponds to the wavefront that is "
"executing the focused thread of execution. If the address corresponds to an "
"address in the private address space, then it corresponds to the lane that "
"is executing the focused thread of execution for languages that are "
"implemented using a SIMD or SIMT execution model."
msgstr ""

#: ../../../AMDGPUUsage.rst:2826
msgid ""
"CUDA-like languages such as HIP that do not have address spaces in the "
"language type system, but do allow variables to be allocated in different "
"address spaces, need to explicitly specify the ``DW_ASPACE_AMDGPU_generic`` "
"address space in the DWARF expression operations as the default address "
"space is the global address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:2832
msgid ""
"The ``DW_ASPACE_AMDGPU_local`` address space allows location expressions to "
"specify the local address space corresponding to the wavefront that is "
"executing the focused thread of execution."
msgstr ""

#: ../../../AMDGPUUsage.rst:2836
msgid ""
"The ``DW_ASPACE_AMDGPU_private_lane`` address space allows location "
"expressions to specify the private address space corresponding to the lane "
"that is executing the focused thread of execution for languages that are "
"implemented using a SIMD or SIMT execution model."
msgstr ""

#: ../../../AMDGPUUsage.rst:2841
msgid ""
"The ``DW_ASPACE_AMDGPU_private_wave`` address space allows location "
"expressions to specify the unswizzled private address space corresponding to "
"the wavefront that is executing the focused thread of execution. The "
"wavefront view of private memory is the per wavefront unswizzled backing "
"memory layout defined in :ref:`amdgpu-address-spaces`, such that address 0 "
"corresponds to the first location for the backing memory of the wavefront "
"(namely the address is not offset by ``wavefront-scratch-base``). The "
"following formula can be used to convert from a "
"``DW_ASPACE_AMDGPU_private_lane`` address to a "
"``DW_ASPACE_AMDGPU_private_wave`` address:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2857
msgid ""
"If the ``DW_ASPACE_AMDGPU_private_lane`` address is dword aligned, and the "
"start of the dwords for each lane starting with lane 0 is required, then "
"this simplifies to:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2866
msgid ""
"A compiler can use the ``DW_ASPACE_AMDGPU_private_wave`` address space to "
"read a complete spilled vector register back into a complete vector register "
"in the CFI. The frame pointer can be a private lane address which is dword "
"aligned, which can be shifted to multiply by the wavefront size, and then "
"used to form a private wavefront address that gives a location for a "
"contiguous set of dwords, one per lane, where the vector register dwords are "
"spilled. The compiler knows the wavefront size since it generates the code. "
"Note that the type of the address may have to be converted as the size of a "
"``DW_ASPACE_AMDGPU_private_lane`` address may be smaller than the size of a "
"``DW_ASPACE_AMDGPU_private_wave`` address."
msgstr ""

#: ../../../AMDGPUUsage.rst:2880
msgid "Lane identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:2882
msgid ""
"DWARF lane identifies specify a target architecture lane position for "
"hardware that executes in a SIMD or SIMT manner, and on which a source "
"language maps its threads of execution onto those lanes. The DWARF lane "
"identifier is pushed by the ``DW_OP_LLVM_push_lane`` DWARF expression "
"operation. See DWARF Version 5 section 2.5 which is updated by *DWARF "
"Extensions For Heterogeneous Debugging* section :ref:`amdgpu-dwarf-operation-"
"expressions`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2889
msgid ""
"For AMDGPU, the lane identifier corresponds to the hardware lane ID of a "
"wavefront. It is numbered from 0 to the wavefront size minus 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:2893
msgid "Operation Expressions"
msgstr ""

#: ../../../AMDGPUUsage.rst:2895
msgid ""
"DWARF expressions are used to compute program values and the locations of "
"program objects. See DWARF Version 5 section 2.5 and :ref:`amdgpu-dwarf-"
"operation-expressions`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2899
msgid ""
"DWARF location descriptions describe how to access storage which includes "
"memory and registers. When accessing storage on AMDGPU, bytes are ordered "
"with least significant bytes first, and bits are ordered within bytes with "
"least significant bits first."
msgstr ""

#: ../../../AMDGPUUsage.rst:2904
msgid ""
"For AMDGPU CFI expressions, ``DW_OP_LLVM_select_bit_piece`` is used to "
"describe unwinding vector registers that are spilled under the execution "
"mask to memory: the zero-single location description is the vector register, "
"and the one-single location description is the spilled memory location "
"description. The ``DW_OP_LLVM_form_aspace_address`` is used to specify the "
"address space of the memory location description."
msgstr ""

#: ../../../AMDGPUUsage.rst:2911
msgid ""
"In AMDGPU expressions, ``DW_OP_LLVM_select_bit_piece`` is used by the "
"``DW_AT_LLVM_lane_pc`` attribute expression where divergent control flow is "
"controlled by the execution mask. An undefined location description together "
"with ``DW_OP_LLVM_extend`` is used to indicate the lane was not active on "
"entry to the subprogram. See :ref:`amdgpu-dwarf-dw-at-llvm-lane-pc` for an "
"example."
msgstr ""

#: ../../../AMDGPUUsage.rst:2918
msgid "Debugger Information Entry Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:2920
msgid ""
"This section describes how certain debugger information entry attributes are "
"used by AMDGPU. See the sections in DWARF Version 5 section 3.3.5 and 3.1.1 "
"which are updated by *DWARF Extensions For Heterogeneous Debugging* section :"
"ref:`amdgpu-dwarf-low-level-information` and :ref:`amdgpu-dwarf-full-and-"
"partial-compilation-unit-entries`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2929
msgid "``DW_AT_LLVM_lane_pc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2931
msgid ""
"For AMDGPU, the ``DW_AT_LLVM_lane_pc`` attribute is used to specify the "
"program location of the separate lanes of a SIMT thread."
msgstr ""

#: ../../../AMDGPUUsage.rst:2934
msgid ""
"If the lane is an active lane then this will be the same as the current "
"program location."
msgstr ""

#: ../../../AMDGPUUsage.rst:2937
msgid ""
"If the lane is inactive, but was active on entry to the subprogram, then "
"this is the program location in the subprogram at which execution of the "
"lane is conceptual positioned."
msgstr ""

#: ../../../AMDGPUUsage.rst:2941
msgid ""
"If the lane was not active on entry to the subprogram, then this will be the "
"undefined location. A client debugger can check if the lane is part of a "
"valid work-group by checking that the lane is in the range of the associated "
"work-group within the grid, accounting for partial work-groups. If it is "
"not, then the debugger can omit any information for the lane. Otherwise, the "
"debugger may repeatedly unwind the stack and inspect the "
"``DW_AT_LLVM_lane_pc`` of the calling subprogram until it finds a non-"
"undefined location. Conceptually the lane only has the call frames that it "
"has a non-undefined ``DW_AT_LLVM_lane_pc``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2951
msgid ""
"The following example illustrates how the AMDGPU backend can generate a "
"DWARF location list expression for the nested ``IF/THEN/ELSE`` structures of "
"the following subprogram pseudo code for a target with 64 lanes per "
"wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:2975
msgid ""
"The AMDGPU backend may generate the following pseudo LLVM MIR to manipulate "
"the execution mask (``EXEC``) to linearize the control flow. The condition "
"is evaluated to make a mask of the lanes for which the condition evaluates "
"to true. First the ``THEN`` region is executed by setting the ``EXEC`` mask "
"to the logical ``AND`` of the current ``EXEC`` mask with the condition mask. "
"Then the ``ELSE`` region is executed by negating the ``EXEC`` mask and "
"logical ``AND`` of the saved ``EXEC`` mask at the start of the region. After "
"the ``IF/THEN/ELSE`` region the ``EXEC`` mask is restored to the value it "
"had at the beginning of the region. This is shown below. Other approaches "
"are possible, but the basic concept is the same."
msgstr ""

#: ../../../AMDGPUUsage.rst:3017
msgid ""
"To create the DWARF location list expression that defines the location "
"description of a vector of lane program locations, the LLVM MIR "
"``DBG_VALUE`` pseudo instruction can be used to annotate the linearized "
"control flow. This can be done by defining an artificial variable for the "
"lane PC. The DWARF location list expression created for it is used as the "
"value of the ``DW_AT_LLVM_lane_pc`` attribute on the subprogram's debugger "
"information entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:3024
msgid ""
"A DWARF procedure is defined for each well nested structured control flow "
"region which provides the conceptual lane program location for a lane if it "
"is not active (namely it is divergent). The DWARF operation expression for "
"each region conceptually inherits the value of the immediately enclosing "
"region and modifies it according to the semantics of the region."
msgstr ""

#: ../../../AMDGPUUsage.rst:3030
msgid ""
"For an ``IF/THEN/ELSE`` region the divergent program location is at the "
"start of the region for the ``THEN`` region since it is executed first. For "
"the ``ELSE`` region the divergent program location is at the end of the ``IF/"
"THEN/ELSE`` region since the ``THEN`` region has completed."
msgstr ""

#: ../../../AMDGPUUsage.rst:3035
msgid ""
"The lane PC artificial variable is assigned at each region transition. It "
"uses the immediately enclosing region's DWARF procedure to compute the "
"program location for each lane assuming they are divergent, and then "
"modifies the result by inserting the current program location for each lane "
"that the ``EXEC`` mask indicates is active."
msgstr ""

#: ../../../AMDGPUUsage.rst:3041
msgid ""
"By having separate DWARF procedures for each region, they can be reused to "
"define the value for any nested region. This reduces the total size of the "
"DWARF operation expressions."
msgstr ""

#: ../../../AMDGPUUsage.rst:3045
msgid "The following provides an example using pseudo LLVM MIR."
msgstr ""

#: ../../../AMDGPUUsage.rst:3177
msgid ""
"The DWARF procedure ``%__active_lane_pc`` is used to update the lane pc "
"elements that are active, with the current program location."
msgstr ""

#: ../../../AMDGPUUsage.rst:3180
msgid ""
"Artificial variables %__lex_1_save_exec and %__lex_1_1_save_exec are created "
"for the execution masks saved on entry to a region. Using the ``DBG_VALUE`` "
"pseudo instruction, location list entries will be created that describe "
"where the artificial variables are allocated at any given program location. "
"The compiler may allocate them to registers or spill them to memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:3186
msgid ""
"The DWARF procedures for each region use the values of the saved execution "
"mask artificial variables to only update the lanes that are active on entry "
"to the region. All other lanes retain the value of the enclosing region "
"where they were last active. If they were not active on entry to the "
"subprogram, then will have the undefined location description."
msgstr ""

#: ../../../AMDGPUUsage.rst:3192
msgid ""
"Other structured control flow regions can be handled similarly. For example, "
"loops would set the divergent program location for the region at the end of "
"the loop. Any lanes active will be in the loop, and any lanes not active "
"must have exited the loop."
msgstr ""

#: ../../../AMDGPUUsage.rst:3197
msgid ""
"An ``IF/THEN/ELSEIF/ELSEIF/...`` region can be treated as a nest of ``IF/"
"THEN/ELSE`` regions."
msgstr ""

#: ../../../AMDGPUUsage.rst:3200
msgid ""
"The DWARF procedures can use the active lane artificial variable described "
"in :ref:`amdgpu-dwarf-amdgpu-dw-at-llvm-active-lane` rather than the actual "
"``EXEC`` mask in order to support whole or quad wavefront mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3207
msgid "``DW_AT_LLVM_active_lane``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3209
msgid ""
"The ``DW_AT_LLVM_active_lane`` attribute on a subprogram debugger "
"information entry is used to specify the lanes that are conceptually active "
"for a SIMT thread."
msgstr ""

#: ../../../AMDGPUUsage.rst:3213
msgid ""
"The execution mask may be modified to implement whole or quad wavefront mode "
"operations. For example, all lanes may need to temporarily be made active to "
"execute a whole wavefront operation. Such regions would save the ``EXEC`` "
"mask, update it to enable the necessary lanes, perform the operations, and "
"then restore the ``EXEC`` mask from the saved value. While executing the "
"whole wavefront region, the conceptual execution mask is the saved value, "
"not the ``EXEC`` value."
msgstr ""

#: ../../../AMDGPUUsage.rst:3221
msgid ""
"This is handled by defining an artificial variable for the active lane mask. "
"The active lane mask artificial variable would be the actual ``EXEC`` mask "
"for normal regions, and the saved execution mask for regions where the mask "
"is temporarily updated. The location list expression created for this "
"artificial variable is used to define the value of the "
"``DW_AT_LLVM_active_lane`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:3229
msgid "``DW_AT_LLVM_augmentation``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3231
msgid ""
"For AMDGPU, the ``DW_AT_LLVM_augmentation`` attribute of a compilation unit "
"debugger information entry has the following value for the augmentation "
"string:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3238
msgid ""
"The \"vX.Y\" specifies the major X and minor Y version number of the AMDGPU "
"extensions used in the DWARF of the compilation unit. The version number "
"conforms to [SEMVER]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:3243
msgid "Call Frame Information"
msgstr ""

#: ../../../AMDGPUUsage.rst:3245
msgid ""
"DWARF Call Frame Information (CFI) describes how a consumer can virtually "
"*unwind* call frames in a running process or core dump. See DWARF Version 5 "
"section 6.4 and :ref:`amdgpu-dwarf-call-frame-information`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3249
msgid ""
"For AMDGPU, the Common Information Entry (CIE) fields have the following "
"values:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3251
msgid ""
"``augmentation`` string contains the following null-terminated UTF-8 string:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3257
msgid ""
"The ``vX.Y`` specifies the major X and minor Y version number of the AMDGPU "
"extensions used in this CIE or to the FDEs that use it. The version number "
"conforms to [SEMVER]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:3261
msgid ""
"``address_size`` for the ``Global`` address space is defined in :ref:`amdgpu-"
"dwarf-address-space-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3264
msgid ""
"``segment_selector_size`` is 0 as AMDGPU does not use a segment selector."
msgstr ""

#: ../../../AMDGPUUsage.rst:3266
msgid "``code_alignment_factor`` is 4 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:3270 ../../../AMDGPUUsage.rst:3276
msgid "Add to :ref:`amdgpu-processor-table` table."
msgstr ""

#: ../../../AMDGPUUsage.rst:3272
msgid "``data_alignment_factor`` is 4 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:3278
msgid ""
"``return_address_register`` is ``PC_32`` for 32-bit processes and ``PC_64`` "
"for 64-bit processes defined in :ref:`amdgpu-dwarf-register-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3281
msgid ""
"``initial_instructions`` Since a subprogram X with fewer registers can be "
"called from subprogram Y that has more allocated, X will not change any of "
"the extra registers as it cannot access them. Therefore, the default rule "
"for all columns is ``same value``."
msgstr ""

#: ../../../AMDGPUUsage.rst:3286
msgid ""
"For AMDGPU the register number follows the numbering defined in :ref:`amdgpu-"
"dwarf-register-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3289
msgid ""
"For AMDGPU the instructions are variable size. A consumer can subtract 1 "
"from the return address to get the address of a byte within the call site "
"instructions. See DWARF Version 5 section 6.4.4."
msgstr ""

#: ../../../AMDGPUUsage.rst:3294
msgid "Accelerated Access"
msgstr ""

#: ../../../AMDGPUUsage.rst:3296
msgid "See DWARF Version 5 section 6.1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3299
msgid "Lookup By Name Section Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:3301
msgid ""
"See DWARF Version 5 section 6.1.1.4.1 and :ref:`amdgpu-dwarf-lookup-by-name`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3303
msgid "For AMDGPU the lookup by name section header table:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3305
msgid "``augmentation_string_size`` (uword)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3307
msgid ""
"Set to the length of the ``augmentation_string`` value which is always a "
"multiple of 4."
msgstr ""

#: ../../../AMDGPUUsage.rst:3310
msgid "``augmentation_string`` (sequence of UTF-8 characters)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3312
msgid ""
"Contains the following UTF-8 string null padded to a multiple of 4 bytes:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3318
msgid ""
"The \"vX.Y\" specifies the major X and minor Y version number of the AMDGPU "
"extensions used in the DWARF of this index. The version number conforms to "
"[SEMVER]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:3324
msgid ""
"This is different to the DWARF Version 5 definition that requires the first "
"4 characters to be the vendor ID. But this is consistent with the other "
"augmentation strings and does allow multiple vendor contributions. However, "
"backwards compatibility may be more desirable."
msgstr ""

#: ../../../AMDGPUUsage.rst:3330
msgid "Lookup By Address Section Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:3332
msgid "See DWARF Version 5 section 6.1.2."
msgstr ""

#: ../../../AMDGPUUsage.rst:3334
msgid "For AMDGPU the lookup by address section header table:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3336 ../../../AMDGPUUsage.rst:3366
#: ../../../AMDGPUUsage.rst:3428
msgid "``address_size`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3338
msgid ""
"Match the address size for the ``Global`` address space defined in :ref:"
"`amdgpu-dwarf-address-space-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3341 ../../../AMDGPUUsage.rst:3369
msgid "``segment_selector_size`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3343
msgid ""
"AMDGPU does not use a segment selector so this is 0. The entries in the ``."
"debug_aranges`` do not have a segment selector."
msgstr ""

#: ../../../AMDGPUUsage.rst:3347
msgid "Line Number Information"
msgstr ""

#: ../../../AMDGPUUsage.rst:3349
msgid ""
"See DWARF Version 5 section 6.2 and :ref:`amdgpu-dwarf-line-number-"
"information`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3351
msgid ""
"AMDGPU does not use the ``isa`` state machine registers and always sets it "
"to 0. The instruction set must be obtained from the ELF file header "
"``e_flags`` field in the ``EF_AMDGPU_MACH`` bit position (see :ref:`ELF "
"Header <amdgpu-elf-header>`). See DWARF Version 5 section 6.2.2."
msgstr ""

#: ../../../AMDGPUUsage.rst:3358
msgid ""
"Should the ``isa`` state machine register be used to indicate if the code is "
"in wavefront32 or wavefront64 mode? Or used to specify the architecture ISA?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3361
msgid ""
"For AMDGPU the line number program header fields have the following values "
"(see DWARF Version 5 section 6.2.4):"
msgstr ""

#: ../../../AMDGPUUsage.rst:3365 ../../../AMDGPUUsage.rst:3427
msgid ""
"Matches the address size for the ``Global`` address space defined in :ref:"
"`amdgpu-dwarf-address-space-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3369
msgid "AMDGPU does not use a segment selector so this is 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:3372
msgid "``minimum_instruction_length`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3372
msgid "For GFX9-GFX11 this is 4."
msgstr ""

#: ../../../AMDGPUUsage.rst:3375
msgid "``maximum_operations_per_instruction`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3375
msgid "For GFX9-GFX11 this is 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3377
msgid ""
"Source text for online-compiled programs (for example, those compiled by the "
"OpenCL language runtime) may be embedded into the DWARF Version 5 line "
"table. See DWARF Version 5 section 6.2.4.1 which is updated by *DWARF "
"Extensions For Heterogeneous Debugging* section :ref:`DW_LNCT_LLVM_source "
"<amdgpu-dwarf-line-number-information-dw-lnct-llvm-source>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3383
msgid ""
"The Clang option used to control source embedding in AMDGPU is defined in :"
"ref:`amdgpu-clang-debug-options-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3386
msgid "AMDGPU Clang Debug Options"
msgstr ""

#: ../../../AMDGPUUsage.rst:3390
msgid "Debug Flag"
msgstr ""

#: ../../../AMDGPUUsage.rst:3392
msgid "-g[no-]embed-source"
msgstr ""

#: ../../../AMDGPUUsage.rst:3392
msgid ""
"Enable/disable embedding source text in DWARF debug sections. Useful for "
"environments where source cannot be written to disk, such as when performing "
"online compilation."
msgstr ""

#: ../../../AMDGPUUsage.rst:3401
msgid "``-gembed-source``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3401
msgid "Enable the embedded source."
msgstr ""

#: ../../../AMDGPUUsage.rst:3404
msgid "``-gno-embed-source``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3404
msgid "Disable the embedded source."
msgstr ""

#: ../../../AMDGPUUsage.rst:3407
msgid "32-Bit and 64-Bit DWARF Formats"
msgstr ""

#: ../../../AMDGPUUsage.rst:3409
msgid ""
"See DWARF Version 5 section 7.4 and :ref:`amdgpu-dwarf-32-bit-and-64-bit-"
"dwarf-formats`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3412
msgid "For AMDGPU:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3414
msgid ""
"For the ``amdgcn`` target architecture only the 64-bit process address space "
"is supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:3417
msgid ""
"The producer can generate either 32-bit or 64-bit DWARF format. LLVM "
"generates the 32-bit DWARF format."
msgstr ""

#: ../../../AMDGPUUsage.rst:3421
msgid "Unit Headers"
msgstr ""

#: ../../../AMDGPUUsage.rst:3423
msgid ""
"For AMDGPU the following values apply for each of the unit headers described "
"in DWARF Version 5 sections 7.5.1.1, 7.5.1.2, and 7.5.1.3:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3433
msgid "Code Conventions"
msgstr ""

#: ../../../AMDGPUUsage.rst:3435
msgid ""
"This section provides code conventions used for each supported target triple "
"OS (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3439
msgid "AMDHSA"
msgstr ""

#: ../../../AMDGPUUsage.rst:3441
msgid ""
"This section provides code conventions used when the target triple OS is "
"``amdhsa`` (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3447 ../../../AMDGPUUsage.rst:14630
msgid "Code Object Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:3449
msgid ""
"The code object metadata specifies extensible metadata associated with the "
"code objects executed on HSA [HSA]_ compatible runtimes (see :ref:`amdgpu-"
"os`). The encoding and semantics of this metadata depends on the code object "
"version; see :ref:`amdgpu-amdhsa-code-object-metadata-v2`, :ref:`amdgpu-"
"amdhsa-code-object-metadata-v3`, :ref:`amdgpu-amdhsa-code-object-metadata-"
"v4` and :ref:`amdgpu-amdhsa-code-object-metadata-v5`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3457
msgid ""
"Code object metadata is specified in a note record (see :ref:`amdgpu-note-"
"records`) and is required when the target triple OS is ``amdhsa`` (see :ref:"
"`amdgpu-target-triples`). It must contain the minimum information necessary "
"to support the HSA compatible runtime kernel queries. For example, the "
"segment sizes needed in a dispatch packet. In addition, a high-level "
"language runtime may require other information to be included. For example, "
"the AMD OpenCL runtime records kernel argument information."
msgstr ""

#: ../../../AMDGPUUsage.rst:3468
msgid "Code Object V2 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:3473
msgid ""
"Code object V2 metadata is specified by the ``NT_AMD_HSA_METADATA`` note "
"record (see :ref:`amdgpu-note-records-v2`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3476
msgid ""
"The metadata is specified as a YAML formatted string (see [YAML]_ and :doc:"
"`YamlIO`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3481
msgid ""
"Is the string null terminated? It probably should not if YAML allows it to "
"contain null characters, otherwise it should be."
msgstr ""

#: ../../../AMDGPUUsage.rst:3484
msgid ""
"The metadata is represented as a single YAML document comprised of the "
"mapping defined in table :ref:`amdgpu-amdhsa-code-object-metadata-map-v2-"
"table` and referenced tables."
msgstr ""

#: ../../../AMDGPUUsage.rst:3488
msgid ""
"For boolean values, the string values of ``false`` and ``true`` are used for "
"false and true respectively."
msgstr ""

#: ../../../AMDGPUUsage.rst:3491
msgid ""
"Additional information can be added to the mappings. To avoid conflicts, any "
"non-AMD key names should be prefixed by \"*vendor-name*.\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3494
msgid "AMDHSA Code Object V2 Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3498 ../../../AMDGPUUsage.rst:3542
#: ../../../AMDGPUUsage.rst:3579 ../../../AMDGPUUsage.rst:3620
#: ../../../AMDGPUUsage.rst:3819 ../../../AMDGPUUsage.rst:3922
#: ../../../AMDGPUUsage.rst:3967 ../../../AMDGPUUsage.rst:4151
#: ../../../AMDGPUUsage.rst:4364 ../../../AMDGPUUsage.rst:4396
#: ../../../AMDGPUUsage.rst:4410 ../../../AMDGPUUsage.rst:4424
#: ../../../AMDGPUUsage.rst:4444 ../../../AMDGPUUsage.rst:14656
#: ../../../AMDGPUUsage.rst:14671 ../../../AMDGPUUsage.rst:14742
#: ../../../AMDGPUUsage.rst:14758 ../../../AMDGPUUsage.rst:14782
#: ../../../AMDGPUUsage.rst:14799 ../../../AMDGPUUsage.rst:14832
#: ../../../AMDGPUUsage.rst:14845
msgid "String Key"
msgstr ""

#: ../../../AMDGPUUsage.rst:3498 ../../../AMDGPUUsage.rst:3542
#: ../../../AMDGPUUsage.rst:3579 ../../../AMDGPUUsage.rst:3620
#: ../../../AMDGPUUsage.rst:3819 ../../../AMDGPUUsage.rst:3922
#: ../../../AMDGPUUsage.rst:3967 ../../../AMDGPUUsage.rst:4151
#: ../../../AMDGPUUsage.rst:4364 ../../../AMDGPUUsage.rst:4396
#: ../../../AMDGPUUsage.rst:4410 ../../../AMDGPUUsage.rst:4424
#: ../../../AMDGPUUsage.rst:4444 ../../../AMDGPUUsage.rst:14656
#: ../../../AMDGPUUsage.rst:14671 ../../../AMDGPUUsage.rst:14742
#: ../../../AMDGPUUsage.rst:14758 ../../../AMDGPUUsage.rst:14782
#: ../../../AMDGPUUsage.rst:14799 ../../../AMDGPUUsage.rst:14832
#: ../../../AMDGPUUsage.rst:14845 ../../../AMDGPUUsage.rst:14867
msgid "Value Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:3498 ../../../AMDGPUUsage.rst:3542
#: ../../../AMDGPUUsage.rst:3579 ../../../AMDGPUUsage.rst:3620
#: ../../../AMDGPUUsage.rst:3819 ../../../AMDGPUUsage.rst:3922
#: ../../../AMDGPUUsage.rst:3967 ../../../AMDGPUUsage.rst:4151
#: ../../../AMDGPUUsage.rst:4364 ../../../AMDGPUUsage.rst:4396
#: ../../../AMDGPUUsage.rst:4410 ../../../AMDGPUUsage.rst:4424
#: ../../../AMDGPUUsage.rst:4444 ../../../AMDGPUUsage.rst:14656
#: ../../../AMDGPUUsage.rst:14671 ../../../AMDGPUUsage.rst:14758
#: ../../../AMDGPUUsage.rst:14799
msgid "Required?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3500
msgid "\"Version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3500 ../../../AMDGPUUsage.rst:3555
#: ../../../AMDGPUUsage.rst:3924 ../../../AMDGPUUsage.rst:3982
#: ../../../AMDGPUUsage.rst:4366 ../../../AMDGPUUsage.rst:4398
#: ../../../AMDGPUUsage.rst:14658 ../../../AMDGPUUsage.rst:14684
#: ../../../AMDGPUUsage.rst:14760 ../../../AMDGPUUsage.rst:14847
msgid "sequence of 2 integers"
msgstr ""

#: ../../../AMDGPUUsage.rst:3500 ../../../AMDGPUUsage.rst:3530
#: ../../../AMDGPUUsage.rst:3544 ../../../AMDGPUUsage.rst:3545
#: ../../../AMDGPUUsage.rst:3624 ../../../AMDGPUUsage.rst:3625
#: ../../../AMDGPUUsage.rst:3627 ../../../AMDGPUUsage.rst:3821
#: ../../../AMDGPUUsage.rst:3826 ../../../AMDGPUUsage.rst:3837
#: ../../../AMDGPUUsage.rst:3847 ../../../AMDGPUUsage.rst:3852
#: ../../../AMDGPUUsage.rst:3854 ../../../AMDGPUUsage.rst:3870
#: ../../../AMDGPUUsage.rst:3874 ../../../AMDGPUUsage.rst:3924
#: ../../../AMDGPUUsage.rst:3954 ../../../AMDGPUUsage.rst:3969
#: ../../../AMDGPUUsage.rst:3970 ../../../AMDGPUUsage.rst:4022
#: ../../../AMDGPUUsage.rst:4027 ../../../AMDGPUUsage.rst:4038
#: ../../../AMDGPUUsage.rst:4048 ../../../AMDGPUUsage.rst:4053
#: ../../../AMDGPUUsage.rst:4055 ../../../AMDGPUUsage.rst:4076
#: ../../../AMDGPUUsage.rst:4085 ../../../AMDGPUUsage.rst:4089
#: ../../../AMDGPUUsage.rst:4155 ../../../AMDGPUUsage.rst:4156
#: ../../../AMDGPUUsage.rst:4160 ../../../AMDGPUUsage.rst:4366
#: ../../../AMDGPUUsage.rst:4370 ../../../AMDGPUUsage.rst:4398
#: ../../../AMDGPUUsage.rst:4446 ../../../AMDGPUUsage.rst:14658
#: ../../../AMDGPUUsage.rst:14660 ../../../AMDGPUUsage.rst:14684
#: ../../../AMDGPUUsage.rst:14703 ../../../AMDGPUUsage.rst:14760
#: ../../../AMDGPUUsage.rst:14763 ../../../AMDGPUUsage.rst:15713
#: ../../../AMDGPUUsage.rst:15716 ../../../AMDGPUUsage.rst:15719
msgid "Required"
msgstr ""

#: ../../../AMDGPUUsage.rst:3500 ../../../AMDGPUUsage.rst:3924
#: ../../../AMDGPUUsage.rst:4366 ../../../AMDGPUUsage.rst:4398
msgid "The first integer is the major version. Currently 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3502 ../../../AMDGPUUsage.rst:3926
msgid "The second integer is the minor version. Currently 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:3504
msgid "\"Printf\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3504 ../../../AMDGPUUsage.rst:3928
msgid "sequence of strings"
msgstr ""

#: ../../../AMDGPUUsage.rst:3504 ../../../AMDGPUUsage.rst:3928
msgid ""
"Each string is encoded information about a printf function call. The encoded "
"information is organized as fields separated by colon (':'):"
msgstr ""

#: ../../../AMDGPUUsage.rst:3509 ../../../AMDGPUUsage.rst:3933
msgid "``ID:N:S[0]:S[1]:...:S[N-1]:FormatString``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3511 ../../../AMDGPUUsage.rst:3935
msgid "where:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3515 ../../../AMDGPUUsage.rst:3939
msgid "``ID``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3514 ../../../AMDGPUUsage.rst:3938
msgid "A 32-bit integer as a unique id for each printf function call"
msgstr ""

#: ../../../AMDGPUUsage.rst:3520 ../../../AMDGPUUsage.rst:3944
msgid "``N``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3518 ../../../AMDGPUUsage.rst:3942
msgid ""
"A 32-bit integer equal to the number of arguments of printf function call "
"minus 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:3525 ../../../AMDGPUUsage.rst:3949
msgid "``S[i]`` (where i = 0, 1, ... , N-1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3523 ../../../AMDGPUUsage.rst:3947
msgid ""
"32-bit integers for the size in bytes of the i-th FormatString argument of "
"the printf function call"
msgstr ""

#: ../../../AMDGPUUsage.rst:3528 ../../../AMDGPUUsage.rst:3952
msgid "FormatString"
msgstr ""

#: ../../../AMDGPUUsage.rst:3528 ../../../AMDGPUUsage.rst:3952
msgid "The format string passed to the printf function call."
msgstr ""

#: ../../../AMDGPUUsage.rst:3530
msgid "\"Kernels\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3530 ../../../AMDGPUUsage.rst:3563
msgid "sequence of mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:3530
msgid ""
"Sequence of the mappings for each kernel in the code object. See :ref:"
"`amdgpu-amdhsa-code-object-kernel-metadata-map-v2-table` for the definition "
"of the mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:3538
msgid "AMDHSA Code Object V2 Kernel Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3544 ../../../AMDGPUUsage.rst:3622
msgid "\"Name\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3544 ../../../AMDGPUUsage.rst:3545
#: ../../../AMDGPUUsage.rst:3547 ../../../AMDGPUUsage.rst:3597
#: ../../../AMDGPUUsage.rst:3603 ../../../AMDGPUUsage.rst:3622
#: ../../../AMDGPUUsage.rst:3623 ../../../AMDGPUUsage.rst:3627
#: ../../../AMDGPUUsage.rst:3723 ../../../AMDGPUUsage.rst:3733
#: ../../../AMDGPUUsage.rst:3755 ../../../AMDGPUUsage.rst:3770
#: ../../../AMDGPUUsage.rst:3969 ../../../AMDGPUUsage.rst:3970
#: ../../../AMDGPUUsage.rst:3972 ../../../AMDGPUUsage.rst:4007
#: ../../../AMDGPUUsage.rst:4013 ../../../AMDGPUUsage.rst:4107
#: ../../../AMDGPUUsage.rst:4153 ../../../AMDGPUUsage.rst:4154
#: ../../../AMDGPUUsage.rst:4160 ../../../AMDGPUUsage.rst:4258
#: ../../../AMDGPUUsage.rst:4267 ../../../AMDGPUUsage.rst:4289
#: ../../../AMDGPUUsage.rst:4304 ../../../AMDGPUUsage.rst:4370
#: ../../../AMDGPUUsage.rst:4446 ../../../AMDGPUUsage.rst:14673
#: ../../../AMDGPUUsage.rst:14674 ../../../AMDGPUUsage.rst:14728
#: ../../../AMDGPUUsage.rst:14801 ../../../AMDGPUUsage.rst:14855
msgid "string"
msgstr ""

#: ../../../AMDGPUUsage.rst:3544 ../../../AMDGPUUsage.rst:3969
msgid "Source name of the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:3545
msgid "\"SymbolName\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3545 ../../../AMDGPUUsage.rst:3970
msgid "Name of the kernel descriptor ELF symbol."
msgstr ""

#: ../../../AMDGPUUsage.rst:3547
msgid "\"Language\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3547 ../../../AMDGPUUsage.rst:3972
msgid "Source language of the kernel. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3550 ../../../AMDGPUUsage.rst:3975
msgid "\"OpenCL C\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3551 ../../../AMDGPUUsage.rst:3976
msgid "\"OpenCL C++\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3552 ../../../AMDGPUUsage.rst:3977
msgid "\"HCC\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3553 ../../../AMDGPUUsage.rst:3979
msgid "\"OpenMP\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3555
msgid "\"LanguageVersion\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3555 ../../../AMDGPUUsage.rst:3982
msgid "The first integer is the major version."
msgstr ""

#: ../../../AMDGPUUsage.rst:3557 ../../../AMDGPUUsage.rst:3984
msgid "The second integer is the minor version."
msgstr ""

#: ../../../AMDGPUUsage.rst:3559
msgid "\"Attrs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3559 ../../../AMDGPUUsage.rst:3567
msgid "mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:3559
msgid ""
"Mapping of kernel attributes. See :ref:`amdgpu-amdhsa-code-object-kernel-"
"attribute-metadata-map-v2-table` for the mapping definition."
msgstr ""

#: ../../../AMDGPUUsage.rst:3563
msgid "\"Args\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3563
msgid ""
"Sequence of mappings of the kernel arguments. See :ref:`amdgpu-amdhsa-code-"
"object-kernel-argument-metadata-map-v2-table` for the definition of the "
"mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:3567
msgid "\"CodeProps\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3567
msgid ""
"Mapping of properties related to the kernel code. See :ref:`amdgpu-amdhsa-"
"code-object-kernel-code-properties-metadata-map-v2-table` for the mapping "
"definition."
msgstr ""

#: ../../../AMDGPUUsage.rst:3575
msgid "AMDHSA Code Object V2 Kernel Attribute Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3581
msgid "\"ReqdWorkGroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3581 ../../../AMDGPUUsage.rst:3590
#: ../../../AMDGPUUsage.rst:3991 ../../../AMDGPUUsage.rst:4000
#: ../../../AMDGPUUsage.rst:14814
msgid "sequence of 3 integers"
msgstr ""

#: ../../../AMDGPUUsage.rst:3581 ../../../AMDGPUUsage.rst:3991
msgid ""
"If not 0, 0, 0 then all values must be >=1 and the dispatch work-group size "
"X, Y, Z must correspond to the specified values. Defaults to 0, 0, 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:3587 ../../../AMDGPUUsage.rst:3997
msgid "Corresponds to the OpenCL ``reqd_work_group_size`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:3590
msgid "\"WorkGroupSizeHint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3590 ../../../AMDGPUUsage.rst:4000
msgid ""
"The dispatch work-group size X, Y, Z is likely to be the specified values."
msgstr ""

#: ../../../AMDGPUUsage.rst:3594 ../../../AMDGPUUsage.rst:4004
msgid "Corresponds to the OpenCL ``work_group_size_hint`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:3597
msgid "\"VecTypeHint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3597 ../../../AMDGPUUsage.rst:4007
msgid "The name of a scalar or vector type."
msgstr ""

#: ../../../AMDGPUUsage.rst:3600 ../../../AMDGPUUsage.rst:4010
msgid "Corresponds to the OpenCL ``vec_type_hint`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:3603
msgid "\"RuntimeHandle\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3603 ../../../AMDGPUUsage.rst:4013
msgid ""
"The external symbol name associated with a kernel. OpenCL runtime allocates "
"a global buffer for the symbol and saves the kernel's address to it, which "
"is used for device side enqueueing. Only available for device side enqueued "
"kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:3616
msgid "AMDHSA Code Object V2 Kernel Argument Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3622 ../../../AMDGPUUsage.rst:4153
msgid "Kernel argument name."
msgstr ""

#: ../../../AMDGPUUsage.rst:3623
msgid "\"TypeName\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3623 ../../../AMDGPUUsage.rst:4154
msgid "Kernel argument type name."
msgstr ""

#: ../../../AMDGPUUsage.rst:3624
msgid "\"Size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3624 ../../../AMDGPUUsage.rst:3625
#: ../../../AMDGPUUsage.rst:3727 ../../../AMDGPUUsage.rst:3821
#: ../../../AMDGPUUsage.rst:3826 ../../../AMDGPUUsage.rst:3837
#: ../../../AMDGPUUsage.rst:3847 ../../../AMDGPUUsage.rst:3852
#: ../../../AMDGPUUsage.rst:3854 ../../../AMDGPUUsage.rst:3870
#: ../../../AMDGPUUsage.rst:3874 ../../../AMDGPUUsage.rst:3882
#: ../../../AMDGPUUsage.rst:3887 ../../../AMDGPUUsage.rst:4022
#: ../../../AMDGPUUsage.rst:4027 ../../../AMDGPUUsage.rst:4038
#: ../../../AMDGPUUsage.rst:4048 ../../../AMDGPUUsage.rst:4053
#: ../../../AMDGPUUsage.rst:4055 ../../../AMDGPUUsage.rst:4076
#: ../../../AMDGPUUsage.rst:4085 ../../../AMDGPUUsage.rst:4089
#: ../../../AMDGPUUsage.rst:4097 ../../../AMDGPUUsage.rst:4102
#: ../../../AMDGPUUsage.rst:4138 ../../../AMDGPUUsage.rst:4155
#: ../../../AMDGPUUsage.rst:4156 ../../../AMDGPUUsage.rst:4261
#: ../../../AMDGPUUsage.rst:4426 ../../../AMDGPUUsage.rst:14707
#: ../../../AMDGPUUsage.rst:14709 ../../../AMDGPUUsage.rst:14716
#: ../../../AMDGPUUsage.rst:14724 ../../../AMDGPUUsage.rst:14726
#: ../../../AMDGPUUsage.rst:14727 ../../../AMDGPUUsage.rst:14802
#: ../../../AMDGPUUsage.rst:14803 ../../../AMDGPUUsage.rst:14804
#: ../../../AMDGPUUsage.rst:14805 ../../../AMDGPUUsage.rst:14806
#: ../../../AMDGPUUsage.rst:14807 ../../../AMDGPUUsage.rst:14808
#: ../../../AMDGPUUsage.rst:14812 ../../../AMDGPUUsage.rst:14816
#: ../../../AMDGPUUsage.rst:14850 ../../../AMDGPUUsage.rst:14851
#: ../../../AMDGPUUsage.rst:14852 ../../../AMDGPUUsage.rst:14853
#: ../../../AMDGPUUsage.rst:14854
msgid "integer"
msgstr ""

#: ../../../AMDGPUUsage.rst:3624 ../../../AMDGPUUsage.rst:4155
msgid "Kernel argument size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:3625
msgid "\"Align\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3625
msgid "Kernel argument alignment in bytes. Must be a power of two."
msgstr ""

#: ../../../AMDGPUUsage.rst:3627
msgid "\"ValueKind\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3627 ../../../AMDGPUUsage.rst:4160
msgid ""
"Kernel argument kind that specifies how to set up the corresponding "
"argument. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3634
msgid "\"ByValue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3633 ../../../AMDGPUUsage.rst:4166
msgid "The argument is copied directly into the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3639
msgid "\"GlobalBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3637 ../../../AMDGPUUsage.rst:4170
msgid ""
"A global address space pointer to the buffer data is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3644
msgid "\"DynamicSharedPointer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3642 ../../../AMDGPUUsage.rst:4175
msgid ""
"A group address space pointer to dynamically allocated LDS is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3649
msgid "\"Sampler\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3647 ../../../AMDGPUUsage.rst:4180
msgid "A global address space pointer to a S# is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3654
msgid "\"Image\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3652 ../../../AMDGPUUsage.rst:4185
msgid "A global address space pointer to a T# is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3659
msgid "\"Pipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3657 ../../../AMDGPUUsage.rst:4190
msgid ""
"A global address space pointer to an OpenCL pipe is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3665
msgid "\"Queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3662 ../../../AMDGPUUsage.rst:4195
msgid ""
"A global address space pointer to an OpenCL device enqueue queue is passed "
"in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3671
msgid "\"HiddenGlobalOffsetX\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3668 ../../../AMDGPUUsage.rst:4201
msgid ""
"The OpenCL grid dispatch global offset for the X dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3677
msgid "\"HiddenGlobalOffsetY\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3674 ../../../AMDGPUUsage.rst:4207
msgid ""
"The OpenCL grid dispatch global offset for the Y dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3683
msgid "\"HiddenGlobalOffsetZ\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3680 ../../../AMDGPUUsage.rst:4213
msgid ""
"The OpenCL grid dispatch global offset for the Z dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3689
msgid "\"HiddenNone\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3686 ../../../AMDGPUUsage.rst:4219
msgid ""
"An argument that is not used by the kernel. Space needs to be left for it, "
"but it does not need to be set up."
msgstr ""

#: ../../../AMDGPUUsage.rst:3696
msgid "\"HiddenPrintfBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3692
msgid ""
"A global address space pointer to the runtime printf buffer is passed in "
"kernarg. Mutually exclusive with \"HiddenHostcallBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3703
msgid "\"HiddenHostcallBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3699
msgid ""
"A global address space pointer to the runtime hostcall buffer is passed in "
"kernarg. Mutually exclusive with \"HiddenPrintfBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3710
msgid "\"HiddenDefaultQueue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3706 ../../../AMDGPUUsage.rst:4241
msgid ""
"A global address space pointer to the OpenCL device enqueue queue that "
"should be used by the kernel by default is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3716
msgid "\"HiddenCompletionAction\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3713 ../../../AMDGPUUsage.rst:4248
msgid ""
"A global address space pointer to help link enqueued kernels into the "
"ancestor tree for determining when the parent kernel has finished."
msgstr ""

#: ../../../AMDGPUUsage.rst:3721
msgid "\"HiddenMultiGridSyncArg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3719 ../../../AMDGPUUsage.rst:4254
msgid ""
"A global address space pointer for multi-grid synchronization is passed in "
"the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3723
msgid "\"ValueType\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3723 ../../../AMDGPUUsage.rst:4258
msgid ""
"Unused and deprecated. This should no longer be emitted, but is accepted for "
"compatibility."
msgstr ""

#: ../../../AMDGPUUsage.rst:3727
msgid "\"PointeeAlign\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3727
msgid ""
"Alignment in bytes of pointee type for pointer type kernel argument. Must be "
"a power of 2. Only present if \"ValueKind\" is \"DynamicSharedPointer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3733
msgid "\"AddrSpaceQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3733
msgid ""
"Kernel argument address space qualifier. Only present if \"ValueKind\" is "
"\"GlobalBuffer\" or \"DynamicSharedPointer\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3739
msgid "\"Private\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3740
msgid "\"Global\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3741
msgid "\"Constant\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3742
msgid "\"Local\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3743
msgid "\"Generic\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3744
msgid "\"Region\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3748
msgid ""
"Is GlobalBuffer only Global or Constant? Is DynamicSharedPointer always "
"Local? Can HCC allow Generic? How can Private or Region ever happen?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3755
msgid "\"AccQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3755
msgid ""
"Kernel argument access qualifier. Only present if \"ValueKind\" is \"Image\" "
"or \"Pipe\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3761 ../../../AMDGPUUsage.rst:3783
msgid "\"ReadOnly\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3762 ../../../AMDGPUUsage.rst:3784
msgid "\"WriteOnly\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3763 ../../../AMDGPUUsage.rst:3785
msgid "\"ReadWrite\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3767
msgid "Does this apply to GlobalBuffer?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3770
msgid "\"ActualAccQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3770
msgid ""
"The actual memory accesses performed by the kernel on the kernel argument. "
"Only present if \"ValueKind\" is \"GlobalBuffer\", \"Image\", or \"Pipe\". "
"This may be more restrictive than indicated by \"AccQual\" to reflect what "
"the kernel actual does. If not present then the runtime must assume what is "
"implied by \"AccQual\" and \"IsConst\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3787
msgid "\"IsConst\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3787 ../../../AMDGPUUsage.rst:3792
#: ../../../AMDGPUUsage.rst:3797 ../../../AMDGPUUsage.rst:3802
#: ../../../AMDGPUUsage.rst:4321 ../../../AMDGPUUsage.rst:4326
#: ../../../AMDGPUUsage.rst:4331 ../../../AMDGPUUsage.rst:4336
#: ../../../AMDGPUUsage.rst:4412 ../../../AMDGPUUsage.rst:4414
#: ../../../AMDGPUUsage.rst:14711 ../../../AMDGPUUsage.rst:14817
#: ../../../AMDGPUUsage.rst:14818 ../../../AMDGPUUsage.rst:14819
#: ../../../AMDGPUUsage.rst:14820 ../../../AMDGPUUsage.rst:14821
#: ../../../AMDGPUUsage.rst:14823
msgid "boolean"
msgstr ""

#: ../../../AMDGPUUsage.rst:3787
msgid ""
"Indicates if the kernel argument is const qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3792
msgid "\"IsRestrict\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3792
msgid ""
"Indicates if the kernel argument is restrict qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3797
msgid "\"IsVolatile\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3797
msgid ""
"Indicates if the kernel argument is volatile qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3802
msgid "\"IsPipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3802
msgid ""
"Indicates if the kernel argument is pipe qualified. Only present if "
"\"ValueKind\" is \"Pipe\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3808
msgid "Can GlobalBuffer be pipe qualified?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3815
msgid "AMDHSA Code Object V2 Kernel Code Properties Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3821
msgid "\"KernargSegmentSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3821 ../../../AMDGPUUsage.rst:4022
msgid ""
"The size in bytes of the kernarg segment that holds the values of the "
"arguments to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:3826
msgid "\"GroupSegmentFixedSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3826 ../../../AMDGPUUsage.rst:4027
msgid ""
"The amount of group segment memory required by a work-group in bytes. This "
"does not include any dynamically allocated group segment memory that may be "
"added when the kernel is dispatched."
msgstr ""

#: ../../../AMDGPUUsage.rst:3837
msgid "\"PrivateSegmentFixedSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3837 ../../../AMDGPUUsage.rst:4038
msgid ""
"The amount of fixed private address space memory required for a work-item in "
"bytes. If the kernel uses a dynamic call stack then additional space must be "
"added to this value for the call stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:3847
msgid "\"KernargSegmentAlign\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3847 ../../../AMDGPUUsage.rst:4048
msgid ""
"The maximum byte alignment of arguments in the kernarg segment. Must be a "
"power of 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:3852
msgid "\"WavefrontSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3852 ../../../AMDGPUUsage.rst:4053
msgid "Wavefront size. Must be a power of 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:3854
msgid "\"NumSGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3854
msgid ""
"Number of scalar registers used by a wavefront for GFX6-GFX11. This includes "
"the special SGPRs for VCC, Flat Scratch (GFX7-GFX10) and XNACK (for GFX8-"
"GFX10). It does not include the 16 SGPR added if a trap handler is enabled. "
"It is not rounded up to the allocation granularity."
msgstr ""

#: ../../../AMDGPUUsage.rst:3870
msgid "\"NumVGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3870
msgid "Number of vector registers used by each work-item for GFX6-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:3874
msgid "\"MaxFlatWorkGroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3874 ../../../AMDGPUUsage.rst:4089
msgid ""
"Maximum flat work-group size supported by the kernel in work-items. Must be "
">=1 and consistent with ReqdWorkGroupSize if not 0, 0, 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:3882
msgid "\"NumSpilledSGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3882 ../../../AMDGPUUsage.rst:4097
msgid ""
"Number of stores from a scalar register to a register allocator created "
"spill location."
msgstr ""

#: ../../../AMDGPUUsage.rst:3887
msgid "\"NumSpilledVGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3887 ../../../AMDGPUUsage.rst:4102
msgid ""
"Number of stores from a vector register to a register allocator created "
"spill location."
msgstr ""

#: ../../../AMDGPUUsage.rst:3897
msgid "Code Object V3 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:3900
msgid ""
"Code object V3 generation is no longer supported by this version of LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:3902
msgid ""
"Code object V3 and above metadata is specified by the ``NT_AMDGPU_METADATA`` "
"note record (see :ref:`amdgpu-note-records-v3-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3905
msgid ""
"The metadata is represented as Message Pack formatted binary data (see "
"[MsgPack]_). The top level is a Message Pack map that includes the keys "
"defined in table :ref:`amdgpu-amdhsa-code-object-metadata-map-table-v3` and "
"referenced tables."
msgstr ""

#: ../../../AMDGPUUsage.rst:3911 ../../../AMDGPUUsage.rst:14646
msgid ""
"Additional information can be added to the maps. To avoid conflicts, any key "
"names should be prefixed by \"*vendor-name*.\" where ``vendor-name`` can be "
"the name of the vendor and specific vendor tool that generates the "
"information. The prefix is abbreviated to simply \".\" when it appears "
"within a map that has been added by the same *vendor-name*."
msgstr ""

#: ../../../AMDGPUUsage.rst:3918
msgid "AMDHSA Code Object V3 Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3924 ../../../AMDGPUUsage.rst:4366
#: ../../../AMDGPUUsage.rst:4398
msgid "\"amdhsa.version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3928
msgid "\"amdhsa.printf\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3954
msgid "\"amdhsa.kernels\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3954 ../../../AMDGPUUsage.rst:3986
#: ../../../AMDGPUUsage.rst:14660
msgid "sequence of map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3954
msgid ""
"Sequence of the maps for each kernel in the code object. See :ref:`amdgpu-"
"amdhsa-code-object-kernel-metadata-map-table-v3` for the definition of the "
"keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:3963
msgid "AMDHSA Code Object V3 Kernel Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3969 ../../../AMDGPUUsage.rst:4153
#: ../../../AMDGPUUsage.rst:14673
msgid "\".name\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3970
msgid "\".symbol\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3972
msgid "\".language\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3978
msgid "\"HIP\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3980
msgid "\"Assembler\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3982
msgid "\".language_version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3986
msgid "\".args\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3986
msgid ""
"Sequence of maps of the kernel arguments. See :ref:`amdgpu-amdhsa-code-"
"object-kernel-argument-metadata-map-table-v3` for the definition of the keys "
"included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:3991
msgid "\".reqd_workgroup_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4000
msgid "\".workgroup_size_hint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4007
msgid "\".vec_type_hint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4013
msgid "\".device_enqueue_symbol\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4022
msgid "\".kernarg_segment_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4027
msgid "\".group_segment_fixed_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4038
msgid "\".private_segment_fixed_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4048
msgid "\".kernarg_segment_align\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4053 ../../../AMDGPUUsage.rst:14816
msgid "\".wavefront_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4055 ../../../AMDGPUUsage.rst:14807
#: ../../../AMDGPUUsage.rst:14853
msgid "\".sgpr_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4055
msgid ""
"Number of scalar registers required by a wavefront for GFX6-GFX9. A register "
"is required if it is used explicitly, or if a higher numbered register is "
"used explicitly. This includes the special SGPRs for VCC, Flat Scratch (GFX7-"
"GFX9) and XNACK (for GFX8-GFX9). It does not include the 16 SGPR added if a "
"trap handler is enabled. It is not rounded up to the allocation granularity."
msgstr ""

#: ../../../AMDGPUUsage.rst:4076 ../../../AMDGPUUsage.rst:14805
#: ../../../AMDGPUUsage.rst:14852
msgid "\".vgpr_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4076
msgid ""
"Number of vector registers required by each work-item for GFX6-GFX9. A "
"register is required if it is used explicitly, or if a higher numbered "
"register is used explicitly."
msgstr ""

#: ../../../AMDGPUUsage.rst:4085 ../../../AMDGPUUsage.rst:14806
msgid "\".agpr_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4085
msgid ""
"Number of accumulator registers required by each work-item for GFX90A, "
"GFX908."
msgstr ""

#: ../../../AMDGPUUsage.rst:4089
msgid "\".max_flat_workgroup_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4097
msgid "\".sgpr_spill_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4102
msgid "\".vgpr_spill_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4107
msgid "\".kind\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4107
msgid "The kind of the kernel with the following values:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4112
msgid "\"normal\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4112
msgid "Regular kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:4123
msgid "\"init\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4115
msgid ""
"These kernels must be invoked after loading the containing code object and "
"must complete before any normal and fini kernels in the same code object are "
"invoked."
msgstr ""

#: ../../../AMDGPUUsage.rst:4134
msgid "\"fini\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4126
msgid ""
"These kernels must be invoked before unloading the containing code object "
"and after all init and normal kernels in the same code object have been "
"invoked and completed."
msgstr ""

#: ../../../AMDGPUUsage.rst:4136
msgid "If omitted, \"normal\" is assumed."
msgstr ""

#: ../../../AMDGPUUsage.rst:4138
msgid "\".max_num_work_groups_{x,y,z}\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4138
msgid ""
"The max number of launched work-groups in the X, Y, and Z dimensions. Each "
"number must be >=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4147
msgid "AMDHSA Code Object V3 Kernel Argument Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4154
msgid "\".type_name\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4155
msgid "\".size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4156
msgid "\".offset\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4156
msgid ""
"Kernel argument offset in bytes. The offset must be a multiple of the "
"alignment required by the argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:4160 ../../../AMDGPUUsage.rst:4446
msgid "\".value_kind\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4167
msgid "\"by_value\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4172
msgid "\"global_buffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4177
msgid "\"dynamic_shared_pointer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4182
msgid "\"sampler\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4187
msgid "\"image\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4192
msgid "\"pipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4198
msgid "\"queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4204
msgid "\"hidden_global_offset_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4210
msgid "\"hidden_global_offset_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4216
msgid "\"hidden_global_offset_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4222
msgid "\"hidden_none\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4230
msgid "\"hidden_printf_buffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4225
msgid ""
"A global address space pointer to the runtime printf buffer is passed in "
"kernarg. Mutually exclusive with \"hidden_hostcall_buffer\" before Code "
"Object V5."
msgstr ""

#: ../../../AMDGPUUsage.rst:4238
msgid "\"hidden_hostcall_buffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4233
msgid ""
"A global address space pointer to the runtime hostcall buffer is passed in "
"kernarg. Mutually exclusive with \"hidden_printf_buffer\" before Code Object "
"V5."
msgstr ""

#: ../../../AMDGPUUsage.rst:4245
msgid "\"hidden_default_queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4251
msgid "\"hidden_completion_action\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4256
msgid "\"hidden_multigrid_sync_arg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4258
msgid "\".value_type\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4261
msgid "\".pointee_align\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4261
msgid ""
"Alignment in bytes of pointee type for pointer type kernel argument. Must be "
"a power of 2. Only present if \".value_kind\" is \"dynamic_shared_pointer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4267
msgid "\".address_space\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4267
msgid ""
"Kernel argument address space qualifier. Only present if \".value_kind\" is "
"\"global_buffer\" or \"dynamic_shared_pointer\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4273
msgid "\"private\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4274
msgid "\"global\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4275
msgid "\"constant\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4276
msgid "\"local\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4277
msgid "\"generic\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4278
msgid "\"region\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4282
msgid ""
"Is \"global_buffer\" only \"global\" or \"constant\"? Is "
"\"dynamic_shared_pointer\" always \"local\"? Can HCC allow \"generic\"? How "
"can \"private\" or \"region\" ever happen?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4289
msgid "\".access\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4289
msgid ""
"Kernel argument access qualifier. Only present if \".value_kind\" is "
"\"image\" or \"pipe\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4295 ../../../AMDGPUUsage.rst:4317
msgid "\"read_only\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4296 ../../../AMDGPUUsage.rst:4318
msgid "\"write_only\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4297 ../../../AMDGPUUsage.rst:4319
msgid "\"read_write\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4301
msgid "Does this apply to \"global_buffer\"?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4304
msgid "\".actual_access\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4304
msgid ""
"The actual memory accesses performed by the kernel on the kernel argument. "
"Only present if \".value_kind\" is \"global_buffer\", \"image\", or "
"\"pipe\". This may be more restrictive than indicated by \".access\" to "
"reflect what the kernel actual does. If not present then the runtime must "
"assume what is implied by \".access\" and \".is_const\"      . Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4321
msgid "\".is_const\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4321
msgid ""
"Indicates if the kernel argument is const qualified. Only present if \"."
"value_kind\" is \"global_buffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4326
msgid "\".is_restrict\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4326
msgid ""
"Indicates if the kernel argument is restrict qualified. Only present if \"."
"value_kind\" is \"global_buffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4331
msgid "\".is_volatile\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4331
msgid ""
"Indicates if the kernel argument is volatile qualified. Only present if \"."
"value_kind\" is \"global_buffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4336
msgid "\".is_pipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4336
msgid ""
"Indicates if the kernel argument is pipe qualified. Only present if \"."
"value_kind\" is \"pipe\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4342
msgid "Can \"global_buffer\" be pipe qualified?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4350
msgid "Code Object V4 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:4354
msgid ". warning::"
msgstr ""

#: ../../../AMDGPUUsage.rst:4353
msgid ""
"Code object V4 is not the default code object version emitted by this "
"version of LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:4356
msgid ""
"Code object V4 metadata is the same as :ref:`amdgpu-amdhsa-code-object-"
"metadata-v3` with the changes and additions defined in table :ref:`amdgpu-"
"amdhsa-code-object-metadata-map-table-v4`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4360
msgid "AMDHSA Code Object V4 Metadata Map Changes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4368
msgid "The second integer is the minor version. Currently 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4370
msgid "\"amdhsa.target\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4370
msgid "The target name of the code using the syntax:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4376
msgid ""
"A canonical target ID must be used. See :ref:`amdgpu-target-triples` and :"
"ref:`amdgpu-target-id`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4384
msgid "Code Object V5 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:4386
msgid ""
"Code object V5 metadata is the same as :ref:`amdgpu-amdhsa-code-object-"
"metadata-v4` with the changes defined in table :ref:`amdgpu-amdhsa-code-"
"object-metadata-map-table-v5`, table :ref:`amdgpu-amdhsa-code-object-kernel-"
"metadata-map-table-v5` and table :ref:`amdgpu-amdhsa-code-object-kernel-"
"argument-metadata-map-table-v5`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4392
msgid "AMDHSA Code Object V5 Metadata Map Changes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4400
msgid "The second integer is the minor version. Currently 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:4406
msgid "AMDHSA Code Object V5 Kernel Metadata Map Additions"
msgstr ""

#: ../../../AMDGPUUsage.rst:4412
msgid "\".uses_dynamic_stack\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4412
msgid ""
"Indicates if the generated machine code is using a dynamically sized stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:4414
msgid "\".workgroup_processor_mode\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4414
msgid ""
"(GFX10+) Controls ENABLE_WGP_MODE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4420
msgid "AMDHSA Code Object V5 Kernel Attribute Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4426
msgid "\".uniform_work_group_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4426
msgid ""
"Indicates if the kernel requires that each dimension of global size is a "
"multiple of corresponding dimension of work-group size. Value of 1 implies "
"true and value of 0 implies false. Metadata is only emitted when value is 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4440
msgid ""
"AMDHSA Code Object V5 Kernel Argument Metadata Map Additions and Changes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4446
msgid ""
"Kernel argument kind that specifies how to set up the corresponding "
"argument. Values include: the same as code object V3 metadata (see :ref:"
"`amdgpu-amdhsa-code-object-kernel-argument-metadata-map-table-v3`) with the "
"following additions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4460
msgid "\"hidden_block_count_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4455
msgid ""
"The grid dispatch work-group count for the X dimension is passed in the "
"kernarg. Some languages, such as OpenCL, support a last work-group in each "
"dimension being partial. This count only includes the non-partial work-group "
"count. This is not the same as the value in the AQL dispatch packet, which "
"has the grid size in work-items."
msgstr ""

#: ../../../AMDGPUUsage.rst:4469
msgid "\"hidden_block_count_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4463
msgid ""
"The grid dispatch work-group count for the Y dimension is passed in the "
"kernarg. Some languages, such as OpenCL, support a last work-group in each "
"dimension being partial. This count only includes the non-partial work-group "
"count. This is not the same as the value in the AQL dispatch packet, which "
"has the grid size in work-items. If the grid dimensionality is 1, then must "
"be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4478
msgid "\"hidden_block_count_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4472
msgid ""
"The grid dispatch work-group count for the Z dimension is passed in the "
"kernarg. Some languages, such as OpenCL, support a last work-group in each "
"dimension being partial. This count only includes the non-partial work-group "
"count. This is not the same as the value in the AQL dispatch packet, which "
"has the grid size in work-items. If the grid dimensionality is 1 or 2, then "
"must be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4484
msgid "\"hidden_group_size_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4481
msgid ""
"The grid dispatch work-group size for the X dimension is passed in the "
"kernarg. This size only applies to the non-partial work-groups. This is the "
"same value as the AQL dispatch packet work-group size."
msgstr ""

#: ../../../AMDGPUUsage.rst:4491
msgid "\"hidden_group_size_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4487
msgid ""
"The grid dispatch work-group size for the Y dimension is passed in the "
"kernarg. This size only applies to the non-partial work-groups. This is the "
"same value as the AQL dispatch packet work-group size. If the grid "
"dimensionality is 1, then must be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4498
msgid "\"hidden_group_size_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4494
msgid ""
"The grid dispatch work-group size for the Z dimension is passed in the "
"kernarg. This size only applies to the non-partial work-groups. This is the "
"same value as the AQL dispatch packet work-group size. If the grid "
"dimensionality is 1 or 2, then must be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4503
msgid "\"hidden_remainder_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4501
msgid ""
"The grid dispatch work group size of the partial work group of the X "
"dimension, if it exists. Must be zero if a partial work group does not exist "
"in the X dimension."
msgstr ""

#: ../../../AMDGPUUsage.rst:4508
msgid "\"hidden_remainder_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4506
msgid ""
"The grid dispatch work group size of the partial work group of the Y "
"dimension, if it exists. Must be zero if a partial work group does not exist "
"in the Y dimension."
msgstr ""

#: ../../../AMDGPUUsage.rst:4513
msgid "\"hidden_remainder_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4511
msgid ""
"The grid dispatch work group size of the partial work group of the Z "
"dimension, if it exists. Must be zero if a partial work group does not exist "
"in the Z dimension."
msgstr ""

#: ../../../AMDGPUUsage.rst:4518
msgid "\"hidden_grid_dims\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4516
msgid ""
"The grid dispatch dimensionality. This is the same value as the AQL dispatch "
"packet dimensionality. Must be a value between 1 and 3."
msgstr ""

#: ../../../AMDGPUUsage.rst:4523
msgid "\"hidden_heap_v1\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4521
msgid ""
"A global address space pointer to an initialized memory buffer that conforms "
"to the requirements of the malloc/free device library V1 version "
"implementation."
msgstr ""

#: ../../../AMDGPUUsage.rst:4526
msgid "\"hidden_dynamic_lds_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4526
msgid "Size of the dynamically allocated LDS memory is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4531
msgid "\"hidden_private_base\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4529
msgid ""
"The high 32 bits of the flat addressing private aperture base. Only used by "
"GFX8 to allow conversion between private segment and flat addresses. See :"
"ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4536
msgid "\"hidden_shared_base\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4534
msgid ""
"The high 32 bits of the flat addressing shared aperture base. Only used by "
"GFX8 to allow conversion between shared segment and flat addresses. See :ref:"
"`amdgpu-amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4542
msgid "\"hidden_queue_ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4539
msgid ""
"A global memory address space pointer to the ROCm runtime ``struct "
"amd_queue_t`` structure for the HSA queue of the associated dispatch AQL "
"packet. It is only required for pre-GFX9 devices for the trap handler ABI "
"(see :ref:`amdgpu-amdhsa-trap-handler-abi`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4549
msgid "Kernel Dispatch"
msgstr ""

#: ../../../AMDGPUUsage.rst:4551
msgid ""
"The HSA architected queuing language (AQL) defines a user space memory "
"interface that can be used to control the dispatch of kernels, in an agent "
"independent way. An agent can have zero or more AQL queues created for it "
"using an HSA compatible runtime (see :ref:`amdgpu-os`), in which AQL packets "
"(all of which are 64 bytes) can be placed. See the *HSA Platform System "
"Architecture Specification* [HSA]_ for the AQL queue mechanics and packet "
"layouts."
msgstr ""

#: ../../../AMDGPUUsage.rst:4558
msgid ""
"The packet processor of a kernel agent is responsible for detecting and "
"dispatching HSA kernels from the AQL queues associated with it. For AMD GPUs "
"the packet processor is implemented by the hardware command processor (CP), "
"asynchronous dispatch controller (ADC) and shader processor input controller "
"(SPI)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4564
msgid ""
"An HSA compatible runtime can be used to allocate an AQL queue object. It "
"uses the kernel mode driver to initialize and register the AQL queue with CP."
msgstr ""

#: ../../../AMDGPUUsage.rst:4567
msgid ""
"To dispatch a kernel the following actions are performed. This can occur in "
"the CPU host program, or from an HSA kernel executing on a GPU."
msgstr ""

#: ../../../AMDGPUUsage.rst:4570
msgid ""
"A pointer to an AQL queue for the kernel agent on which the kernel is to be "
"executed is obtained."
msgstr ""

#: ../../../AMDGPUUsage.rst:4572
msgid ""
"A pointer to the kernel descriptor (see :ref:`amdgpu-amdhsa-kernel-"
"descriptor`) of the kernel to execute is obtained. It must be for a kernel "
"that is contained in a code object that was loaded by an HSA compatible "
"runtime on the kernel agent with which the AQL queue is associated."
msgstr ""

#: ../../../AMDGPUUsage.rst:4577
msgid ""
"Space is allocated for the kernel arguments using the HSA compatible runtime "
"allocator for a memory region with the kernarg property for the kernel agent "
"that will execute the kernel. It must be at least 16-byte aligned."
msgstr ""

#: ../../../AMDGPUUsage.rst:4580
msgid ""
"Kernel argument values are assigned to the kernel argument memory "
"allocation. The layout is defined in the *HSA Programmer's Language "
"Reference* [HSA]_. For AMDGPU the kernel execution directly accesses the "
"kernel argument memory in the same way constant memory is accessed. (Note "
"that the HSA specification allows an implementation to copy the kernel "
"argument contents to another location that is accessed by the kernel.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4586
msgid ""
"An AQL kernel dispatch packet is created on the AQL queue. The HSA "
"compatible runtime api uses 64-bit atomic operations to reserve space in the "
"AQL queue for the packet. The packet must be set up, and the final write "
"must use an atomic store release to set the packet kind to ensure the packet "
"contents are visible to the kernel agent. AQL defines a doorbell signal "
"mechanism to notify the kernel agent that the AQL queue has been updated. "
"These rules, and the layout of the AQL queue and kernel dispatch packet is "
"defined in the *HSA System Architecture Specification* [HSA]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:4594
msgid ""
"A kernel dispatch packet includes information about the actual dispatch, "
"such as grid and work-group size, together with information from the code "
"object about the kernel, such as segment sizes. The HSA compatible runtime "
"queries on the kernel symbol can be used to obtain the code object values "
"which are recorded in the :ref:`amdgpu-amdhsa-code-object-metadata`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4599
msgid ""
"CP executes micro-code and is responsible for detecting and setting up the "
"GPU to execute the wavefronts of a kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:4601
msgid ""
"CP ensures that when the a wavefront starts executing the kernel machine "
"code, the scalar general purpose registers (SGPR) and vector general purpose "
"registers (VGPR) are set up as required by the machine code. The required "
"setup is defined in the :ref:`amdgpu-amdhsa-kernel-descriptor`. The initial "
"register state is defined in :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4607
msgid ""
"The prolog of the kernel machine code (see :ref:`amdgpu-amdhsa-kernel-"
"prolog`) sets up the machine state as necessary before continuing executing "
"the machine code that corresponds to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:4610
msgid ""
"When the kernel dispatch has completed execution, CP signals the completion "
"signal specified in the kernel dispatch packet if not 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:4616
msgid "Memory Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:4618
msgid "The memory space properties are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4620
msgid "AMDHSA Memory Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:4637
msgid ""
"The global and constant memory spaces both use global virtual addresses, "
"which are the same virtual address space used by the CPU. However, some "
"virtual addresses may only be accessible to the CPU, some only accessible by "
"the GPU, and some by both."
msgstr ""

#: ../../../AMDGPUUsage.rst:4642
msgid ""
"Using the constant memory space indicates that the data will not change "
"during the execution of the kernel. This allows scalar read instructions to "
"be used. The vector and scalar L1 caches are invalidated of volatile data "
"before each kernel dispatch execution to allow constant memory to change "
"values between kernel dispatches."
msgstr ""

#: ../../../AMDGPUUsage.rst:4648
msgid ""
"The local memory space uses the hardware Local Data Store (LDS) which is "
"automatically allocated when the hardware creates work-groups of wavefronts, "
"and freed when all the wavefronts of a work-group have terminated. The data "
"store (DS) instructions can be used to access it."
msgstr ""

#: ../../../AMDGPUUsage.rst:4653
msgid ""
"The private memory space uses the hardware scratch memory support. If the "
"kernel uses scratch, then the hardware allocates memory that is accessed "
"using wavefront lane dword (4 byte) interleaving. The mapping used from "
"private address to physical address is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4658
msgid ""
"``wavefront-scratch-base + (private-address * wavefront-size * 4) + "
"(wavefront-lane-id * 4)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4662
msgid ""
"There are different ways that the wavefront scratch base address is "
"determined by a wavefront (see :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`). This memory can be accessed in an interleaved manner using buffer "
"instruction with the scratch buffer descriptor and per wavefront scratch "
"offset, by the scratch instructions, or by flat instructions. If each lane "
"of a wavefront accesses the same private address, the interleaving results "
"in adjacent dwords being accessed and hence requires fewer cache lines to be "
"fetched. Multi-dword access is not supported except by flat and scratch "
"instructions in GFX9-GFX11."
msgstr ""

#: ../../../AMDGPUUsage.rst:4671
msgid ""
"The generic address space uses the hardware flat address support available "
"in GFX7-GFX11. This uses two fixed ranges of virtual addresses (the private "
"and local apertures), that are outside the range of addressible global "
"memory, to map from a flat address to a private or local address."
msgstr ""

#: ../../../AMDGPUUsage.rst:4676
msgid ""
"FLAT instructions can take a flat address and access global, private "
"(scratch) and group (LDS) memory depending on if the address is within one "
"of the aperture ranges. Flat access to scratch requires hardware aperture "
"setup and setup in the kernel prologue (see :ref:`amdgpu-amdhsa-kernel-"
"prolog-flat-scratch`). Flat access to LDS requires hardware aperture setup "
"and M0 (GFX7-GFX8) register setup (see :ref:`amdgpu-amdhsa-kernel-prolog-"
"m0`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4684
msgid ""
"To convert between a segment address and a flat address the base address of "
"the apertures address can be used. For GFX7-GFX8 these are available in the :"
"ref:`amdgpu-amdhsa-hsa-aql-queue` the address of which can be obtained with "
"Queue Ptr SGPR (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`). "
"For GFX9-GFX11 the aperture base addresses are directly available as inline "
"constant registers ``SRC_SHARED_BASE/LIMIT`` and ``SRC_PRIVATE_BASE/LIMIT``. "
"In 64 bit address mode the aperture sizes are 2^32 bytes and the base is "
"aligned to 2^32 which makes it easier to convert from flat to segment or "
"segment to flat."
msgstr ""

#: ../../../AMDGPUUsage.rst:4694
msgid "Image and Samplers"
msgstr ""

#: ../../../AMDGPUUsage.rst:4696
msgid ""
"Image and sample handles created by an HSA compatible runtime (see :ref:"
"`amdgpu-os`) are 64-bit addresses of a hardware 32-byte V# and 48 byte S# "
"object respectively. In order to support the HSA ``query_sampler`` "
"operations two extra dwords are used to store the HSA BRIG enumeration "
"values for the queries that are not trivially deducible from the S# "
"representation."
msgstr ""

#: ../../../AMDGPUUsage.rst:4703
msgid "HSA Signals"
msgstr ""

#: ../../../AMDGPUUsage.rst:4705
msgid ""
"HSA signal handles created by an HSA compatible runtime (see :ref:`amdgpu-"
"os`) are 64-bit addresses of a structure allocated in memory accessible from "
"both the CPU and GPU. The structure is defined by the runtime and subject to "
"change between releases. For example, see [AMD-ROCm-github]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:4713
msgid "HSA AQL Queue"
msgstr ""

#: ../../../AMDGPUUsage.rst:4715
msgid ""
"The HSA AQL queue structure is defined by an HSA compatible runtime (see :"
"ref:`amdgpu-os`) and subject to change between releases. For example, see "
"[AMD-ROCm-github]_. For some processors it contains fields needed to "
"implement certain language features such as the flat address aperture bases. "
"It also contains fields used by CP such as managing the allocation of "
"scratch memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:4724
msgid "Kernel Descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:4726
msgid ""
"A kernel descriptor consists of the information needed by CP to initiate the "
"execution of a kernel, including the entry point address of the machine code "
"that implements the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:4731 ../../../AMDGPUUsage.rst:4739
msgid "Code Object V3 Kernel Descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:4733
msgid ""
"CP microcode requires the Kernel descriptor to be allocated on 64-byte "
"alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:4736
msgid ""
"The fields used by CP for code objects before V3 also match those specified "
"in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4743 ../../../AMDGPUUsage.rst:4914
#: ../../../AMDGPUUsage.rst:5218 ../../../AMDGPUUsage.rst:5392
#: ../../../AMDGPUUsage.rst:5415 ../../../AMDGPUUsage.rst:5467
#: ../../../AMDGPUUsage.rst:5695 ../../../AMDGPUUsage.rst:14458
msgid "Bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:4743 ../../../AMDGPUUsage.rst:4914
#: ../../../AMDGPUUsage.rst:5218 ../../../AMDGPUUsage.rst:5392
#: ../../../AMDGPUUsage.rst:5415 ../../../AMDGPUUsage.rst:5467
#: ../../../AMDGPUUsage.rst:5695 ../../../AMDGPUUsage.rst:14458
msgid "Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:4743 ../../../AMDGPUUsage.rst:4914
#: ../../../AMDGPUUsage.rst:5218 ../../../AMDGPUUsage.rst:5392
#: ../../../AMDGPUUsage.rst:5415 ../../../AMDGPUUsage.rst:5467
#: ../../../AMDGPUUsage.rst:5695 ../../../AMDGPUUsage.rst:14458
msgid "Field Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:4745
msgid "31:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:4745 ../../../AMDGPUUsage.rst:4754
#: ../../../AMDGPUUsage.rst:4763 ../../../AMDGPUUsage.rst:4793
#: ../../../AMDGPUUsage.rst:4803 ../../../AMDGPUUsage.rst:4829
#: ../../../AMDGPUUsage.rst:4836 ../../../AMDGPUUsage.rst:4904
msgid "4 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4745
msgid "GROUP_SEGMENT_FIXED_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:4745
msgid ""
"The amount of fixed local address space memory required for a work-group in "
"bytes. This does not include any dynamically allocated local address space "
"memory that may be added when the kernel is dispatched."
msgstr ""

#: ../../../AMDGPUUsage.rst:4754
msgid "63:32"
msgstr ""

#: ../../../AMDGPUUsage.rst:4754
msgid "PRIVATE_SEGMENT_FIXED_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:4754
msgid ""
"The amount of fixed private address space memory required for a work-item in "
"bytes.  When this cannot be predicted, code object v4 and older sets this "
"value to be higher than the minimum requirement."
msgstr ""

#: ../../../AMDGPUUsage.rst:4763
msgid "95:64"
msgstr ""

#: ../../../AMDGPUUsage.rst:4763
msgid "KERNARG_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:4763
msgid ""
"The size of the kernarg memory pointed to by the AQL dispatch packet. The "
"kernarg memory is used to pass arguments to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:4770
msgid ""
"If the kernarg pointer in the dispatch packet is NULL then there are no "
"kernel arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:4774
msgid ""
"If the kernarg pointer in the dispatch packet is not NULL and this value is "
"0 then the kernarg memory size is unspecified."
msgstr ""

#: ../../../AMDGPUUsage.rst:4780
msgid ""
"If the kernarg pointer in the dispatch packet is not NULL and this value is "
"not 0 then the value specifies the kernarg memory size in bytes. It is "
"recommended to provide a value as it may be used by CP to optimize making "
"the kernarg memory visible to the kernel code."
msgstr ""

#: ../../../AMDGPUUsage.rst:4793
msgid "127:96"
msgstr ""

#: ../../../AMDGPUUsage.rst:4793 ../../../AMDGPUUsage.rst:4801
#: ../../../AMDGPUUsage.rst:4804 ../../../AMDGPUUsage.rst:4873
#: ../../../AMDGPUUsage.rst:4875 ../../../AMDGPUUsage.rst:4887
#: ../../../AMDGPUUsage.rst:4889 ../../../AMDGPUUsage.rst:4897
#: ../../../AMDGPUUsage.rst:4904 ../../../AMDGPUUsage.rst:5145
#: ../../../AMDGPUUsage.rst:5162 ../../../AMDGPUUsage.rst:5164
#: ../../../AMDGPUUsage.rst:5176 ../../../AMDGPUUsage.rst:5199
#: ../../../AMDGPUUsage.rst:5262 ../../../AMDGPUUsage.rst:5382
#: ../../../AMDGPUUsage.rst:5397 ../../../AMDGPUUsage.rst:5404
#: ../../../AMDGPUUsage.rst:5422 ../../../AMDGPUUsage.rst:5428
#: ../../../AMDGPUUsage.rst:5438 ../../../AMDGPUUsage.rst:5446
#: ../../../AMDGPUUsage.rst:5448 ../../../AMDGPUUsage.rst:5469
#: ../../../AMDGPUUsage.rst:5473 ../../../AMDGPUUsage.rst:5475
msgid "Reserved, must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:4794
msgid "191:128"
msgstr ""

#: ../../../AMDGPUUsage.rst:4794
msgid "8 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4794
msgid "KERNEL_CODE_ENTRY_BYTE_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:4794
msgid ""
"Byte offset (possibly negative) from base address of kernel descriptor to "
"kernel's entry point instruction which must be 256 byte aligned."
msgstr ""

#: ../../../AMDGPUUsage.rst:4801
msgid "351:192"
msgstr ""

#: ../../../AMDGPUUsage.rst:4801
msgid "20 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4803
msgid "383:352"
msgstr ""

#: ../../../AMDGPUUsage.rst:4803
msgid "COMPUTE_PGM_RSRC3"
msgstr ""

#: ../../../AMDGPUUsage.rst:4803 ../../../AMDGPUUsage.rst:4874
#: ../../../AMDGPUUsage.rst:4888 ../../../AMDGPUUsage.rst:4896
#: ../../../AMDGPUUsage.rst:4922 ../../../AMDGPUUsage.rst:5163
#: ../../../AMDGPUUsage.rst:5175 ../../../AMDGPUUsage.rst:5198
msgid "GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:4811 ../../../AMDGPUUsage.rst:4894
#: ../../../AMDGPUUsage.rst:4902 ../../../AMDGPUUsage.rst:4927
#: ../../../AMDGPUUsage.rst:15719 ../../../AMDGPUUsage.rst:15785
#: ../../../AMDGPUUsage.rst:15787
msgid "GFX90A, GFX940"
msgstr ""

#: ../../../AMDGPUUsage.rst:4806
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC3`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc3-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4819 ../../../AMDGPUUsage.rst:4880
#: ../../../AMDGPUUsage.rst:15769
msgid "GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:4814
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC3`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc3-gfx10-gfx11-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4827 ../../../AMDGPUUsage.rst:5099
#: ../../../AMDGPUUsage.rst:5125 ../../../AMDGPUUsage.rst:5261
#: ../../../AMDGPUUsage.rst:15753
msgid "GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:4822
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC3`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc3-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4829
msgid "415:384"
msgstr ""

#: ../../../AMDGPUUsage.rst:4829
msgid "COMPUTE_PGM_RSRC1"
msgstr ""

#: ../../../AMDGPUUsage.rst:4829
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC1`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc1-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4836
msgid "447:416"
msgstr ""

#: ../../../AMDGPUUsage.rst:4836
msgid "COMPUTE_PGM_RSRC2"
msgstr ""

#: ../../../AMDGPUUsage.rst:4836
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC2`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4843
msgid "458:448"
msgstr ""

#: ../../../AMDGPUUsage.rst:4843 ../../../AMDGPUUsage.rst:4888
msgid "7 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:4843
msgid "*See separate bits below.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:4843
msgid ""
"Enable the setup of the SGPR user data registers (see :ref:`amdgpu-amdhsa-"
"initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4848
msgid ""
"The total number of SGPR user data registers requested must not exceed 16 "
"and match value in ``compute_pgm_rsrc2.user_sgpr.user_sgpr_count``. Any "
"requests beyond 16 will be ignored."
msgstr ""

#: ../../../AMDGPUUsage.rst:4855
msgid ">448"
msgstr ""

#: ../../../AMDGPUUsage.rst:4855 ../../../AMDGPUUsage.rst:4861
#: ../../../AMDGPUUsage.rst:4862 ../../../AMDGPUUsage.rst:4863
#: ../../../AMDGPUUsage.rst:4864 ../../../AMDGPUUsage.rst:4865
#: ../../../AMDGPUUsage.rst:4871 ../../../AMDGPUUsage.rst:4874
#: ../../../AMDGPUUsage.rst:4882 ../../../AMDGPUUsage.rst:5071
#: ../../../AMDGPUUsage.rst:5080 ../../../AMDGPUUsage.rst:5101
#: ../../../AMDGPUUsage.rst:5109 ../../../AMDGPUUsage.rst:5127
#: ../../../AMDGPUUsage.rst:5136 ../../../AMDGPUUsage.rst:5144
#: ../../../AMDGPUUsage.rst:5163 ../../../AMDGPUUsage.rst:5175
#: ../../../AMDGPUUsage.rst:5198 ../../../AMDGPUUsage.rst:5220
#: ../../../AMDGPUUsage.rst:5253 ../../../AMDGPUUsage.rst:5263
#: ../../../AMDGPUUsage.rst:5271 ../../../AMDGPUUsage.rst:5279
#: ../../../AMDGPUUsage.rst:5287 ../../../AMDGPUUsage.rst:5302
#: ../../../AMDGPUUsage.rst:5318 ../../../AMDGPUUsage.rst:5358
#: ../../../AMDGPUUsage.rst:5368 ../../../AMDGPUUsage.rst:5371
#: ../../../AMDGPUUsage.rst:5373 ../../../AMDGPUUsage.rst:5375
#: ../../../AMDGPUUsage.rst:5377 ../../../AMDGPUUsage.rst:5379
#: ../../../AMDGPUUsage.rst:5382 ../../../AMDGPUUsage.rst:5399
#: ../../../AMDGPUUsage.rst:5427 ../../../AMDGPUUsage.rst:5437
#: ../../../AMDGPUUsage.rst:5447 ../../../AMDGPUUsage.rst:5473
#: ../../../AMDGPUUsage.rst:5474 ../../../AMDGPUUsage.rst:5476
msgid "1 bit"
msgstr ""

#: ../../../AMDGPUUsage.rst:4855
msgid "ENABLE_SGPR_PRIVATE_SEGMENT _BUFFER"
msgstr ""

#: ../../../AMDGPUUsage.rst:4855 ../../../AMDGPUUsage.rst:4865
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch* then not supported and must be 0,"
msgstr ""

#: ../../../AMDGPUUsage.rst:4861
msgid ">449"
msgstr ""

#: ../../../AMDGPUUsage.rst:4861
msgid "ENABLE_SGPR_DISPATCH_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:4862
msgid ">450"
msgstr ""

#: ../../../AMDGPUUsage.rst:4862
msgid "ENABLE_SGPR_QUEUE_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:4863
msgid ">451"
msgstr ""

#: ../../../AMDGPUUsage.rst:4863
msgid "ENABLE_SGPR_KERNARG_SEGMENT_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:4864
msgid ">452"
msgstr ""

#: ../../../AMDGPUUsage.rst:4864
msgid "ENABLE_SGPR_DISPATCH_ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:4865
msgid ">453"
msgstr ""

#: ../../../AMDGPUUsage.rst:4865
msgid "ENABLE_SGPR_FLAT_SCRATCH_INIT"
msgstr ""

#: ../../../AMDGPUUsage.rst:4871
msgid ">454"
msgstr ""

#: ../../../AMDGPUUsage.rst:4871
msgid "ENABLE_SGPR_PRIVATE_SEGMENT _SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:4873
msgid "457:455"
msgstr ""

#: ../../../AMDGPUUsage.rst:4873
msgid "3 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:4874
msgid "458"
msgstr ""

#: ../../../AMDGPUUsage.rst:4874
msgid "ENABLE_WAVEFRONT_SIZE32"
msgstr ""

#: ../../../AMDGPUUsage.rst:4877
msgid "If 0 execute in wavefront size 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:4879
msgid "If 1 execute in native wavefront size 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:4882
msgid "459"
msgstr ""

#: ../../../AMDGPUUsage.rst:4882
msgid "USES_DYNAMIC_STACK"
msgstr ""

#: ../../../AMDGPUUsage.rst:4882
msgid ""
"Indicates if the generated machine code is using a dynamically sized stack. "
"This is only set in code object v5 and later."
msgstr ""

#: ../../../AMDGPUUsage.rst:4887
msgid "463:460"
msgstr ""

#: ../../../AMDGPUUsage.rst:4887 ../../../AMDGPUUsage.rst:4955
#: ../../../AMDGPUUsage.rst:5417 ../../../AMDGPUUsage.rst:5469
msgid "4 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:4888
msgid "470:464"
msgstr ""

#: ../../../AMDGPUUsage.rst:4888
msgid "KERNARG_PRELOAD_SPEC_LENGTH"
msgstr ""

#: ../../../AMDGPUUsage.rst:4891
msgid ""
"The number of dwords from the kernarg segment to preload into User SGPRs "
"before kernel execution. (see :ref:`amdgpu-amdhsa-kernarg-preload`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4896
msgid "479:471"
msgstr ""

#: ../../../AMDGPUUsage.rst:4896 ../../../AMDGPUUsage.rst:5337
msgid "9 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:4896
msgid "KERNARG_PRELOAD_SPEC_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:4899
msgid ""
"An offset in dwords into the kernarg segment to begin preloading data into "
"User SGPRs. (see :ref:`amdgpu-amdhsa-kernarg-preload`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4904
msgid "511:480"
msgstr ""

#: ../../../AMDGPUUsage.rst:4905
msgid "**Total size 64 bytes.**"
msgstr ""

#: ../../../AMDGPUUsage.rst:4910
msgid "compute_pgm_rsrc1 for GFX6-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:4916 ../../../AMDGPUUsage.rst:5394
msgid "5:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:4916 ../../../AMDGPUUsage.rst:5394
#: ../../../AMDGPUUsage.rst:5421
msgid "6 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:4916
msgid "GRANULATED_WORKITEM_VGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:4916
msgid ""
"Number of vector register blocks used by each work-item; granularity is "
"device specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4922
msgid "vgprs_used 0..256"
msgstr ""

#: ../../../AMDGPUUsage.rst:4923 ../../../AMDGPUUsage.rst:4931
msgid "max(0, ceil(vgprs_used / 4) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4925
msgid "vgprs_used 0..512"
msgstr ""

#: ../../../AMDGPUUsage.rst:4926
msgid "vgprs_used = align(arch_vgprs, 4)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4927
msgid "acc_vgprs"
msgstr ""

#: ../../../AMDGPUUsage.rst:4928 ../../../AMDGPUUsage.rst:4934
msgid "max(0, ceil(vgprs_used / 8) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4930
msgid "GFX10-GFX12 (wavefront size 64)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4930 ../../../AMDGPUUsage.rst:4933
msgid "max_vgpr 1..256"
msgstr ""

#: ../../../AMDGPUUsage.rst:4934
msgid "GFX10-GFX12 (wavefront size 32)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4936
msgid ""
"Where vgprs_used is defined as the highest VGPR number explicitly referenced "
"plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:4941
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.VGPRS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:4944
msgid ""
"The :ref:`amdgpu-assembler` calculates this automatically for the selected "
"processor from values provided to the `.amdhsa_kernel` directive by the `."
"amdhsa_next_free_vgpr` nested directive (see :ref:`amdhsa-kernel-directives-"
"table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4955
msgid "9:6"
msgstr ""

#: ../../../AMDGPUUsage.rst:4955
msgid "GRANULATED_WAVEFRONT_SGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:4955
msgid ""
"Number of scalar register blocks used by a wavefront; granularity is device "
"specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4961 ../../../AMDGPUUsage.rst:5144
#: ../../../AMDGPUUsage.rst:5806
msgid "GFX6-GFX8"
msgstr ""

#: ../../../AMDGPUUsage.rst:4961 ../../../AMDGPUUsage.rst:4964
msgid "sgprs_used 0..112"
msgstr ""

#: ../../../AMDGPUUsage.rst:4962
msgid "max(0, ceil(sgprs_used / 8) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4964
msgid "GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:4965
msgid "2 * max(0, ceil(sgprs_used / 16) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4969 ../../../AMDGPUUsage.rst:5173
#: ../../../AMDGPUUsage.rst:5196 ../../../AMDGPUUsage.rst:5207
#: ../../../AMDGPUUsage.rst:15690 ../../../AMDGPUUsage.rst:15761
#: ../../../AMDGPUUsage.rst:15765 ../../../AMDGPUUsage.rst:15767
msgid "GFX10-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:4967
msgid "Reserved, must be 0. (128 SGPRs always allocated.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4971
msgid ""
"Where sgprs_used is defined as the highest SGPR number explicitly referenced "
"plus one, plus a target specific number of additional special SGPRs for VCC, "
"FLAT_SCRATCH (GFX7+) and XNACK_MASK (GFX8+), and any additional target "
"specific limitations. It does not include the 16 SGPRs added if a trap "
"handler is enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:4987
msgid ""
"The target specific limitations and special SGPR layout are defined in the "
"hardware documentation, which can be found in the :ref:`amdgpu-processors` "
"table."
msgstr ""

#: ../../../AMDGPUUsage.rst:4996
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.SGPRS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:4999
msgid ""
"The :ref:`amdgpu-assembler` calculates this automatically for the selected "
"processor from values provided to the `.amdhsa_kernel` directive by the `."
"amdhsa_next_free_sgpr` and `.amdhsa_reserve_*` nested directives (see :ref:"
"`amdhsa-kernel-directives-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5011
msgid "11:10"
msgstr ""

#: ../../../AMDGPUUsage.rst:5011 ../../../AMDGPUUsage.rst:5019
#: ../../../AMDGPUUsage.rst:5032 ../../../AMDGPUUsage.rst:5045
#: ../../../AMDGPUUsage.rst:5058 ../../../AMDGPUUsage.rst:5162
#: ../../../AMDGPUUsage.rst:5294 ../../../AMDGPUUsage.rst:5715
#: ../../../AMDGPUUsage.rst:14463
msgid "2 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5011
msgid "PRIORITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5011 ../../../AMDGPUUsage.rst:5071
#: ../../../AMDGPUUsage.rst:5101 ../../../AMDGPUUsage.rst:5127
#: ../../../AMDGPUUsage.rst:5136 ../../../AMDGPUUsage.rst:5254
#: ../../../AMDGPUUsage.rst:5302 ../../../AMDGPUUsage.rst:5318
#: ../../../AMDGPUUsage.rst:5337 ../../../AMDGPUUsage.rst:5430
#: ../../../AMDGPUUsage.rst:5440
msgid "Must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5013
msgid "Start executing wavefront at the specified priority."
msgstr ""

#: ../../../AMDGPUUsage.rst:5016
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.PRIORITY``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5019
msgid "13:12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5019
msgid "FLOAT_ROUND_MODE_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:5019
msgid ""
"Wavefront starts execution with specified rounding mode for single (32 bit) "
"floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5026 ../../../AMDGPUUsage.rst:5039
msgid ""
"Floating point rounding mode values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5030 ../../../AMDGPUUsage.rst:5043
#: ../../../AMDGPUUsage.rst:5056 ../../../AMDGPUUsage.rst:5069
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FLOAT_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5032
msgid "15:14"
msgstr ""

#: ../../../AMDGPUUsage.rst:5032
msgid "FLOAT_ROUND_MODE_16_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:5032
msgid ""
"Wavefront starts execution with specified rounding denorm mode for half/"
"double (16 and 64-bit) floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5045
msgid "17:16"
msgstr ""

#: ../../../AMDGPUUsage.rst:5045
msgid "FLOAT_DENORM_MODE_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:5045
msgid ""
"Wavefront starts execution with specified denorm mode for single (32 bit)  "
"floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5052 ../../../AMDGPUUsage.rst:5065
msgid ""
"Floating point denorm mode values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5058
msgid "19:18"
msgstr ""

#: ../../../AMDGPUUsage.rst:5058
msgid "FLOAT_DENORM_MODE_16_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:5058
msgid ""
"Wavefront starts execution with specified denorm mode for half/double (16 "
"and 64-bit) floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5071
msgid "20"
msgstr ""

#: ../../../AMDGPUUsage.rst:5071
msgid "PRIV"
msgstr ""

#: ../../../AMDGPUUsage.rst:5073
msgid "Start executing wavefront in privilege trap handler mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5077
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.PRIV``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5080
msgid "21"
msgstr ""

#: ../../../AMDGPUUsage.rst:5080
msgid "ENABLE_DX10_CLAMP"
msgstr ""

#: ../../../AMDGPUUsage.rst:5092
msgid "WG_RR_EN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5090 ../../../AMDGPUUsage.rst:5123
#: ../../../AMDGPUUsage.rst:5810
msgid "GFX9-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5081
msgid ""
"Wavefront starts execution with DX10 clamp mode enabled. Used by the vector "
"ALU to force DX10 style treatment of NaN's (when set, clamp NaN to zero, "
"otherwise pass NaN through)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5090
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.DX10_CLAMP``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5093
msgid ""
"If 1, wavefronts are scheduled in a round-robin fashion with respect to the "
"other wavefronts of the SIMD. Otherwise, wavefronts are scheduled in oldest "
"age order."
msgstr ""

#: ../../../AMDGPUUsage.rst:5099
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.WG_RR_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5101
msgid "22"
msgstr ""

#: ../../../AMDGPUUsage.rst:5101
msgid "DEBUG_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5103
msgid "Start executing wavefront in single step mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5106
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.DEBUG_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5109
msgid "23"
msgstr ""

#: ../../../AMDGPUUsage.rst:5109
msgid "ENABLE_IEEE_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5125
msgid "DISABLE_PERF"
msgstr ""

#: ../../../AMDGPUUsage.rst:5110
msgid ""
"Wavefront starts execution with IEEE mode enabled. Floating point opcodes "
"that support exception flag gathering will quiet and propagate signaling-NaN "
"inputs per IEEE 754-2008. Min_dx10 and max_dx10 become IEEE 754-2008 "
"compliant due to signaling-NaN propagation and quieting."
msgstr ""

#: ../../../AMDGPUUsage.rst:5123
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.IEEE_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5126
msgid "Reserved. Must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5127 ../../../AMDGPUUsage.rst:5358
msgid "24"
msgstr ""

#: ../../../AMDGPUUsage.rst:5127
msgid "BULKY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5129
msgid "Only one work-group allowed to execute on a compute unit."
msgstr ""

#: ../../../AMDGPUUsage.rst:5133
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.BULKY``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5136 ../../../AMDGPUUsage.rst:5368
msgid "25"
msgstr ""

#: ../../../AMDGPUUsage.rst:5136
msgid "CDBG_USER"
msgstr ""

#: ../../../AMDGPUUsage.rst:5138
msgid "Flag that can be used to control debugging code."
msgstr ""

#: ../../../AMDGPUUsage.rst:5141
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.CDBG_USER``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5144 ../../../AMDGPUUsage.rst:5371
msgid "26"
msgstr ""

#: ../../../AMDGPUUsage.rst:5144
msgid "FP16_OVFL"
msgstr ""

#: ../../../AMDGPUUsage.rst:5160 ../../../AMDGPUUsage.rst:15755
msgid "GFX9-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5147
msgid "Wavefront starts execution with specified fp16 overflow mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5151
msgid "If 0, fp16 overflow generates +/-INF values."
msgstr ""

#: ../../../AMDGPUUsage.rst:5153
msgid ""
"If 1, fp16 overflow that is the result of an +/-INF input value or divide by "
"0 produces a +/-INF, otherwise clamps computed overflow to +/-MAX_FP16 as "
"appropriate."
msgstr ""

#: ../../../AMDGPUUsage.rst:5160
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FP16_OVFL``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5162
msgid "28:27"
msgstr ""

#: ../../../AMDGPUUsage.rst:5163 ../../../AMDGPUUsage.rst:5377
msgid "29"
msgstr ""

#: ../../../AMDGPUUsage.rst:5163
msgid "WGP_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5166
msgid "If 0 execute work-groups in CU wavefront execution mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5168
msgid "If 1 execute work-groups on in WGP wavefront execution mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5171
msgid "See :ref:`amdgpu-amdhsa-memory-model`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5173
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.WGP_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5175 ../../../AMDGPUUsage.rst:5379
msgid "30"
msgstr ""

#: ../../../AMDGPUUsage.rst:5175
msgid "MEM_ORDERED"
msgstr ""

#: ../../../AMDGPUUsage.rst:5178
msgid "Controls the behavior of the s_waitcnt's vmcnt and vscnt counters."
msgstr ""

#: ../../../AMDGPUUsage.rst:5182
msgid ""
"If 0 vmcnt reports completion of load and atomic with return out of order "
"with sample instructions, and the vscnt reports the completion of store and "
"atomic without return in order."
msgstr ""

#: ../../../AMDGPUUsage.rst:5189
msgid ""
"If 1 vmcnt reports completion of load, atomic with return and sample "
"instructions in order, and the vscnt reports the completion of store and "
"atomic without return in order."
msgstr ""

#: ../../../AMDGPUUsage.rst:5196
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.MEM_ORDERED``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5198 ../../../AMDGPUUsage.rst:5382
#: ../../../AMDGPUUsage.rst:5447 ../../../AMDGPUUsage.rst:5476
msgid "31"
msgstr ""

#: ../../../AMDGPUUsage.rst:5198
msgid "FWD_PROGRESS"
msgstr ""

#: ../../../AMDGPUUsage.rst:5201
msgid "If 0 execute SIMD wavefronts using oldest first policy."
msgstr ""

#: ../../../AMDGPUUsage.rst:5203
msgid ""
"If 1 execute SIMD wavefronts to ensure wavefronts will make some forward "
"progress."
msgstr ""

#: ../../../AMDGPUUsage.rst:5207
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FWD_PROGRESS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5209
msgid "**Total size 4 bytes**"
msgstr ""

#: ../../../AMDGPUUsage.rst:5214
msgid "compute_pgm_rsrc2 for GFX6-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5220
msgid "ENABLE_PRIVATE_SEGMENT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5220
msgid "Enable the setup of the private segment."
msgstr ""

#: ../../../AMDGPUUsage.rst:5222
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` does not "
"specify *Architected flat scratch* then enable the setup of the SGPR "
"wavefront scratch offset system register (see :ref:`amdgpu-amdhsa-initial-"
"kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5232
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch* then enable the setup of the FLAT_SCRATCH "
"register pair (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5242
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.SCRATCH_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5244
msgid "5:1"
msgstr ""

#: ../../../AMDGPUUsage.rst:5244
msgid "5 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5244
msgid "USER_SGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5244
msgid ""
"The total number of SGPR user data registers requested. This number must be "
"greater than or equal to the number of user data registers enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:5251
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.USER_SGPR``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5253
msgid "ENABLE_TRAP_HANDLER"
msgstr ""

#: ../../../AMDGPUUsage.rst:5259 ../../../AMDGPUUsage.rst:15749
#: ../../../AMDGPUUsage.rst:15751
msgid "GFX6-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5256
msgid ""
"This bit represents ``COMPUTE_PGM_RSRC2.TRAP_PRESENT``, which is set by the "
"CP if the runtime has installed a trap handler."
msgstr ""

#: ../../../AMDGPUUsage.rst:5263
msgid "ENABLE_SGPR_WORKGROUP_ID_X"
msgstr ""

#: ../../../AMDGPUUsage.rst:5263
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the X "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5269
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_X_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5271
msgid "ENABLE_SGPR_WORKGROUP_ID_Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:5271
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the Y "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5277
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_Y_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5279
msgid "ENABLE_SGPR_WORKGROUP_ID_Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:5279
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the Z "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5285
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_Z_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5287
msgid "ENABLE_SGPR_WORKGROUP_INFO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5287
msgid ""
"Enable the setup of the system SGPR register for work-group information "
"(see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5292
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_SIZE_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5294
msgid "12:11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5294
msgid "ENABLE_VGPR_WORKITEM_ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:5294
msgid ""
"Enable the setup of the VGPR system registers used for the work-item ID. :"
"ref:`amdgpu-amdhsa-system-vgpr-work-item-id-enumeration-values-table` "
"defines the values."
msgstr ""

#: ../../../AMDGPUUsage.rst:5300
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TIDIG_CMP_CNT``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5302
msgid "ENABLE_EXCEPTION_ADDRESS_WATCH"
msgstr ""

#: ../../../AMDGPUUsage.rst:5304
msgid ""
"Wavefront starts execution with address watch exceptions enabled which are "
"generated when L1 has witnessed a thread access an *address of interest*."
msgstr ""

#: ../../../AMDGPUUsage.rst:5312
msgid ""
"CP is responsible for filling in the address watch bit in "
"``COMPUTE_PGM_RSRC2.EXCP_EN_MSB`` according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5318
msgid "ENABLE_EXCEPTION_MEMORY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5320
msgid ""
"Wavefront starts execution with memory violation exceptions exceptions "
"enabled which are generated when a memory violation has occurred for this "
"wavefront from L1 or LDS (write-to-read-only-memory, mis-aligned atomic, LDS "
"address out of range, illegal address, etc.)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5332
msgid ""
"CP sets the memory violation bit in ``COMPUTE_PGM_RSRC2.EXCP_EN_MSB`` "
"according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5337
msgid "23:15"
msgstr ""

#: ../../../AMDGPUUsage.rst:5337
msgid "GRANULATED_LDS_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5339
msgid ""
"CP uses the rounded value from the dispatch packet, not this value, as the "
"dispatch may contain dynamically allocated group segment memory. CP writes "
"directly to ``COMPUTE_PGM_RSRC2.LDS_SIZE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5348
msgid ""
"Amount of group segment (LDS) to allocate for each work-group. Granularity "
"is device specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5353
msgid "GFX6"
msgstr ""

#: ../../../AMDGPUUsage.rst:5354
msgid "roundup(lds-size / (64 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:5356
msgid "GFX7-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5356
msgid "roundup(lds-size / (128 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:5358
msgid "ENABLE_EXCEPTION_IEEE_754_FP _INVALID_OPERATION"
msgstr ""

#: ../../../AMDGPUUsage.rst:5358
msgid "Wavefront starts execution with specified exceptions enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:5362
msgid ""
"Used by CP to set up ``COMPUTE_PGM_RSRC2.EXCP_EN`` (set from bits 0..6)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5366
msgid "IEEE 754 FP Invalid Operation"
msgstr ""

#: ../../../AMDGPUUsage.rst:5368
msgid "ENABLE_EXCEPTION_FP_DENORMAL _SOURCE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5368
msgid "FP Denormal one or more input operands is a denormal number"
msgstr ""

#: ../../../AMDGPUUsage.rst:5371
msgid "ENABLE_EXCEPTION_IEEE_754_FP _DIVISION_BY_ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5371
msgid "IEEE 754 FP Division by Zero"
msgstr ""

#: ../../../AMDGPUUsage.rst:5373
msgid "27"
msgstr ""

#: ../../../AMDGPUUsage.rst:5373
msgid "ENABLE_EXCEPTION_IEEE_754_FP _OVERFLOW"
msgstr ""

#: ../../../AMDGPUUsage.rst:5373
msgid "IEEE 754 FP FP Overflow"
msgstr ""

#: ../../../AMDGPUUsage.rst:5375
msgid "28"
msgstr ""

#: ../../../AMDGPUUsage.rst:5375
msgid "ENABLE_EXCEPTION_IEEE_754_FP _UNDERFLOW"
msgstr ""

#: ../../../AMDGPUUsage.rst:5375
msgid "IEEE 754 FP Underflow"
msgstr ""

#: ../../../AMDGPUUsage.rst:5377
msgid "ENABLE_EXCEPTION_IEEE_754_FP _INEXACT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5377
msgid "IEEE 754 FP Inexact"
msgstr ""

#: ../../../AMDGPUUsage.rst:5379
msgid "ENABLE_EXCEPTION_INT_DIVIDE_BY _ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5379
msgid "Integer Division by Zero (rcp_iflag_f32 instruction only)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5382 ../../../AMDGPUUsage.rst:5469
#: ../../../AMDGPUUsage.rst:5473 ../../../AMDGPUUsage.rst:5475
msgid "RESERVED"
msgstr ""

#: ../../../AMDGPUUsage.rst:5383 ../../../AMDGPUUsage.rst:5406
#: ../../../AMDGPUUsage.rst:5458 ../../../AMDGPUUsage.rst:5484
msgid "**Total size 4 bytes.**"
msgstr ""

#: ../../../AMDGPUUsage.rst:5388
msgid "compute_pgm_rsrc3 for GFX90A, GFX940"
msgstr ""

#: ../../../AMDGPUUsage.rst:5394
msgid "ACCUM_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:5394
msgid ""
"Offset of a first AccVGPR in the unified register file. Granularity 4. Value "
"0-63. 0 - accum-offset = 4, 1 - accum-offset = 8, ..., 63 - accum-offset = "
"256."
msgstr ""

#: ../../../AMDGPUUsage.rst:5397
msgid "15:6"
msgstr ""

#: ../../../AMDGPUUsage.rst:5397 ../../../AMDGPUUsage.rst:5697
#: ../../../AMDGPUUsage.rst:5703 ../../../AMDGPUUsage.rst:5709
#: ../../../AMDGPUUsage.rst:14460 ../../../AMDGPUUsage.rst:14461
#: ../../../AMDGPUUsage.rst:14462
msgid "10 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5399
msgid "TG_SPLIT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5399
msgid "If 0 the waves of a work-group are launched in the same CU."
msgstr ""

#: ../../../AMDGPUUsage.rst:5401
msgid ""
"If 1 the waves of a work-group can be launched in different CUs. The waves "
"cannot use S_BARRIER or LDS."
msgstr ""

#: ../../../AMDGPUUsage.rst:5404
msgid "31:17"
msgstr ""

#: ../../../AMDGPUUsage.rst:5404
msgid "15 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5411
msgid "compute_pgm_rsrc3 for GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5417 ../../../AMDGPUUsage.rst:5469
msgid "3:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5417
msgid "SHARED_VGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5417
msgid ""
"Number of shared VGPR blocks when executing in subvector mode. For wavefront "
"size 64 the value is 0-15, representing 0-120 VGPRs (granularity of 8), such "
"that (compute_pgm_rsrc1.vgprs +1)*4 + shared_vgpr_count*8 does not exceed "
"256. For wavefront size 32 shared_vgpr_count must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5421
msgid "9:4"
msgstr ""

#: ../../../AMDGPUUsage.rst:5421 ../../../AMDGPUUsage.rst:5470
msgid "INST_PREF_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5421 ../../../AMDGPUUsage.rst:5427
#: ../../../AMDGPUUsage.rst:5437 ../../../AMDGPUUsage.rst:5447
msgid "GFX10"
msgstr ""

#: ../../../AMDGPUUsage.rst:5425 ../../../AMDGPUUsage.rst:5435
#: ../../../AMDGPUUsage.rst:5444 ../../../AMDGPUUsage.rst:5456
msgid "GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5424
msgid ""
"Number of instruction bytes to prefetch, starting at the kernel's entry "
"point instruction, before wavefront starts execution. The value is 0..63 "
"with a granularity of 128 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:5427
msgid "TRAP_ON_START"
msgstr ""

#: ../../../AMDGPUUsage.rst:5432
msgid "If 1, wavefront starts execution by trapping into the trap handler."
msgstr ""

#: ../../../AMDGPUUsage.rst:5434
msgid ""
"CP is responsible for filling in the trap on start bit in "
"``COMPUTE_PGM_RSRC3.TRAP_ON_START`` according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5437
msgid "TRAP_ON_END"
msgstr ""

#: ../../../AMDGPUUsage.rst:5442
msgid "If 1, wavefront execution terminates by trapping into the trap handler."
msgstr ""

#: ../../../AMDGPUUsage.rst:5444
msgid ""
"CP is responsible for filling in the trap on end bit in ``COMPUTE_PGM_RSRC3."
"TRAP_ON_END`` according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5446
msgid "30:12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5446
msgid "19 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5447 ../../../AMDGPUUsage.rst:5476
msgid "IMAGE_OP"
msgstr ""

#: ../../../AMDGPUUsage.rst:5450 ../../../AMDGPUUsage.rst:5476
msgid ""
"If 1, the kernel execution contains image instructions. If executed as part "
"of a graphics pipeline, image read instructions will stall waiting for any "
"necessary ``WAIT_SYNC`` fence to be performed in order to indicate that "
"earlier pipeline stages have completed writing to the image."
msgstr ""

#: ../../../AMDGPUUsage.rst:5456 ../../../AMDGPUUsage.rst:5482
msgid ""
"Not used for compute kernels that are not part of a graphics pipeline and "
"must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5463
msgid "compute_pgm_rsrc3 for GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5470
msgid "11:4"
msgstr ""

#: ../../../AMDGPUUsage.rst:5470
msgid "8 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5470
msgid ""
"Number of instruction bytes to prefetch, starting at the kernel's entry "
"point instruction, before wavefront starts execution. The value is 0..255 "
"with a granularity of 128 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:5474
msgid "GLG_EN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5474
msgid "If 1, group launch guarantee will be enabled for this dispatch"
msgstr ""

#: ../../../AMDGPUUsage.rst:5475
msgid "30:14"
msgstr ""

#: ../../../AMDGPUUsage.rst:5475
msgid "17 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5489
msgid "Floating Point Rounding Mode Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:5493 ../../../AMDGPUUsage.rst:5523
#: ../../../AMDGPUUsage.rst:5541
msgid "Enumeration Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:5495
msgid "FLOAT_ROUND_MODE_NEAR_EVEN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5495
msgid "Round Ties To Even"
msgstr ""

#: ../../../AMDGPUUsage.rst:5496
msgid "FLOAT_ROUND_MODE_PLUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5496
msgid "Round Toward +infinity"
msgstr ""

#: ../../../AMDGPUUsage.rst:5497
msgid "FLOAT_ROUND_MODE_MINUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5497
msgid "Round Toward -infinity"
msgstr ""

#: ../../../AMDGPUUsage.rst:5498
msgid "FLOAT_ROUND_MODE_ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5498
msgid "Round Toward 0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5502
msgid "Extended FLT_ROUNDS Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:5506
msgid "F32 NEAR_EVEN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5506
msgid "F32 PLUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5506
msgid "F32 MINUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5506
msgid "F32 ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5508
msgid "F64/F16 NEAR_EVEN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5510
msgid "F64/F16 PLUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5510
msgid "15"
msgstr ""

#: ../../../AMDGPUUsage.rst:5510
msgid "18"
msgstr ""

#: ../../../AMDGPUUsage.rst:5512
msgid "F64/F16 MINUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5512
msgid "19"
msgstr ""

#: ../../../AMDGPUUsage.rst:5514
msgid "F64/F16 ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5519
msgid "Floating Point Denorm Mode Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:5525
msgid "FLOAT_DENORM_MODE_FLUSH_SRC_DST"
msgstr ""

#: ../../../AMDGPUUsage.rst:5525
msgid "Flush Source and Destination Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:5526
msgid "FLOAT_DENORM_MODE_FLUSH_DST"
msgstr ""

#: ../../../AMDGPUUsage.rst:5526
msgid "Flush Output Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:5527
msgid "FLOAT_DENORM_MODE_FLUSH_SRC"
msgstr ""

#: ../../../AMDGPUUsage.rst:5527
msgid "Flush Source Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:5528
msgid "FLOAT_DENORM_MODE_FLUSH_NONE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5528
msgid "No Flush"
msgstr ""

#: ../../../AMDGPUUsage.rst:5531
msgid ""
"Denormal flushing is sign respecting. i.e. the behavior expected by "
"``\"denormal-fp-math\"=\"preserve-sign\"``. The behavior is undefined with "
"``\"denormal-fp-math\"=\"positive-zero\"``"
msgstr ""

#: ../../../AMDGPUUsage.rst:5537
msgid "System VGPR Work-Item ID Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:5543
msgid "SYSTEM_VGPR_WORKITEM_ID_X"
msgstr ""

#: ../../../AMDGPUUsage.rst:5543
msgid "Set work-item X dimension ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:5545
msgid "SYSTEM_VGPR_WORKITEM_ID_X_Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:5545
msgid "Set work-item X and Y dimensions ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:5547
msgid "SYSTEM_VGPR_WORKITEM_ID_X_Y_Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:5547
msgid "Set work-item X, Y and Z dimensions ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:5549
msgid "SYSTEM_VGPR_WORKITEM_ID_UNDEFINED"
msgstr ""

#: ../../../AMDGPUUsage.rst:5549
msgid "Undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:5555
msgid "Initial Kernel Execution State"
msgstr ""

#: ../../../AMDGPUUsage.rst:5557
msgid ""
"This section defines the register state that will be set up by the packet "
"processor prior to the start of execution of every wavefront. This is "
"limited by the constraints of the hardware controllers of CP/ADC/SPI."
msgstr ""

#: ../../../AMDGPUUsage.rst:5561
msgid ""
"The order of the SGPR registers is defined, but the compiler can specify "
"which ones are actually setup in the kernel descriptor using the "
"``enable_sgpr_*`` bit fields (see :ref:`amdgpu-amdhsa-kernel-descriptor`). "
"The register numbers used for enabled registers are dense starting at SGPR0: "
"the first enabled register is SGPR0, the next enabled register is SGPR1 "
"etc.; disabled registers do not have an SGPR number."
msgstr ""

#: ../../../AMDGPUUsage.rst:5568
msgid ""
"The initial SGPRs comprise up to 16 User SGPRs that are set by CP and apply "
"to all wavefronts of the grid. It is possible to specify more than 16 User "
"SGPRs using the ``enable_sgpr_*`` bit fields, in which case only the first "
"16 are actually initialized. These are then immediately followed by the "
"System SGPRs that are set up by ADC/SPI and can have different values for "
"each wavefront of the grid dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:5575
msgid ""
"SGPR register initial state is defined in :ref:`amdgpu-amdhsa-sgpr-register-"
"set-up-order-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5578
msgid "SGPR Register Set Up Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:5582
msgid "SGPR Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:5582 ../../../AMDGPUUsage.rst:5674
msgid "Name (kernel descriptor enable field)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5582
msgid "Number of SGPRs"
msgstr ""

#: ../../../AMDGPUUsage.rst:5586 ../../../AMDGPUUsage.rst:5678
msgid "First"
msgstr ""

#: ../../../AMDGPUUsage.rst:5586
msgid "Private Segment Buffer (enable_sgpr_private _segment_buffer)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5586
msgid "See :ref:`amdgpu-amdhsa-kernel-prolog-private-segment-buffer`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5589 ../../../AMDGPUUsage.rst:5592
#: ../../../AMDGPUUsage.rst:5596 ../../../AMDGPUUsage.rst:5605
#: ../../../AMDGPUUsage.rst:5608 ../../../AMDGPUUsage.rst:5611
#: ../../../AMDGPUUsage.rst:5614 ../../../AMDGPUUsage.rst:5634
#: ../../../AMDGPUUsage.rst:5637 ../../../AMDGPUUsage.rst:5640
#: ../../../AMDGPUUsage.rst:5643 ../../../AMDGPUUsage.rst:5646
#: ../../../AMDGPUUsage.rst:5681 ../../../AMDGPUUsage.rst:5684
msgid "then"
msgstr ""

#: ../../../AMDGPUUsage.rst:5589
msgid "Dispatch Ptr (enable_sgpr_dispatch_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5589
msgid ""
"64-bit address of AQL dispatch packet for kernel dispatch actually executing."
msgstr ""

#: ../../../AMDGPUUsage.rst:5592
msgid "Queue Ptr (enable_sgpr_queue_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5592
msgid ""
"64-bit address of amd_queue_t object for AQL queue on which the dispatch "
"packet was queued."
msgstr ""

#: ../../../AMDGPUUsage.rst:5596
msgid "Kernarg Segment Ptr (enable_sgpr_kernarg _segment_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5596
msgid ""
"64-bit address of Kernarg segment. This is directly copied from the "
"kernarg_address in the kernel dispatch packet."
msgstr ""

#: ../../../AMDGPUUsage.rst:5602 ../../../AMDGPUUsage.rst:5623
msgid ""
"Having CP load it once avoids loading it at the beginning of every wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:5605
msgid "Dispatch Id (enable_sgpr_dispatch_id)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5605
msgid "64-bit Dispatch ID of the dispatch packet being executed."
msgstr ""

#: ../../../AMDGPUUsage.rst:5608
msgid "Flat Scratch Init (enable_sgpr_flat_scratch _init)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5608
msgid "See :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5611
msgid "Preloaded Kernargs (kernarg_preload_spec _length)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5611
msgid "See :ref:`amdgpu-amdhsa-kernarg-preload`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5614
msgid "Private Segment Size (enable_sgpr_private _segment_size)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5614
msgid ""
"The 32-bit byte size of a single work-item's memory allocation. This is the "
"value from the kernel dispatch packet Private Segment Byte Size rounded up "
"by CP to a multiple of DWORD."
msgstr ""

#: ../../../AMDGPUUsage.rst:5627
msgid ""
"This is not used for GFX7-GFX8 since it is the same value as the second SGPR "
"of Flat Scratch Init. However, it may be needed for GFX9-GFX11 which changes "
"the meaning of the Flat Scratch Init value."
msgstr ""

#: ../../../AMDGPUUsage.rst:5634
msgid "Work-Group Id X (enable_sgpr_workgroup_id _X)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5634
msgid "32-bit work-group id in X dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:5637
msgid "Work-Group Id Y (enable_sgpr_workgroup_id _Y)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5637
msgid "32-bit work-group id in Y dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:5640
msgid "Work-Group Id Z (enable_sgpr_workgroup_id _Z)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5640
msgid "32-bit work-group id in Z dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:5643
msgid "Work-Group Info (enable_sgpr_workgroup _info)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5643
msgid ""
"{first_wavefront, 14'b0000, ordered_append_term[10:0], "
"threadgroup_size_in_wavefronts[5:0]}"
msgstr ""

#: ../../../AMDGPUUsage.rst:5646
msgid ""
"Scratch Wavefront Offset (enable_sgpr_private _segment_wavefront_offset)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5646
msgid ""
"See :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`. and :ref:`amdgpu-amdhsa-"
"kernel-prolog-private-segment-buffer`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5652
msgid ""
"The order of the VGPR registers is defined, but the compiler can specify "
"which ones are actually setup in the kernel descriptor using the "
"``enable_vgpr*`` bit fields (see :ref:`amdgpu-amdhsa-kernel-descriptor`). "
"The register numbers used for enabled registers are dense starting at VGPR0: "
"the first enabled register is VGPR0, the next enabled register is VGPR1 "
"etc.; disabled registers do not have a VGPR number."
msgstr ""

#: ../../../AMDGPUUsage.rst:5659
msgid "There are different methods used for the VGPR initial state:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5661
msgid ""
"Unless the *Target Properties* column of :ref:`amdgpu-processor-table` "
"specifies otherwise, a separate VGPR register is used per work-item ID. The "
"VGPR register initial state for this method is defined in :ref:`amdgpu-"
"amdhsa-vgpr-register-set-up-order-for-unpacked-work-item-id-method-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5665
msgid ""
"If *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Packed work-item IDs*, the initial value of VGPR0 register is used for all "
"work-item IDs. The register layout for this method is defined in :ref:"
"`amdgpu-amdhsa-register-layout-for-packed-work-item-id-method-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5670
msgid "VGPR Register Set Up Order for Unpacked Work-Item ID Method"
msgstr ""

#: ../../../AMDGPUUsage.rst:5674
msgid "VGPR Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:5674
msgid "Number of VGPRs"
msgstr ""

#: ../../../AMDGPUUsage.rst:5678
msgid "Work-Item Id X (Always initialized)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5678
msgid "32-bit work-item id in X dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:5681
msgid "Work-Item Id Y (enable_vgpr_workitem_id > 0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5681
msgid "32-bit work-item id in Y dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:5684
msgid "Work-Item Id Z (enable_vgpr_workitem_id > 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5684
msgid "32-bit work-item id in Z dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:5691
msgid "Register Layout for Packed Work-Item ID Method"
msgstr ""

#: ../../../AMDGPUUsage.rst:5697
msgid "0:9"
msgstr ""

#: ../../../AMDGPUUsage.rst:5697
msgid "Work-Item Id X"
msgstr ""

#: ../../../AMDGPUUsage.rst:5697
msgid "Work-item id in X dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:5701
msgid "Always initialized."
msgstr ""

#: ../../../AMDGPUUsage.rst:5703
msgid "10:19"
msgstr ""

#: ../../../AMDGPUUsage.rst:5703
msgid "Work-Item Id Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:5703
msgid "Work-item id in Y dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:5707
msgid "Initialized if enable_vgpr_workitem_id > 0, otherwise set to 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5709
msgid "20:29"
msgstr ""

#: ../../../AMDGPUUsage.rst:5709
msgid "Work-Item Id Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:5709
msgid "Work-item id in Z dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:5713
msgid "Initialized if enable_vgpr_workitem_id > 1, otherwise set to 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5715
msgid "30:31"
msgstr ""

#: ../../../AMDGPUUsage.rst:5715
msgid "Reserved, set to 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5718
msgid "The setting of registers is done by GPU CP/ADC/SPI hardware as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5720
msgid ""
"SGPRs before the Work-Group Ids are set by CP using the 16 User Data "
"registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:5722
msgid ""
"Work-group Id registers X, Y, Z are set by ADC which supports any "
"combination including none."
msgstr ""

#: ../../../AMDGPUUsage.rst:5724
msgid ""
"Scratch Wavefront Offset is set by SPI in a per wavefront basis which is why "
"its value cannot be included with the flat scratch init value which is per "
"queue (see :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5727
msgid ""
"The VGPRs are set by SPI which only supports specifying either (X), (X, Y) "
"or (X, Y, Z)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5729
msgid ""
"Flat Scratch register pair initialization is described in :ref:`amdgpu-"
"amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5732
msgid ""
"The global segment can be accessed either using buffer instructions (GFX6 "
"which has V# 64-bit address support), flat instructions (GFX7-GFX11), or "
"global instructions (GFX9-GFX11)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5736
msgid ""
"If buffer operations are used, then the compiler can generate a V# with the "
"following properties:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5739
msgid "base address of 0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5740
msgid "no swizzle"
msgstr ""

#: ../../../AMDGPUUsage.rst:5741
msgid "ATC: 1 if IOMMU present (such as APU)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5742
msgid "ptr64: 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:5743
msgid ""
"MTYPE set to support memory coherence that matches the runtime (such as CC "
"for APU and NC for dGPU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5749
msgid "Preloaded Kernel Arguments"
msgstr ""

#: ../../../AMDGPUUsage.rst:5751
msgid ""
"On hardware that supports this feature, kernel arguments can be preloaded "
"into User SGPRs, up to the maximum number of User SGPRs available. The "
"allocation of Preload SGPRs occurs directly after the last enabled non-"
"kernarg preload User SGPR. (See :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5756
msgid ""
"The data preloaded is copied from the kernarg segment, the amount of data is "
"determined by the value specified in the kernarg_preload_spec_length field "
"of the kernel descriptor. This data is then loaded into consecutive User "
"SGPRs. The number of SGPRs receiving preloaded kernarg data corresponds with "
"the value given by kernarg_preload_spec_length. The preloading starts at the "
"dword offset within the kernarg segment, which is specified by the "
"kernarg_preload_spec_offset field."
msgstr ""

#: ../../../AMDGPUUsage.rst:5764
msgid ""
"If the kernarg_preload_spec_length is non-zero, the CP firmware will append "
"an additional 256 bytes to the kernel_code_entry_byte_offset. This addition "
"facilitates the incorporation of a prologue to the kernel entry to handle "
"cases where code designed for kernarg preloading is executed on hardware "
"equipped with incompatible firmware. If hardware has compatible firmware the "
"256 bytes at the start of the kernel entry will be skipped. Additionally, "
"the compiler backend may insert a trap instruction at the start of the "
"kernel prologue to manage situations where kernarg preloading is attempted "
"on hardware with incompatible firmware."
msgstr ""

#: ../../../AMDGPUUsage.rst:5777
msgid "Kernel Prolog"
msgstr ""

#: ../../../AMDGPUUsage.rst:5779
msgid ""
"The compiler performs initialization in the kernel prologue depending on the "
"target and information about things like stack usage in the kernel and "
"called functions. Some of this initialization requires the compiler to "
"request certain User and System SGPRs be present in the :ref:`amdgpu-amdhsa-"
"initial-kernel-execution-state` via the :ref:`amdgpu-amdhsa-kernel-"
"descriptor`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5789
msgid "CFI"
msgstr ""

#: ../../../AMDGPUUsage.rst:5791
msgid "The CFI return address is undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:5793
msgid ""
"The CFI CFA is defined using an expression which evaluates to a location "
"description that comprises one memory location description for the "
"``DW_ASPACE_AMDGPU_private_lane`` address space address ``0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5800
msgid "M0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5803
msgid ""
"The M0 register must be initialized with a value at least the total LDS size "
"if the kernel may access LDS via DS or flat operations. Total LDS size is "
"available in dispatch packet. For M0, it is also possible to use maximum "
"possible value of LDS for given target (0x7FFF for GFX6 and 0xFFFF for GFX7-"
"GFX8)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5809
msgid ""
"The M0 register is not used for range checking LDS accesses and so does not "
"need to be initialized in the prolog."
msgstr ""

#: ../../../AMDGPUUsage.rst:5815
msgid "Stack Pointer"
msgstr ""

#: ../../../AMDGPUUsage.rst:5817
msgid ""
"If the kernel has function calls it must set up the ABI stack pointer "
"described in :ref:`amdgpu-amdhsa-function-call-convention-non-kernel-"
"functions` by setting SGPR32 to the unswizzled scratch offset of the address "
"past the last local allocation."
msgstr ""

#: ../../../AMDGPUUsage.rst:5825
msgid "Frame Pointer"
msgstr ""

#: ../../../AMDGPUUsage.rst:5827
msgid ""
"If the kernel needs a frame pointer for the reasons defined in "
"``SIFrameLowering`` then SGPR33 is used and is always set to ``0`` in the "
"kernel prolog. If a frame pointer is not required then all uses of the frame "
"pointer are replaced with immediate ``0`` offsets."
msgstr ""

#: ../../../AMDGPUUsage.rst:5835
msgid "Flat Scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:5837
msgid "There are different methods used for initializing flat scratch:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5839
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Does not support generic address space*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5842
msgid ""
"Flat scratch is not supported and there is no flat scratch register pair."
msgstr ""

#: ../../../AMDGPUUsage.rst:5844
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Offset flat scratch*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5847
msgid ""
"If the kernel or any function it calls may use flat operations to access "
"scratch memory, the prolog code must set up the FLAT_SCRATCH register pair "
"(FLAT_SCRATCH_LO/FLAT_SCRATCH_HI). Initialization uses Flat Scratch Init and "
"Scratch Wavefront Offset SGPR registers (see :ref:`amdgpu-amdhsa-initial-"
"kernel-execution-state`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:5853
msgid ""
"The low word of Flat Scratch Init is the 32-bit byte offset from "
"``SH_HIDDEN_PRIVATE_BASE_VIMID`` to the base of scratch backing memory being "
"managed by SPI for the queue executing the kernel dispatch. This is the same "
"value used in the Scratch Segment Buffer V# base address."
msgstr ""

#: ../../../AMDGPUUsage.rst:5858
msgid ""
"CP obtains this from the runtime. (The Scratch Segment Buffer base address "
"is ``SH_HIDDEN_PRIVATE_BASE_VIMID`` plus this offset.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5861
msgid ""
"The prolog must add the value of Scratch Wavefront Offset to get the "
"wavefront's byte scratch backing memory offset from "
"``SH_HIDDEN_PRIVATE_BASE_VIMID``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5865
msgid ""
"The Scratch Wavefront Offset must also be used as an offset with Private "
"segment address when using the Scratch Segment Buffer."
msgstr ""

#: ../../../AMDGPUUsage.rst:5868
msgid ""
"Since FLAT_SCRATCH_LO is in units of 256 bytes, the offset must be right "
"shifted by 8 before moving into FLAT_SCRATCH_HI."
msgstr ""

#: ../../../AMDGPUUsage.rst:5871
msgid ""
"FLAT_SCRATCH_HI corresponds to SGPRn-4 on GFX7, and SGPRn-6 on GFX8 (where "
"SGPRn is the highest numbered SGPR allocated to the wavefront). "
"FLAT_SCRATCH_HI is multiplied by 256 (as it is in units of 256 bytes) and "
"added to ``SH_HIDDEN_PRIVATE_BASE_VIMID`` to calculate the per wavefront "
"FLAT SCRATCH BASE in flat memory instructions that access the scratch "
"aperture."
msgstr ""

#: ../../../AMDGPUUsage.rst:5877
msgid ""
"The second word of Flat Scratch Init is 32-bit byte size of a single work-"
"items scratch memory usage."
msgstr ""

#: ../../../AMDGPUUsage.rst:5880
msgid ""
"CP obtains this from the runtime, and it is always a multiple of DWORD. CP "
"checks that the value in the kernel dispatch packet Private Segment Byte "
"Size is not larger and requests the runtime to increase the queue's scratch "
"size if necessary."
msgstr ""

#: ../../../AMDGPUUsage.rst:5885
msgid ""
"CP directly loads from the kernel dispatch packet Private Segment Byte Size "
"field and rounds up to a multiple of DWORD. Having CP load it once avoids "
"loading it at the beginning of every wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:5889
msgid ""
"The kernel prolog code must move it to FLAT_SCRATCH_LO which is SGPRn-3 on "
"GFX7 and SGPRn-5 on GFX8. FLAT_SCRATCH_LO is used as the FLAT SCRATCH SIZE "
"in flat memory instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:5893
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Absolute flat scratch*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5896
msgid ""
"If the kernel or any function it calls may use flat operations to access "
"scratch memory, the prolog code must set up the FLAT_SCRATCH register pair "
"(FLAT_SCRATCH_LO/FLAT_SCRATCH_HI which are in SGPRn-4/SGPRn-3). "
"Initialization uses Flat Scratch Init and Scratch Wavefront Offset SGPR "
"registers (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:5902
msgid ""
"The Flat Scratch Init is the 64-bit address of the base of scratch backing "
"memory being managed by SPI for the queue executing the kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:5905
msgid "CP obtains this from the runtime."
msgstr ""

#: ../../../AMDGPUUsage.rst:5907
msgid ""
"The kernel prolog must add the value of the wave's Scratch Wavefront Offset "
"and move the result as a 64-bit value to the FLAT_SCRATCH SGPR register pair "
"which is SGPRn-6 and SGPRn-5. It is used as the FLAT SCRATCH BASE in flat "
"memory instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:5912
msgid ""
"The Scratch Wavefront Offset must also be used as an offset with Private "
"segment address when using the Scratch Segment Buffer (see :ref:`amdgpu-"
"amdhsa-kernel-prolog-private-segment-buffer`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5916
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5919
msgid ""
"If ENABLE_PRIVATE_SEGMENT is enabled in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table` then the FLAT_SCRATCH register pair will "
"be initialized to the 64-bit address of the base of scratch backing memory "
"being managed by SPI for the queue executing the kernel dispatch plus the "
"value of the wave's Scratch Wavefront Offset for use as the flat scratch "
"base in flat memory instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:5929
msgid "Private Segment Buffer"
msgstr ""

#: ../../../AMDGPUUsage.rst:5931
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch* then a Private Segment Buffer is not supported. "
"Instead the flat SCRATCH instructions are used."
msgstr ""

#: ../../../AMDGPUUsage.rst:5935
msgid ""
"Otherwise, Private Segment Buffer SGPR register is used to initialize 4 "
"SGPRs that are used as a V# to access scratch. CP uses the value provided by "
"the runtime. It is used, together with Scratch Wavefront Offset as an "
"offset, to access the private memory space using a segment address. See :ref:"
"`amdgpu-amdhsa-initial-kernel-execution-state`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5941
msgid ""
"The scratch V# is a four-aligned SGPR and always selected for the kernel as "
"follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5944
msgid ""
"If it is known during instruction selection that there is stack usage, "
"SGPR0-3 is reserved for use as the scratch V#.  Stack usage is assumed if "
"optimizations are disabled (``-O0``), if stack objects already exist (for "
"locals, etc.), or if there are any function calls."
msgstr ""

#: ../../../AMDGPUUsage.rst:5949
msgid ""
"Otherwise, four high numbered SGPRs beginning at a four-aligned SGPR index "
"are reserved for the tentative scratch V#. These will be used if it is "
"determined that spilling is needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:5953
msgid ""
"If no use is made of the tentative scratch V#, then it is unreserved, and "
"the register count is determined ignoring it."
msgstr ""

#: ../../../AMDGPUUsage.rst:5955
msgid ""
"If use is made of the tentative scratch V#, then its register numbers are "
"shifted to the first four-aligned SGPR index after the highest one allocated "
"by the register allocator, and all uses are updated. The register count "
"includes them in the shifted location."
msgstr ""

#: ../../../AMDGPUUsage.rst:5959
msgid ""
"In either case, if the processor has the SGPR allocation bug, the tentative "
"allocation is not shifted or unreserved in order to ensure the register "
"count is higher to workaround the bug."
msgstr ""

#: ../../../AMDGPUUsage.rst:5965
msgid ""
"This approach of using a tentative scratch V# and shifting the register "
"numbers if used avoids having to perform register allocation a second time "
"if the tentative V# is eliminated. This is more efficient and avoids the "
"problem that the second register allocation may perform spilling which will "
"fail as there is no longer a scratch V#."
msgstr ""

#: ../../../AMDGPUUsage.rst:5971
msgid ""
"When the kernel prolog code is being emitted it is known whether the scratch "
"V# described above is actually used. If it is, the prolog code must set it "
"up by copying the Private Segment Buffer to the scratch V# registers and "
"then adding the Private Segment Wavefront Offset to the queue base address "
"in the V#. The result is a V# with a base address pointing to the beginning "
"of the wavefront scratch backing memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:5978
msgid ""
"The Private Segment Buffer is always requested, but the Private Segment "
"Wavefront Offset is only requested if it is used (see :ref:`amdgpu-amdhsa-"
"initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5985
msgid "Memory Model"
msgstr ""

#: ../../../AMDGPUUsage.rst:5987
msgid ""
"This section describes the mapping of the LLVM memory model onto AMDGPU "
"machine code (see :ref:`memmodel`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5990
msgid ""
"The AMDGPU backend supports the memory synchronization scopes specified in :"
"ref:`amdgpu-memory-scopes`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5993
msgid ""
"The code sequences used to implement the memory model specify the order of "
"instructions that a single thread must execute. The ``s_waitcnt`` and cache "
"management instructions such as ``buffer_wbinvl1_vol`` are defined with "
"respect to other memory instructions executed by the same thread. This "
"allows them to be moved earlier or later which can allow them to be combined "
"with other instances of the same instruction, or hoisted/sunk out of loops "
"to improve performance. Only the instructions related to the memory model "
"are given; additional ``s_waitcnt`` instructions are required to ensure "
"registers are defined before being used. These may be able to be combined "
"with the memory model ``s_waitcnt`` instructions as described above."
msgstr ""

#: ../../../AMDGPUUsage.rst:6004
msgid "The AMDGPU backend supports the following memory models:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6007
msgid "HSA Memory Model [HSA]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:6007
msgid ""
"The HSA memory model uses a single happens-before relation for all address "
"spaces (see :ref:`amdgpu-address-spaces`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6020
msgid "OpenCL Memory Model [OpenCL]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:6010
msgid ""
"The OpenCL memory model which has separate happens-before relations for the "
"global and local address spaces. Only a fence specifying both global and "
"local address space, and seq_cst instructions join the relationships. Since "
"the LLVM ``memfence`` instruction does not allow an address space to be "
"specified the OpenCL fence has to conservatively assume both local and "
"global address space was specified. However, optimizations can often be done "
"to eliminate the additional ``s_waitcnt`` instructions when there are no "
"intervening memory instructions which access the corresponding address "
"space. The code sequences in the table indicate what can be omitted for the "
"OpenCL memory. The target triple environment is used to determine if the "
"source language is OpenCL (see :ref:`amdgpu-opencl`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6022
msgid ""
"``ds/flat_load/store/atomic`` instructions to local memory are termed LDS "
"operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:6025
msgid ""
"``buffer/global/flat_load/store/atomic`` instructions to global memory are "
"termed vector memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:6028
msgid ""
"Private address space uses ``buffer_load/store`` using the scratch V# (GFX6-"
"GFX8), or ``scratch_load/store`` (GFX9-GFX11). Since only a single thread is "
"accessing the memory, atomic memory orderings are not meaningful, and all "
"accesses are treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6033
msgid ""
"Constant address space uses ``buffer/global_load`` instructions (or "
"equivalent scalar memory instructions). Since the constant address space "
"contents do not change during the execution of a kernel dispatch it is not "
"legal to perform stores, and atomic memory orderings are not meaningful, and "
"all accesses are treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6039
msgid ""
"A memory synchronization scope wider than work-group is not meaningful for "
"the group (LDS) address space and is treated as work-group."
msgstr ""

#: ../../../AMDGPUUsage.rst:6042
msgid ""
"The memory model does not support the region address space which is treated "
"as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6045
msgid ""
"Acquire memory ordering is not meaningful on store atomic instructions and "
"is treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6048
msgid ""
"Release memory ordering is not meaningful on load atomic instructions and is "
"treated a non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6051
msgid ""
"Acquire-release memory ordering is not meaningful on load or store atomic "
"instructions and is treated as acquire and release respectively."
msgstr ""

#: ../../../AMDGPUUsage.rst:6054
msgid ""
"The memory order also adds the single thread optimization constraints "
"defined in table :ref:`amdgpu-amdhsa-memory-model-single-thread-optimization-"
"constraints-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6058
msgid "AMDHSA Memory Model Single Thread Optimization Constraints"
msgstr ""

#: ../../../AMDGPUUsage.rst:6062
msgid "LLVM Memory"
msgstr ""

#: ../../../AMDGPUUsage.rst:6062
msgid "Optimization Constraints"
msgstr ""

#: ../../../AMDGPUUsage.rst:6063
msgid "Ordering"
msgstr ""

#: ../../../AMDGPUUsage.rst:6065 ../../../AMDGPUUsage.rst:6284
#: ../../../AMDGPUUsage.rst:6285 ../../../AMDGPUUsage.rst:6286
#: ../../../AMDGPUUsage.rst:7544 ../../../AMDGPUUsage.rst:7545
#: ../../../AMDGPUUsage.rst:7546 ../../../AMDGPUUsage.rst:9874
#: ../../../AMDGPUUsage.rst:9875 ../../../AMDGPUUsage.rst:9876
#: ../../../AMDGPUUsage.rst:12245 ../../../AMDGPUUsage.rst:12246
#: ../../../AMDGPUUsage.rst:12247
msgid "unordered"
msgstr ""

#: ../../../AMDGPUUsage.rst:6066 ../../../AMDGPUUsage.rst:6289
#: ../../../AMDGPUUsage.rst:6292 ../../../AMDGPUUsage.rst:6294
#: ../../../AMDGPUUsage.rst:6299 ../../../AMDGPUUsage.rst:6302
#: ../../../AMDGPUUsage.rst:6307 ../../../AMDGPUUsage.rst:7549
#: ../../../AMDGPUUsage.rst:7551 ../../../AMDGPUUsage.rst:7557
#: ../../../AMDGPUUsage.rst:7562 ../../../AMDGPUUsage.rst:7564
#: ../../../AMDGPUUsage.rst:7566 ../../../AMDGPUUsage.rst:7570
#: ../../../AMDGPUUsage.rst:7572 ../../../AMDGPUUsage.rst:7577
#: ../../../AMDGPUUsage.rst:7581 ../../../AMDGPUUsage.rst:7583
#: ../../../AMDGPUUsage.rst:9879 ../../../AMDGPUUsage.rst:9881
#: ../../../AMDGPUUsage.rst:9883 ../../../AMDGPUUsage.rst:9888
#: ../../../AMDGPUUsage.rst:9890 ../../../AMDGPUUsage.rst:9892
#: ../../../AMDGPUUsage.rst:9894 ../../../AMDGPUUsage.rst:9896
#: ../../../AMDGPUUsage.rst:9898 ../../../AMDGPUUsage.rst:9900
#: ../../../AMDGPUUsage.rst:9905 ../../../AMDGPUUsage.rst:9909
#: ../../../AMDGPUUsage.rst:9911 ../../../AMDGPUUsage.rst:12250
#: ../../../AMDGPUUsage.rst:12252 ../../../AMDGPUUsage.rst:12258
#: ../../../AMDGPUUsage.rst:12261 ../../../AMDGPUUsage.rst:12266
#: ../../../AMDGPUUsage.rst:12271 ../../../AMDGPUUsage.rst:12274
#: ../../../AMDGPUUsage.rst:12279
msgid "monotonic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6067 ../../../AMDGPUUsage.rst:6312
#: ../../../AMDGPUUsage.rst:6315 ../../../AMDGPUUsage.rst:6316
#: ../../../AMDGPUUsage.rst:6333 ../../../AMDGPUUsage.rst:6357
#: ../../../AMDGPUUsage.rst:6383 ../../../AMDGPUUsage.rst:6386
#: ../../../AMDGPUUsage.rst:6387 ../../../AMDGPUUsage.rst:6404
#: ../../../AMDGPUUsage.rst:6428 ../../../AMDGPUUsage.rst:6455
#: ../../../AMDGPUUsage.rst:6457 ../../../AMDGPUUsage.rst:6489
#: ../../../AMDGPUUsage.rst:7590 ../../../AMDGPUUsage.rst:7593
#: ../../../AMDGPUUsage.rst:7620 ../../../AMDGPUUsage.rst:7641
#: ../../../AMDGPUUsage.rst:7676 ../../../AMDGPUUsage.rst:7700
#: ../../../AMDGPUUsage.rst:7730 ../../../AMDGPUUsage.rst:7758
#: ../../../AMDGPUUsage.rst:7793 ../../../AMDGPUUsage.rst:7795
#: ../../../AMDGPUUsage.rst:7800 ../../../AMDGPUUsage.rst:7826
#: ../../../AMDGPUUsage.rst:7847 ../../../AMDGPUUsage.rst:7879
#: ../../../AMDGPUUsage.rst:7903 ../../../AMDGPUUsage.rst:7933
#: ../../../AMDGPUUsage.rst:7962 ../../../AMDGPUUsage.rst:7998
#: ../../../AMDGPUUsage.rst:8000 ../../../AMDGPUUsage.rst:8066
#: ../../../AMDGPUUsage.rst:8139 ../../../AMDGPUUsage.rst:9918
#: ../../../AMDGPUUsage.rst:9921 ../../../AMDGPUUsage.rst:9944
#: ../../../AMDGPUUsage.rst:9965 ../../../AMDGPUUsage.rst:9996
#: ../../../AMDGPUUsage.rst:10020 ../../../AMDGPUUsage.rst:10047
#: ../../../AMDGPUUsage.rst:10075 ../../../AMDGPUUsage.rst:10106
#: ../../../AMDGPUUsage.rst:10108 ../../../AMDGPUUsage.rst:10113
#: ../../../AMDGPUUsage.rst:10139 ../../../AMDGPUUsage.rst:10160
#: ../../../AMDGPUUsage.rst:10192 ../../../AMDGPUUsage.rst:10216
#: ../../../AMDGPUUsage.rst:10244 ../../../AMDGPUUsage.rst:10273
#: ../../../AMDGPUUsage.rst:10305 ../../../AMDGPUUsage.rst:10307
#: ../../../AMDGPUUsage.rst:10373 ../../../AMDGPUUsage.rst:10446
#: ../../../AMDGPUUsage.rst:12284 ../../../AMDGPUUsage.rst:12287
#: ../../../AMDGPUUsage.rst:12313 ../../../AMDGPUUsage.rst:12340
#: ../../../AMDGPUUsage.rst:12375 ../../../AMDGPUUsage.rst:12403
#: ../../../AMDGPUUsage.rst:12433 ../../../AMDGPUUsage.rst:12436
#: ../../../AMDGPUUsage.rst:12461 ../../../AMDGPUUsage.rst:12483
#: ../../../AMDGPUUsage.rst:12512 ../../../AMDGPUUsage.rst:12540
#: ../../../AMDGPUUsage.rst:12571 ../../../AMDGPUUsage.rst:12573
#: ../../../AMDGPUUsage.rst:12661
msgid "acquire"
msgstr ""

#: ../../../AMDGPUUsage.rst:6067
msgid ""
"If a load atomic/atomicrmw then no following load/load atomic/store/store "
"atomic/atomicrmw/fence instruction can be moved before the acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:6070
msgid ""
"If a fence then same as load atomic, plus no preceding associated fence-"
"paired-atomic can be moved after the fence."
msgstr ""

#: ../../../AMDGPUUsage.rst:6072 ../../../AMDGPUUsage.rst:6562
#: ../../../AMDGPUUsage.rst:6565 ../../../AMDGPUUsage.rst:6586
#: ../../../AMDGPUUsage.rst:6587 ../../../AMDGPUUsage.rst:6629
#: ../../../AMDGPUUsage.rst:6632 ../../../AMDGPUUsage.rst:6653
#: ../../../AMDGPUUsage.rst:6654 ../../../AMDGPUUsage.rst:6694
#: ../../../AMDGPUUsage.rst:6696 ../../../AMDGPUUsage.rst:6728
#: ../../../AMDGPUUsage.rst:8219 ../../../AMDGPUUsage.rst:8221
#: ../../../AMDGPUUsage.rst:8226 ../../../AMDGPUUsage.rst:8258
#: ../../../AMDGPUUsage.rst:8263 ../../../AMDGPUUsage.rst:8307
#: ../../../AMDGPUUsage.rst:8362 ../../../AMDGPUUsage.rst:8364
#: ../../../AMDGPUUsage.rst:8369 ../../../AMDGPUUsage.rst:8402
#: ../../../AMDGPUUsage.rst:8407 ../../../AMDGPUUsage.rst:8449
#: ../../../AMDGPUUsage.rst:8502 ../../../AMDGPUUsage.rst:8504
#: ../../../AMDGPUUsage.rst:8553 ../../../AMDGPUUsage.rst:8610
#: ../../../AMDGPUUsage.rst:10521 ../../../AMDGPUUsage.rst:10527
#: ../../../AMDGPUUsage.rst:10532 ../../../AMDGPUUsage.rst:10569
#: ../../../AMDGPUUsage.rst:10574 ../../../AMDGPUUsage.rst:10633
#: ../../../AMDGPUUsage.rst:10689 ../../../AMDGPUUsage.rst:10691
#: ../../../AMDGPUUsage.rst:10696 ../../../AMDGPUUsage.rst:10729
#: ../../../AMDGPUUsage.rst:10734 ../../../AMDGPUUsage.rst:10786
#: ../../../AMDGPUUsage.rst:10840 ../../../AMDGPUUsage.rst:10842
#: ../../../AMDGPUUsage.rst:10891 ../../../AMDGPUUsage.rst:10961
#: ../../../AMDGPUUsage.rst:12752 ../../../AMDGPUUsage.rst:12755
#: ../../../AMDGPUUsage.rst:12804 ../../../AMDGPUUsage.rst:12841
#: ../../../AMDGPUUsage.rst:12889 ../../../AMDGPUUsage.rst:12892
#: ../../../AMDGPUUsage.rst:12940 ../../../AMDGPUUsage.rst:12977
#: ../../../AMDGPUUsage.rst:13022 ../../../AMDGPUUsage.rst:13024
#: ../../../AMDGPUUsage.rst:13088
msgid "release"
msgstr ""

#: ../../../AMDGPUUsage.rst:6072
msgid ""
"If a store atomic/atomicrmw then no preceding load/load atomic/store/store "
"atomic/atomicrmw/fence instruction can be moved after the release."
msgstr ""

#: ../../../AMDGPUUsage.rst:6075
msgid ""
"If a fence then same as store atomic, plus no following associated fence-"
"paired-atomic can be moved before the fence."
msgstr ""

#: ../../../AMDGPUUsage.rst:6078 ../../../AMDGPUUsage.rst:6785
#: ../../../AMDGPUUsage.rst:6788 ../../../AMDGPUUsage.rst:6810
#: ../../../AMDGPUUsage.rst:6827 ../../../AMDGPUUsage.rst:6864
#: ../../../AMDGPUUsage.rst:6927 ../../../AMDGPUUsage.rst:6993
#: ../../../AMDGPUUsage.rst:6995 ../../../AMDGPUUsage.rst:7064
#: ../../../AMDGPUUsage.rst:8682 ../../../AMDGPUUsage.rst:8684
#: ../../../AMDGPUUsage.rst:8689 ../../../AMDGPUUsage.rst:8751
#: ../../../AMDGPUUsage.rst:8772 ../../../AMDGPUUsage.rst:8836
#: ../../../AMDGPUUsage.rst:8901 ../../../AMDGPUUsage.rst:8982
#: ../../../AMDGPUUsage.rst:9052 ../../../AMDGPUUsage.rst:9138
#: ../../../AMDGPUUsage.rst:9140 ../../../AMDGPUUsage.rst:9250
#: ../../../AMDGPUUsage.rst:9341 ../../../AMDGPUUsage.rst:11030
#: ../../../AMDGPUUsage.rst:11032 ../../../AMDGPUUsage.rst:11037
#: ../../../AMDGPUUsage.rst:11099 ../../../AMDGPUUsage.rst:11120
#: ../../../AMDGPUUsage.rst:11184 ../../../AMDGPUUsage.rst:11259
#: ../../../AMDGPUUsage.rst:11338 ../../../AMDGPUUsage.rst:11418
#: ../../../AMDGPUUsage.rst:11501 ../../../AMDGPUUsage.rst:11503
#: ../../../AMDGPUUsage.rst:11613 ../../../AMDGPUUsage.rst:11717
#: ../../../AMDGPUUsage.rst:13150 ../../../AMDGPUUsage.rst:13153
#: ../../../AMDGPUUsage.rst:13234 ../../../AMDGPUUsage.rst:13294
#: ../../../AMDGPUUsage.rst:13368 ../../../AMDGPUUsage.rst:13440
#: ../../../AMDGPUUsage.rst:13515 ../../../AMDGPUUsage.rst:13517
#: ../../../AMDGPUUsage.rst:13642
msgid "acq_rel"
msgstr ""

#: ../../../AMDGPUUsage.rst:6078
msgid "Same constraints as both acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:6079 ../../../AMDGPUUsage.rst:7155
#: ../../../AMDGPUUsage.rst:7160 ../../../AMDGPUUsage.rst:7226
#: ../../../AMDGPUUsage.rst:7232 ../../../AMDGPUUsage.rst:7323
#: ../../../AMDGPUUsage.rst:7328 ../../../AMDGPUUsage.rst:7333
#: ../../../AMDGPUUsage.rst:9450 ../../../AMDGPUUsage.rst:9455
#: ../../../AMDGPUUsage.rst:9540 ../../../AMDGPUUsage.rst:9550
#: ../../../AMDGPUUsage.rst:9643 ../../../AMDGPUUsage.rst:9648
#: ../../../AMDGPUUsage.rst:9653 ../../../AMDGPUUsage.rst:11823
#: ../../../AMDGPUUsage.rst:11828 ../../../AMDGPUUsage.rst:11913
#: ../../../AMDGPUUsage.rst:11923 ../../../AMDGPUUsage.rst:12016
#: ../../../AMDGPUUsage.rst:12021 ../../../AMDGPUUsage.rst:12026
#: ../../../AMDGPUUsage.rst:13744 ../../../AMDGPUUsage.rst:13749
#: ../../../AMDGPUUsage.rst:13859 ../../../AMDGPUUsage.rst:13953
#: ../../../AMDGPUUsage.rst:14060 ../../../AMDGPUUsage.rst:14065
#: ../../../AMDGPUUsage.rst:14070
msgid "seq_cst"
msgstr ""

#: ../../../AMDGPUUsage.rst:6079
msgid ""
"If a load atomic then same constraints as acquire, plus no preceding "
"sequentially consistent load atomic/store atomic/atomicrmw/fence instruction "
"can be moved after the seq_cst."
msgstr ""

#: ../../../AMDGPUUsage.rst:6083
msgid ""
"If a store atomic then the same constraints as release, plus no following "
"sequentially consistent load atomic/store atomic/atomicrmw/fence instruction "
"can be moved before the seq_cst."
msgstr ""

#: ../../../AMDGPUUsage.rst:6087
msgid "If an atomicrmw/fence then same constraints as acq_rel."
msgstr ""

#: ../../../AMDGPUUsage.rst:6090
msgid ""
"The code sequences used to implement the memory model are defined in the "
"following sections:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6093
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx6-gfx9`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6094
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx90a`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6095
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx942`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6096
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx10-gfx11`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6101
msgid "Fence and Address Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:6103
msgid ""
"LLVM fences do not have address space information, thus, fence codegen "
"usually needs to conservatively synchronize all address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:6106
msgid ""
"In the case of OpenCL, where fences only need to synchronize user-specified "
"address spaces, this can result in extra unnecessary waits. For instance, a "
"fence that is supposed to only synchronize local memory will also have to "
"wait on all global memory operations, which is unnecessary."
msgstr ""

#: ../../../AMDGPUUsage.rst:6111
msgid ""
":doc:`Memory Model Relaxation Annotations "
"<MemoryModelRelaxationAnnotations>` can be used as an optimization hint for "
"fences to solve this problem. The AMDGPU backend recognizes the following "
"tags on fences:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6115
msgid "``amdgpu-as:local`` - fence only the local address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:6116
msgid "``amdgpu-as:global``- fence only the global address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:6120
msgid ""
"As an optimization hint, those tags are not guaranteed to survive until code "
"generation. Optimizations are free to drop the tags to allow for better code "
"optimization, at the cost of synchronizing additional address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:6128
msgid "Memory Model GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6130
msgid "For GFX6-GFX9:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6132 ../../../AMDGPUUsage.rst:7347
#: ../../../AMDGPUUsage.rst:9667 ../../../AMDGPUUsage.rst:12040
msgid "Each agent has multiple shader arrays (SA)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6133 ../../../AMDGPUUsage.rst:7348
#: ../../../AMDGPUUsage.rst:9668
msgid "Each SA has multiple compute units (CU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6134 ../../../AMDGPUUsage.rst:7349
#: ../../../AMDGPUUsage.rst:9669 ../../../AMDGPUUsage.rst:12043
msgid "Each CU has multiple SIMDs that execute wavefronts."
msgstr ""

#: ../../../AMDGPUUsage.rst:6135
msgid ""
"The wavefronts for a single work-group are executed in the same CU but may "
"be executed by different SIMDs."
msgstr ""

#: ../../../AMDGPUUsage.rst:6137
msgid ""
"Each CU has a single LDS memory shared by the wavefronts of the work-groups "
"executing on it."
msgstr ""

#: ../../../AMDGPUUsage.rst:6139 ../../../AMDGPUUsage.rst:7356
#: ../../../AMDGPUUsage.rst:9676
msgid ""
"All LDS operations of a CU are performed as wavefront wide operations in a "
"global order and involve no caching. Completion is reported to a wavefront "
"in execution order."
msgstr ""

#: ../../../AMDGPUUsage.rst:6142 ../../../AMDGPUUsage.rst:7359
#: ../../../AMDGPUUsage.rst:9679
msgid ""
"The LDS memory has multiple request queues shared by the SIMDs of a CU. "
"Therefore, the LDS operations performed by different wavefronts of a work-"
"group can be reordered relative to each other, which can result in "
"reordering the visibility of vector memory operations with respect to LDS "
"operations of other wavefronts in the same work-group. A ``s_waitcnt "
"lgkmcnt(0)`` is required to ensure synchronization between LDS operations "
"and vector memory operations between wavefronts of a work-group, but not "
"between operations performed by the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6150
msgid ""
"The vector memory operations are performed as wavefront wide operations and "
"completion is reported to a wavefront in execution order. The exception is "
"that for GFX7-GFX9 ``flat_load/store/atomic`` instructions can report out of "
"vector memory order if they access LDS memory, and out of LDS operation "
"order if they access global memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:6155
msgid ""
"The vector memory operations access a single vector L1 cache shared by all "
"SIMDs a CU. Therefore, no special action is required for coherence between "
"the lanes of a single wavefront, or for coherence between wavefronts in the "
"same work-group. A ``buffer_wbinvl1_vol`` is required for coherence between "
"wavefronts executing in different work-groups as they may be executing on "
"different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:6161 ../../../AMDGPUUsage.rst:7388
#: ../../../AMDGPUUsage.rst:9713
msgid ""
"The scalar memory operations access a scalar L1 cache shared by all "
"wavefronts on a group of CUs. The scalar and vector L1 caches are not "
"coherent. However, scalar operations are used in a restricted way so do not "
"impact the memory model. See :ref:`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6165 ../../../AMDGPUUsage.rst:7392
msgid ""
"The vector and scalar memory operations use an L2 cache shared by all CUs on "
"the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:6167 ../../../AMDGPUUsage.rst:7395
#: ../../../AMDGPUUsage.rst:9723 ../../../AMDGPUUsage.rst:12095
msgid ""
"The L2 cache has independent channels to service disjoint ranges of virtual "
"addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:6169
msgid ""
"Each CU has a separate request queue per channel. Therefore, the vector and "
"scalar memory operations performed by wavefronts executing in different work-"
"groups (which may be executing on different CUs) of an agent can be "
"reordered relative to each other. A ``s_waitcnt vmcnt(0)`` is required to "
"ensure synchronization between vector memory operations of different CUs. It "
"ensures a previous vector memory operation has completed before executing a "
"subsequent vector memory or LDS operation and so can be used to meet the "
"requirements of acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:6177 ../../../AMDGPUUsage.rst:12106
msgid ""
"The L2 cache can be kept coherent with other agents on some targets, or "
"ranges of virtual addresses can be set up to bypass it to ensure system "
"coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:6180 ../../../AMDGPUUsage.rst:7440
#: ../../../AMDGPUUsage.rst:9761 ../../../AMDGPUUsage.rst:12112
msgid ""
"Scalar memory operations are only used to access memory that is proven to "
"not change during the execution of the kernel dispatch. This includes "
"constant address space and global address space for program scope ``const`` "
"variables. Therefore, the kernel machine code does not have to maintain the "
"scalar cache to ensure it is coherent with the vector caches. The scalar and "
"vector caches are invalidated between kernel dispatches by CP since constant "
"address space data may change between kernel dispatch executions. See :ref:"
"`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6189 ../../../AMDGPUUsage.rst:7449
#: ../../../AMDGPUUsage.rst:9770 ../../../AMDGPUUsage.rst:12121
msgid ""
"The one exception is if scalar writes are used to spill SGPR registers. In "
"this case the AMDGPU backend ensures the memory location used to spill is "
"never accessed by vector memory operations at the same time. If scalar "
"writes are used then a ``s_dcache_wb`` is inserted before the ``s_endpgm`` "
"and before a function return since the locations may be used for vector "
"memory instructions by a future wavefront that uses the same scratch area, "
"or a function call that creates a frame at the same address, respectively. "
"There is no need for a ``s_dcache_inv`` as all scalar writes are write-"
"before-read in the same thread."
msgstr ""

#: ../../../AMDGPUUsage.rst:6198 ../../../AMDGPUUsage.rst:7458
#: ../../../AMDGPUUsage.rst:9779 ../../../AMDGPUUsage.rst:12130
msgid "For kernarg backing memory:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6200 ../../../AMDGPUUsage.rst:7460
#: ../../../AMDGPUUsage.rst:9781
msgid "CP invalidates the L1 cache at the start of each kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:6201
msgid ""
"On dGPU the kernarg backing memory is allocated in host memory accessed as "
"MTYPE UC (uncached) to avoid needing to invalidate the L2 cache. This also "
"causes it to be treated as non-volatile and so is not invalidated by "
"``*_vol``."
msgstr ""

#: ../../../AMDGPUUsage.rst:6205
msgid ""
"On APU the kernarg backing memory it is accessed as MTYPE CC (cache "
"coherent) and so the L2 cache will be coherent with the CPU and other agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:6208 ../../../AMDGPUUsage.rst:7468
#: ../../../AMDGPUUsage.rst:9789
msgid ""
"Scratch backing memory (which is used for the private address space) is "
"accessed with MTYPE NC_NV (non-coherent non-volatile). Since the private "
"address space is only accessed by a single thread, and is always write-"
"before-read, there is never a need to invalidate these entries from the L1 "
"cache. Hence all cache invalidates are done as ``*_vol`` to only invalidate "
"the volatile cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:6214
msgid ""
"The code sequences used to implement the memory model for GFX6-GFX9 are "
"defined in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx6-gfx9-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6217
msgid "AMDHSA Memory Model Code Sequences GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6221 ../../../AMDGPUUsage.rst:7481
#: ../../../AMDGPUUsage.rst:9802 ../../../AMDGPUUsage.rst:12173
msgid "LLVM Instr"
msgstr ""

#: ../../../AMDGPUUsage.rst:6221 ../../../AMDGPUUsage.rst:7481
#: ../../../AMDGPUUsage.rst:9802 ../../../AMDGPUUsage.rst:12173
msgid "LLVM Memory Ordering"
msgstr ""

#: ../../../AMDGPUUsage.rst:6221 ../../../AMDGPUUsage.rst:7481
#: ../../../AMDGPUUsage.rst:9802 ../../../AMDGPUUsage.rst:12173
msgid "LLVM Memory Sync Scope"
msgstr ""

#: ../../../AMDGPUUsage.rst:6221 ../../../AMDGPUUsage.rst:7481
#: ../../../AMDGPUUsage.rst:9802 ../../../AMDGPUUsage.rst:12173
msgid "AMDGPU Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:6221
msgid "AMDGPU Machine Code GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6225 ../../../AMDGPUUsage.rst:7485
#: ../../../AMDGPUUsage.rst:9806 ../../../AMDGPUUsage.rst:12177
msgid "**Non-Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6227 ../../../AMDGPUUsage.rst:6254
#: ../../../AMDGPUUsage.rst:7487 ../../../AMDGPUUsage.rst:7514
#: ../../../AMDGPUUsage.rst:9808 ../../../AMDGPUUsage.rst:9835
#: ../../../AMDGPUUsage.rst:12179 ../../../AMDGPUUsage.rst:12209
msgid "load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6228 ../../../AMDGPUUsage.rst:6256
#: ../../../AMDGPUUsage.rst:6291 ../../../AMDGPUUsage.rst:6293
#: ../../../AMDGPUUsage.rst:6295 ../../../AMDGPUUsage.rst:6303
#: ../../../AMDGPUUsage.rst:6314 ../../../AMDGPUUsage.rst:6317
#: ../../../AMDGPUUsage.rst:6357 ../../../AMDGPUUsage.rst:6385
#: ../../../AMDGPUUsage.rst:6388 ../../../AMDGPUUsage.rst:6428
#: ../../../AMDGPUUsage.rst:6564 ../../../AMDGPUUsage.rst:6566
#: ../../../AMDGPUUsage.rst:6588 ../../../AMDGPUUsage.rst:6631
#: ../../../AMDGPUUsage.rst:6633 ../../../AMDGPUUsage.rst:6655
#: ../../../AMDGPUUsage.rst:6787 ../../../AMDGPUUsage.rst:6827
#: ../../../AMDGPUUsage.rst:6927 ../../../AMDGPUUsage.rst:7157
#: ../../../AMDGPUUsage.rst:7161 ../../../AMDGPUUsage.rst:7233
#: ../../../AMDGPUUsage.rst:7325 ../../../AMDGPUUsage.rst:7330
#: ../../../AMDGPUUsage.rst:7488 ../../../AMDGPUUsage.rst:7516
#: ../../../AMDGPUUsage.rst:7550 ../../../AMDGPUUsage.rst:7552
#: ../../../AMDGPUUsage.rst:7563 ../../../AMDGPUUsage.rst:7565
#: ../../../AMDGPUUsage.rst:7567 ../../../AMDGPUUsage.rst:7571
#: ../../../AMDGPUUsage.rst:7578 ../../../AMDGPUUsage.rst:7582
#: ../../../AMDGPUUsage.rst:7592 ../../../AMDGPUUsage.rst:7641
#: ../../../AMDGPUUsage.rst:7730 ../../../AMDGPUUsage.rst:7758
#: ../../../AMDGPUUsage.rst:7794 ../../../AMDGPUUsage.rst:7847
#: ../../../AMDGPUUsage.rst:7933 ../../../AMDGPUUsage.rst:7962
#: ../../../AMDGPUUsage.rst:8220 ../../../AMDGPUUsage.rst:8227
#: ../../../AMDGPUUsage.rst:8264 ../../../AMDGPUUsage.rst:8308
#: ../../../AMDGPUUsage.rst:8363 ../../../AMDGPUUsage.rst:8370
#: ../../../AMDGPUUsage.rst:8408 ../../../AMDGPUUsage.rst:8450
#: ../../../AMDGPUUsage.rst:8683 ../../../AMDGPUUsage.rst:8772
#: ../../../AMDGPUUsage.rst:8982 ../../../AMDGPUUsage.rst:9052
#: ../../../AMDGPUUsage.rst:9452 ../../../AMDGPUUsage.rst:9456
#: ../../../AMDGPUUsage.rst:9551 ../../../AMDGPUUsage.rst:9645
#: ../../../AMDGPUUsage.rst:9650 ../../../AMDGPUUsage.rst:9809
#: ../../../AMDGPUUsage.rst:9837 ../../../AMDGPUUsage.rst:9880
#: ../../../AMDGPUUsage.rst:9882 ../../../AMDGPUUsage.rst:9889
#: ../../../AMDGPUUsage.rst:9891 ../../../AMDGPUUsage.rst:9893
#: ../../../AMDGPUUsage.rst:9895 ../../../AMDGPUUsage.rst:9897
#: ../../../AMDGPUUsage.rst:9899 ../../../AMDGPUUsage.rst:9906
#: ../../../AMDGPUUsage.rst:9910 ../../../AMDGPUUsage.rst:9920
#: ../../../AMDGPUUsage.rst:9965 ../../../AMDGPUUsage.rst:10047
#: ../../../AMDGPUUsage.rst:10075 ../../../AMDGPUUsage.rst:10107
#: ../../../AMDGPUUsage.rst:10160 ../../../AMDGPUUsage.rst:10244
#: ../../../AMDGPUUsage.rst:10273 ../../../AMDGPUUsage.rst:10522
#: ../../../AMDGPUUsage.rst:10533 ../../../AMDGPUUsage.rst:10575
#: ../../../AMDGPUUsage.rst:10634 ../../../AMDGPUUsage.rst:10690
#: ../../../AMDGPUUsage.rst:10697 ../../../AMDGPUUsage.rst:10735
#: ../../../AMDGPUUsage.rst:10787 ../../../AMDGPUUsage.rst:11031
#: ../../../AMDGPUUsage.rst:11120 ../../../AMDGPUUsage.rst:11338
#: ../../../AMDGPUUsage.rst:11418 ../../../AMDGPUUsage.rst:11825
#: ../../../AMDGPUUsage.rst:11829 ../../../AMDGPUUsage.rst:11924
#: ../../../AMDGPUUsage.rst:12018 ../../../AMDGPUUsage.rst:12023
#: ../../../AMDGPUUsage.rst:12180 ../../../AMDGPUUsage.rst:12211
#: ../../../AMDGPUUsage.rst:12251 ../../../AMDGPUUsage.rst:12253
#: ../../../AMDGPUUsage.rst:12262 ../../../AMDGPUUsage.rst:12267
#: ../../../AMDGPUUsage.rst:12275 ../../../AMDGPUUsage.rst:12286
#: ../../../AMDGPUUsage.rst:12340 ../../../AMDGPUUsage.rst:12403
#: ../../../AMDGPUUsage.rst:12435 ../../../AMDGPUUsage.rst:12483
#: ../../../AMDGPUUsage.rst:12540 ../../../AMDGPUUsage.rst:12754
#: ../../../AMDGPUUsage.rst:12756 ../../../AMDGPUUsage.rst:12842
#: ../../../AMDGPUUsage.rst:12891 ../../../AMDGPUUsage.rst:12893
#: ../../../AMDGPUUsage.rst:12978 ../../../AMDGPUUsage.rst:13152
#: ../../../AMDGPUUsage.rst:13294 ../../../AMDGPUUsage.rst:13440
#: ../../../AMDGPUUsage.rst:13746 ../../../AMDGPUUsage.rst:13750
#: ../../../AMDGPUUsage.rst:13954 ../../../AMDGPUUsage.rst:14062
#: ../../../AMDGPUUsage.rst:14067
msgid "generic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6227 ../../../AMDGPUUsage.rst:6255
#: ../../../AMDGPUUsage.rst:7487 ../../../AMDGPUUsage.rst:7515
#: ../../../AMDGPUUsage.rst:9808 ../../../AMDGPUUsage.rst:9836
#: ../../../AMDGPUUsage.rst:12179 ../../../AMDGPUUsage.rst:12210
msgid "!volatile & !nontemporal"
msgstr ""

#: ../../../AMDGPUUsage.rst:6229 ../../../AMDGPUUsage.rst:7489
#: ../../../AMDGPUUsage.rst:7549 ../../../AMDGPUUsage.rst:9810
#: ../../../AMDGPUUsage.rst:9879 ../../../AMDGPUUsage.rst:12181
#: ../../../AMDGPUUsage.rst:12250
msgid "buffer/global/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6231 ../../../AMDGPUUsage.rst:6259
#: ../../../AMDGPUUsage.rst:7491 ../../../AMDGPUUsage.rst:7519
#: ../../../AMDGPUUsage.rst:9812 ../../../AMDGPUUsage.rst:9844
#: ../../../AMDGPUUsage.rst:12183 ../../../AMDGPUUsage.rst:12214
msgid "!volatile & nontemporal"
msgstr ""

#: ../../../AMDGPUUsage.rst:6233 ../../../AMDGPUUsage.rst:7493
msgid "buffer/global/flat_load glc=1 slc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6236 ../../../AMDGPUUsage.rst:6264
#: ../../../AMDGPUUsage.rst:7496 ../../../AMDGPUUsage.rst:7524
#: ../../../AMDGPUUsage.rst:9817 ../../../AMDGPUUsage.rst:9853
#: ../../../AMDGPUUsage.rst:12190 ../../../AMDGPUUsage.rst:12221
msgid "volatile"
msgstr ""

#: ../../../AMDGPUUsage.rst:6238 ../../../AMDGPUUsage.rst:6292
#: ../../../AMDGPUUsage.rst:7498 ../../../AMDGPUUsage.rst:7551
#: ../../../AMDGPUUsage.rst:7562 ../../../AMDGPUUsage.rst:7564
#: ../../../AMDGPUUsage.rst:7700 ../../../AMDGPUUsage.rst:12252
msgid "buffer/global/flat_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6240 ../../../AMDGPUUsage.rst:6267
#: ../../../AMDGPUUsage.rst:6335 ../../../AMDGPUUsage.rst:6405
#: ../../../AMDGPUUsage.rst:6904 ../../../AMDGPUUsage.rst:7500
#: ../../../AMDGPUUsage.rst:7527 ../../../AMDGPUUsage.rst:7598
#: ../../../AMDGPUUsage.rst:7678 ../../../AMDGPUUsage.rst:7702
#: ../../../AMDGPUUsage.rst:7801 ../../../AMDGPUUsage.rst:7880
#: ../../../AMDGPUUsage.rst:7904 ../../../AMDGPUUsage.rst:8728
#: ../../../AMDGPUUsage.rst:8878 ../../../AMDGPUUsage.rst:8953
#: ../../../AMDGPUUsage.rst:9821 ../../../AMDGPUUsage.rst:9857
#: ../../../AMDGPUUsage.rst:9922 ../../../AMDGPUUsage.rst:9998
#: ../../../AMDGPUUsage.rst:10022 ../../../AMDGPUUsage.rst:10114
#: ../../../AMDGPUUsage.rst:10193 ../../../AMDGPUUsage.rst:10218
#: ../../../AMDGPUUsage.rst:11076 ../../../AMDGPUUsage.rst:11236
#: ../../../AMDGPUUsage.rst:11312 ../../../AMDGPUUsage.rst:12195
#: ../../../AMDGPUUsage.rst:12292 ../../../AMDGPUUsage.rst:12380
msgid "s_waitcnt vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6242 ../../../AMDGPUUsage.rst:6269
#: ../../../AMDGPUUsage.rst:7502 ../../../AMDGPUUsage.rst:7529
#: ../../../AMDGPUUsage.rst:9823 ../../../AMDGPUUsage.rst:9859
#: ../../../AMDGPUUsage.rst:12197 ../../../AMDGPUUsage.rst:12230
msgid "Must happen before any following volatile global/generic load/store."
msgstr ""

#: ../../../AMDGPUUsage.rst:6246 ../../../AMDGPUUsage.rst:6273
#: ../../../AMDGPUUsage.rst:7506 ../../../AMDGPUUsage.rst:7533
#: ../../../AMDGPUUsage.rst:9827 ../../../AMDGPUUsage.rst:9863
#: ../../../AMDGPUUsage.rst:12201 ../../../AMDGPUUsage.rst:12234
msgid ""
"Ensures that volatile operations to different addresses will not be "
"reordered by hardware."
msgstr ""

#: ../../../AMDGPUUsage.rst:6254 ../../../AMDGPUUsage.rst:6281
#: ../../../AMDGPUUsage.rst:6290 ../../../AMDGPUUsage.rst:6299
#: ../../../AMDGPUUsage.rst:6307 ../../../AMDGPUUsage.rst:6313
#: ../../../AMDGPUUsage.rst:6316 ../../../AMDGPUUsage.rst:6384
#: ../../../AMDGPUUsage.rst:6387 ../../../AMDGPUUsage.rst:6563
#: ../../../AMDGPUUsage.rst:6586 ../../../AMDGPUUsage.rst:6630
#: ../../../AMDGPUUsage.rst:6653 ../../../AMDGPUUsage.rst:6786
#: ../../../AMDGPUUsage.rst:6810 ../../../AMDGPUUsage.rst:7156
#: ../../../AMDGPUUsage.rst:7226 ../../../AMDGPUUsage.rst:7324
#: ../../../AMDGPUUsage.rst:7329 ../../../AMDGPUUsage.rst:7514
#: ../../../AMDGPUUsage.rst:7541 ../../../AMDGPUUsage.rst:7557
#: ../../../AMDGPUUsage.rst:7572 ../../../AMDGPUUsage.rst:7583
#: ../../../AMDGPUUsage.rst:7591 ../../../AMDGPUUsage.rst:7620
#: ../../../AMDGPUUsage.rst:7795 ../../../AMDGPUUsage.rst:7826
#: ../../../AMDGPUUsage.rst:8221 ../../../AMDGPUUsage.rst:8258
#: ../../../AMDGPUUsage.rst:8364 ../../../AMDGPUUsage.rst:8402
#: ../../../AMDGPUUsage.rst:8684 ../../../AMDGPUUsage.rst:8751
#: ../../../AMDGPUUsage.rst:9451 ../../../AMDGPUUsage.rst:9540
#: ../../../AMDGPUUsage.rst:9644 ../../../AMDGPUUsage.rst:9649
#: ../../../AMDGPUUsage.rst:9835 ../../../AMDGPUUsage.rst:9871
#: ../../../AMDGPUUsage.rst:9883 ../../../AMDGPUUsage.rst:9900
#: ../../../AMDGPUUsage.rst:9911 ../../../AMDGPUUsage.rst:9919
#: ../../../AMDGPUUsage.rst:9944 ../../../AMDGPUUsage.rst:10108
#: ../../../AMDGPUUsage.rst:10139 ../../../AMDGPUUsage.rst:10527
#: ../../../AMDGPUUsage.rst:10569 ../../../AMDGPUUsage.rst:10691
#: ../../../AMDGPUUsage.rst:10729 ../../../AMDGPUUsage.rst:11032
#: ../../../AMDGPUUsage.rst:11099 ../../../AMDGPUUsage.rst:11824
#: ../../../AMDGPUUsage.rst:11913 ../../../AMDGPUUsage.rst:12017
#: ../../../AMDGPUUsage.rst:12022 ../../../AMDGPUUsage.rst:12209
#: ../../../AMDGPUUsage.rst:12242 ../../../AMDGPUUsage.rst:12258
#: ../../../AMDGPUUsage.rst:12271 ../../../AMDGPUUsage.rst:12279
#: ../../../AMDGPUUsage.rst:12285 ../../../AMDGPUUsage.rst:12313
#: ../../../AMDGPUUsage.rst:12434 ../../../AMDGPUUsage.rst:12461
#: ../../../AMDGPUUsage.rst:12753 ../../../AMDGPUUsage.rst:12804
#: ../../../AMDGPUUsage.rst:12890 ../../../AMDGPUUsage.rst:12940
#: ../../../AMDGPUUsage.rst:13151 ../../../AMDGPUUsage.rst:13234
#: ../../../AMDGPUUsage.rst:13745 ../../../AMDGPUUsage.rst:13859
#: ../../../AMDGPUUsage.rst:14061 ../../../AMDGPUUsage.rst:14066
msgid "local"
msgstr ""

#: ../../../AMDGPUUsage.rst:6254 ../../../AMDGPUUsage.rst:7514
#: ../../../AMDGPUUsage.rst:7561 ../../../AMDGPUUsage.rst:7624
#: ../../../AMDGPUUsage.rst:9835 ../../../AMDGPUUsage.rst:9887
#: ../../../AMDGPUUsage.rst:9948 ../../../AMDGPUUsage.rst:12209
#: ../../../AMDGPUUsage.rst:12258 ../../../AMDGPUUsage.rst:12313
msgid "ds_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6255 ../../../AMDGPUUsage.rst:6281
#: ../../../AMDGPUUsage.rst:7515 ../../../AMDGPUUsage.rst:7541
#: ../../../AMDGPUUsage.rst:9836 ../../../AMDGPUUsage.rst:9871
#: ../../../AMDGPUUsage.rst:12210 ../../../AMDGPUUsage.rst:12242
msgid "store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6257 ../../../AMDGPUUsage.rst:6266
#: ../../../AMDGPUUsage.rst:6294 ../../../AMDGPUUsage.rst:6585
#: ../../../AMDGPUUsage.rst:6628 ../../../AMDGPUUsage.rst:7517
#: ../../../AMDGPUUsage.rst:7526 ../../../AMDGPUUsage.rst:7566
#: ../../../AMDGPUUsage.rst:7570 ../../../AMDGPUUsage.rst:8219
#: ../../../AMDGPUUsage.rst:8257 ../../../AMDGPUUsage.rst:8306
#: ../../../AMDGPUUsage.rst:8361 ../../../AMDGPUUsage.rst:9842
#: ../../../AMDGPUUsage.rst:9892 ../../../AMDGPUUsage.rst:10525
#: ../../../AMDGPUUsage.rst:12212 ../../../AMDGPUUsage.rst:12266
#: ../../../AMDGPUUsage.rst:12803 ../../../AMDGPUUsage.rst:12888
msgid "buffer/global/flat_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6261 ../../../AMDGPUUsage.rst:7521
msgid "buffer/global/flat_store glc=1 slc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6281 ../../../AMDGPUUsage.rst:6299
#: ../../../AMDGPUUsage.rst:6586 ../../../AMDGPUUsage.rst:7541
#: ../../../AMDGPUUsage.rst:7576 ../../../AMDGPUUsage.rst:8225
#: ../../../AMDGPUUsage.rst:8262 ../../../AMDGPUUsage.rst:9871
#: ../../../AMDGPUUsage.rst:9904 ../../../AMDGPUUsage.rst:10531
#: ../../../AMDGPUUsage.rst:10573 ../../../AMDGPUUsage.rst:12242
#: ../../../AMDGPUUsage.rst:12271 ../../../AMDGPUUsage.rst:12840
msgid "ds_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6282 ../../../AMDGPUUsage.rst:7542
#: ../../../AMDGPUUsage.rst:9872 ../../../AMDGPUUsage.rst:12243
msgid "**Unordered Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6284 ../../../AMDGPUUsage.rst:6289
#: ../../../AMDGPUUsage.rst:6292 ../../../AMDGPUUsage.rst:6312
#: ../../../AMDGPUUsage.rst:6315 ../../../AMDGPUUsage.rst:6316
#: ../../../AMDGPUUsage.rst:6333 ../../../AMDGPUUsage.rst:6357
#: ../../../AMDGPUUsage.rst:7155 ../../../AMDGPUUsage.rst:7160
#: ../../../AMDGPUUsage.rst:7226 ../../../AMDGPUUsage.rst:7232
#: ../../../AMDGPUUsage.rst:7544 ../../../AMDGPUUsage.rst:7549
#: ../../../AMDGPUUsage.rst:7551 ../../../AMDGPUUsage.rst:7557
#: ../../../AMDGPUUsage.rst:7562 ../../../AMDGPUUsage.rst:7564
#: ../../../AMDGPUUsage.rst:7590 ../../../AMDGPUUsage.rst:7593
#: ../../../AMDGPUUsage.rst:7620 ../../../AMDGPUUsage.rst:7641
#: ../../../AMDGPUUsage.rst:7676 ../../../AMDGPUUsage.rst:7700
#: ../../../AMDGPUUsage.rst:7730 ../../../AMDGPUUsage.rst:7758
#: ../../../AMDGPUUsage.rst:9450 ../../../AMDGPUUsage.rst:9455
#: ../../../AMDGPUUsage.rst:9540 ../../../AMDGPUUsage.rst:9550
#: ../../../AMDGPUUsage.rst:9874 ../../../AMDGPUUsage.rst:9879
#: ../../../AMDGPUUsage.rst:9881 ../../../AMDGPUUsage.rst:9883
#: ../../../AMDGPUUsage.rst:9888 ../../../AMDGPUUsage.rst:9890
#: ../../../AMDGPUUsage.rst:9918 ../../../AMDGPUUsage.rst:9921
#: ../../../AMDGPUUsage.rst:9944 ../../../AMDGPUUsage.rst:9965
#: ../../../AMDGPUUsage.rst:9996 ../../../AMDGPUUsage.rst:10020
#: ../../../AMDGPUUsage.rst:10047 ../../../AMDGPUUsage.rst:10075
#: ../../../AMDGPUUsage.rst:11823 ../../../AMDGPUUsage.rst:11828
#: ../../../AMDGPUUsage.rst:11913 ../../../AMDGPUUsage.rst:11923
#: ../../../AMDGPUUsage.rst:12245 ../../../AMDGPUUsage.rst:12250
#: ../../../AMDGPUUsage.rst:12252 ../../../AMDGPUUsage.rst:12258
#: ../../../AMDGPUUsage.rst:12261 ../../../AMDGPUUsage.rst:12284
#: ../../../AMDGPUUsage.rst:12287 ../../../AMDGPUUsage.rst:12313
#: ../../../AMDGPUUsage.rst:12340 ../../../AMDGPUUsage.rst:12375
#: ../../../AMDGPUUsage.rst:12403 ../../../AMDGPUUsage.rst:13744
#: ../../../AMDGPUUsage.rst:13749 ../../../AMDGPUUsage.rst:13859
#: ../../../AMDGPUUsage.rst:13953
msgid "load atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6284 ../../../AMDGPUUsage.rst:6285
#: ../../../AMDGPUUsage.rst:6286 ../../../AMDGPUUsage.rst:7544
#: ../../../AMDGPUUsage.rst:7545 ../../../AMDGPUUsage.rst:7546
#: ../../../AMDGPUUsage.rst:9874 ../../../AMDGPUUsage.rst:9875
#: ../../../AMDGPUUsage.rst:9876 ../../../AMDGPUUsage.rst:12245
#: ../../../AMDGPUUsage.rst:12246 ../../../AMDGPUUsage.rst:12247
msgid "*any*"
msgstr ""

#: ../../../AMDGPUUsage.rst:6284 ../../../AMDGPUUsage.rst:6285
#: ../../../AMDGPUUsage.rst:7544 ../../../AMDGPUUsage.rst:7545
#: ../../../AMDGPUUsage.rst:9874 ../../../AMDGPUUsage.rst:9875
#: ../../../AMDGPUUsage.rst:12245 ../../../AMDGPUUsage.rst:12246
msgid "*Same as non-atomic*."
msgstr ""

#: ../../../AMDGPUUsage.rst:6285 ../../../AMDGPUUsage.rst:6294
#: ../../../AMDGPUUsage.rst:6299 ../../../AMDGPUUsage.rst:6562
#: ../../../AMDGPUUsage.rst:6565 ../../../AMDGPUUsage.rst:6586
#: ../../../AMDGPUUsage.rst:6587 ../../../AMDGPUUsage.rst:7323
#: ../../../AMDGPUUsage.rst:7545 ../../../AMDGPUUsage.rst:7566
#: ../../../AMDGPUUsage.rst:7570 ../../../AMDGPUUsage.rst:7572
#: ../../../AMDGPUUsage.rst:8219 ../../../AMDGPUUsage.rst:8221
#: ../../../AMDGPUUsage.rst:8226 ../../../AMDGPUUsage.rst:8258
#: ../../../AMDGPUUsage.rst:8263 ../../../AMDGPUUsage.rst:8307
#: ../../../AMDGPUUsage.rst:9643 ../../../AMDGPUUsage.rst:9875
#: ../../../AMDGPUUsage.rst:9892 ../../../AMDGPUUsage.rst:9894
#: ../../../AMDGPUUsage.rst:9896 ../../../AMDGPUUsage.rst:9898
#: ../../../AMDGPUUsage.rst:9900 ../../../AMDGPUUsage.rst:10521
#: ../../../AMDGPUUsage.rst:10527 ../../../AMDGPUUsage.rst:10532
#: ../../../AMDGPUUsage.rst:10569 ../../../AMDGPUUsage.rst:10574
#: ../../../AMDGPUUsage.rst:10633 ../../../AMDGPUUsage.rst:12016
#: ../../../AMDGPUUsage.rst:12246 ../../../AMDGPUUsage.rst:12266
#: ../../../AMDGPUUsage.rst:12271 ../../../AMDGPUUsage.rst:12752
#: ../../../AMDGPUUsage.rst:12755 ../../../AMDGPUUsage.rst:12804
#: ../../../AMDGPUUsage.rst:12841 ../../../AMDGPUUsage.rst:14060
msgid "store atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6286 ../../../AMDGPUUsage.rst:6302
#: ../../../AMDGPUUsage.rst:6307 ../../../AMDGPUUsage.rst:6383
#: ../../../AMDGPUUsage.rst:6386 ../../../AMDGPUUsage.rst:6387
#: ../../../AMDGPUUsage.rst:6404 ../../../AMDGPUUsage.rst:6428
#: ../../../AMDGPUUsage.rst:6629 ../../../AMDGPUUsage.rst:6632
#: ../../../AMDGPUUsage.rst:6653 ../../../AMDGPUUsage.rst:6654
#: ../../../AMDGPUUsage.rst:6785 ../../../AMDGPUUsage.rst:6788
#: ../../../AMDGPUUsage.rst:6810 ../../../AMDGPUUsage.rst:6827
#: ../../../AMDGPUUsage.rst:6864 ../../../AMDGPUUsage.rst:6927
#: ../../../AMDGPUUsage.rst:7328 ../../../AMDGPUUsage.rst:7546
#: ../../../AMDGPUUsage.rst:7577 ../../../AMDGPUUsage.rst:7581
#: ../../../AMDGPUUsage.rst:7583 ../../../AMDGPUUsage.rst:7793
#: ../../../AMDGPUUsage.rst:7795 ../../../AMDGPUUsage.rst:7800
#: ../../../AMDGPUUsage.rst:7826 ../../../AMDGPUUsage.rst:7847
#: ../../../AMDGPUUsage.rst:7879 ../../../AMDGPUUsage.rst:7903
#: ../../../AMDGPUUsage.rst:7933 ../../../AMDGPUUsage.rst:7962
#: ../../../AMDGPUUsage.rst:8362 ../../../AMDGPUUsage.rst:8364
#: ../../../AMDGPUUsage.rst:8369 ../../../AMDGPUUsage.rst:8402
#: ../../../AMDGPUUsage.rst:8407 ../../../AMDGPUUsage.rst:8449
#: ../../../AMDGPUUsage.rst:8682 ../../../AMDGPUUsage.rst:8684
#: ../../../AMDGPUUsage.rst:8689 ../../../AMDGPUUsage.rst:8751
#: ../../../AMDGPUUsage.rst:8772 ../../../AMDGPUUsage.rst:8836
#: ../../../AMDGPUUsage.rst:8901 ../../../AMDGPUUsage.rst:8982
#: ../../../AMDGPUUsage.rst:9052 ../../../AMDGPUUsage.rst:9648
#: ../../../AMDGPUUsage.rst:9876 ../../../AMDGPUUsage.rst:9905
#: ../../../AMDGPUUsage.rst:9909 ../../../AMDGPUUsage.rst:9911
#: ../../../AMDGPUUsage.rst:10106 ../../../AMDGPUUsage.rst:10108
#: ../../../AMDGPUUsage.rst:10113 ../../../AMDGPUUsage.rst:10139
#: ../../../AMDGPUUsage.rst:10160 ../../../AMDGPUUsage.rst:10192
#: ../../../AMDGPUUsage.rst:10216 ../../../AMDGPUUsage.rst:10244
#: ../../../AMDGPUUsage.rst:10273 ../../../AMDGPUUsage.rst:10689
#: ../../../AMDGPUUsage.rst:10691 ../../../AMDGPUUsage.rst:10696
#: ../../../AMDGPUUsage.rst:10729 ../../../AMDGPUUsage.rst:10734
#: ../../../AMDGPUUsage.rst:10786 ../../../AMDGPUUsage.rst:11030
#: ../../../AMDGPUUsage.rst:11032 ../../../AMDGPUUsage.rst:11037
#: ../../../AMDGPUUsage.rst:11099 ../../../AMDGPUUsage.rst:11120
#: ../../../AMDGPUUsage.rst:11184 ../../../AMDGPUUsage.rst:11259
#: ../../../AMDGPUUsage.rst:11338 ../../../AMDGPUUsage.rst:11418
#: ../../../AMDGPUUsage.rst:12021 ../../../AMDGPUUsage.rst:12247
#: ../../../AMDGPUUsage.rst:12274 ../../../AMDGPUUsage.rst:12279
#: ../../../AMDGPUUsage.rst:12433 ../../../AMDGPUUsage.rst:12436
#: ../../../AMDGPUUsage.rst:12461 ../../../AMDGPUUsage.rst:12483
#: ../../../AMDGPUUsage.rst:12512 ../../../AMDGPUUsage.rst:12540
#: ../../../AMDGPUUsage.rst:12889 ../../../AMDGPUUsage.rst:12892
#: ../../../AMDGPUUsage.rst:12940 ../../../AMDGPUUsage.rst:12977
#: ../../../AMDGPUUsage.rst:13150 ../../../AMDGPUUsage.rst:13153
#: ../../../AMDGPUUsage.rst:13234 ../../../AMDGPUUsage.rst:13294
#: ../../../AMDGPUUsage.rst:13368 ../../../AMDGPUUsage.rst:13440
#: ../../../AMDGPUUsage.rst:14065
msgid "atomicrmw"
msgstr ""

#: ../../../AMDGPUUsage.rst:6286 ../../../AMDGPUUsage.rst:7546
#: ../../../AMDGPUUsage.rst:9876 ../../../AMDGPUUsage.rst:12247
msgid "*Same as monotonic atomic*."
msgstr ""

#: ../../../AMDGPUUsage.rst:6287 ../../../AMDGPUUsage.rst:7547
#: ../../../AMDGPUUsage.rst:9877 ../../../AMDGPUUsage.rst:12248
msgid "**Monotonic Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6289 ../../../AMDGPUUsage.rst:6294
#: ../../../AMDGPUUsage.rst:6299 ../../../AMDGPUUsage.rst:6302
#: ../../../AMDGPUUsage.rst:6307 ../../../AMDGPUUsage.rst:6312
#: ../../../AMDGPUUsage.rst:6383 ../../../AMDGPUUsage.rst:6455
#: ../../../AMDGPUUsage.rst:6562 ../../../AMDGPUUsage.rst:6629
#: ../../../AMDGPUUsage.rst:6694 ../../../AMDGPUUsage.rst:6785
#: ../../../AMDGPUUsage.rst:6993 ../../../AMDGPUUsage.rst:7155
#: ../../../AMDGPUUsage.rst:7323 ../../../AMDGPUUsage.rst:7328
#: ../../../AMDGPUUsage.rst:7333 ../../../AMDGPUUsage.rst:7549
#: ../../../AMDGPUUsage.rst:7557 ../../../AMDGPUUsage.rst:7566
#: ../../../AMDGPUUsage.rst:7572 ../../../AMDGPUUsage.rst:7577
#: ../../../AMDGPUUsage.rst:7583 ../../../AMDGPUUsage.rst:7590
#: ../../../AMDGPUUsage.rst:7793 ../../../AMDGPUUsage.rst:7795
#: ../../../AMDGPUUsage.rst:7998 ../../../AMDGPUUsage.rst:8219
#: ../../../AMDGPUUsage.rst:8221 ../../../AMDGPUUsage.rst:8362
#: ../../../AMDGPUUsage.rst:8364 ../../../AMDGPUUsage.rst:8502
#: ../../../AMDGPUUsage.rst:8682 ../../../AMDGPUUsage.rst:8684
#: ../../../AMDGPUUsage.rst:9138 ../../../AMDGPUUsage.rst:9450
#: ../../../AMDGPUUsage.rst:9643 ../../../AMDGPUUsage.rst:9648
#: ../../../AMDGPUUsage.rst:9653 ../../../AMDGPUUsage.rst:9879
#: ../../../AMDGPUUsage.rst:9883 ../../../AMDGPUUsage.rst:9892
#: ../../../AMDGPUUsage.rst:9900 ../../../AMDGPUUsage.rst:9905
#: ../../../AMDGPUUsage.rst:9911 ../../../AMDGPUUsage.rst:9918
#: ../../../AMDGPUUsage.rst:10106 ../../../AMDGPUUsage.rst:10108
#: ../../../AMDGPUUsage.rst:10305 ../../../AMDGPUUsage.rst:10521
#: ../../../AMDGPUUsage.rst:10527 ../../../AMDGPUUsage.rst:10689
#: ../../../AMDGPUUsage.rst:10691 ../../../AMDGPUUsage.rst:10840
#: ../../../AMDGPUUsage.rst:11030 ../../../AMDGPUUsage.rst:11032
#: ../../../AMDGPUUsage.rst:11501 ../../../AMDGPUUsage.rst:11823
#: ../../../AMDGPUUsage.rst:12016 ../../../AMDGPUUsage.rst:12021
#: ../../../AMDGPUUsage.rst:12026 ../../../AMDGPUUsage.rst:12250
#: ../../../AMDGPUUsage.rst:12258 ../../../AMDGPUUsage.rst:12266
#: ../../../AMDGPUUsage.rst:12271 ../../../AMDGPUUsage.rst:12274
#: ../../../AMDGPUUsage.rst:12279 ../../../AMDGPUUsage.rst:12284
#: ../../../AMDGPUUsage.rst:12433 ../../../AMDGPUUsage.rst:12571
#: ../../../AMDGPUUsage.rst:12752 ../../../AMDGPUUsage.rst:12889
#: ../../../AMDGPUUsage.rst:13022 ../../../AMDGPUUsage.rst:13150
#: ../../../AMDGPUUsage.rst:13515 ../../../AMDGPUUsage.rst:13744
#: ../../../AMDGPUUsage.rst:14060 ../../../AMDGPUUsage.rst:14065
#: ../../../AMDGPUUsage.rst:14070
msgid "singlethread"
msgstr ""

#: ../../../AMDGPUUsage.rst:6290 ../../../AMDGPUUsage.rst:6295
#: ../../../AMDGPUUsage.rst:6300 ../../../AMDGPUUsage.rst:6303
#: ../../../AMDGPUUsage.rst:6308 ../../../AMDGPUUsage.rst:6313
#: ../../../AMDGPUUsage.rst:6384 ../../../AMDGPUUsage.rst:6456
#: ../../../AMDGPUUsage.rst:6563 ../../../AMDGPUUsage.rst:6630
#: ../../../AMDGPUUsage.rst:6695 ../../../AMDGPUUsage.rst:6786
#: ../../../AMDGPUUsage.rst:6994 ../../../AMDGPUUsage.rst:7156
#: ../../../AMDGPUUsage.rst:7324 ../../../AMDGPUUsage.rst:7329
#: ../../../AMDGPUUsage.rst:7334 ../../../AMDGPUUsage.rst:7550
#: ../../../AMDGPUUsage.rst:7558 ../../../AMDGPUUsage.rst:7567
#: ../../../AMDGPUUsage.rst:7573 ../../../AMDGPUUsage.rst:7578
#: ../../../AMDGPUUsage.rst:7584 ../../../AMDGPUUsage.rst:7591
#: ../../../AMDGPUUsage.rst:7794 ../../../AMDGPUUsage.rst:7796
#: ../../../AMDGPUUsage.rst:7999 ../../../AMDGPUUsage.rst:8220
#: ../../../AMDGPUUsage.rst:8222 ../../../AMDGPUUsage.rst:8363
#: ../../../AMDGPUUsage.rst:8365 ../../../AMDGPUUsage.rst:8503
#: ../../../AMDGPUUsage.rst:8683 ../../../AMDGPUUsage.rst:8685
#: ../../../AMDGPUUsage.rst:9139 ../../../AMDGPUUsage.rst:9451
#: ../../../AMDGPUUsage.rst:9644 ../../../AMDGPUUsage.rst:9649
#: ../../../AMDGPUUsage.rst:9654 ../../../AMDGPUUsage.rst:9880
#: ../../../AMDGPUUsage.rst:9884 ../../../AMDGPUUsage.rst:9893
#: ../../../AMDGPUUsage.rst:9901 ../../../AMDGPUUsage.rst:9906
#: ../../../AMDGPUUsage.rst:9912 ../../../AMDGPUUsage.rst:9919
#: ../../../AMDGPUUsage.rst:10107 ../../../AMDGPUUsage.rst:10109
#: ../../../AMDGPUUsage.rst:10306 ../../../AMDGPUUsage.rst:10522
#: ../../../AMDGPUUsage.rst:10528 ../../../AMDGPUUsage.rst:10690
#: ../../../AMDGPUUsage.rst:10692 ../../../AMDGPUUsage.rst:10841
#: ../../../AMDGPUUsage.rst:11031 ../../../AMDGPUUsage.rst:11033
#: ../../../AMDGPUUsage.rst:11502 ../../../AMDGPUUsage.rst:11824
#: ../../../AMDGPUUsage.rst:12017 ../../../AMDGPUUsage.rst:12022
#: ../../../AMDGPUUsage.rst:12027 ../../../AMDGPUUsage.rst:12251
#: ../../../AMDGPUUsage.rst:12259 ../../../AMDGPUUsage.rst:12267
#: ../../../AMDGPUUsage.rst:12272 ../../../AMDGPUUsage.rst:12275
#: ../../../AMDGPUUsage.rst:12280 ../../../AMDGPUUsage.rst:12285
#: ../../../AMDGPUUsage.rst:12434 ../../../AMDGPUUsage.rst:12572
#: ../../../AMDGPUUsage.rst:12753 ../../../AMDGPUUsage.rst:12890
#: ../../../AMDGPUUsage.rst:13023 ../../../AMDGPUUsage.rst:13151
#: ../../../AMDGPUUsage.rst:13516 ../../../AMDGPUUsage.rst:13745
#: ../../../AMDGPUUsage.rst:14061 ../../../AMDGPUUsage.rst:14066
#: ../../../AMDGPUUsage.rst:14071
msgid "wavefront"
msgstr ""

#: ../../../AMDGPUUsage.rst:6291 ../../../AMDGPUUsage.rst:6296
#: ../../../AMDGPUUsage.rst:6301 ../../../AMDGPUUsage.rst:6304
#: ../../../AMDGPUUsage.rst:6309 ../../../AMDGPUUsage.rst:6315
#: ../../../AMDGPUUsage.rst:6316 ../../../AMDGPUUsage.rst:6386
#: ../../../AMDGPUUsage.rst:6387 ../../../AMDGPUUsage.rst:6457
#: ../../../AMDGPUUsage.rst:6565 ../../../AMDGPUUsage.rst:6586
#: ../../../AMDGPUUsage.rst:6632 ../../../AMDGPUUsage.rst:6653
#: ../../../AMDGPUUsage.rst:6696 ../../../AMDGPUUsage.rst:6788
#: ../../../AMDGPUUsage.rst:6810 ../../../AMDGPUUsage.rst:6827
#: ../../../AMDGPUUsage.rst:6995 ../../../AMDGPUUsage.rst:7160
#: ../../../AMDGPUUsage.rst:7226 ../../../AMDGPUUsage.rst:7325
#: ../../../AMDGPUUsage.rst:7330 ../../../AMDGPUUsage.rst:7335
#: ../../../AMDGPUUsage.rst:7551 ../../../AMDGPUUsage.rst:7559
#: ../../../AMDGPUUsage.rst:7568 ../../../AMDGPUUsage.rst:7574
#: ../../../AMDGPUUsage.rst:7579 ../../../AMDGPUUsage.rst:7585
#: ../../../AMDGPUUsage.rst:7593 ../../../AMDGPUUsage.rst:7620
#: ../../../AMDGPUUsage.rst:7641 ../../../AMDGPUUsage.rst:7800
#: ../../../AMDGPUUsage.rst:7826 ../../../AMDGPUUsage.rst:7847
#: ../../../AMDGPUUsage.rst:8000 ../../../AMDGPUUsage.rst:8226
#: ../../../AMDGPUUsage.rst:8258 ../../../AMDGPUUsage.rst:8369
#: ../../../AMDGPUUsage.rst:8402 ../../../AMDGPUUsage.rst:8504
#: ../../../AMDGPUUsage.rst:8689 ../../../AMDGPUUsage.rst:8751
#: ../../../AMDGPUUsage.rst:8772 ../../../AMDGPUUsage.rst:9140
#: ../../../AMDGPUUsage.rst:9455 ../../../AMDGPUUsage.rst:9540
#: ../../../AMDGPUUsage.rst:9645 ../../../AMDGPUUsage.rst:9650
#: ../../../AMDGPUUsage.rst:9655 ../../../AMDGPUUsage.rst:9881
#: ../../../AMDGPUUsage.rst:9885 ../../../AMDGPUUsage.rst:9894
#: ../../../AMDGPUUsage.rst:9902 ../../../AMDGPUUsage.rst:9907
#: ../../../AMDGPUUsage.rst:9913 ../../../AMDGPUUsage.rst:9921
#: ../../../AMDGPUUsage.rst:9944 ../../../AMDGPUUsage.rst:9965
#: ../../../AMDGPUUsage.rst:10113 ../../../AMDGPUUsage.rst:10139
#: ../../../AMDGPUUsage.rst:10160 ../../../AMDGPUUsage.rst:10307
#: ../../../AMDGPUUsage.rst:10532 ../../../AMDGPUUsage.rst:10569
#: ../../../AMDGPUUsage.rst:10696 ../../../AMDGPUUsage.rst:10729
#: ../../../AMDGPUUsage.rst:10842 ../../../AMDGPUUsage.rst:11037
#: ../../../AMDGPUUsage.rst:11099 ../../../AMDGPUUsage.rst:11120
#: ../../../AMDGPUUsage.rst:11503 ../../../AMDGPUUsage.rst:11828
#: ../../../AMDGPUUsage.rst:11913 ../../../AMDGPUUsage.rst:12018
#: ../../../AMDGPUUsage.rst:12023 ../../../AMDGPUUsage.rst:12028
#: ../../../AMDGPUUsage.rst:12252 ../../../AMDGPUUsage.rst:12260
#: ../../../AMDGPUUsage.rst:12268 ../../../AMDGPUUsage.rst:12273
#: ../../../AMDGPUUsage.rst:12276 ../../../AMDGPUUsage.rst:12281
#: ../../../AMDGPUUsage.rst:12287 ../../../AMDGPUUsage.rst:12313
#: ../../../AMDGPUUsage.rst:12340 ../../../AMDGPUUsage.rst:12436
#: ../../../AMDGPUUsage.rst:12461 ../../../AMDGPUUsage.rst:12483
#: ../../../AMDGPUUsage.rst:12573 ../../../AMDGPUUsage.rst:12755
#: ../../../AMDGPUUsage.rst:12804 ../../../AMDGPUUsage.rst:12892
#: ../../../AMDGPUUsage.rst:12940 ../../../AMDGPUUsage.rst:13024
#: ../../../AMDGPUUsage.rst:13153 ../../../AMDGPUUsage.rst:13234
#: ../../../AMDGPUUsage.rst:13294 ../../../AMDGPUUsage.rst:13517
#: ../../../AMDGPUUsage.rst:13749 ../../../AMDGPUUsage.rst:13859
#: ../../../AMDGPUUsage.rst:14062 ../../../AMDGPUUsage.rst:14067
#: ../../../AMDGPUUsage.rst:14072
msgid "workgroup"
msgstr ""

#: ../../../AMDGPUUsage.rst:6289 ../../../AMDGPUUsage.rst:6312
#: ../../../AMDGPUUsage.rst:7590 ../../../AMDGPUUsage.rst:9918
#: ../../../AMDGPUUsage.rst:12284
msgid "buffer/global/ds/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6292 ../../../AMDGPUUsage.rst:6297
#: ../../../AMDGPUUsage.rst:6305 ../../../AMDGPUUsage.rst:6333
#: ../../../AMDGPUUsage.rst:6357 ../../../AMDGPUUsage.rst:6404
#: ../../../AMDGPUUsage.rst:6428 ../../../AMDGPUUsage.rst:6489
#: ../../../AMDGPUUsage.rst:6587 ../../../AMDGPUUsage.rst:6654
#: ../../../AMDGPUUsage.rst:6728 ../../../AMDGPUUsage.rst:6864
#: ../../../AMDGPUUsage.rst:6927 ../../../AMDGPUUsage.rst:7064
#: ../../../AMDGPUUsage.rst:7232 ../../../AMDGPUUsage.rst:7326
#: ../../../AMDGPUUsage.rst:7331 ../../../AMDGPUUsage.rst:7336
#: ../../../AMDGPUUsage.rst:7562 ../../../AMDGPUUsage.rst:7569
#: ../../../AMDGPUUsage.rst:7580 ../../../AMDGPUUsage.rst:7676
#: ../../../AMDGPUUsage.rst:7730 ../../../AMDGPUUsage.rst:7879
#: ../../../AMDGPUUsage.rst:7933 ../../../AMDGPUUsage.rst:8066
#: ../../../AMDGPUUsage.rst:8263 ../../../AMDGPUUsage.rst:8407
#: ../../../AMDGPUUsage.rst:8553 ../../../AMDGPUUsage.rst:8836
#: ../../../AMDGPUUsage.rst:8982 ../../../AMDGPUUsage.rst:9250
#: ../../../AMDGPUUsage.rst:9550 ../../../AMDGPUUsage.rst:9646
#: ../../../AMDGPUUsage.rst:9651 ../../../AMDGPUUsage.rst:9656
#: ../../../AMDGPUUsage.rst:9888 ../../../AMDGPUUsage.rst:9896
#: ../../../AMDGPUUsage.rst:9908 ../../../AMDGPUUsage.rst:9996
#: ../../../AMDGPUUsage.rst:10047 ../../../AMDGPUUsage.rst:10192
#: ../../../AMDGPUUsage.rst:10244 ../../../AMDGPUUsage.rst:10373
#: ../../../AMDGPUUsage.rst:10574 ../../../AMDGPUUsage.rst:10734
#: ../../../AMDGPUUsage.rst:10891 ../../../AMDGPUUsage.rst:11184
#: ../../../AMDGPUUsage.rst:11338 ../../../AMDGPUUsage.rst:11613
#: ../../../AMDGPUUsage.rst:11923 ../../../AMDGPUUsage.rst:12019
#: ../../../AMDGPUUsage.rst:12024 ../../../AMDGPUUsage.rst:12029
#: ../../../AMDGPUUsage.rst:12261 ../../../AMDGPUUsage.rst:12269
#: ../../../AMDGPUUsage.rst:12277 ../../../AMDGPUUsage.rst:12375
#: ../../../AMDGPUUsage.rst:12403 ../../../AMDGPUUsage.rst:12512
#: ../../../AMDGPUUsage.rst:12540 ../../../AMDGPUUsage.rst:12661
#: ../../../AMDGPUUsage.rst:12841 ../../../AMDGPUUsage.rst:12977
#: ../../../AMDGPUUsage.rst:13088 ../../../AMDGPUUsage.rst:13368
#: ../../../AMDGPUUsage.rst:13440 ../../../AMDGPUUsage.rst:13642
#: ../../../AMDGPUUsage.rst:13953 ../../../AMDGPUUsage.rst:14063
#: ../../../AMDGPUUsage.rst:14068 ../../../AMDGPUUsage.rst:14073
msgid "agent"
msgstr ""

#: ../../../AMDGPUUsage.rst:6293 ../../../AMDGPUUsage.rst:6298
#: ../../../AMDGPUUsage.rst:6306 ../../../AMDGPUUsage.rst:6334
#: ../../../AMDGPUUsage.rst:6358 ../../../AMDGPUUsage.rst:6405
#: ../../../AMDGPUUsage.rst:6429 ../../../AMDGPUUsage.rst:6490
#: ../../../AMDGPUUsage.rst:6588 ../../../AMDGPUUsage.rst:6655
#: ../../../AMDGPUUsage.rst:6729 ../../../AMDGPUUsage.rst:6865
#: ../../../AMDGPUUsage.rst:6928 ../../../AMDGPUUsage.rst:7065
#: ../../../AMDGPUUsage.rst:7233 ../../../AMDGPUUsage.rst:7327
#: ../../../AMDGPUUsage.rst:7332 ../../../AMDGPUUsage.rst:7337
#: ../../../AMDGPUUsage.rst:7564 ../../../AMDGPUUsage.rst:7570
#: ../../../AMDGPUUsage.rst:7581 ../../../AMDGPUUsage.rst:7700
#: ../../../AMDGPUUsage.rst:7758 ../../../AMDGPUUsage.rst:7903
#: ../../../AMDGPUUsage.rst:7962 ../../../AMDGPUUsage.rst:8139
#: ../../../AMDGPUUsage.rst:8307 ../../../AMDGPUUsage.rst:8449
#: ../../../AMDGPUUsage.rst:8610 ../../../AMDGPUUsage.rst:8901
#: ../../../AMDGPUUsage.rst:9052 ../../../AMDGPUUsage.rst:9341
#: ../../../AMDGPUUsage.rst:9551 ../../../AMDGPUUsage.rst:9647
#: ../../../AMDGPUUsage.rst:9652 ../../../AMDGPUUsage.rst:9657
#: ../../../AMDGPUUsage.rst:9890 ../../../AMDGPUUsage.rst:9898
#: ../../../AMDGPUUsage.rst:9909 ../../../AMDGPUUsage.rst:10020
#: ../../../AMDGPUUsage.rst:10075 ../../../AMDGPUUsage.rst:10216
#: ../../../AMDGPUUsage.rst:10273 ../../../AMDGPUUsage.rst:10446
#: ../../../AMDGPUUsage.rst:10633 ../../../AMDGPUUsage.rst:10786
#: ../../../AMDGPUUsage.rst:10961 ../../../AMDGPUUsage.rst:11259
#: ../../../AMDGPUUsage.rst:11418 ../../../AMDGPUUsage.rst:11717
#: ../../../AMDGPUUsage.rst:11924 ../../../AMDGPUUsage.rst:12020
#: ../../../AMDGPUUsage.rst:12025 ../../../AMDGPUUsage.rst:12030
#: ../../../AMDGPUUsage.rst:12262 ../../../AMDGPUUsage.rst:12270
#: ../../../AMDGPUUsage.rst:12278 ../../../AMDGPUUsage.rst:12376
#: ../../../AMDGPUUsage.rst:12404 ../../../AMDGPUUsage.rst:12513
#: ../../../AMDGPUUsage.rst:12541 ../../../AMDGPUUsage.rst:12662
#: ../../../AMDGPUUsage.rst:12842 ../../../AMDGPUUsage.rst:12978
#: ../../../AMDGPUUsage.rst:13089 ../../../AMDGPUUsage.rst:13369
#: ../../../AMDGPUUsage.rst:13441 ../../../AMDGPUUsage.rst:13643
#: ../../../AMDGPUUsage.rst:13954 ../../../AMDGPUUsage.rst:14064
#: ../../../AMDGPUUsage.rst:14069 ../../../AMDGPUUsage.rst:14074
msgid "system"
msgstr ""

#: ../../../AMDGPUUsage.rst:6302 ../../../AMDGPUUsage.rst:6652
#: ../../../AMDGPUUsage.rst:6693 ../../../AMDGPUUsage.rst:7577
#: ../../../AMDGPUUsage.rst:7581 ../../../AMDGPUUsage.rst:7793
#: ../../../AMDGPUUsage.rst:8362 ../../../AMDGPUUsage.rst:8401
#: ../../../AMDGPUUsage.rst:8448 ../../../AMDGPUUsage.rst:8501
#: ../../../AMDGPUUsage.rst:8682 ../../../AMDGPUUsage.rst:9905
#: ../../../AMDGPUUsage.rst:10106 ../../../AMDGPUUsage.rst:10689
#: ../../../AMDGPUUsage.rst:11030 ../../../AMDGPUUsage.rst:12274
#: ../../../AMDGPUUsage.rst:12939 ../../../AMDGPUUsage.rst:13021
msgid "buffer/global/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6307 ../../../AMDGPUUsage.rst:6653
#: ../../../AMDGPUUsage.rst:6810 ../../../AMDGPUUsage.rst:7587
#: ../../../AMDGPUUsage.rst:7799 ../../../AMDGPUUsage.rst:7830
#: ../../../AMDGPUUsage.rst:8368 ../../../AMDGPUUsage.rst:8406
#: ../../../AMDGPUUsage.rst:8688 ../../../AMDGPUUsage.rst:8755
#: ../../../AMDGPUUsage.rst:9915 ../../../AMDGPUUsage.rst:10112
#: ../../../AMDGPUUsage.rst:10143 ../../../AMDGPUUsage.rst:10695
#: ../../../AMDGPUUsage.rst:10733 ../../../AMDGPUUsage.rst:11036
#: ../../../AMDGPUUsage.rst:11103 ../../../AMDGPUUsage.rst:12279
#: ../../../AMDGPUUsage.rst:12461 ../../../AMDGPUUsage.rst:12976
#: ../../../AMDGPUUsage.rst:13270
msgid "ds_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6310 ../../../AMDGPUUsage.rst:7588
#: ../../../AMDGPUUsage.rst:9916 ../../../AMDGPUUsage.rst:12282
msgid "**Acquire Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6315
msgid "buffer/global_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6316
msgid "ds/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6317 ../../../AMDGPUUsage.rst:6388
#: ../../../AMDGPUUsage.rst:6457 ../../../AMDGPUUsage.rst:6565
#: ../../../AMDGPUUsage.rst:6632 ../../../AMDGPUUsage.rst:6696
#: ../../../AMDGPUUsage.rst:6788 ../../../AMDGPUUsage.rst:6811
#: ../../../AMDGPUUsage.rst:6827 ../../../AMDGPUUsage.rst:6848
#: ../../../AMDGPUUsage.rst:6995 ../../../AMDGPUUsage.rst:7160
#: ../../../AMDGPUUsage.rst:7625 ../../../AMDGPUUsage.rst:7831
#: ../../../AMDGPUUsage.rst:8756 ../../../AMDGPUUsage.rst:9949
#: ../../../AMDGPUUsage.rst:10144 ../../../AMDGPUUsage.rst:11104
#: ../../../AMDGPUUsage.rst:12314 ../../../AMDGPUUsage.rst:12462
#: ../../../AMDGPUUsage.rst:13271
msgid "s_waitcnt lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6319 ../../../AMDGPUUsage.rst:6390
#: ../../../AMDGPUUsage.rst:6567 ../../../AMDGPUUsage.rst:6634
#: ../../../AMDGPUUsage.rst:6790 ../../../AMDGPUUsage.rst:6813
#: ../../../AMDGPUUsage.rst:6829 ../../../AMDGPUUsage.rst:6850
#: ../../../AMDGPUUsage.rst:7627 ../../../AMDGPUUsage.rst:7833
#: ../../../AMDGPUUsage.rst:8758 ../../../AMDGPUUsage.rst:9951
#: ../../../AMDGPUUsage.rst:10146 ../../../AMDGPUUsage.rst:11106
#: ../../../AMDGPUUsage.rst:12316 ../../../AMDGPUUsage.rst:12334
#: ../../../AMDGPUUsage.rst:12464 ../../../AMDGPUUsage.rst:12808
#: ../../../AMDGPUUsage.rst:12944 ../../../AMDGPUUsage.rst:13238
#: ../../../AMDGPUUsage.rst:13273
msgid "If OpenCL, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:6320 ../../../AMDGPUUsage.rst:6391
#: ../../../AMDGPUUsage.rst:6476 ../../../AMDGPUUsage.rst:6550
#: ../../../AMDGPUUsage.rst:6814 ../../../AMDGPUUsage.rst:6851
#: ../../../AMDGPUUsage.rst:7015 ../../../AMDGPUUsage.rst:7139
#: ../../../AMDGPUUsage.rst:7609 ../../../AMDGPUUsage.rst:7628
#: ../../../AMDGPUUsage.rst:7834 ../../../AMDGPUUsage.rst:8129
#: ../../../AMDGPUUsage.rst:8203 ../../../AMDGPUUsage.rst:8759
#: ../../../AMDGPUUsage.rst:9177 ../../../AMDGPUUsage.rst:9327
#: ../../../AMDGPUUsage.rst:9432 ../../../AMDGPUUsage.rst:9933
#: ../../../AMDGPUUsage.rst:9952 ../../../AMDGPUUsage.rst:10147
#: ../../../AMDGPUUsage.rst:10436 ../../../AMDGPUUsage.rst:10509
#: ../../../AMDGPUUsage.rst:11107 ../../../AMDGPUUsage.rst:11540
#: ../../../AMDGPUUsage.rst:11703 ../../../AMDGPUUsage.rst:11807
#: ../../../AMDGPUUsage.rst:12740 ../../../AMDGPUUsage.rst:13569
#: ../../../AMDGPUUsage.rst:13728
msgid ""
"Must happen before any following global/generic load/load atomic/store/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6326 ../../../AMDGPUUsage.rst:6857
#: ../../../AMDGPUUsage.rst:7660 ../../../AMDGPUUsage.rst:8820
#: ../../../AMDGPUUsage.rst:9980 ../../../AMDGPUUsage.rst:11168
#: ../../../AMDGPUUsage.rst:12359
msgid ""
"Ensures any following global data read is no older than a local load atomic "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:6333 ../../../AMDGPUUsage.rst:7593
#: ../../../AMDGPUUsage.rst:7676 ../../../AMDGPUUsage.rst:12287
msgid "buffer/global_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6337 ../../../AMDGPUUsage.rst:6363
#: ../../../AMDGPUUsage.rst:6407 ../../../AMDGPUUsage.rst:6434
#: ../../../AMDGPUUsage.rst:6906 ../../../AMDGPUUsage.rst:6972
#: ../../../AMDGPUUsage.rst:7680 ../../../AMDGPUUsage.rst:7738
#: ../../../AMDGPUUsage.rst:7882 ../../../AMDGPUUsage.rst:7941
#: ../../../AMDGPUUsage.rst:8880 ../../../AMDGPUUsage.rst:9031
msgid "Must happen before following buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:6340 ../../../AMDGPUUsage.rst:7683
#: ../../../AMDGPUUsage.rst:7707 ../../../AMDGPUUsage.rst:10003
#: ../../../AMDGPUUsage.rst:10027
msgid "Ensures the load has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:6345 ../../../AMDGPUUsage.rst:6371
#: ../../../AMDGPUUsage.rst:6416 ../../../AMDGPUUsage.rst:6443
#: ../../../AMDGPUUsage.rst:6548 ../../../AMDGPUUsage.rst:6915
#: ../../../AMDGPUUsage.rst:6981 ../../../AMDGPUUsage.rst:7137
#: ../../../AMDGPUUsage.rst:7605 ../../../AMDGPUUsage.rst:7667
#: ../../../AMDGPUUsage.rst:7688 ../../../AMDGPUUsage.rst:7746
#: ../../../AMDGPUUsage.rst:7812 ../../../AMDGPUUsage.rst:7870
#: ../../../AMDGPUUsage.rst:7891 ../../../AMDGPUUsage.rst:7950
#: ../../../AMDGPUUsage.rst:8057 ../../../AMDGPUUsage.rst:8127
#: ../../../AMDGPUUsage.rst:8742 ../../../AMDGPUUsage.rst:8827
#: ../../../AMDGPUUsage.rst:8889 ../../../AMDGPUUsage.rst:9040
#: ../../../AMDGPUUsage.rst:9241 ../../../AMDGPUUsage.rst:9325
msgid "buffer_wbinvl1_vol"
msgstr ""

#: ../../../AMDGPUUsage.rst:6347 ../../../AMDGPUUsage.rst:6373
#: ../../../AMDGPUUsage.rst:6418 ../../../AMDGPUUsage.rst:6445
#: ../../../AMDGPUUsage.rst:6917 ../../../AMDGPUUsage.rst:6983
#: ../../../AMDGPUUsage.rst:7690 ../../../AMDGPUUsage.rst:7715
#: ../../../AMDGPUUsage.rst:7748 ../../../AMDGPUUsage.rst:7778
#: ../../../AMDGPUUsage.rst:7816 ../../../AMDGPUUsage.rst:7893
#: ../../../AMDGPUUsage.rst:7918 ../../../AMDGPUUsage.rst:7952
#: ../../../AMDGPUUsage.rst:7983 ../../../AMDGPUUsage.rst:8891
#: ../../../AMDGPUUsage.rst:8967 ../../../AMDGPUUsage.rst:9042
#: ../../../AMDGPUUsage.rst:9123 ../../../AMDGPUUsage.rst:10010
#: ../../../AMDGPUUsage.rst:10034 ../../../AMDGPUUsage.rst:10065
#: ../../../AMDGPUUsage.rst:10093 ../../../AMDGPUUsage.rst:10129
#: ../../../AMDGPUUsage.rst:10206 ../../../AMDGPUUsage.rst:10231
#: ../../../AMDGPUUsage.rst:10263 ../../../AMDGPUUsage.rst:10292
#: ../../../AMDGPUUsage.rst:11249 ../../../AMDGPUUsage.rst:11325
#: ../../../AMDGPUUsage.rst:11408 ../../../AMDGPUUsage.rst:11488
#: ../../../AMDGPUUsage.rst:12393 ../../../AMDGPUUsage.rst:12423
#: ../../../AMDGPUUsage.rst:12530 ../../../AMDGPUUsage.rst:12561
#: ../../../AMDGPUUsage.rst:13430 ../../../AMDGPUUsage.rst:13505
msgid ""
"Must happen before any following global/generic load/load atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6352 ../../../AMDGPUUsage.rst:6378
#: ../../../AMDGPUUsage.rst:6423 ../../../AMDGPUUsage.rst:6450
#: ../../../AMDGPUUsage.rst:6555 ../../../AMDGPUUsage.rst:6922
#: ../../../AMDGPUUsage.rst:6988 ../../../AMDGPUUsage.rst:7695
#: ../../../AMDGPUUsage.rst:7753 ../../../AMDGPUUsage.rst:7821
#: ../../../AMDGPUUsage.rst:7898 ../../../AMDGPUUsage.rst:7957
#: ../../../AMDGPUUsage.rst:8134 ../../../AMDGPUUsage.rst:8896
#: ../../../AMDGPUUsage.rst:9047 ../../../AMDGPUUsage.rst:10015
#: ../../../AMDGPUUsage.rst:10070 ../../../AMDGPUUsage.rst:10134
#: ../../../AMDGPUUsage.rst:10211 ../../../AMDGPUUsage.rst:10268
#: ../../../AMDGPUUsage.rst:10441 ../../../AMDGPUUsage.rst:10514
#: ../../../AMDGPUUsage.rst:11254 ../../../AMDGPUUsage.rst:11413
#: ../../../AMDGPUUsage.rst:12398 ../../../AMDGPUUsage.rst:12428
#: ../../../AMDGPUUsage.rst:12535 ../../../AMDGPUUsage.rst:12566
#: ../../../AMDGPUUsage.rst:12745 ../../../AMDGPUUsage.rst:13435
#: ../../../AMDGPUUsage.rst:13510
msgid "Ensures that following loads will not see stale global data."
msgstr ""

#: ../../../AMDGPUUsage.rst:6357 ../../../AMDGPUUsage.rst:7641
#: ../../../AMDGPUUsage.rst:7730 ../../../AMDGPUUsage.rst:7758
#: ../../../AMDGPUUsage.rst:12340
msgid "flat_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6358 ../../../AMDGPUUsage.rst:6429
#: ../../../AMDGPUUsage.rst:6967 ../../../AMDGPUUsage.rst:7731
#: ../../../AMDGPUUsage.rst:7759 ../../../AMDGPUUsage.rst:7934
#: ../../../AMDGPUUsage.rst:7963 ../../../AMDGPUUsage.rst:9024
#: ../../../AMDGPUUsage.rst:9104 ../../../AMDGPUUsage.rst:10048
#: ../../../AMDGPUUsage.rst:10076 ../../../AMDGPUUsage.rst:10245
#: ../../../AMDGPUUsage.rst:10274 ../../../AMDGPUUsage.rst:11390
#: ../../../AMDGPUUsage.rst:11470 ../../../AMDGPUUsage.rst:12407
msgid "s_waitcnt vmcnt(0) & lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6361 ../../../AMDGPUUsage.rst:7736
#: ../../../AMDGPUUsage.rst:7764 ../../../AMDGPUUsage.rst:10053
#: ../../../AMDGPUUsage.rst:10081 ../../../AMDGPUUsage.rst:12410
msgid "If OpenCL omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6366 ../../../AMDGPUUsage.rst:7741
#: ../../../AMDGPUUsage.rst:10058
msgid "Ensures the flat_load has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:6383 ../../../AMDGPUUsage.rst:6629
#: ../../../AMDGPUUsage.rst:6785 ../../../AMDGPUUsage.rst:12433
#: ../../../AMDGPUUsage.rst:12889 ../../../AMDGPUUsage.rst:13150
msgid "buffer/global/ds/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6386 ../../../AMDGPUUsage.rst:6404
#: ../../../AMDGPUUsage.rst:6808 ../../../AMDGPUUsage.rst:6903
#: ../../../AMDGPUUsage.rst:7800 ../../../AMDGPUUsage.rst:7879
#: ../../../AMDGPUUsage.rst:7903 ../../../AMDGPUUsage.rst:8727
#: ../../../AMDGPUUsage.rst:8877 ../../../AMDGPUUsage.rst:8952
#: ../../../AMDGPUUsage.rst:10113 ../../../AMDGPUUsage.rst:10192
#: ../../../AMDGPUUsage.rst:11075 ../../../AMDGPUUsage.rst:11235
#: ../../../AMDGPUUsage.rst:12436 ../../../AMDGPUUsage.rst:12512
#: ../../../AMDGPUUsage.rst:13207 ../../../AMDGPUUsage.rst:13412
msgid "buffer/global_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6387
msgid "ds/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6397 ../../../AMDGPUUsage.rst:7863
#: ../../../AMDGPUUsage.rst:10176 ../../../AMDGPUUsage.rst:12496
msgid ""
"Ensures any following global data read is no older than a local atomicrmw "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:6410 ../../../AMDGPUUsage.rst:6437
#: ../../../AMDGPUUsage.rst:6909 ../../../AMDGPUUsage.rst:6975
#: ../../../AMDGPUUsage.rst:7807 ../../../AMDGPUUsage.rst:7885
#: ../../../AMDGPUUsage.rst:7944 ../../../AMDGPUUsage.rst:8883
#: ../../../AMDGPUUsage.rst:9034 ../../../AMDGPUUsage.rst:10120
#: ../../../AMDGPUUsage.rst:10198 ../../../AMDGPUUsage.rst:10255
#: ../../../AMDGPUUsage.rst:11241 ../../../AMDGPUUsage.rst:11400
msgid "Ensures the atomicrmw has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:6428 ../../../AMDGPUUsage.rst:6847
#: ../../../AMDGPUUsage.rst:6966 ../../../AMDGPUUsage.rst:7847
#: ../../../AMDGPUUsage.rst:7933 ../../../AMDGPUUsage.rst:7962
#: ../../../AMDGPUUsage.rst:8804 ../../../AMDGPUUsage.rst:9023
#: ../../../AMDGPUUsage.rst:9103 ../../../AMDGPUUsage.rst:10160
#: ../../../AMDGPUUsage.rst:10244 ../../../AMDGPUUsage.rst:11152
#: ../../../AMDGPUUsage.rst:11389 ../../../AMDGPUUsage.rst:12483
#: ../../../AMDGPUUsage.rst:12540 ../../../AMDGPUUsage.rst:13341
#: ../../../AMDGPUUsage.rst:13484
msgid "flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6432 ../../../AMDGPUUsage.rst:6657
#: ../../../AMDGPUUsage.rst:6867 ../../../AMDGPUUsage.rst:6930
#: ../../../AMDGPUUsage.rst:6970 ../../../AMDGPUUsage.rst:7652
#: ../../../AMDGPUUsage.rst:7854 ../../../AMDGPUUsage.rst:7939
#: ../../../AMDGPUUsage.rst:7968 ../../../AMDGPUUsage.rst:8232
#: ../../../AMDGPUUsage.rst:8375 ../../../AMDGPUUsage.rst:8412
#: ../../../AMDGPUUsage.rst:8464 ../../../AMDGPUUsage.rst:8695
#: ../../../AMDGPUUsage.rst:8778 ../../../AMDGPUUsage.rst:8810
#: ../../../AMDGPUUsage.rst:8841 ../../../AMDGPUUsage.rst:8916
#: ../../../AMDGPUUsage.rst:8987 ../../../AMDGPUUsage.rst:9029
#: ../../../AMDGPUUsage.rst:9067 ../../../AMDGPUUsage.rst:9109
#: ../../../AMDGPUUsage.rst:9972 ../../../AMDGPUUsage.rst:10167
#: ../../../AMDGPUUsage.rst:10250 ../../../AMDGPUUsage.rst:10279
#: ../../../AMDGPUUsage.rst:10538 ../../../AMDGPUUsage.rst:10702
#: ../../../AMDGPUUsage.rst:10749 ../../../AMDGPUUsage.rst:10801
#: ../../../AMDGPUUsage.rst:11043 ../../../AMDGPUUsage.rst:11126
#: ../../../AMDGPUUsage.rst:11158 ../../../AMDGPUUsage.rst:11199
#: ../../../AMDGPUUsage.rst:11274 ../../../AMDGPUUsage.rst:11353
#: ../../../AMDGPUUsage.rst:11395 ../../../AMDGPUUsage.rst:11433
#: ../../../AMDGPUUsage.rst:11475 ../../../AMDGPUUsage.rst:12350
#: ../../../AMDGPUUsage.rst:12489 ../../../AMDGPUUsage.rst:12544
#: ../../../AMDGPUUsage.rst:12761 ../../../AMDGPUUsage.rst:12898
#: ../../../AMDGPUUsage.rst:12980 ../../../AMDGPUUsage.rst:13159
#: ../../../AMDGPUUsage.rst:13300 ../../../AMDGPUUsage.rst:13348
#: ../../../AMDGPUUsage.rst:13371 ../../../AMDGPUUsage.rst:13443
#: ../../../AMDGPUUsage.rst:13488
msgid "If OpenCL, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6455 ../../../AMDGPUUsage.rst:6457
#: ../../../AMDGPUUsage.rst:6489 ../../../AMDGPUUsage.rst:6694
#: ../../../AMDGPUUsage.rst:6696 ../../../AMDGPUUsage.rst:6728
#: ../../../AMDGPUUsage.rst:6993 ../../../AMDGPUUsage.rst:6995
#: ../../../AMDGPUUsage.rst:7064 ../../../AMDGPUUsage.rst:7333
#: ../../../AMDGPUUsage.rst:7998 ../../../AMDGPUUsage.rst:8000
#: ../../../AMDGPUUsage.rst:8066 ../../../AMDGPUUsage.rst:8139
#: ../../../AMDGPUUsage.rst:8502 ../../../AMDGPUUsage.rst:8504
#: ../../../AMDGPUUsage.rst:8553 ../../../AMDGPUUsage.rst:8610
#: ../../../AMDGPUUsage.rst:9138 ../../../AMDGPUUsage.rst:9140
#: ../../../AMDGPUUsage.rst:9250 ../../../AMDGPUUsage.rst:9341
#: ../../../AMDGPUUsage.rst:9653 ../../../AMDGPUUsage.rst:10305
#: ../../../AMDGPUUsage.rst:10307 ../../../AMDGPUUsage.rst:10373
#: ../../../AMDGPUUsage.rst:10446 ../../../AMDGPUUsage.rst:10840
#: ../../../AMDGPUUsage.rst:10842 ../../../AMDGPUUsage.rst:10891
#: ../../../AMDGPUUsage.rst:10961 ../../../AMDGPUUsage.rst:11501
#: ../../../AMDGPUUsage.rst:11503 ../../../AMDGPUUsage.rst:11613
#: ../../../AMDGPUUsage.rst:11717 ../../../AMDGPUUsage.rst:12026
#: ../../../AMDGPUUsage.rst:12571 ../../../AMDGPUUsage.rst:12573
#: ../../../AMDGPUUsage.rst:12661 ../../../AMDGPUUsage.rst:13022
#: ../../../AMDGPUUsage.rst:13024 ../../../AMDGPUUsage.rst:13088
#: ../../../AMDGPUUsage.rst:13515 ../../../AMDGPUUsage.rst:13517
#: ../../../AMDGPUUsage.rst:13642 ../../../AMDGPUUsage.rst:14070
msgid "fence"
msgstr ""

#: ../../../AMDGPUUsage.rst:6459 ../../../AMDGPUUsage.rst:6698
#: ../../../AMDGPUUsage.rst:6997
msgid "If OpenCL and address space is not generic, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:6462 ../../../AMDGPUUsage.rst:6496
#: ../../../AMDGPUUsage.rst:6701 ../../../AMDGPUUsage.rst:6739
#: ../../../AMDGPUUsage.rst:7071 ../../../AMDGPUUsage.rst:8014
#: ../../../AMDGPUUsage.rst:8075 ../../../AMDGPUUsage.rst:8148
#: ../../../AMDGPUUsage.rst:8518 ../../../AMDGPUUsage.rst:8566
#: ../../../AMDGPUUsage.rst:8636 ../../../AMDGPUUsage.rst:9259
#: ../../../AMDGPUUsage.rst:9363 ../../../AMDGPUUsage.rst:10321
#: ../../../AMDGPUUsage.rst:10382 ../../../AMDGPUUsage.rst:10455
#: ../../../AMDGPUUsage.rst:10856 ../../../AMDGPUUsage.rst:10917
#: ../../../AMDGPUUsage.rst:10984 ../../../AMDGPUUsage.rst:11635
#: ../../../AMDGPUUsage.rst:11739 ../../../AMDGPUUsage.rst:12587
#: ../../../AMDGPUUsage.rst:12672 ../../../AMDGPUUsage.rst:13038
#: ../../../AMDGPUUsage.rst:13099 ../../../AMDGPUUsage.rst:13653
msgid ""
"See :ref:`amdgpu-fence-as` for more details on fencing specific address "
"spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:6465
msgid ""
"Must happen after any preceding local/generic load atomic/atomicrmw with an "
"equal or wider sync scope and memory ordering stronger than unordered (this "
"is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6482 ../../../AMDGPUUsage.rst:8050
#: ../../../AMDGPUUsage.rst:10357
msgid ""
"Ensures any following global data read is no older than the value read by "
"the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6489 ../../../AMDGPUUsage.rst:6587
#: ../../../AMDGPUUsage.rst:6654 ../../../AMDGPUUsage.rst:6728
#: ../../../AMDGPUUsage.rst:6864 ../../../AMDGPUUsage.rst:6927
#: ../../../AMDGPUUsage.rst:7064 ../../../AMDGPUUsage.rst:7232
#: ../../../AMDGPUUsage.rst:8066 ../../../AMDGPUUsage.rst:8139
#: ../../../AMDGPUUsage.rst:8263 ../../../AMDGPUUsage.rst:8317
#: ../../../AMDGPUUsage.rst:8407 ../../../AMDGPUUsage.rst:8459
#: ../../../AMDGPUUsage.rst:8553 ../../../AMDGPUUsage.rst:8623
#: ../../../AMDGPUUsage.rst:8805 ../../../AMDGPUUsage.rst:8836
#: ../../../AMDGPUUsage.rst:8911 ../../../AMDGPUUsage.rst:8982
#: ../../../AMDGPUUsage.rst:9062 ../../../AMDGPUUsage.rst:9250
#: ../../../AMDGPUUsage.rst:9354 ../../../AMDGPUUsage.rst:9550
#: ../../../AMDGPUUsage.rst:10373 ../../../AMDGPUUsage.rst:10446
#: ../../../AMDGPUUsage.rst:10584 ../../../AMDGPUUsage.rst:10643
#: ../../../AMDGPUUsage.rst:10744 ../../../AMDGPUUsage.rst:10796
#: ../../../AMDGPUUsage.rst:10904 ../../../AMDGPUUsage.rst:10971
#: ../../../AMDGPUUsage.rst:11153 ../../../AMDGPUUsage.rst:11194
#: ../../../AMDGPUUsage.rst:11269 ../../../AMDGPUUsage.rst:11348
#: ../../../AMDGPUUsage.rst:11428 ../../../AMDGPUUsage.rst:11626
#: ../../../AMDGPUUsage.rst:11730 ../../../AMDGPUUsage.rst:11923
#: ../../../AMDGPUUsage.rst:12345
msgid "s_waitcnt lgkmcnt(0) & vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6492 ../../../AMDGPUUsage.rst:6590
#: ../../../AMDGPUUsage.rst:6731 ../../../AMDGPUUsage.rst:7067
#: ../../../AMDGPUUsage.rst:8006 ../../../AMDGPUUsage.rst:8071
#: ../../../AMDGPUUsage.rst:8144 ../../../AMDGPUUsage.rst:8268
#: ../../../AMDGPUUsage.rst:8322 ../../../AMDGPUUsage.rst:8510
#: ../../../AMDGPUUsage.rst:8558 ../../../AMDGPUUsage.rst:8628
#: ../../../AMDGPUUsage.rst:9146 ../../../AMDGPUUsage.rst:9255
#: ../../../AMDGPUUsage.rst:9359 ../../../AMDGPUUsage.rst:10313
#: ../../../AMDGPUUsage.rst:10378 ../../../AMDGPUUsage.rst:10451
#: ../../../AMDGPUUsage.rst:10589 ../../../AMDGPUUsage.rst:10648
#: ../../../AMDGPUUsage.rst:10848 ../../../AMDGPUUsage.rst:10909
#: ../../../AMDGPUUsage.rst:10976 ../../../AMDGPUUsage.rst:11509
#: ../../../AMDGPUUsage.rst:11631 ../../../AMDGPUUsage.rst:11735
#: ../../../AMDGPUUsage.rst:12579 ../../../AMDGPUUsage.rst:12664
#: ../../../AMDGPUUsage.rst:12844 ../../../AMDGPUUsage.rst:13030
#: ../../../AMDGPUUsage.rst:13091 ../../../AMDGPUUsage.rst:13523
#: ../../../AMDGPUUsage.rst:13645
msgid "If OpenCL and address space is not generic, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6499 ../../../AMDGPUUsage.rst:6594
#: ../../../AMDGPUUsage.rst:6659 ../../../AMDGPUUsage.rst:6742
#: ../../../AMDGPUUsage.rst:6869 ../../../AMDGPUUsage.rst:6932
#: ../../../AMDGPUUsage.rst:7074 ../../../AMDGPUUsage.rst:7235
#: ../../../AMDGPUUsage.rst:8078 ../../../AMDGPUUsage.rst:8151
#: ../../../AMDGPUUsage.rst:8272 ../../../AMDGPUUsage.rst:8326
#: ../../../AMDGPUUsage.rst:8414 ../../../AMDGPUUsage.rst:8466
#: ../../../AMDGPUUsage.rst:8569 ../../../AMDGPUUsage.rst:8639
#: ../../../AMDGPUUsage.rst:8843 ../../../AMDGPUUsage.rst:8918
#: ../../../AMDGPUUsage.rst:8989 ../../../AMDGPUUsage.rst:9069
#: ../../../AMDGPUUsage.rst:9262 ../../../AMDGPUUsage.rst:9366
#: ../../../AMDGPUUsage.rst:9555 ../../../AMDGPUUsage.rst:10385
#: ../../../AMDGPUUsage.rst:10458 ../../../AMDGPUUsage.rst:10593
#: ../../../AMDGPUUsage.rst:10652 ../../../AMDGPUUsage.rst:10751
#: ../../../AMDGPUUsage.rst:10803 ../../../AMDGPUUsage.rst:10920
#: ../../../AMDGPUUsage.rst:10987 ../../../AMDGPUUsage.rst:11201
#: ../../../AMDGPUUsage.rst:11276 ../../../AMDGPUUsage.rst:11355
#: ../../../AMDGPUUsage.rst:11435 ../../../AMDGPUUsage.rst:11638
#: ../../../AMDGPUUsage.rst:11742 ../../../AMDGPUUsage.rst:11928
msgid ""
"Could be split into separate s_waitcnt vmcnt(0) and s_waitcnt lgkmcnt(0) to "
"allow them to be independently moved according to the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:6508 ../../../AMDGPUUsage.rst:8087
#: ../../../AMDGPUUsage.rst:8160 ../../../AMDGPUUsage.rst:10394
#: ../../../AMDGPUUsage.rst:10467
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load "
"atomic/atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6520 ../../../AMDGPUUsage.rst:8030
#: ../../../AMDGPUUsage.rst:8099 ../../../AMDGPUUsage.rst:8172
#: ../../../AMDGPUUsage.rst:10337 ../../../AMDGPUUsage.rst:10406
#: ../../../AMDGPUUsage.rst:10479 ../../../AMDGPUUsage.rst:12624
#: ../../../AMDGPUUsage.rst:12709
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load "
"atomic/atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6532 ../../../AMDGPUUsage.rst:7097
#: ../../../AMDGPUUsage.rst:7602 ../../../AMDGPUUsage.rst:7805
#: ../../../AMDGPUUsage.rst:8111 ../../../AMDGPUUsage.rst:8732
#: ../../../AMDGPUUsage.rst:9225 ../../../AMDGPUUsage.rst:9285
msgid "Must happen before the following buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:6535 ../../../AMDGPUUsage.rst:8114
#: ../../../AMDGPUUsage.rst:8187 ../../../AMDGPUUsage.rst:10421
#: ../../../AMDGPUUsage.rst:10494 ../../../AMDGPUUsage.rst:12639
msgid ""
"Ensures that the fence-paired atomic has completed before invalidating the "
"cache. Therefore any following locations read must be no older than the "
"value read by the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6560 ../../../AMDGPUUsage.rst:8217
#: ../../../AMDGPUUsage.rst:10519 ../../../AMDGPUUsage.rst:12750
msgid "**Release Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6562 ../../../AMDGPUUsage.rst:12752
msgid "buffer/global/ds/flat_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6568 ../../../AMDGPUUsage.rst:6635
#: ../../../AMDGPUUsage.rst:6791 ../../../AMDGPUUsage.rst:6830
#: ../../../AMDGPUUsage.rst:8697 ../../../AMDGPUUsage.rst:11045
#: ../../../AMDGPUUsage.rst:13161
msgid ""
"Must happen after any preceding local/generic load/store/load atomic/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6574 ../../../AMDGPUUsage.rst:6617
#: ../../../AMDGPUUsage.rst:8246 ../../../AMDGPUUsage.rst:8295
#: ../../../AMDGPUUsage.rst:8349 ../../../AMDGPUUsage.rst:10552
#: ../../../AMDGPUUsage.rst:10616 ../../../AMDGPUUsage.rst:10675
#: ../../../AMDGPUUsage.rst:12792 ../../../AMDGPUUsage.rst:12829
#: ../../../AMDGPUUsage.rst:12877 ../../../AMDGPUUsage.rst:12965
#: ../../../AMDGPUUsage.rst:13259
msgid "Must happen before the following store."
msgstr ""

#: ../../../AMDGPUUsage.rst:6577
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:6603 ../../../AMDGPUUsage.rst:6668
#: ../../../AMDGPUUsage.rst:6751 ../../../AMDGPUUsage.rst:6878
#: ../../../AMDGPUUsage.rst:6941 ../../../AMDGPUUsage.rst:7083
#: ../../../AMDGPUUsage.rst:8281 ../../../AMDGPUUsage.rst:8335
#: ../../../AMDGPUUsage.rst:8423 ../../../AMDGPUUsage.rst:8475
#: ../../../AMDGPUUsage.rst:8578 ../../../AMDGPUUsage.rst:8648
#: ../../../AMDGPUUsage.rst:8852 ../../../AMDGPUUsage.rst:8927
#: ../../../AMDGPUUsage.rst:8998 ../../../AMDGPUUsage.rst:9078
#: ../../../AMDGPUUsage.rst:9271 ../../../AMDGPUUsage.rst:9375
#: ../../../AMDGPUUsage.rst:10602 ../../../AMDGPUUsage.rst:10661
#: ../../../AMDGPUUsage.rst:10760 ../../../AMDGPUUsage.rst:10812
#: ../../../AMDGPUUsage.rst:10929 ../../../AMDGPUUsage.rst:10996
#: ../../../AMDGPUUsage.rst:11210 ../../../AMDGPUUsage.rst:11285
#: ../../../AMDGPUUsage.rst:11364 ../../../AMDGPUUsage.rst:11444
#: ../../../AMDGPUUsage.rst:11647 ../../../AMDGPUUsage.rst:11751
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/store/"
"load atomic/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6610 ../../../AMDGPUUsage.rst:6675
#: ../../../AMDGPUUsage.rst:6758 ../../../AMDGPUUsage.rst:6885
#: ../../../AMDGPUUsage.rst:6948 ../../../AMDGPUUsage.rst:7090
#: ../../../AMDGPUUsage.rst:8239 ../../../AMDGPUUsage.rst:8288
#: ../../../AMDGPUUsage.rst:8342 ../../../AMDGPUUsage.rst:8383
#: ../../../AMDGPUUsage.rst:8430 ../../../AMDGPUUsage.rst:8482
#: ../../../AMDGPUUsage.rst:8585 ../../../AMDGPUUsage.rst:8655
#: ../../../AMDGPUUsage.rst:8709 ../../../AMDGPUUsage.rst:8786
#: ../../../AMDGPUUsage.rst:8859 ../../../AMDGPUUsage.rst:8934
#: ../../../AMDGPUUsage.rst:9005 ../../../AMDGPUUsage.rst:9085
#: ../../../AMDGPUUsage.rst:9278 ../../../AMDGPUUsage.rst:9382
#: ../../../AMDGPUUsage.rst:10545 ../../../AMDGPUUsage.rst:10609
#: ../../../AMDGPUUsage.rst:10668 ../../../AMDGPUUsage.rst:10710
#: ../../../AMDGPUUsage.rst:10767 ../../../AMDGPUUsage.rst:10819
#: ../../../AMDGPUUsage.rst:10936 ../../../AMDGPUUsage.rst:11003
#: ../../../AMDGPUUsage.rst:11057 ../../../AMDGPUUsage.rst:11134
#: ../../../AMDGPUUsage.rst:11217 ../../../AMDGPUUsage.rst:11292
#: ../../../AMDGPUUsage.rst:11371 ../../../AMDGPUUsage.rst:11451
#: ../../../AMDGPUUsage.rst:11654 ../../../AMDGPUUsage.rst:11758
#: ../../../AMDGPUUsage.rst:12785 ../../../AMDGPUUsage.rst:12870
#: ../../../AMDGPUUsage.rst:12921 ../../../AMDGPUUsage.rst:13003
#: ../../../AMDGPUUsage.rst:13123 ../../../AMDGPUUsage.rst:13189
#: ../../../AMDGPUUsage.rst:13323 ../../../AMDGPUUsage.rst:13394
#: ../../../AMDGPUUsage.rst:13466 ../../../AMDGPUUsage.rst:13678
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load/"
"store/load atomic/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6620 ../../../AMDGPUUsage.rst:8298
#: ../../../AMDGPUUsage.rst:10619
msgid ""
"Ensures that all memory operations to memory have completed before "
"performing the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:6641 ../../../AMDGPUUsage.rst:6682
#: ../../../AMDGPUUsage.rst:6797 ../../../AMDGPUUsage.rst:6836
#: ../../../AMDGPUUsage.rst:6892 ../../../AMDGPUUsage.rst:6955
#: ../../../AMDGPUUsage.rst:8390 ../../../AMDGPUUsage.rst:8437
#: ../../../AMDGPUUsage.rst:8489 ../../../AMDGPUUsage.rst:8716
#: ../../../AMDGPUUsage.rst:8793 ../../../AMDGPUUsage.rst:8866
#: ../../../AMDGPUUsage.rst:8941 ../../../AMDGPUUsage.rst:9012
#: ../../../AMDGPUUsage.rst:9092 ../../../AMDGPUUsage.rst:10717
#: ../../../AMDGPUUsage.rst:10774 ../../../AMDGPUUsage.rst:10826
#: ../../../AMDGPUUsage.rst:11064 ../../../AMDGPUUsage.rst:11141
#: ../../../AMDGPUUsage.rst:11224 ../../../AMDGPUUsage.rst:11299
#: ../../../AMDGPUUsage.rst:11378 ../../../AMDGPUUsage.rst:11458
#: ../../../AMDGPUUsage.rst:12928 ../../../AMDGPUUsage.rst:13010
#: ../../../AMDGPUUsage.rst:13196 ../../../AMDGPUUsage.rst:13330
#: ../../../AMDGPUUsage.rst:13401 ../../../AMDGPUUsage.rst:13473
msgid "Must happen before the following atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6644 ../../../AMDGPUUsage.rst:6800
#: ../../../AMDGPUUsage.rst:6839
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:6685 ../../../AMDGPUUsage.rst:8440
#: ../../../AMDGPUUsage.rst:10777 ../../../AMDGPUUsage.rst:13013
msgid ""
"Ensures that all memory operations to global and local have completed before "
"performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:6704 ../../../AMDGPUUsage.rst:7009
msgid ""
"Must happen after any preceding local/generic load/load atomic/store/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6710 ../../../AMDGPUUsage.rst:6765
#: ../../../AMDGPUUsage.rst:8535 ../../../AMDGPUUsage.rst:8592
#: ../../../AMDGPUUsage.rst:8662 ../../../AMDGPUUsage.rst:10873
#: ../../../AMDGPUUsage.rst:10943 ../../../AMDGPUUsage.rst:11010
#: ../../../AMDGPUUsage.rst:13070 ../../../AMDGPUUsage.rst:13130
msgid ""
"Must happen before any following store atomic/atomicrmw with an equal or "
"wider sync scope and memory ordering stronger than unordered (this is termed "
"the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6720
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the following fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6735 ../../../AMDGPUUsage.rst:8010
#: ../../../AMDGPUUsage.rst:8514 ../../../AMDGPUUsage.rst:8562
#: ../../../AMDGPUUsage.rst:8632 ../../../AMDGPUUsage.rst:9150
#: ../../../AMDGPUUsage.rst:10317 ../../../AMDGPUUsage.rst:10852
#: ../../../AMDGPUUsage.rst:10913 ../../../AMDGPUUsage.rst:10980
#: ../../../AMDGPUUsage.rst:11513
msgid "If OpenCL and address space is local, omit vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6775 ../../../AMDGPUUsage.rst:8545
#: ../../../AMDGPUUsage.rst:8602 ../../../AMDGPUUsage.rst:8672
#: ../../../AMDGPUUsage.rst:10883 ../../../AMDGPUUsage.rst:10953
#: ../../../AMDGPUUsage.rst:11020 ../../../AMDGPUUsage.rst:13080
#: ../../../AMDGPUUsage.rst:13140
msgid ""
"Ensures that all memory operations have completed before performing the "
"following fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6783 ../../../AMDGPUUsage.rst:8680
#: ../../../AMDGPUUsage.rst:11028 ../../../AMDGPUUsage.rst:13148
msgid "**Acquire-Release Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6820 ../../../AMDGPUUsage.rst:7634
#: ../../../AMDGPUUsage.rst:8765 ../../../AMDGPUUsage.rst:9958
#: ../../../AMDGPUUsage.rst:11113 ../../../AMDGPUUsage.rst:12323
#: ../../../AMDGPUUsage.rst:13277
msgid ""
"Ensures any following global data read is no older than the local load "
"atomic value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:6895 ../../../AMDGPUUsage.rst:6958
#: ../../../AMDGPUUsage.rst:8869 ../../../AMDGPUUsage.rst:9015
#: ../../../AMDGPUUsage.rst:11227 ../../../AMDGPUUsage.rst:11381
#: ../../../AMDGPUUsage.rst:13404
msgid ""
"Ensures that all memory operations to global have completed before "
"performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:7000 ../../../AMDGPUUsage.rst:9154
#: ../../../AMDGPUUsage.rst:11517 ../../../AMDGPUUsage.rst:13531
msgid ""
"However, since LLVM currently has no address space on the fence need to "
"conservatively always generate (see comment for previous fence)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7021
msgid ""
"Ensures that all memory operations to local have completed before performing "
"any following global memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:7028 ../../../AMDGPUUsage.rst:9190
#: ../../../AMDGPUUsage.rst:11553 ../../../AMDGPUUsage.rst:13582
msgid ""
"Ensures that the preceding local/generic load atomic/atomicrmw with an equal "
"or wider sync scope and memory ordering stronger than unordered (this is "
"termed the acquire-fence-paired-atomic) has completed before following "
"global memory operations. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:7046 ../../../AMDGPUUsage.rst:9208
#: ../../../AMDGPUUsage.rst:11571 ../../../AMDGPUUsage.rst:13600
msgid ""
"Ensures that all previous memory operations have completed before a "
"following local/generic store atomic/atomicrmw with an equal or wider sync "
"scope and memory ordering stronger than unordered (this is termed the "
"release-fence-paired-atomic). This satisfies the requirements of release."
msgstr ""

#: ../../../AMDGPUUsage.rst:7100 ../../../AMDGPUUsage.rst:9288
#: ../../../AMDGPUUsage.rst:9392 ../../../AMDGPUUsage.rst:11664
#: ../../../AMDGPUUsage.rst:11768
msgid ""
"Ensures that the preceding global/local/generic load atomic/atomicrmw with "
"an equal or wider sync scope and memory ordering stronger than unordered "
"(this is termed the acquire-fence-paired-atomic) has completed before "
"invalidating the cache. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:7118 ../../../AMDGPUUsage.rst:9306
#: ../../../AMDGPUUsage.rst:9410 ../../../AMDGPUUsage.rst:11682
#: ../../../AMDGPUUsage.rst:11786 ../../../AMDGPUUsage.rst:13706
msgid ""
"Ensures that all previous memory operations have completed before a "
"following global/local/generic store atomic/atomicrmw with an equal or wider "
"sync scope and memory ordering stronger than unordered (this is termed the "
"release-fence-paired-atomic). This satisfies the requirements of release."
msgstr ""

#: ../../../AMDGPUUsage.rst:7145 ../../../AMDGPUUsage.rst:9333
#: ../../../AMDGPUUsage.rst:11709 ../../../AMDGPUUsage.rst:13734
msgid ""
"Ensures that following loads will not see stale global data. This satisfies "
"the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:7153 ../../../AMDGPUUsage.rst:9448
#: ../../../AMDGPUUsage.rst:11821 ../../../AMDGPUUsage.rst:13742
msgid "**Sequential Consistent Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:7155 ../../../AMDGPUUsage.rst:7226
#: ../../../AMDGPUUsage.rst:9450 ../../../AMDGPUUsage.rst:9544
#: ../../../AMDGPUUsage.rst:11823 ../../../AMDGPUUsage.rst:11917
#: ../../../AMDGPUUsage.rst:13744
msgid ""
"*Same as corresponding load atomic acquire, except must generate all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7163
msgid ""
"Must happen after preceding local/generic load atomic/store atomic/atomicrmw "
"with memory ordering of seq_cst and with equal or wider sync scope. (Note "
"that seq_cst fences have their own s_waitcnt lgkmcnt(0) and so do not need "
"to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7179
msgid ""
"Ensures any preceding sequential consistent local memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the s_waitcnt of the release, "
"but there is nothing preventing a store release followed by load acquire "
"from completing out of order. The s_waitcnt could be placed after seq_store "
"or before the seq_load. We choose the load to make the s_waitcnt be as late "
"as possible so that the store may have already completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7219 ../../../AMDGPUUsage.rst:7316
#: ../../../AMDGPUUsage.rst:9533 ../../../AMDGPUUsage.rst:9636
#: ../../../AMDGPUUsage.rst:11906 ../../../AMDGPUUsage.rst:12009
#: ../../../AMDGPUUsage.rst:13852 ../../../AMDGPUUsage.rst:13945
#: ../../../AMDGPUUsage.rst:14053
msgid ""
"*Following instructions same as corresponding load atomic acquire, except "
"must generate all instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7244 ../../../AMDGPUUsage.rst:9564
#: ../../../AMDGPUUsage.rst:11937
msgid ""
"s_waitcnt lgkmcnt(0) must happen after preceding global/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"lgkmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7260 ../../../AMDGPUUsage.rst:9477
#: ../../../AMDGPUUsage.rst:9580 ../../../AMDGPUUsage.rst:11850
#: ../../../AMDGPUUsage.rst:11953
msgid ""
"s_waitcnt vmcnt(0) must happen after preceding global/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7276 ../../../AMDGPUUsage.rst:9596
#: ../../../AMDGPUUsage.rst:11969 ../../../AMDGPUUsage.rst:13905
#: ../../../AMDGPUUsage.rst:14013
msgid ""
"Ensures any preceding sequential consistent global memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the s_waitcnt of the release, "
"but there is nothing preventing a store release followed by load acquire "
"from completing out of order. The s_waitcnt could be placed after seq_store "
"or before the seq_load. We choose the load to make the s_waitcnt be as late "
"as possible so that the store may have already completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7323 ../../../AMDGPUUsage.rst:9643
#: ../../../AMDGPUUsage.rst:12016 ../../../AMDGPUUsage.rst:14060
msgid ""
"*Same as corresponding store atomic release, except must generate all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7328 ../../../AMDGPUUsage.rst:9648
#: ../../../AMDGPUUsage.rst:12021 ../../../AMDGPUUsage.rst:14065
msgid ""
"*Same as corresponding atomicrmw acq_rel, except must generate all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7333 ../../../AMDGPUUsage.rst:9653
#: ../../../AMDGPUUsage.rst:12026 ../../../AMDGPUUsage.rst:14070
msgid ""
"*Same as corresponding fence acq_rel, except must generate all instructions "
"even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7343
msgid "Memory Model GFX90A"
msgstr ""

#: ../../../AMDGPUUsage.rst:7345
msgid "For GFX90A:"
msgstr ""

#: ../../../AMDGPUUsage.rst:7350 ../../../AMDGPUUsage.rst:9670
msgid ""
"The wavefronts for a single work-group are executed in the same CU but may "
"be executed by different SIMDs. The exception is when in tgsplit execution "
"mode when the wavefronts may be executed by different SIMDs in different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:7353 ../../../AMDGPUUsage.rst:9673
msgid ""
"Each CU has a single LDS memory shared by the wavefronts of the work-groups "
"executing on it. The exception is when in tgsplit execution mode when no LDS "
"is allocated as wavefronts of the same work-group can be in different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:7367 ../../../AMDGPUUsage.rst:9687
msgid ""
"The vector memory operations are performed as wavefront wide operations and "
"completion is reported to a wavefront in execution order. The exception is "
"that ``flat_load/store/atomic`` instructions can report out of vector memory "
"order if they access LDS memory, and out of LDS operation order if they "
"access global memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:7372 ../../../AMDGPUUsage.rst:9692
msgid ""
"The vector memory operations access a single vector L1 cache shared by all "
"SIMDs a CU. Therefore:"
msgstr ""

#: ../../../AMDGPUUsage.rst:7375 ../../../AMDGPUUsage.rst:9695
msgid ""
"No special action is required for coherence between the lanes of a single "
"wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:7378
msgid ""
"No special action is required for coherence between wavefronts in the same "
"work-group since they execute on the same CU. The exception is when in "
"tgsplit execution mode as wavefronts of the same work-group can be in "
"different CUs and so a ``buffer_wbinvl1_vol`` is required as described in "
"the following item."
msgstr ""

#: ../../../AMDGPUUsage.rst:7384
msgid ""
"A ``buffer_wbinvl1_vol`` is required for coherence between wavefronts "
"executing in different work-groups as they may be executing on different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:7397
msgid ""
"Each CU has a separate request queue per channel. Therefore, the vector and "
"scalar memory operations performed by wavefronts executing in different work-"
"groups (which may be executing on different CUs), or the same work-group if "
"executing in tgsplit mode, of an agent can be reordered relative to each "
"other. A ``s_waitcnt vmcnt(0)`` is required to ensure synchronization "
"between vector memory operations of different CUs. It ensures a previous "
"vector memory operation has completed before executing a subsequent vector "
"memory or LDS operation and so can be used to meet the requirements of "
"acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:7406
msgid ""
"The L2 cache of one agent can be kept coherent with other agents by: using "
"the MTYPE RW (read-write) or MTYPE CC (cache-coherent) with the PTE C-bit "
"for memory local to the L2; and using the MTYPE NC (non-coherent) with the "
"PTE C-bit set or MTYPE UC (uncached) for memory not local to the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:7411
msgid ""
"Any local memory cache lines will be automatically invalidated by writes "
"from CUs associated with other L2 caches, or writes from the CPU, due to the "
"cache probe caused by coherent requests. Coherent requests are caused by GPU "
"accesses to pages with the PTE C-bit set, by CPU accesses over XGMI, and by "
"PCIe requests that are configured to be coherent requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:7416
msgid ""
"XGMI accesses from the CPU to local memory may be cached on the CPU. "
"Subsequent access from the GPU will automatically invalidate or writeback "
"the CPU cache due to the L2 probe filter and and the PTE C-bit being set."
msgstr ""

#: ../../../AMDGPUUsage.rst:7419
msgid ""
"Since all work-groups on the same agent share the same L2, no L2 "
"invalidation or writeback is required for coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:7421
msgid ""
"To ensure coherence of local and remote memory writes of work-groups in "
"different agents a ``buffer_wbl2`` is required. It will writeback dirty L2 "
"cache lines of MTYPE RW (used for local coarse grain memory) and MTYPE NC "
"()used for remote coarse grain memory). Note that MTYPE CC (used for local "
"fine grain memory) causes write through to DRAM, and MTYPE UC (used for "
"remote fine grain memory) bypasses the L2, so both will never result in "
"dirty L2 cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:7428
msgid ""
"To ensure coherence of local and remote memory reads of work-groups in "
"different agents a ``buffer_invl2`` is required. It will invalidate L2 cache "
"lines with MTYPE NC (used for remote coarse grain memory). Note that MTYPE "
"CC (used for local fine grain memory) and MTYPE RW (used for local coarse "
"memory) cause local reads to be invalidated by remote writes with with the "
"PTE C-bit so these cache lines are not invalidated. Note that MTYPE UC (used "
"for remote fine grain memory) bypasses the L2, so will never result in L2 "
"cache lines that need to be invalidated."
msgstr ""

#: ../../../AMDGPUUsage.rst:7437
msgid ""
"PCIe access from the GPU to the CPU memory is kept coherent by using the "
"MTYPE UC (uncached) which bypasses the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:7461 ../../../AMDGPUUsage.rst:9782
msgid ""
"On dGPU over XGMI or PCIe the kernarg backing memory is allocated in host "
"memory accessed as MTYPE UC (uncached) to avoid needing to invalidate the L2 "
"cache. This also causes it to be treated as non-volatile and so is not "
"invalidated by ``*_vol``."
msgstr ""

#: ../../../AMDGPUUsage.rst:7465 ../../../AMDGPUUsage.rst:9786
#: ../../../AMDGPUUsage.rst:12135
msgid ""
"On APU the kernarg backing memory is accessed as MTYPE CC (cache coherent) "
"and so the L2 cache will be coherent with the CPU and other agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:7474
msgid ""
"The code sequences used to implement the memory model for GFX90A are defined "
"in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:7477
msgid "AMDHSA Memory Model Code Sequences GFX90A"
msgstr ""

#: ../../../AMDGPUUsage.rst:7481
msgid "AMDGPU Machine Code GFX90A"
msgstr ""

#: ../../../AMDGPUUsage.rst:7554 ../../../AMDGPUUsage.rst:7595
#: ../../../AMDGPUUsage.rst:7643
msgid "If not TgSplit execution mode, omit glc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:7557 ../../../AMDGPUUsage.rst:7572
#: ../../../AMDGPUUsage.rst:7583 ../../../AMDGPUUsage.rst:7620
#: ../../../AMDGPUUsage.rst:7795 ../../../AMDGPUUsage.rst:7826
#: ../../../AMDGPUUsage.rst:8221 ../../../AMDGPUUsage.rst:8258
#: ../../../AMDGPUUsage.rst:8364 ../../../AMDGPUUsage.rst:8402
#: ../../../AMDGPUUsage.rst:8684 ../../../AMDGPUUsage.rst:8751
#: ../../../AMDGPUUsage.rst:9540 ../../../AMDGPUUsage.rst:9883
#: ../../../AMDGPUUsage.rst:9900 ../../../AMDGPUUsage.rst:9911
#: ../../../AMDGPUUsage.rst:9944 ../../../AMDGPUUsage.rst:10108
#: ../../../AMDGPUUsage.rst:10139 ../../../AMDGPUUsage.rst:10527
#: ../../../AMDGPUUsage.rst:10569 ../../../AMDGPUUsage.rst:10691
#: ../../../AMDGPUUsage.rst:10729 ../../../AMDGPUUsage.rst:11032
#: ../../../AMDGPUUsage.rst:11099 ../../../AMDGPUUsage.rst:11913
msgid "*If TgSplit execution mode, local address space cannot be used.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7600 ../../../AMDGPUUsage.rst:7607
#: ../../../AMDGPUUsage.rst:7669 ../../../AMDGPUUsage.rst:7803
#: ../../../AMDGPUUsage.rst:7814 ../../../AMDGPUUsage.rst:7872
#: ../../../AMDGPUUsage.rst:8059 ../../../AMDGPUUsage.rst:8730
#: ../../../AMDGPUUsage.rst:8744 ../../../AMDGPUUsage.rst:8829
#: ../../../AMDGPUUsage.rst:9243 ../../../AMDGPUUsage.rst:9924
#: ../../../AMDGPUUsage.rst:9931 ../../../AMDGPUUsage.rst:9989
#: ../../../AMDGPUUsage.rst:10116 ../../../AMDGPUUsage.rst:10127
#: ../../../AMDGPUUsage.rst:10185 ../../../AMDGPUUsage.rst:10366
#: ../../../AMDGPUUsage.rst:11078 ../../../AMDGPUUsage.rst:11092
#: ../../../AMDGPUUsage.rst:11177 ../../../AMDGPUUsage.rst:11606
msgid "If not TgSplit execution mode, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:7615 ../../../AMDGPUUsage.rst:7671
#: ../../../AMDGPUUsage.rst:7874 ../../../AMDGPUUsage.rst:8061
#: ../../../AMDGPUUsage.rst:8746 ../../../AMDGPUUsage.rst:8831
#: ../../../AMDGPUUsage.rst:9245 ../../../AMDGPUUsage.rst:9939
#: ../../../AMDGPUUsage.rst:9991 ../../../AMDGPUUsage.rst:10187
#: ../../../AMDGPUUsage.rst:10368 ../../../AMDGPUUsage.rst:11094
#: ../../../AMDGPUUsage.rst:11179 ../../../AMDGPUUsage.rst:11608
#: ../../../AMDGPUUsage.rst:12308 ../../../AMDGPUUsage.rst:12335
#: ../../../AMDGPUUsage.rst:12370 ../../../AMDGPUUsage.rst:12456
#: ../../../AMDGPUUsage.rst:12478 ../../../AMDGPUUsage.rst:12507
#: ../../../AMDGPUUsage.rst:12656 ../../../AMDGPUUsage.rst:13229
#: ../../../AMDGPUUsage.rst:13289 ../../../AMDGPUUsage.rst:13363
#: ../../../AMDGPUUsage.rst:13637
msgid "Ensures that following loads will not see stale data."
msgstr ""

#: ../../../AMDGPUUsage.rst:7646 ../../../AMDGPUUsage.rst:7848
#: ../../../AMDGPUUsage.rst:8000 ../../../AMDGPUUsage.rst:8226
#: ../../../AMDGPUUsage.rst:8369 ../../../AMDGPUUsage.rst:8504
#: ../../../AMDGPUUsage.rst:8689 ../../../AMDGPUUsage.rst:8772
#: ../../../AMDGPUUsage.rst:9140 ../../../AMDGPUUsage.rst:9455
#: ../../../AMDGPUUsage.rst:9966 ../../../AMDGPUUsage.rst:10161
#: ../../../AMDGPUUsage.rst:10307 ../../../AMDGPUUsage.rst:10532
#: ../../../AMDGPUUsage.rst:10696 ../../../AMDGPUUsage.rst:10842
#: ../../../AMDGPUUsage.rst:11037 ../../../AMDGPUUsage.rst:11120
#: ../../../AMDGPUUsage.rst:11503 ../../../AMDGPUUsage.rst:11828
msgid "s_waitcnt lgkm/vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7648 ../../../AMDGPUUsage.rst:7850
#: ../../../AMDGPUUsage.rst:8002 ../../../AMDGPUUsage.rst:8228
#: ../../../AMDGPUUsage.rst:8371 ../../../AMDGPUUsage.rst:8506
#: ../../../AMDGPUUsage.rst:8691 ../../../AMDGPUUsage.rst:8774
#: ../../../AMDGPUUsage.rst:9142 ../../../AMDGPUUsage.rst:9457
#: ../../../AMDGPUUsage.rst:9968 ../../../AMDGPUUsage.rst:10163
#: ../../../AMDGPUUsage.rst:10309 ../../../AMDGPUUsage.rst:10534
#: ../../../AMDGPUUsage.rst:10698 ../../../AMDGPUUsage.rst:10844
#: ../../../AMDGPUUsage.rst:11039 ../../../AMDGPUUsage.rst:11122
#: ../../../AMDGPUUsage.rst:11505 ../../../AMDGPUUsage.rst:11830
msgid ""
"Use lgkmcnt(0) if not TgSplit execution mode and vmcnt(0) if TgSplit "
"execution mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:7653 ../../../AMDGPUUsage.rst:7855
#: ../../../AMDGPUUsage.rst:8042 ../../../AMDGPUUsage.rst:8812
msgid ""
"Must happen before the following buffer_wbinvl1_vol and any following global/"
"generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:7704 ../../../AMDGPUUsage.rst:7766
#: ../../../AMDGPUUsage.rst:7906 ../../../AMDGPUUsage.rst:7970
#: ../../../AMDGPUUsage.rst:8955 ../../../AMDGPUUsage.rst:9111
msgid "Must happen before following buffer_invl2 and buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:7712 ../../../AMDGPUUsage.rst:7775
#: ../../../AMDGPUUsage.rst:7915 ../../../AMDGPUUsage.rst:7980
#: ../../../AMDGPUUsage.rst:8200 ../../../AMDGPUUsage.rst:8964
#: ../../../AMDGPUUsage.rst:9120 ../../../AMDGPUUsage.rst:9429
msgid "buffer_invl2; buffer_wbinvl1_vol"
msgstr ""

#: ../../../AMDGPUUsage.rst:7720 ../../../AMDGPUUsage.rst:7783
#: ../../../AMDGPUUsage.rst:7923 ../../../AMDGPUUsage.rst:7988
#: ../../../AMDGPUUsage.rst:8208 ../../../AMDGPUUsage.rst:8972
#: ../../../AMDGPUUsage.rst:9128 ../../../AMDGPUUsage.rst:9438
msgid ""
"Ensures that following loads will not see stale L1 global data, nor see "
"stale L2 MTYPE NC global data. MTYPE RW and CC memory will never be stale in "
"L2 due to the memory probes."
msgstr ""

#: ../../../AMDGPUUsage.rst:7734 ../../../AMDGPUUsage.rst:7762
#: ../../../AMDGPUUsage.rst:7937 ../../../AMDGPUUsage.rst:7966
#: ../../../AMDGPUUsage.rst:8069 ../../../AMDGPUUsage.rst:8142
#: ../../../AMDGPUUsage.rst:8266 ../../../AMDGPUUsage.rst:8320
#: ../../../AMDGPUUsage.rst:8410 ../../../AMDGPUUsage.rst:8462
#: ../../../AMDGPUUsage.rst:8556 ../../../AMDGPUUsage.rst:8626
#: ../../../AMDGPUUsage.rst:8839 ../../../AMDGPUUsage.rst:8914
#: ../../../AMDGPUUsage.rst:8985 ../../../AMDGPUUsage.rst:9027
#: ../../../AMDGPUUsage.rst:9065 ../../../AMDGPUUsage.rst:9107
#: ../../../AMDGPUUsage.rst:9253 ../../../AMDGPUUsage.rst:9357
#: ../../../AMDGPUUsage.rst:9553 ../../../AMDGPUUsage.rst:10051
#: ../../../AMDGPUUsage.rst:10079 ../../../AMDGPUUsage.rst:10248
#: ../../../AMDGPUUsage.rst:10277 ../../../AMDGPUUsage.rst:10376
#: ../../../AMDGPUUsage.rst:10449 ../../../AMDGPUUsage.rst:10587
#: ../../../AMDGPUUsage.rst:10646 ../../../AMDGPUUsage.rst:10747
#: ../../../AMDGPUUsage.rst:10799 ../../../AMDGPUUsage.rst:10907
#: ../../../AMDGPUUsage.rst:10974 ../../../AMDGPUUsage.rst:11197
#: ../../../AMDGPUUsage.rst:11272 ../../../AMDGPUUsage.rst:11351
#: ../../../AMDGPUUsage.rst:11393 ../../../AMDGPUUsage.rst:11431
#: ../../../AMDGPUUsage.rst:11473 ../../../AMDGPUUsage.rst:11629
#: ../../../AMDGPUUsage.rst:11733 ../../../AMDGPUUsage.rst:11926
msgid "If TgSplit execution mode, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7770 ../../../AMDGPUUsage.rst:10086
#: ../../../AMDGPUUsage.rst:12415
msgid "Ensures the flat_load has completed before invalidating the caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:7840 ../../../AMDGPUUsage.rst:10153
#: ../../../AMDGPUUsage.rst:12468
msgid ""
"Ensures any following global data read is no older than the local atomicrmw "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:7909 ../../../AMDGPUUsage.rst:7974
#: ../../../AMDGPUUsage.rst:8958 ../../../AMDGPUUsage.rst:9114
#: ../../../AMDGPUUsage.rst:10223 ../../../AMDGPUUsage.rst:10284
#: ../../../AMDGPUUsage.rst:11317 ../../../AMDGPUUsage.rst:11480
#: ../../../AMDGPUUsage.rst:12521 ../../../AMDGPUUsage.rst:12552
#: ../../../AMDGPUUsage.rst:13421 ../../../AMDGPUUsage.rst:13496
msgid "Ensures the atomicrmw has completed before invalidating the caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:8017 ../../../AMDGPUUsage.rst:10324
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load "
"atomic/ atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:8184 ../../../AMDGPUUsage.rst:9389
msgid "Must happen before the following buffer_invl2 and buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:8233 ../../../AMDGPUUsage.rst:8377
#: ../../../AMDGPUUsage.rst:8521 ../../../AMDGPUUsage.rst:8703
#: ../../../AMDGPUUsage.rst:8780 ../../../AMDGPUUsage.rst:9163
#: ../../../AMDGPUUsage.rst:10539 ../../../AMDGPUUsage.rst:10704
#: ../../../AMDGPUUsage.rst:10859 ../../../AMDGPUUsage.rst:11051
#: ../../../AMDGPUUsage.rst:11128 ../../../AMDGPUUsage.rst:11526
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/"
"store/ load atomic/store atomic/ atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:8249 ../../../AMDGPUUsage.rst:10555
#: ../../../AMDGPUUsage.rst:12795 ../../../AMDGPUUsage.rst:12880
msgid ""
"Ensures that all memory operations have completed before performing the "
"store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:8307 ../../../AMDGPUUsage.rst:8449
#: ../../../AMDGPUUsage.rst:8610 ../../../AMDGPUUsage.rst:8901
#: ../../../AMDGPUUsage.rst:9052 ../../../AMDGPUUsage.rst:9341
msgid "buffer_wbl2"
msgstr ""

#: ../../../AMDGPUUsage.rst:8309 ../../../AMDGPUUsage.rst:8451
#: ../../../AMDGPUUsage.rst:8615 ../../../AMDGPUUsage.rst:8903
#: ../../../AMDGPUUsage.rst:9054 ../../../AMDGPUUsage.rst:9346
#: ../../../AMDGPUUsage.rst:10576 ../../../AMDGPUUsage.rst:10635
#: ../../../AMDGPUUsage.rst:10736 ../../../AMDGPUUsage.rst:10788
#: ../../../AMDGPUUsage.rst:10896 ../../../AMDGPUUsage.rst:10963
#: ../../../AMDGPUUsage.rst:11186 ../../../AMDGPUUsage.rst:11261
#: ../../../AMDGPUUsage.rst:11340 ../../../AMDGPUUsage.rst:11420
#: ../../../AMDGPUUsage.rst:11618 ../../../AMDGPUUsage.rst:11722
msgid "Must happen before following s_waitcnt."
msgstr ""

#: ../../../AMDGPUUsage.rst:8311 ../../../AMDGPUUsage.rst:8453
#: ../../../AMDGPUUsage.rst:8617 ../../../AMDGPUUsage.rst:8905
#: ../../../AMDGPUUsage.rst:9056 ../../../AMDGPUUsage.rst:9348
#: ../../../AMDGPUUsage.rst:10637 ../../../AMDGPUUsage.rst:10790
#: ../../../AMDGPUUsage.rst:10965 ../../../AMDGPUUsage.rst:11263
#: ../../../AMDGPUUsage.rst:11422 ../../../AMDGPUUsage.rst:11724
msgid ""
"Performs L2 writeback to ensure previous global/generic store/atomicrmw are "
"visible at system scope."
msgstr ""

#: ../../../AMDGPUUsage.rst:8352 ../../../AMDGPUUsage.rst:8492
#: ../../../AMDGPUUsage.rst:10678 ../../../AMDGPUUsage.rst:10829
msgid ""
"Ensures that all memory operations to memory and the L2 writeback have "
"completed before performing the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:8393 ../../../AMDGPUUsage.rst:8719
#: ../../../AMDGPUUsage.rst:8796 ../../../AMDGPUUsage.rst:10720
#: ../../../AMDGPUUsage.rst:11067 ../../../AMDGPUUsage.rst:11144
#: ../../../AMDGPUUsage.rst:12931 ../../../AMDGPUUsage.rst:13199
#: ../../../AMDGPUUsage.rst:13333 ../../../AMDGPUUsage.rst:13476
msgid ""
"Ensures that all memory operations have completed before performing the "
"atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:8528 ../../../AMDGPUUsage.rst:9170
#: ../../../AMDGPUUsage.rst:10866 ../../../AMDGPUUsage.rst:11533
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load/load "
"atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:8612 ../../../AMDGPUUsage.rst:9343
#: ../../../AMDGPUUsage.rst:10893 ../../../AMDGPUUsage.rst:11615
#: ../../../AMDGPUUsage.rst:11719
msgid "If OpenCL and address space is local, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:8735 ../../../AMDGPUUsage.rst:11083
#: ../../../AMDGPUUsage.rst:13218
msgid ""
"Ensures any following global data read is no older than the atomicrmw value "
"being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:8808 ../../../AMDGPUUsage.rst:11156
msgid "If not TgSplit execution mode, omit vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:8944 ../../../AMDGPUUsage.rst:9095
#: ../../../AMDGPUUsage.rst:11302 ../../../AMDGPUUsage.rst:11461
msgid ""
"Ensures that all memory operations to global and L2 writeback have completed "
"before performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:9183 ../../../AMDGPUUsage.rst:11546
#: ../../../AMDGPUUsage.rst:13575
msgid ""
"Ensures that all memory operations have completed before performing any "
"following global memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:9228 ../../../AMDGPUUsage.rst:11591
#: ../../../AMDGPUUsage.rst:13620
msgid ""
"Ensures that the acquire-fence-paired atomic has completed before "
"invalidating the cache. Therefore any following locations read must be no "
"older than the value read by the acquire-fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:9461 ../../../AMDGPUUsage.rst:11834
#: ../../../AMDGPUUsage.rst:13764
msgid ""
"s_waitcnt lgkmcnt(0) must happen after preceding local/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"lgkmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:9493 ../../../AMDGPUUsage.rst:11866
#: ../../../AMDGPUUsage.rst:13812
msgid ""
"Ensures any preceding sequential consistent global/local memory instructions "
"have completed before executing this sequentially consistent instruction. "
"This prevents reordering a seq_cst store followed by a seq_cst load. (Note "
"that seq_cst is stronger than acquire/release as the reordering of load "
"acquire followed by a store release is prevented by the s_waitcnt of the "
"release, but there is nothing preventing a store release followed by load "
"acquire from completing out of order. The s_waitcnt could be placed after "
"seq_store or before the seq_load. We choose the load to make the s_waitcnt "
"be as late as possible so that the store may have already completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:9663
msgid "Memory Model GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:9665
msgid "For GFX942:"
msgstr ""

#: ../../../AMDGPUUsage.rst:9698
msgid ""
"No special action is required for coherence between wavefronts in the same "
"work-group since they execute on the same CU. The exception is when in "
"tgsplit execution mode as wavefronts of the same work-group can be in "
"different CUs and so a ``buffer_inv sc0`` is required which will invalidate "
"the L1 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:9704
msgid ""
"A ``buffer_inv sc0`` is required to invalidate the L1 cache for coherence "
"between wavefronts executing in different work-groups as they may be "
"executing on different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:9708
msgid ""
"Atomic read-modify-write instructions implicitly bypass the L1 cache. "
"Therefore, they do not use the sc0 bit for coherence and instead use it to "
"indicate if the instruction returns the original value being updated. They "
"do use sc1 to indicate system or agent scope coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:9717
msgid "The vector and scalar memory operations use an L2 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:9719
msgid ""
"The gfx942 can be configured as a number of smaller agents with each having "
"a single L2 shared by all CUs on the same agent, or as fewer (possibly one) "
"larger agents with groups of CUs on each agent each sharing separate L2 "
"caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:9725
msgid ""
"Each CU has a separate request queue per channel for its associated L2. "
"Therefore, the vector and scalar memory operations performed by wavefronts "
"executing with different L1 caches and the same L2 cache can be reordered "
"relative to each other."
msgstr ""

#: ../../../AMDGPUUsage.rst:9729
msgid ""
"A ``s_waitcnt vmcnt(0)`` is required to ensure synchronization between "
"vector memory operations of different CUs. It ensures a previous vector "
"memory operation has completed before executing a subsequent vector memory "
"or LDS operation and so can be used to meet the requirements of acquire and "
"release."
msgstr ""

#: ../../../AMDGPUUsage.rst:9734
msgid ""
"An L2 cache can be kept coherent with other L2 caches by using the MTYPE RW "
"(read-write) for memory local to the L2, and MTYPE NC (non-coherent) with "
"the PTE C-bit set for memory not local to the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:9738
msgid ""
"Any local memory cache lines will be automatically invalidated by writes "
"from CUs associated with other L2 caches, or writes from the CPU, due to the "
"cache probe caused by the PTE C-bit."
msgstr ""

#: ../../../AMDGPUUsage.rst:9741
msgid ""
"XGMI accesses from the CPU to local memory may be cached on the CPU. "
"Subsequent access from the GPU will automatically invalidate or writeback "
"the CPU cache due to the L2 probe filter."
msgstr ""

#: ../../../AMDGPUUsage.rst:9744
msgid ""
"To ensure coherence of local memory writes of CUs with different L1 caches "
"in the same agent a ``buffer_wbl2`` is required. It does nothing if the "
"agent is configured to have a single L2, or will writeback dirty L2 cache "
"lines if configured to have multiple L2 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:9748
msgid ""
"To ensure coherence of local memory writes of CUs in different agents a "
"``buffer_wbl2 sc1`` is required. It will writeback dirty L2 cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:9750
msgid ""
"To ensure coherence of local memory reads of CUs with different L1 caches in "
"the same agent a ``buffer_inv sc1`` is required. It does nothing if the "
"agent is configured to have a single L2, or will invalidate non-local L2 "
"cache lines if configured to have multiple L2 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:9754
msgid ""
"To ensure coherence of local memory reads of CUs in different agents a "
"``buffer_inv sc0 sc1`` is required. It will invalidate non-local L2 cache "
"lines if configured to have multiple L2 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:9758
msgid ""
"PCIe access from the GPU to the CPU can be kept coherent by using the MTYPE "
"UC (uncached) which bypasses the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:9795
msgid ""
"The code sequences used to implement the memory model for GFX940, GFX941, "
"GFX942 are defined in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-"
"gfx940-gfx941-gfx942-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:9798
msgid "AMDHSA Memory Model Code Sequences GFX940, GFX941, GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:9802
msgid "AMDGPU Machine Code GFX940, GFX941, GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:9814
msgid "buffer/global/flat_load nt=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9819 ../../../AMDGPUUsage.rst:9890
#: ../../../AMDGPUUsage.rst:10020
msgid "buffer/global/flat_load sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9839 ../../../AMDGPUUsage.rst:9847
#: ../../../AMDGPUUsage.rst:10522 ../../../AMDGPUUsage.rst:10564
#: ../../../AMDGPUUsage.rst:10628
msgid "GFX940, GFX941"
msgstr ""

#: ../../../AMDGPUUsage.rst:9839 ../../../AMDGPUUsage.rst:9855
#: ../../../AMDGPUUsage.rst:9898 ../../../AMDGPUUsage.rst:10522
#: ../../../AMDGPUUsage.rst:10564 ../../../AMDGPUUsage.rst:10628
#: ../../../AMDGPUUsage.rst:10687
msgid "buffer/global/flat_store sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9842 ../../../AMDGPUUsage.rst:9851
#: ../../../AMDGPUUsage.rst:10525 ../../../AMDGPUUsage.rst:10567
#: ../../../AMDGPUUsage.rst:10631
msgid "GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:9847
msgid "buffer/global/flat_store nt=1 sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9850
msgid "buffer/global/flat_store nt=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9881
msgid "buffer/global/flat_load sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9888
msgid "buffer/global/flat_load sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9894 ../../../AMDGPUUsage.rst:10567
msgid "buffer/global/flat_store sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9896 ../../../AMDGPUUsage.rst:10631
msgid "buffer/global/flat_store sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9909 ../../../AMDGPUUsage.rst:10785
msgid "buffer/global/flat_atomic sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9921
msgid "buffer/global_load sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9926 ../../../AMDGPUUsage.rst:10083
#: ../../../AMDGPUUsage.rst:10118 ../../../AMDGPUUsage.rst:10418
#: ../../../AMDGPUUsage.rst:10491 ../../../AMDGPUUsage.rst:11080
#: ../../../AMDGPUUsage.rst:11588 ../../../AMDGPUUsage.rst:11661
#: ../../../AMDGPUUsage.rst:11765
msgid "Must happen before the following buffer_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:9929 ../../../AMDGPUUsage.rst:9987
#: ../../../AMDGPUUsage.rst:10125 ../../../AMDGPUUsage.rst:10183
#: ../../../AMDGPUUsage.rst:10364 ../../../AMDGPUUsage.rst:11090
#: ../../../AMDGPUUsage.rst:11175 ../../../AMDGPUUsage.rst:11604
msgid "buffer_inv sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9965
msgid "flat_load  sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9973 ../../../AMDGPUUsage.rst:10168
#: ../../../AMDGPUUsage.rst:10349 ../../../AMDGPUUsage.rst:11160
msgid ""
"Must happen before the following buffer_inv and any following global/generic "
"load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:9996
msgid "buffer/global_load sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10000 ../../../AMDGPUUsage.rst:10024
#: ../../../AMDGPUUsage.rst:10055 ../../../AMDGPUUsage.rst:10195
#: ../../../AMDGPUUsage.rst:10220 ../../../AMDGPUUsage.rst:10252
#: ../../../AMDGPUUsage.rst:10281 ../../../AMDGPUUsage.rst:11238
#: ../../../AMDGPUUsage.rst:11314 ../../../AMDGPUUsage.rst:11397
#: ../../../AMDGPUUsage.rst:11477
msgid "Must happen before following buffer_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:10008 ../../../AMDGPUUsage.rst:10063
#: ../../../AMDGPUUsage.rst:10204 ../../../AMDGPUUsage.rst:10261
#: ../../../AMDGPUUsage.rst:10434 ../../../AMDGPUUsage.rst:11247
#: ../../../AMDGPUUsage.rst:11406 ../../../AMDGPUUsage.rst:11701
msgid "buffer_inv sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10032 ../../../AMDGPUUsage.rst:10091
#: ../../../AMDGPUUsage.rst:10229 ../../../AMDGPUUsage.rst:10290
#: ../../../AMDGPUUsage.rst:10507 ../../../AMDGPUUsage.rst:11323
#: ../../../AMDGPUUsage.rst:11486 ../../../AMDGPUUsage.rst:11805
msgid "buffer_inv sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10039 ../../../AMDGPUUsage.rst:10098
#: ../../../AMDGPUUsage.rst:10236 ../../../AMDGPUUsage.rst:10297
#: ../../../AMDGPUUsage.rst:11330 ../../../AMDGPUUsage.rst:11493
#: ../../../AMDGPUUsage.rst:11813
msgid ""
"Ensures that following loads will not see stale MTYPE NC global data. MTYPE "
"RW and CC memory will never be stale due to the memory probes."
msgstr ""

#: ../../../AMDGPUUsage.rst:10047
msgid "flat_load sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10075
msgid "flat_load sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10216 ../../../AMDGPUUsage.rst:11310
msgid "buffer/global_atomic sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10273 ../../../AMDGPUUsage.rst:11469
msgid "flat_atomic sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10574 ../../../AMDGPUUsage.rst:10734
#: ../../../AMDGPUUsage.rst:10891 ../../../AMDGPUUsage.rst:11184
#: ../../../AMDGPUUsage.rst:11338 ../../../AMDGPUUsage.rst:11613
msgid "buffer_wbl2 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10578 ../../../AMDGPUUsage.rst:10738
#: ../../../AMDGPUUsage.rst:10898 ../../../AMDGPUUsage.rst:11188
#: ../../../AMDGPUUsage.rst:11342 ../../../AMDGPUUsage.rst:11620
msgid ""
"Performs L2 writeback to ensure previous global/generic store/atomicrmw are "
"visible at agent scope."
msgstr ""

#: ../../../AMDGPUUsage.rst:10633 ../../../AMDGPUUsage.rst:10786
#: ../../../AMDGPUUsage.rst:10961 ../../../AMDGPUUsage.rst:11259
#: ../../../AMDGPUUsage.rst:11418 ../../../AMDGPUUsage.rst:11717
msgid "buffer_wbl2 sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10728
msgid "buffer/global/flat_atomic sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10838
msgid "buffer/global/flat_atomic sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12036
msgid "Memory Model GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:12038
msgid "For GFX10-GFX11:"
msgstr ""

#: ../../../AMDGPUUsage.rst:12041
msgid "Each SA has multiple work-group processors (WGP)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12042
msgid "Each WGP has multiple compute units (CU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12044
msgid ""
"The wavefronts for a single work-group are executed in the same WGP. In CU "
"wavefront execution mode the wavefronts may be executed by different SIMDs "
"in the same CU. In WGP wavefront execution mode the wavefronts may be "
"executed by different SIMDs in different CUs in the same WGP."
msgstr ""

#: ../../../AMDGPUUsage.rst:12049
msgid ""
"Each WGP has a single LDS memory shared by the wavefronts of the work-groups "
"executing on it."
msgstr ""

#: ../../../AMDGPUUsage.rst:12051
msgid ""
"All LDS operations of a WGP are performed as wavefront wide operations in a "
"global order and involve no caching. Completion is reported to a wavefront "
"in execution order."
msgstr ""

#: ../../../AMDGPUUsage.rst:12054
msgid ""
"The LDS memory has multiple request queues shared by the SIMDs of a WGP. "
"Therefore, the LDS operations performed by different wavefronts of a work-"
"group can be reordered relative to each other, which can result in "
"reordering the visibility of vector memory operations with respect to LDS "
"operations of other wavefronts in the same work-group. A ``s_waitcnt "
"lgkmcnt(0)`` is required to ensure synchronization between LDS operations "
"and vector memory operations between wavefronts of a work-group, but not "
"between operations performed by the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:12062
msgid ""
"The vector memory operations are performed as wavefront wide operations. "
"Completion of load/store/sample operations are reported to a wavefront in "
"execution order of other load/store/sample operations performed by that "
"wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:12066
msgid ""
"The vector memory operations access a vector L0 cache. There is a single L0 "
"cache per CU. Each SIMD of a CU accesses the same L0 cache. Therefore, no "
"special action is required for coherence between the lanes of a single "
"wavefront. However, a ``buffer_gl0_inv`` is required for coherence between "
"wavefronts executing in the same work-group as they may be executing on "
"SIMDs of different CUs that access different L0s. A ``buffer_gl0_inv`` is "
"also required for coherence between wavefronts executing in different work-"
"groups as they may be executing on different WGPs."
msgstr ""

#: ../../../AMDGPUUsage.rst:12074
msgid ""
"The scalar memory operations access a scalar L0 cache shared by all "
"wavefronts on a WGP. The scalar and vector L0 caches are not coherent. "
"However, scalar operations are used in a restricted way so do not impact the "
"memory model. See :ref:`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12078
msgid ""
"The vector and scalar memory L0 caches use an L1 cache shared by all WGPs on "
"the same SA. Therefore, no special action is required for coherence between "
"the wavefronts of a single work-group. However, a ``buffer_gl1_inv`` is "
"required for coherence between wavefronts executing in different work-groups "
"as they may be executing on different SAs that access different L1s."
msgstr ""

#: ../../../AMDGPUUsage.rst:12083
msgid ""
"The L1 caches have independent quadrants to service disjoint ranges of "
"virtual addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:12085
msgid ""
"Each L0 cache has a separate request queue per L1 quadrant. Therefore, the "
"vector and scalar memory operations performed by different wavefronts, "
"whether executing in the same or different work-groups (which may be "
"executing on different CUs accessing different L0s), can be reordered "
"relative to each other. A ``s_waitcnt vmcnt(0) & vscnt(0)`` is required to "
"ensure synchronization between vector memory operations of different "
"wavefronts. It ensures a previous vector memory operation has completed "
"before executing a subsequent vector memory or LDS operation and so can be "
"used to meet the requirements of acquire, release and sequential consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:12094
msgid "The L1 caches use an L2 cache shared by all SAs on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:12097
msgid ""
"Each L1 quadrant of a single SA accesses a different L2 channel. Each L1 "
"quadrant has a separate request queue per L2 channel. Therefore, the vector "
"and scalar memory operations performed by wavefronts executing in different "
"work-groups (which may be executing on different SAs) of an agent can be "
"reordered relative to each other. A ``s_waitcnt vmcnt(0) & vscnt(0)`` is "
"required to ensure synchronization between vector memory operations of "
"different SAs. It ensures a previous vector memory operation has completed "
"before executing a subsequent vector memory and so can be used to meet the "
"requirements of acquire, release and sequential consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:12108
msgid ""
"On GFX10.3 and GFX11 a memory attached last level (MALL) cache exists for "
"GPU memory. The MALL cache is fully coherent with GPU memory and has no "
"impact on system coherence. All agents (GPU and CPU) access GPU memory "
"through the MALL cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:12132
msgid ""
"CP invalidates the L0 and L1 caches at the start of each kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:12133
msgid ""
"On dGPU the kernarg backing memory is accessed as MTYPE UC (uncached) to "
"avoid needing to invalidate the L2 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:12138
msgid ""
"Scratch backing memory (which is used for the private address space) is "
"accessed with MTYPE NC (non-coherent). Since the private address space is "
"only accessed by a single thread, and is always write-before-read, there is "
"never a need to invalidate these entries from the L0 or L1 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:12143
msgid ""
"Wavefronts are executed in native mode with in-order reporting of loads and "
"sample instructions. In this mode vmcnt reports completion of load, atomic "
"with return and sample instructions in order, and the vscnt reports the "
"completion of store and atomic without return in order. See ``MEM_ORDERED`` "
"field in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12149
msgid "Wavefronts can be executed in WGP or CU wavefront execution mode:"
msgstr ""

#: ../../../AMDGPUUsage.rst:12151
msgid ""
"In WGP wavefront execution mode the wavefronts of a work-group are executed "
"on the SIMDs of both CUs of the WGP. Therefore, explicit management of the "
"per CU L0 caches is required for work-group synchronization. Also accesses "
"to L1 at work-group scope need to be explicitly ordered as the accesses from "
"different CUs are not ordered."
msgstr ""

#: ../../../AMDGPUUsage.rst:12156
msgid ""
"In CU wavefront execution mode the wavefronts of a work-group are executed "
"on the SIMDs of a single CU of the WGP. Therefore, all global memory access "
"by the work-group access the same L0 which in turn ensures L1 accesses are "
"ordered and so do not require explicit management of the caches for work-"
"group synchronization."
msgstr ""

#: ../../../AMDGPUUsage.rst:12162
msgid ""
"See ``WGP_MODE`` field in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table` and :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12166
msgid ""
"The code sequences used to implement the memory model for GFX10-GFX11 are "
"defined in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx10-gfx11-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12169
msgid "AMDHSA Memory Model Code Sequences GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:12173
msgid "AMDGPU Machine Code GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:12185
msgid "buffer/global/flat_load slc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12188 ../../../AMDGPUUsage.rst:12219
#: ../../../AMDGPUUsage.rst:12226
msgid "If GFX10, omit dlc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:12192 ../../../AMDGPUUsage.rst:12261
msgid "buffer/global/flat_load glc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12216
msgid "buffer/global/flat_store glc=1 slc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12223
msgid "buffer/global/flat_store dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12228
msgid "s_waitcnt vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12255 ../../../AMDGPUUsage.rst:12289
#: ../../../AMDGPUUsage.rst:12342
msgid "If CU wavefront execution mode, omit glc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:12264 ../../../AMDGPUUsage.rst:12378
#: ../../../AMDGPUUsage.rst:12405
msgid "If GFX11, omit dlc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:12294 ../../../AMDGPUUsage.rst:12306
#: ../../../AMDGPUUsage.rst:12332 ../../../AMDGPUUsage.rst:12368
#: ../../../AMDGPUUsage.rst:12439 ../../../AMDGPUUsage.rst:12454
#: ../../../AMDGPUUsage.rst:12505 ../../../AMDGPUUsage.rst:12654
#: ../../../AMDGPUUsage.rst:12806 ../../../AMDGPUUsage.rst:12942
#: ../../../AMDGPUUsage.rst:13210 ../../../AMDGPUUsage.rst:13227
#: ../../../AMDGPUUsage.rst:13236 ../../../AMDGPUUsage.rst:13286
#: ../../../AMDGPUUsage.rst:13361 ../../../AMDGPUUsage.rst:13635
#: ../../../AMDGPUUsage.rst:13863
msgid "If CU wavefront execution mode, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:12296 ../../../AMDGPUUsage.rst:12317
#: ../../../AMDGPUUsage.rst:12444
msgid ""
"Must happen before the following buffer_gl0_inv and before any following "
"global/generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:12304 ../../../AMDGPUUsage.rst:12330
#: ../../../AMDGPUUsage.rst:12366 ../../../AMDGPUUsage.rst:12452
#: ../../../AMDGPUUsage.rst:12475 ../../../AMDGPUUsage.rst:12503
#: ../../../AMDGPUUsage.rst:12652 ../../../AMDGPUUsage.rst:13225
#: ../../../AMDGPUUsage.rst:13284 ../../../AMDGPUUsage.rst:13359
#: ../../../AMDGPUUsage.rst:13633
msgid "buffer_gl0_inv"
msgstr ""

#: ../../../AMDGPUUsage.rst:12348
msgid "If CU wavefront execution mode, omit vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12352
msgid ""
"Must happen before the following buffer_gl0_inv and any following global/"
"generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:12375
msgid "buffer/global_load glc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12382 ../../../AMDGPUUsage.rst:12518
#: ../../../AMDGPUUsage.rst:12549 ../../../AMDGPUUsage.rst:13418
#: ../../../AMDGPUUsage.rst:13493
msgid "Must happen before following buffer_gl*_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:12385
msgid "Ensures the load has completed before invalidating the caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:12390 ../../../AMDGPUUsage.rst:12420
#: ../../../AMDGPUUsage.rst:12527 ../../../AMDGPUUsage.rst:12558
#: ../../../AMDGPUUsage.rst:12737 ../../../AMDGPUUsage.rst:13427
#: ../../../AMDGPUUsage.rst:13502 ../../../AMDGPUUsage.rst:13725
msgid "buffer_gl1_inv; buffer_gl0_inv"
msgstr ""

#: ../../../AMDGPUUsage.rst:12403
msgid "flat_load glc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12412
msgid "Must happen before following buffer_gl*_invl."
msgstr ""

#: ../../../AMDGPUUsage.rst:12437 ../../../AMDGPUUsage.rst:12513
#: ../../../AMDGPUUsage.rst:13208 ../../../AMDGPUUsage.rst:13413
msgid "s_waitcnt vm/vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12441 ../../../AMDGPUUsage.rst:12490
#: ../../../AMDGPUUsage.rst:12515 ../../../AMDGPUUsage.rst:12546
#: ../../../AMDGPUUsage.rst:13212 ../../../AMDGPUUsage.rst:13415
#: ../../../AMDGPUUsage.rst:13490
msgid ""
"Use vmcnt(0) if atomic with return and vscnt(0) if atomic with no-return."
msgstr ""

#: ../../../AMDGPUUsage.rst:12465 ../../../AMDGPUUsage.rst:12493
#: ../../../AMDGPUUsage.rst:12636 ../../../AMDGPUUsage.rst:13215
#: ../../../AMDGPUUsage.rst:13274 ../../../AMDGPUUsage.rst:13349
#: ../../../AMDGPUUsage.rst:13617
msgid "Must happen before the following buffer_gl0_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:12477 ../../../AMDGPUUsage.rst:13288
msgid "If OpenCL omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:12484
msgid "s_waitcnt lgkmcnt(0) & vm/vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12487
msgid "If CU wavefront execution mode, omit vm/vscnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12541 ../../../AMDGPUUsage.rst:13485
msgid "s_waitcnt vm/vscnt(0) & lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12573 ../../../AMDGPUUsage.rst:12661
#: ../../../AMDGPUUsage.rst:12755 ../../../AMDGPUUsage.rst:12841
#: ../../../AMDGPUUsage.rst:12892 ../../../AMDGPUUsage.rst:13024
#: ../../../AMDGPUUsage.rst:13088 ../../../AMDGPUUsage.rst:13153
#: ../../../AMDGPUUsage.rst:13294 ../../../AMDGPUUsage.rst:13342
#: ../../../AMDGPUUsage.rst:13368 ../../../AMDGPUUsage.rst:13440
#: ../../../AMDGPUUsage.rst:13517 ../../../AMDGPUUsage.rst:13642
#: ../../../AMDGPUUsage.rst:13749 ../../../AMDGPUUsage.rst:13953
msgid "s_waitcnt lgkmcnt(0) & vmcnt(0) & vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12576 ../../../AMDGPUUsage.rst:12758
#: ../../../AMDGPUUsage.rst:12895 ../../../AMDGPUUsage.rst:13027
#: ../../../AMDGPUUsage.rst:13156 ../../../AMDGPUUsage.rst:13297
#: ../../../AMDGPUUsage.rst:13345 ../../../AMDGPUUsage.rst:13520
#: ../../../AMDGPUUsage.rst:13752
msgid "If CU wavefront execution mode, omit vmcnt(0) and vscnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12583 ../../../AMDGPUUsage.rst:12668
#: ../../../AMDGPUUsage.rst:13034 ../../../AMDGPUUsage.rst:13095
#: ../../../AMDGPUUsage.rst:13527 ../../../AMDGPUUsage.rst:13649
msgid "If OpenCL and address space is local, omit vmcnt(0) and vscnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12590 ../../../AMDGPUUsage.rst:12675
#: ../../../AMDGPUUsage.rst:12763 ../../../AMDGPUUsage.rst:12848
#: ../../../AMDGPUUsage.rst:12899 ../../../AMDGPUUsage.rst:12982
#: ../../../AMDGPUUsage.rst:13041 ../../../AMDGPUUsage.rst:13102
#: ../../../AMDGPUUsage.rst:13301 ../../../AMDGPUUsage.rst:13373
#: ../../../AMDGPUUsage.rst:13540 ../../../AMDGPUUsage.rst:13656
#: ../../../AMDGPUUsage.rst:13956
msgid ""
"Could be split into separate s_waitcnt vmcnt(0), s_waitcnt vscnt(0) and "
"s_waitcnt lgkmcnt(0) to allow them to be independently moved according to "
"the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:12599 ../../../AMDGPUUsage.rst:12684
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load "
"atomic/ atomicrmw-with-return-value with an equal or wider sync scope and "
"memory ordering stronger than unordered (this is termed the fence-paired-"
"atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12612 ../../../AMDGPUUsage.rst:12697
msgid ""
"s_waitcnt vscnt(0) must happen after any preceding global/generic atomicrmw-"
"no-return-value with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12721 ../../../AMDGPUUsage.rst:13685
msgid "Must happen before the following buffer_gl*_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:12724
msgid ""
"Ensures that the fence-paired atomic has completed before invalidating the "
"caches. Therefore any following locations read must be no older than the "
"value read by the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:12772 ../../../AMDGPUUsage.rst:12817
#: ../../../AMDGPUUsage.rst:12857 ../../../AMDGPUUsage.rst:12908
#: ../../../AMDGPUUsage.rst:12953 ../../../AMDGPUUsage.rst:12991
#: ../../../AMDGPUUsage.rst:13050 ../../../AMDGPUUsage.rst:13111
#: ../../../AMDGPUUsage.rst:13176 ../../../AMDGPUUsage.rst:13247
#: ../../../AMDGPUUsage.rst:13310 ../../../AMDGPUUsage.rst:13382
#: ../../../AMDGPUUsage.rst:13549 ../../../AMDGPUUsage.rst:13665
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/load "
"atomic/ atomicrmw-with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:12778 ../../../AMDGPUUsage.rst:12823
#: ../../../AMDGPUUsage.rst:12864 ../../../AMDGPUUsage.rst:12914
#: ../../../AMDGPUUsage.rst:12959 ../../../AMDGPUUsage.rst:12997
#: ../../../AMDGPUUsage.rst:13057 ../../../AMDGPUUsage.rst:13117
#: ../../../AMDGPUUsage.rst:13182 ../../../AMDGPUUsage.rst:13253
#: ../../../AMDGPUUsage.rst:13316 ../../../AMDGPUUsage.rst:13388
#: ../../../AMDGPUUsage.rst:13460 ../../../AMDGPUUsage.rst:13556
#: ../../../AMDGPUUsage.rst:13672
msgid ""
"s_waitcnt vscnt(0) must happen after any preceding global/generic store/"
"store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:12804 ../../../AMDGPUUsage.rst:12940
#: ../../../AMDGPUUsage.rst:13234 ../../../AMDGPUUsage.rst:13861
msgid "s_waitcnt vmcnt(0) & vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12809 ../../../AMDGPUUsage.rst:12945
#: ../../../AMDGPUUsage.rst:13239 ../../../AMDGPUUsage.rst:13865
msgid ""
"Could be split into separate s_waitcnt vmcnt(0) and s_waitcnt vscnt(0) to "
"allow them to be independently moved according to the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:12832 ../../../AMDGPUUsage.rst:12968
#: ../../../AMDGPUUsage.rst:13262
msgid ""
"Ensures that all global memory operations have completed before performing "
"the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:12978
msgid "s_waitcnt lgkmcnt(0) &"
msgstr ""

#: ../../../AMDGPUUsage.rst:12978
msgid "vmcnt(0) & vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13063 ../../../AMDGPUUsage.rst:13562
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load/"
"store/load atomic/store atomic/ atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:13167 ../../../AMDGPUUsage.rst:13445
#: ../../../AMDGPUUsage.rst:13755
msgid ""
"Could be split into separate s_waitcnt vmcnt(0), s_waitcnt vscnt(0), and "
"s_waitcnt lgkmcnt(0) to allow them to be independently moved according to "
"the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:13352
msgid ""
"Ensures any following global data read is no older than the load atomic "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:13454
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/load "
"atomic atomicrmw-with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:13688
msgid ""
"Ensures that the preceding global/local/generic load atomic/atomicrmw with "
"an equal or wider sync scope and memory ordering stronger than unordered "
"(this is termed the acquire-fence-paired-atomic) has completed before "
"invalidating the caches. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:13780 ../../../AMDGPUUsage.rst:13981
msgid ""
"s_waitcnt vmcnt(0) must happen after preceding global/generic load atomic/ "
"atomicrmw-with-return-value with memory ordering of seq_cst and with equal "
"or wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13796 ../../../AMDGPUUsage.rst:13889
#: ../../../AMDGPUUsage.rst:13997
msgid ""
"s_waitcnt vscnt(0) Must happen after preceding global/generic store atomic/ "
"atomicrmw-no-return-value with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vscnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13873
msgid ""
"s_waitcnt vmcnt(0) Must happen after preceding global/generic load atomic/ "
"atomicrmw-with-return-value with memory ordering of seq_cst and with equal "
"or wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13965
msgid ""
"s_waitcnt lgkmcnt(0) must happen after preceding local load atomic/store "
"atomic/atomicrmw with memory ordering of seq_cst and with equal or wider "
"sync scope. (Note that seq_cst fences have their own s_waitcnt lgkmcnt(0) "
"and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14080 ../../../AMDGPUUsage.rst:15010
msgid "Trap Handler ABI"
msgstr ""

#: ../../../AMDGPUUsage.rst:14082
msgid ""
"For code objects generated by the AMDGPU backend for HSA [HSA]_ compatible "
"runtimes (see :ref:`amdgpu-os`), the runtime installs a trap handler that "
"supports the ``s_trap`` instruction. For usage see:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14086
msgid ":ref:`amdgpu-trap-handler-for-amdhsa-os-v2-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:14087
msgid ":ref:`amdgpu-trap-handler-for-amdhsa-os-v3-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:14088
msgid ":ref:`amdgpu-trap-handler-for-amdhsa-os-v4-onwards-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:14090
msgid "AMDGPU Trap Handler for AMDHSA OS Code Object V2"
msgstr ""

#: ../../../AMDGPUUsage.rst:14094 ../../../AMDGPUUsage.rst:14134
#: ../../../AMDGPUUsage.rst:14176 ../../../AMDGPUUsage.rst:15020
msgid "Usage"
msgstr ""

#: ../../../AMDGPUUsage.rst:14094 ../../../AMDGPUUsage.rst:14134
#: ../../../AMDGPUUsage.rst:14176 ../../../AMDGPUUsage.rst:15020
msgid "Code Sequence"
msgstr ""

#: ../../../AMDGPUUsage.rst:14094 ../../../AMDGPUUsage.rst:14134
msgid "Trap Handler Inputs"
msgstr ""

#: ../../../AMDGPUUsage.rst:14097 ../../../AMDGPUUsage.rst:14119
#: ../../../AMDGPUUsage.rst:14120 ../../../AMDGPUUsage.rst:14121
#: ../../../AMDGPUUsage.rst:14122 ../../../AMDGPUUsage.rst:14123
#: ../../../AMDGPUUsage.rst:14124 ../../../AMDGPUUsage.rst:14125
#: ../../../AMDGPUUsage.rst:14137 ../../../AMDGPUUsage.rst:14161
#: ../../../AMDGPUUsage.rst:14162 ../../../AMDGPUUsage.rst:14163
#: ../../../AMDGPUUsage.rst:14164 ../../../AMDGPUUsage.rst:14165
#: ../../../AMDGPUUsage.rst:14166 ../../../AMDGPUUsage.rst:14167
#: ../../../AMDGPUUsage.rst:14178 ../../../AMDGPUUsage.rst:14202
#: ../../../AMDGPUUsage.rst:14203 ../../../AMDGPUUsage.rst:14204
#: ../../../AMDGPUUsage.rst:14205 ../../../AMDGPUUsage.rst:14206
#: ../../../AMDGPUUsage.rst:14207 ../../../AMDGPUUsage.rst:14208
msgid "reserved"
msgstr ""

#: ../../../AMDGPUUsage.rst:14097 ../../../AMDGPUUsage.rst:14137
#: ../../../AMDGPUUsage.rst:14178
msgid "``s_trap 0x00``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14097 ../../../AMDGPUUsage.rst:14137
#: ../../../AMDGPUUsage.rst:14178
msgid "Reserved by hardware."
msgstr ""

#: ../../../AMDGPUUsage.rst:14098
msgid "``debugtrap(arg)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14098 ../../../AMDGPUUsage.rst:14138
#: ../../../AMDGPUUsage.rst:14179
msgid "``s_trap 0x01``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14098 ../../../AMDGPUUsage.rst:14107
#: ../../../AMDGPUUsage.rst:14149 ../../../AMDGPUUsage.rst:14190
msgid "``SGPR0-1``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14099 ../../../AMDGPUUsage.rst:14103
#: ../../../AMDGPUUsage.rst:14145 ../../../AMDGPUUsage.rst:14186
msgid "``queue_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14100
msgid "``VGPR0``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14101
msgid "``arg``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14098
msgid "Reserved for Finalizer HSA ``debugtrap`` intrinsic (not implemented)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14102 ../../../AMDGPUUsage.rst:14144
#: ../../../AMDGPUUsage.rst:14185
msgid "``llvm.trap``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14102 ../../../AMDGPUUsage.rst:14144
#: ../../../AMDGPUUsage.rst:14185
msgid "``s_trap 0x02``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14102 ../../../AMDGPUUsage.rst:14144
#: ../../../AMDGPUUsage.rst:14185
msgid ""
"Causes wave to be halted with the PC at the trap instruction. The associated "
"queue is signalled to put it into the error state.  When the queue is put in "
"the error state, the waves executing dispatches on the queue will be "
"terminated."
msgstr ""

#: ../../../AMDGPUUsage.rst:14109 ../../../AMDGPUUsage.rst:14151
#: ../../../AMDGPUUsage.rst:14192
msgid "``llvm.debugtrap``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14109 ../../../AMDGPUUsage.rst:14151
#: ../../../AMDGPUUsage.rst:14192
msgid "``s_trap 0x03``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14109 ../../../AMDGPUUsage.rst:14151
#: ../../../AMDGPUUsage.rst:14192
msgid ""
"If debugger not enabled then behaves as a no-operation. The trap handler is "
"entered and immediately returns to continue execution of the wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:14113 ../../../AMDGPUUsage.rst:14155
#: ../../../AMDGPUUsage.rst:14196
msgid ""
"If the debugger is enabled, causes the debug trap to be reported by the "
"debugger and the wavefront is put in the halt state with the PC at the "
"instruction.  The debugger must increment the PC and resume the wave."
msgstr ""

#: ../../../AMDGPUUsage.rst:14119 ../../../AMDGPUUsage.rst:14161
#: ../../../AMDGPUUsage.rst:14202
msgid "``s_trap 0x04``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14120 ../../../AMDGPUUsage.rst:14162
#: ../../../AMDGPUUsage.rst:14203
msgid "``s_trap 0x05``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14121 ../../../AMDGPUUsage.rst:14163
#: ../../../AMDGPUUsage.rst:14204
msgid "``s_trap 0x06``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14122 ../../../AMDGPUUsage.rst:14164
#: ../../../AMDGPUUsage.rst:14205
msgid "``s_trap 0x07``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14123 ../../../AMDGPUUsage.rst:14165
#: ../../../AMDGPUUsage.rst:14206
msgid "``s_trap 0x08``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14124 ../../../AMDGPUUsage.rst:14166
#: ../../../AMDGPUUsage.rst:14207
msgid "``s_trap 0xfe``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14125 ../../../AMDGPUUsage.rst:14167
#: ../../../AMDGPUUsage.rst:14208
msgid "``s_trap 0xff``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14130
msgid "AMDGPU Trap Handler for AMDHSA OS Code Object V3"
msgstr ""

#: ../../../AMDGPUUsage.rst:14138 ../../../AMDGPUUsage.rst:14179
msgid "debugger breakpoint"
msgstr ""

#: ../../../AMDGPUUsage.rst:14138 ../../../AMDGPUUsage.rst:14179
msgid ""
"Reserved for debugger to use for breakpoints. Causes wave to be halted with "
"the PC at the trap instruction. The debugger is responsible to resume the "
"wave, including the instruction that the breakpoint overwrote."
msgstr ""

#: ../../../AMDGPUUsage.rst:14172
msgid "AMDGPU Trap Handler for AMDHSA OS Code Object V4 and Above"
msgstr ""

#: ../../../AMDGPUUsage.rst:14176
msgid "GFX6-GFX8 Inputs"
msgstr ""

#: ../../../AMDGPUUsage.rst:14176
msgid "GFX9-GFX11 Inputs"
msgstr ""

#: ../../../AMDGPUUsage.rst:14214
msgid "Call Convention"
msgstr ""

#: ../../../AMDGPUUsage.rst:14218
msgid ""
"This section is currently incomplete and has inaccuracies. It is WIP that "
"will be updated as information is determined."
msgstr ""

#: ../../../AMDGPUUsage.rst:14221
msgid ""
"See :ref:`amdgpu-dwarf-address-space-identifier` for information on swizzled "
"addresses. Unswizzled addresses are normal linear addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:14227
msgid "Kernel Functions"
msgstr ""

#: ../../../AMDGPUUsage.rst:14229
msgid ""
"This section describes the call convention ABI for the outer kernel function."
msgstr ""

#: ../../../AMDGPUUsage.rst:14231
msgid ""
"See :ref:`amdgpu-amdhsa-initial-kernel-execution-state` for the kernel call "
"convention."
msgstr ""

#: ../../../AMDGPUUsage.rst:14234
msgid ""
"The following is not part of the AMDGPU kernel calling convention but "
"describes how the AMDGPU implements function calls:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14237
msgid ""
"Clang decides the kernarg layout to match the *HSA Programmer's Language "
"Reference* [HSA]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:14240
msgid "All structs are passed directly."
msgstr ""

#: ../../../AMDGPUUsage.rst:14241
msgid "Lambda values are passed *TBA*."
msgstr ""

#: ../../../AMDGPUUsage.rst:14245
msgid ""
"Does this really follow HSA rules? Or are structs >16 bytes passed by-value "
"struct?"
msgstr ""

#: ../../../AMDGPUUsage.rst:14247
msgid "What is ABI for lambda values?"
msgstr ""

#: ../../../AMDGPUUsage.rst:14249
msgid ""
"The kernel performs certain setup in its prolog, as described in :ref:"
"`amdgpu-amdhsa-kernel-prolog`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14255
msgid "Non-Kernel Functions"
msgstr ""

#: ../../../AMDGPUUsage.rst:14257
msgid ""
"This section describes the call convention ABI for functions other than the "
"outer kernel function."
msgstr ""

#: ../../../AMDGPUUsage.rst:14260
msgid ""
"If a kernel has function calls then scratch is always allocated and used for "
"the call stack which grows from low address to high address using the "
"swizzled scratch address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:14264
msgid "On entry to a function:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14266
msgid ""
"SGPR0-3 contain a V# with the following properties (see :ref:`amdgpu-amdhsa-"
"kernel-prolog-private-segment-buffer`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:14269
msgid ""
"Base address pointing to the beginning of the wavefront scratch backing "
"memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:14271
msgid "Swizzled with dword element size and stride of wavefront size elements."
msgstr ""

#: ../../../AMDGPUUsage.rst:14273
msgid ""
"The FLAT_SCRATCH register pair is setup. See :ref:`amdgpu-amdhsa-kernel-"
"prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14275
msgid ""
"GFX6-GFX8: M0 register set to the size of LDS in bytes. See :ref:`amdgpu-"
"amdhsa-kernel-prolog-m0`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14277
msgid "The EXEC register is set to the lanes active on entry to the function."
msgstr ""

#: ../../../AMDGPUUsage.rst:14278
msgid "MODE register: *TBD*"
msgstr ""

#: ../../../AMDGPUUsage.rst:14279
msgid ""
"VGPR0-31 and SGPR4-29 are used to pass function input arguments as described "
"below."
msgstr ""

#: ../../../AMDGPUUsage.rst:14281
msgid ""
"SGPR30-31 return address (RA). The code address that the function must "
"return to when it completes. The value is undefined if the function is *no "
"return*."
msgstr ""

#: ../../../AMDGPUUsage.rst:14284
msgid ""
"SGPR32 is used for the stack pointer (SP). It is an unswizzled scratch "
"offset relative to the beginning of the wavefront scratch backing memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:14287
msgid ""
"The unswizzled SP can be used with buffer instructions as an unswizzled SGPR "
"offset with the scratch V# in SGPR0-3 to access the stack in a swizzled "
"manner."
msgstr ""

#: ../../../AMDGPUUsage.rst:14291
msgid "The unswizzled SP value can be converted into the swizzled SP value by:"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "swizzled SP = unswizzled SP / wavefront size"
msgstr ""

#: ../../../AMDGPUUsage.rst:14295
msgid ""
"This may be used to obtain the private address space address of stack "
"objects and to convert this address to a flat address by adding the flat "
"scratch aperture base address."
msgstr ""

#: ../../../AMDGPUUsage.rst:14299
msgid ""
"The swizzled SP value is always 4 bytes aligned for the ``r600`` "
"architecture and 16 byte aligned for the ``amdgcn`` architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:14304
msgid ""
"The ``amdgcn`` value is selected to avoid dynamic stack alignment for the "
"OpenCL language which has the largest base type defined as 16 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:14307
msgid ""
"On entry, the swizzled SP value is the address of the first function "
"argument passed on the stack. Other stack passed arguments are positive "
"offsets from the entry swizzled SP value."
msgstr ""

#: ../../../AMDGPUUsage.rst:14311
msgid ""
"The function may use positive offsets beyond the last stack passed argument "
"for stack allocated local variables and register spill slots. If necessary, "
"the function may align these to greater alignment than 16 bytes. After these "
"the function may dynamically allocate space for such things as runtime sized "
"``alloca`` local allocations."
msgstr ""

#: ../../../AMDGPUUsage.rst:14317
msgid ""
"If the function calls another function, it will place any stack allocated "
"arguments after the last local allocation and adjust SGPR32 to the address "
"after the last local allocation."
msgstr ""

#: ../../../AMDGPUUsage.rst:14321
msgid "All other registers are unspecified."
msgstr ""

#: ../../../AMDGPUUsage.rst:14322
msgid ""
"Any necessary ``s_waitcnt`` has been performed to ensure memory is available "
"to the function."
msgstr ""

#: ../../../AMDGPUUsage.rst:14324
msgid ""
"Use pass-by-reference (byref) in stead of pass-by-value (byval) for struct "
"arguments in C ABI. Callee is responsible for allocating stack memory and "
"copying the value of the struct if modified. Note that the backend still "
"supports byval for struct arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:14329
msgid "On exit from a function:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14331
msgid ""
"VGPR0-31 and SGPR4-29 are used to pass function result arguments as "
"described below. Any registers used are considered clobbered registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:14333
msgid ""
"The following registers are preserved and have the same value as on entry:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14335
msgid "FLAT_SCRATCH"
msgstr ""

#: ../../../AMDGPUUsage.rst:14336
msgid "EXEC"
msgstr ""

#: ../../../AMDGPUUsage.rst:14337
msgid "GFX6-GFX8: M0"
msgstr ""

#: ../../../AMDGPUUsage.rst:14338
msgid "All SGPR registers except the clobbered registers of SGPR4-31."
msgstr ""

#: ../../../AMDGPUUsage.rst:14339
msgid "VGPR40-47"
msgstr ""

#: ../../../AMDGPUUsage.rst:14340
msgid "VGPR56-63"
msgstr ""

#: ../../../AMDGPUUsage.rst:14341
msgid "VGPR72-79"
msgstr ""

#: ../../../AMDGPUUsage.rst:14342
msgid "VGPR88-95"
msgstr ""

#: ../../../AMDGPUUsage.rst:14343
msgid "VGPR104-111"
msgstr ""

#: ../../../AMDGPUUsage.rst:14344
msgid "VGPR120-127"
msgstr ""

#: ../../../AMDGPUUsage.rst:14345
msgid "VGPR136-143"
msgstr ""

#: ../../../AMDGPUUsage.rst:14346
msgid "VGPR152-159"
msgstr ""

#: ../../../AMDGPUUsage.rst:14347
msgid "VGPR168-175"
msgstr ""

#: ../../../AMDGPUUsage.rst:14348
msgid "VGPR184-191"
msgstr ""

#: ../../../AMDGPUUsage.rst:14349
msgid "VGPR200-207"
msgstr ""

#: ../../../AMDGPUUsage.rst:14350
msgid "VGPR216-223"
msgstr ""

#: ../../../AMDGPUUsage.rst:14351
msgid "VGPR232-239"
msgstr ""

#: ../../../AMDGPUUsage.rst:14352
msgid "VGPR248-255"
msgstr ""

#: ../../../AMDGPUUsage.rst:14356
msgid ""
"Except the argument registers, the VGPRs clobbered and the preserved "
"registers are intermixed at regular intervals in order to keep a similar "
"ratio independent of the number of allocated VGPRs."
msgstr ""

#: ../../../AMDGPUUsage.rst:14360
msgid "GFX90A: All AGPR registers except the clobbered registers AGPR0-31."
msgstr ""

#: ../../../AMDGPUUsage.rst:14361
msgid "Lanes of all VGPRs that are inactive at the call site."
msgstr ""

#: ../../../AMDGPUUsage.rst:14363
msgid ""
"For the AMDGPU backend, an inter-procedural register allocation (IPRA) "
"optimization may mark some of clobbered SGPR and VGPR registers as preserved "
"if it can be determined that the called function does not change their value."
msgstr ""

#: ../../../AMDGPUUsage.rst:14368
msgid "The PC is set to the RA provided on entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:14369
msgid "MODE register: *TBD*."
msgstr ""

#: ../../../AMDGPUUsage.rst:14370
msgid "All other registers are clobbered."
msgstr ""

#: ../../../AMDGPUUsage.rst:14371
msgid ""
"Any necessary ``s_waitcnt`` has been performed to ensure memory accessed by "
"function is available to the caller."
msgstr ""

#: ../../../AMDGPUUsage.rst:14376
msgid ""
"How are function results returned? The address of structured types is passed "
"by reference, but what about other types?"
msgstr ""

#: ../../../AMDGPUUsage.rst:14379
msgid ""
"The function input arguments are made up of the formal arguments explicitly "
"declared by the source language function plus the implicit input arguments "
"used by the implementation."
msgstr ""

#: ../../../AMDGPUUsage.rst:14383
msgid "The source language input arguments are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14385
msgid ""
"Any source language implicit ``this`` or ``self`` argument comes first as a "
"pointer type."
msgstr ""

#: ../../../AMDGPUUsage.rst:14387
msgid ""
"Followed by the function formal arguments in left to right source order."
msgstr ""

#: ../../../AMDGPUUsage.rst:14389
msgid "The source language result arguments are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14391
msgid "The function result argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:14393
msgid ""
"The source language input or result struct type arguments that are less than "
"or equal to 16 bytes, are decomposed recursively into their base type "
"fields, and each field is passed as if a separate argument. For input "
"arguments, if the called function requires the struct to be in memory, for "
"example because its address is taken, then the function body is responsible "
"for allocating a stack location and copying the field arguments into it. "
"Clang terms this *direct struct*."
msgstr ""

#: ../../../AMDGPUUsage.rst:14401
msgid ""
"The source language input struct type arguments that are greater than 16 "
"bytes, are passed by reference. The caller is responsible for allocating a "
"stack location to make a copy of the struct value and pass the address as "
"the input argument. The called function is responsible to perform the "
"dereference when accessing the input argument. Clang terms this *by-value "
"struct*."
msgstr ""

#: ../../../AMDGPUUsage.rst:14407
msgid ""
"A source language result struct type argument that is greater than 16 bytes, "
"is returned by reference. The caller is responsible for allocating a stack "
"location to hold the result value and passes the address as the last input "
"argument (before the implicit input arguments). In this case there are no "
"result arguments. The called function is responsible to perform the "
"dereference when storing the result value. Clang terms this *structured "
"return (sret)*."
msgstr ""

#: ../../../AMDGPUUsage.rst:14414
msgid "*TODO: correct the ``sret`` definition.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:14418
msgid ""
"Is this definition correct? Or is ``sret`` only used if passing in "
"registers, and pass as non-decomposed struct as stack argument? Or something "
"else? Is the memory location in the caller stack frame, or a stack memory "
"argument and so no address is passed as the caller can directly write to the "
"argument stack location? But then the stack location is still live after "
"return. If an argument stack location is it the first stack argument or the "
"last one?"
msgstr ""

#: ../../../AMDGPUUsage.rst:14425
msgid ""
"Lambda argument types are treated as struct types with an implementation "
"defined set of fields."
msgstr ""

#: ../../../AMDGPUUsage.rst:14430
msgid "Need to specify the ABI for lambda types for AMDGPU."
msgstr ""

#: ../../../AMDGPUUsage.rst:14432
msgid ""
"For AMDGPU backend all source language arguments (including the decomposed "
"struct type arguments) are passed in VGPRs unless marked ``inreg`` in which "
"case they are passed in SGPRs."
msgstr ""

#: ../../../AMDGPUUsage.rst:14436
msgid ""
"The AMDGPU backend walks the function call graph from the leaves to "
"determine which implicit input arguments are used, propagating to each "
"caller of the function. The used implicit arguments are appended to the "
"function arguments after the source language arguments in the following "
"order:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14443
msgid "Is recursion or external functions supported?"
msgstr ""

#: ../../../AMDGPUUsage.rst:14445
msgid "Work-Item ID (1 VGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14447
msgid ""
"The X, Y and Z work-item ID are packed into a single VGRP with the following "
"layout. Only fields actually used by the function are set. The other bits "
"are undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:14451
msgid ""
"The values come from the initial kernel execution state. See :ref:`amdgpu-"
"amdhsa-initial-kernel-execution-state`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14454
msgid "Work-item implicit argument layout"
msgstr ""

#: ../../../AMDGPUUsage.rst:14460
msgid "9:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:14460
msgid "X Work-Item ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:14461
msgid "19:10"
msgstr ""

#: ../../../AMDGPUUsage.rst:14461
msgid "Y Work-Item ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:14462
msgid "29:20"
msgstr ""

#: ../../../AMDGPUUsage.rst:14462
msgid "Z Work-Item ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:14463
msgid "31:30"
msgstr ""

#: ../../../AMDGPUUsage.rst:14463
msgid "Unused"
msgstr ""

#: ../../../AMDGPUUsage.rst:14466
msgid "Dispatch Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14468 ../../../AMDGPUUsage.rst:14473
#: ../../../AMDGPUUsage.rst:14478 ../../../AMDGPUUsage.rst:14483
#: ../../../AMDGPUUsage.rst:14488 ../../../AMDGPUUsage.rst:14493
#: ../../../AMDGPUUsage.rst:14498
msgid ""
"The value comes from the initial kernel execution state. See :ref:`amdgpu-"
"amdhsa-sgpr-register-set-up-order-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14471
msgid "Queue Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14476
msgid "Kernarg Segment Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14481
msgid "Dispatch id (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14486
msgid "Work-Group ID X (1 SGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14491
msgid "Work-Group ID Y (1 SGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14496
msgid "Work-Group ID Z (1 SGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14501
msgid "Implicit Argument Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14503
msgid ""
"The value is computed by adding an offset to Kernarg Segment Ptr to get the "
"global address space pointer to the first kernarg implicit argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:14506
msgid ""
"The input and result arguments are assigned in order in the following manner:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14510
msgid ""
"There are likely some errors and omissions in the following description that "
"need correction."
msgstr ""

#: ../../../AMDGPUUsage.rst:14515
msgid ""
"Check the Clang source code to decipher how function arguments and return "
"results are handled. Also see the AMDGPU specific values used."
msgstr ""

#: ../../../AMDGPUUsage.rst:14518
msgid ""
"VGPR arguments are assigned to consecutive VGPRs starting at VGPR0 up to "
"VGPR31."
msgstr ""

#: ../../../AMDGPUUsage.rst:14521 ../../../AMDGPUUsage.rst:14532
msgid ""
"If there are more arguments than will fit in these registers, the remaining "
"arguments are allocated on the stack in order on naturally aligned addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:14527
msgid "How are overly aligned structures allocated on the stack?"
msgstr ""

#: ../../../AMDGPUUsage.rst:14529
msgid ""
"SGPR arguments are assigned to consecutive SGPRs starting at SGPR0 up to "
"SGPR29."
msgstr ""

#: ../../../AMDGPUUsage.rst:14536
msgid ""
"Note that decomposed struct type arguments may have some fields passed in "
"registers and some in memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:14541
msgid ""
"So, a struct which can pass some fields as decomposed register arguments, "
"will pass the rest as decomposed stack elements? But an argument that will "
"not start in registers will not be decomposed and will be passed as a non-"
"decomposed stack value?"
msgstr ""

#: ../../../AMDGPUUsage.rst:14546
msgid ""
"The following is not part of the AMDGPU function calling convention but "
"describes how the AMDGPU implements function calls:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14549
msgid ""
"SGPR33 is used as a frame pointer (FP) if necessary. Like the SP it is an "
"unswizzled scratch address. It is only needed if runtime sized ``alloca`` "
"are used, or for the reasons defined in ``SIFrameLowering``."
msgstr ""

#: ../../../AMDGPUUsage.rst:14552
msgid ""
"Runtime stack alignment is supported. SGPR34 is used as a base pointer (BP) "
"to access the incoming stack arguments in the function. The BP is needed "
"only when the function requires the runtime stack alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:14556
msgid "Allocating SGPR arguments on the stack are not supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:14558
msgid ""
"No CFI is currently generated. See :ref:`amdgpu-dwarf-call-frame-"
"information`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14563
msgid ""
"CFI will be generated that defines the CFA as the unswizzled address "
"relative to the wave scratch base in the unswizzled private address space of "
"the lowest address stack allocated local variable."
msgstr ""

#: ../../../AMDGPUUsage.rst:14567
msgid ""
"``DW_AT_frame_base`` will be defined as the swizzled address in the swizzled "
"private address space by dividing the CFA by the wavefront size (since CFA "
"is always at least dword aligned which matches the scratch swizzle element "
"size)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14572
msgid ""
"If no dynamic stack alignment was performed, the stack allocated arguments "
"are accessed as negative offsets relative to ``DW_AT_frame_base``, and the "
"local variables and register spill slots are accessed as positive offsets "
"relative to ``DW_AT_frame_base``."
msgstr ""

#: ../../../AMDGPUUsage.rst:14577
msgid ""
"Function argument passing is implemented by copying the input physical "
"registers to virtual registers on entry. The register allocator can spill if "
"necessary. These are copied back to physical registers at call sites. The "
"net effect is that each function call can have these values in entirely "
"distinct locations. The IPRA can help avoid shuffling argument registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:14582
msgid ""
"Call sites are implemented by setting up the arguments at positive offsets "
"from SP. Then SP is incremented to account for the known frame size before "
"the call and decremented after the call."
msgstr ""

#: ../../../AMDGPUUsage.rst:14588
msgid ""
"The CFI will reflect the changed calculation needed to compute the CFA from "
"SP."
msgstr ""

#: ../../../AMDGPUUsage.rst:14591
msgid ""
"4 byte spill slots are used in the stack frame. One slot is allocated for an "
"emergency spill slot. Buffer instructions are used for stack accesses and "
"not the ``flat_scratch`` instruction."
msgstr ""

#: ../../../AMDGPUUsage.rst:14597
msgid "Explain when the emergency spill slot is used."
msgstr ""

#: ../../../AMDGPUUsage.rst:14601
msgid "Possible broken issues:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14603
msgid "Stack arguments must be aligned to required alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:14604
msgid "Stack is aligned to max(16, max formal argument alignment)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14605
msgid "Direct argument < 64 bits should check register budget."
msgstr ""

#: ../../../AMDGPUUsage.rst:14606
msgid "Register budget calculation should respect ``inreg`` for SGPR."
msgstr ""

#: ../../../AMDGPUUsage.rst:14607
msgid "SGPR overflow is not handled."
msgstr ""

#: ../../../AMDGPUUsage.rst:14608
msgid "struct with 1 member unpeeling is not checking size of member."
msgstr ""

#: ../../../AMDGPUUsage.rst:14609
msgid "``sret`` is after ``this`` pointer."
msgstr ""

#: ../../../AMDGPUUsage.rst:14610
msgid "Caller is not implementing stack realignment: need an extra pointer."
msgstr ""

#: ../../../AMDGPUUsage.rst:14611
msgid "Should say AMDGPU passes FP rather than SP."
msgstr ""

#: ../../../AMDGPUUsage.rst:14612
msgid ""
"Should CFI define CFA as address of locals or arguments. Difference is "
"apparent when have implemented dynamic alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:14614
msgid ""
"If ``SCRATCH`` instruction could allow negative offsets, then can make FP be "
"highest address of stack frame and use negative offset for locals. Would "
"allow SP to be the same as FP and could support signal-handler-like as now "
"have a real SP for the top of the stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:14618
msgid ""
"How is ``sret`` passed on the stack? In argument stack area? Can it overlay "
"arguments?"
msgstr ""

#: ../../../AMDGPUUsage.rst:14622
msgid "AMDPAL"
msgstr ""

#: ../../../AMDGPUUsage.rst:14624
msgid ""
"This section provides code conventions used when the target triple OS is "
"``amdpal`` (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14634
msgid ""
"The metadata is currently in development and is subject to major changes. "
"Only the current version is supported. *When this document was generated the "
"version was 2.6.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:14638
msgid ""
"Code object metadata is specified by the ``NT_AMDGPU_METADATA`` note record "
"(see :ref:`amdgpu-note-records-v3-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14641
msgid ""
"The metadata is represented as Message Pack formatted binary data (see "
"[MsgPack]_). The top level is a Message Pack map that includes the keys "
"defined in table :ref:`amdgpu-amdpal-code-object-metadata-map-table` and "
"referenced tables."
msgstr ""

#: ../../../AMDGPUUsage.rst:14652
msgid "AMDPAL Code Object Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:14658
msgid "\"amdpal.version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14658
msgid ""
"PAL code object metadata (major, minor) version. The current values are "
"defined by *Util::Abi::PipelineMetadata(Major|Minor)Version*."
msgstr ""

#: ../../../AMDGPUUsage.rst:14660
msgid "\"amdpal.pipelines\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14660
msgid ""
"Per-pipeline metadata. See :ref:`amdgpu-amdpal-code-object-pipeline-metadata-"
"map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:14667
msgid "AMDPAL Code Object Pipeline Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:14673
msgid "Source name of the pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:14674
msgid "\".type\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14674
msgid "Pipeline type, e.g. VsPs. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14676
msgid "\"VsPs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14677
msgid "\"Gs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14678
msgid "\"Cs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14679
msgid "\"Ngg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14680
msgid "\"Tess\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14681
msgid "\"GsTess\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14682
msgid "\"NggTess\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14684
msgid "\".internal_pipeline_hash\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14684
msgid ""
"Internal compiler hash for this pipeline. Lower 64 bits is the \"stable\" "
"portion of the hash, used for e.g. shader replacement lookup. Upper 64 bits "
"is the \"unique\" portion of the hash, used for e.g. pipeline cache lookup. "
"The value is implementation defined, and can not be relied on between "
"different builds of the compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:14691
msgid "\".shaders\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14691 ../../../AMDGPUUsage.rst:14695
#: ../../../AMDGPUUsage.rst:14699 ../../../AMDGPUUsage.rst:14703
#: ../../../AMDGPUUsage.rst:14744 ../../../AMDGPUUsage.rst:14784
#: ../../../AMDGPUUsage.rst:14834
msgid "map"
msgstr ""

#: ../../../AMDGPUUsage.rst:14691
msgid ""
"Per-API shader metadata. See :ref:`amdgpu-amdpal-code-object-shader-map-"
"table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:14695
msgid "\".hardware_stages\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14695
msgid ""
"Per-hardware stage metadata. See :ref:`amdgpu-amdpal-code-object-hardware-"
"stage-map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:14699
msgid "\".shader_functions\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14699
msgid ""
"Per-shader function metadata. See :ref:`amdgpu-amdpal-code-object-shader-"
"function-map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:14703
msgid "\".registers\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14703
msgid ""
"Hardware register configuration. See :ref:`amdgpu-amdpal-code-object-"
"register-map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:14707
msgid "\".user_data_limit\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14707
msgid "Number of user data entries accessed by this pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:14709
msgid "\".spill_threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14709
msgid "The user data spill threshold.  0xFFFF for NoUserDataSpilling."
msgstr ""

#: ../../../AMDGPUUsage.rst:14711
msgid "\".uses_viewport_array_index\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14711
msgid ""
"Indicates whether or not the pipeline uses the viewport array index feature. "
"Pipelines which use this feature can render into all 16 viewports, whereas "
"pipelines which do not use it are restricted to viewport #0."
msgstr ""

#: ../../../AMDGPUUsage.rst:14716
msgid "\".es_gs_lds_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14716
msgid ""
"Size in bytes of LDS space used internally for handling data-passing between "
"the ES and GS shader stages. This can be zero if the data is passed using "
"off-chip buffers. This value should be used to program all user-SGPRs which "
"have been marked with \"UserDataMapping::EsGsLdsSize\" (typically only the "
"GS and VS HW stages will ever have a user-SGPR so marked)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14724
msgid "\".nggSubgroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14724
msgid ""
"Explicit maximum subgroup size for NGG shaders (maximum number of threads in "
"a subgroup)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14726
msgid "\".num_interpolants\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14726
msgid "Graphics only. Number of PS interpolants."
msgstr ""

#: ../../../AMDGPUUsage.rst:14727
msgid "\".mesh_scratch_memory_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14727
msgid "Max mesh shader scratch memory used."
msgstr ""

#: ../../../AMDGPUUsage.rst:14728
msgid "\".api\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14728
msgid "Name of the client graphics API."
msgstr ""

#: ../../../AMDGPUUsage.rst:14729
msgid "\".api_create_info\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14729
msgid "binary"
msgstr ""

#: ../../../AMDGPUUsage.rst:14729
msgid ""
"Graphics API shader create info binary blob. Can be defined by the driver "
"using the compiler if they want to be able to correlate API-specific "
"information used during creation at a later time."
msgstr ""

#: ../../../AMDGPUUsage.rst:14737
msgid "AMDPAL Code Object Shader Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:14744
msgid "\".compute\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14745
msgid "\".vertex\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14746
msgid "\".hull\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14747
msgid "\".domain\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14748
msgid "\".geometry\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14749
msgid "\".pixel\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14744
msgid ""
"See :ref:`amdgpu-amdpal-code-object-api-shader-metadata-map-table` for the "
"definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:14754
msgid "AMDPAL Code Object API Shader Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:14760 ../../../AMDGPUUsage.rst:14847
msgid "\".api_shader_hash\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14760 ../../../AMDGPUUsage.rst:14847
msgid ""
"Input shader hash, typically passed in from the client. The value is "
"implementation defined, and can not be relied on between different builds of "
"the compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:14763
msgid "\".hardware_mapping\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14763
msgid "sequence of string"
msgstr ""

#: ../../../AMDGPUUsage.rst:14763
msgid "Flags indicating the HW stages this API shader maps to. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14766 ../../../AMDGPUUsage.rst:14784
msgid "\".ls\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14767 ../../../AMDGPUUsage.rst:14785
msgid "\".hs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14768 ../../../AMDGPUUsage.rst:14786
msgid "\".es\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14769 ../../../AMDGPUUsage.rst:14787
msgid "\".gs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14770 ../../../AMDGPUUsage.rst:14788
msgid "\".vs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14771 ../../../AMDGPUUsage.rst:14789
msgid "\".ps\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14772 ../../../AMDGPUUsage.rst:14790
msgid "\".cs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14778
msgid "AMDPAL Code Object Hardware Stage Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:14784
msgid ""
"See :ref:`amdgpu-amdpal-code-object-hardware-stage-metadata-map-table` for "
"the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:14795
msgid "AMDPAL Code Object Hardware Stage Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:14801
msgid "\".entry_point\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14801
msgid "The ELF symbol pointing to this pipeline's stage entry point."
msgstr ""

#: ../../../AMDGPUUsage.rst:14802 ../../../AMDGPUUsage.rst:14850
msgid "\".scratch_memory_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14802
msgid "Scratch memory size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:14803 ../../../AMDGPUUsage.rst:14851
msgid "\".lds_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14803
msgid "Local Data Share size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:14804
msgid "\".perf_data_buffer_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14804
msgid "Performance data buffer size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:14805
msgid "Number of VGPRs used."
msgstr ""

#: ../../../AMDGPUUsage.rst:14806
msgid "Number of AGPRs used."
msgstr ""

#: ../../../AMDGPUUsage.rst:14807
msgid "Number of SGPRs used."
msgstr ""

#: ../../../AMDGPUUsage.rst:14808
msgid "\".vgpr_limit\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14808
msgid ""
"If non-zero, indicates the shader was compiled with a directive to instruct "
"the compiler to limit the VGPR usage to be less than or equal to the "
"specified value (only set if different from HW default)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14812
msgid "\".sgpr_limit\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14812
msgid "SGPR count upper limit (only set if different from HW default)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14814
msgid "\".threadgroup_dimensions\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14814
msgid "Thread-group X/Y/Z dimensions (Compute only)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14816
msgid "Wavefront size (only set if different from HW default)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14817
msgid "\".uses_uavs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14817
msgid "The shader reads or writes UAVs."
msgstr ""

#: ../../../AMDGPUUsage.rst:14818
msgid "\".uses_rovs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14818
msgid "The shader reads or writes ROVs."
msgstr ""

#: ../../../AMDGPUUsage.rst:14819
msgid "\".writes_uavs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14819
msgid "The shader writes to one or more UAVs."
msgstr ""

#: ../../../AMDGPUUsage.rst:14820
msgid "\".writes_depth\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14820
msgid "The shader writes out a depth value."
msgstr ""

#: ../../../AMDGPUUsage.rst:14821
msgid "\".uses_append_consume\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14821
msgid "The shader uses append and/or consume operations, either memory or GDS."
msgstr ""

#: ../../../AMDGPUUsage.rst:14823
msgid "\".uses_prim_id\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14823
msgid "The shader uses PrimID."
msgstr ""

#: ../../../AMDGPUUsage.rst:14828
msgid "AMDPAL Code Object Shader Function Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:14834
msgid "*symbol name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:14834
msgid ""
"*symbol name* is the ELF symbol name of the shader function code entry "
"address. The value is the function's metadata. See :ref:`amdgpu-amdpal-code-"
"object-shader-function-metadata-map-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14841
msgid "AMDPAL Code Object Shader Function Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:14850
msgid "Size in bytes of scratch memory used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:14851
msgid "Size in bytes of LDS memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:14852
msgid "Number of VGPRs used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:14853
msgid "Number of SGPRs used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:14854
msgid "\".stack_frame_size_in_bytes\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14854
msgid "Amount of stack size used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:14855
msgid "\".shader_subtype\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14855
msgid "Shader subtype/kind. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14857
msgid "\"Unknown\""
msgstr ""

#: ../../../AMDGPUUsage.rst:14863
msgid "AMDPAL Code Object Register Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:14867
msgid "32-bit Integer Key"
msgstr ""

#: ../../../AMDGPUUsage.rst:14869
msgid "``reg offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14869
msgid "32-bit integer"
msgstr ""

#: ../../../AMDGPUUsage.rst:14869
msgid ""
"``reg offset`` is the dword offset into the GFXIP register space of a GRBM "
"register (i.e., driver accessible GPU register number, not shader GPR "
"register number). The driver is required to program each specified register "
"to the corresponding specified value when executing this pipeline. "
"Typically, the ``reg offsets`` are the ``uint16_t`` offsets to each register "
"as defined by the hardware chip headers. The register is set to the provided "
"value. However, a ``reg offset`` that specifies a user data register (e.g., "
"COMPUTE_USER_DATA_0) needs special treatment. See :ref:`amdgpu-amdpal-code-"
"object-user-data-section` section for more information."
msgstr ""

#: ../../../AMDGPUUsage.rst:14885
msgid "User Data"
msgstr ""

#: ../../../AMDGPUUsage.rst:14887
msgid ""
"Each hardware stage has a set of 32-bit physical SPI *user data registers* "
"(either 16 or 32 based on graphics IP and the stage) which can be written "
"from a command buffer and then loaded into SGPRs when waves are launched via "
"a subsequent dispatch or draw operation. This is the way most arguments are "
"passed from the application/runtime to a hardware shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:14894
msgid ""
"PAL abstracts this functionality by exposing a set of 128 *user data "
"entries* per pipeline a client can use to pass arguments from a command "
"buffer to one or more shaders in that pipeline. The ELF code object must "
"specify a mapping from virtualized *user data entries* to physical *user "
"data registers*, and PAL is responsible for implementing that mapping, "
"including spilling overflow *user data entries* to memory if needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:14901
msgid ""
"Since the *user data registers* are GRBM-accessible SPI registers, this "
"mapping is actually embedded in the ``.registers`` metadata entry. For most "
"registers, the value in that map is a literal 32-bit value that should be "
"written to the register by the driver. However, when the register is a *user "
"data register* (any USER_DATA register e.g., SPI_SHADER_USER_DATA_PS_5), the "
"value is instead an encoding that tells the driver to write either a *user "
"data entry* value or one of several driver-internal values to the register. "
"This encoding is described in the following table:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14913
msgid ""
"Currently, *user data registers* 0 and 1 (e.g., SPI_SHADER_USER_DATA_PS_0, "
"and SPI_SHADER_USER_DATA_PS_1) are reserved. *User data register* 0 must "
"always be programmed to the address of the GlobalTable, and *user data "
"register* 1 must always be programmed to the address of the PerShaderTable."
msgstr ""

#: ../../../AMDGPUUsage.rst:14920
msgid "AMDPAL User Data Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:14926
msgid "0..127"
msgstr ""

#: ../../../AMDGPUUsage.rst:14926
msgid "*User Data Entry*"
msgstr ""

#: ../../../AMDGPUUsage.rst:14926
msgid "32-bit value of user_data_entry[N] as specified via *CmdSetUserData()*"
msgstr ""

#: ../../../AMDGPUUsage.rst:14927
msgid "0x10000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:14927
msgid "GlobalTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:14927
msgid ""
"32-bit pointer to GPU memory containing the global internal table (should "
"always point to *user data register* 0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14929
msgid "0x10000001"
msgstr ""

#: ../../../AMDGPUUsage.rst:14929
msgid "PerShaderTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:14929
msgid ""
"32-bit pointer to GPU memory containing the per-shader internal table. See :"
"ref:`amdgpu-amdpal-code-object-metadata-user-data-per-shader-table-section` "
"for more detail (should always point to *user data register* 1)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14932
msgid "0x10000002"
msgstr ""

#: ../../../AMDGPUUsage.rst:14932
msgid "SpillTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:14932
msgid ""
"32-bit pointer to GPU memory containing the user data spill table. See :ref:"
"`amdgpu-amdpal-code-object-metadata-user-data-spill-table-section` for more "
"detail."
msgstr ""

#: ../../../AMDGPUUsage.rst:14935
msgid "0x10000003"
msgstr ""

#: ../../../AMDGPUUsage.rst:14935
msgid "BaseVertex"
msgstr ""

#: ../../../AMDGPUUsage.rst:14935
msgid ""
"Vertex offset (32-bit unsigned integer). Not needed if the pipeline doesn't "
"reference the draw index in the vertex shader. Only supported by the first "
"stage in a graphics pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:14938
msgid "0x10000004"
msgstr ""

#: ../../../AMDGPUUsage.rst:14938
msgid "BaseInstance"
msgstr ""

#: ../../../AMDGPUUsage.rst:14938
msgid ""
"Instance offset (32-bit unsigned integer). Only supported by the first stage "
"in a graphics pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:14940
msgid "0x10000005"
msgstr ""

#: ../../../AMDGPUUsage.rst:14940
msgid "DrawIndex"
msgstr ""

#: ../../../AMDGPUUsage.rst:14940
msgid ""
"Draw index (32-bit unsigned integer). Only supported by the first stage in a "
"graphics pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:14942
msgid "0x10000006"
msgstr ""

#: ../../../AMDGPUUsage.rst:14942
msgid "Workgroup"
msgstr ""

#: ../../../AMDGPUUsage.rst:14942
msgid ""
"Thread group count (32-bit unsigned integer). Low half of a 64-bit address "
"of a buffer containing the grid dimensions for a Compute dispatch operation. "
"The high half of the address is stored in the next sequential user-SGPR. "
"Only supported by compute pipelines."
msgstr ""

#: ../../../AMDGPUUsage.rst:14946
msgid "0x1000000A"
msgstr ""

#: ../../../AMDGPUUsage.rst:14946
msgid "EsGsLdsSize"
msgstr ""

#: ../../../AMDGPUUsage.rst:14946
msgid ""
"Indicates that PAL will program this user-SGPR to contain the amount of LDS "
"space used for the ES/GS pseudo-ring-buffer for passing data between shader "
"stages."
msgstr ""

#: ../../../AMDGPUUsage.rst:14949
msgid "0x1000000B"
msgstr ""

#: ../../../AMDGPUUsage.rst:14949
msgid "ViewId"
msgstr ""

#: ../../../AMDGPUUsage.rst:14949
msgid ""
"View id (32-bit unsigned integer) identifies a view of graphic pipeline "
"instancing."
msgstr ""

#: ../../../AMDGPUUsage.rst:14951
msgid "0x1000000C"
msgstr ""

#: ../../../AMDGPUUsage.rst:14951
msgid "StreamOutTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:14951
msgid ""
"32-bit pointer to GPU memory containing the stream out target SRD table.  "
"This can only appear for one shader stage per pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:14953
msgid "0x1000000D"
msgstr ""

#: ../../../AMDGPUUsage.rst:14953
msgid "PerShaderPerfData"
msgstr ""

#: ../../../AMDGPUUsage.rst:14953
msgid ""
"32-bit pointer to GPU memory containing the per-shader performance data "
"buffer."
msgstr ""

#: ../../../AMDGPUUsage.rst:14954
msgid "0x1000000F"
msgstr ""

#: ../../../AMDGPUUsage.rst:14954
msgid "VertexBufferTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:14954
msgid ""
"32-bit pointer to GPU memory containing the vertex buffer SRD table.  This "
"can only appear for one shader stage per pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:14956
msgid "0x10000010"
msgstr ""

#: ../../../AMDGPUUsage.rst:14956
msgid "UavExportTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:14956
msgid ""
"32-bit pointer to GPU memory containing the UAV export SRD table.  This can "
"only appear for one shader stage per pipeline (PS). These replace color "
"targets and are completely separate from any UAVs used by the shader. This "
"is optional, and only used by the PS when UAV exports are used to replace "
"color-target exports to optimize specific shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:14961
msgid "0x10000011"
msgstr ""

#: ../../../AMDGPUUsage.rst:14961
msgid "NggCullingData"
msgstr ""

#: ../../../AMDGPUUsage.rst:14961
msgid ""
"64-bit pointer to GPU memory containing the hardware register data needed by "
"some NGG pipelines to perform culling.  This value contains the address of "
"the first of two consecutive registers which provide the full GPU address."
msgstr ""

#: ../../../AMDGPUUsage.rst:14964
msgid "0x10000015"
msgstr ""

#: ../../../AMDGPUUsage.rst:14964
msgid "FetchShaderPtr"
msgstr ""

#: ../../../AMDGPUUsage.rst:14964
msgid "64-bit pointer to GPU memory containing the fetch shader subroutine."
msgstr ""

#: ../../../AMDGPUUsage.rst:14970
msgid "Per-Shader Table"
msgstr ""

#: ../../../AMDGPUUsage.rst:14972
msgid ""
"Low 32 bits of the GPU address for an optional buffer in the ``.data`` "
"section of the ELF. The high 32 bits of the address match the high 32 bits "
"of the shader's program counter."
msgstr ""

#: ../../../AMDGPUUsage.rst:14976
msgid ""
"The buffer can be anything the shader compiler needs it for, and allows each "
"shader to have its own region of the ``.data`` section. Typically, this "
"could be a table of buffer SRD's and the data pointed to by the buffer "
"SRD's, but it could be a flat-address region of memory as well. Its layout "
"and usage are defined by the shader compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:14982
msgid ""
"Each shader's table in the ``.data`` section is referenced by the symbol "
"``_amdgpu_``\\ *xs*\\ ``_shdr_intrl_data``  where *xs* corresponds with the "
"hardware shader stage the data is for. E.g., ``_amdgpu_cs_shdr_intrl_data`` "
"for the compute shader hardware stage."
msgstr ""

#: ../../../AMDGPUUsage.rst:14990
msgid "Spill Table"
msgstr ""

#: ../../../AMDGPUUsage.rst:14992
msgid ""
"It is possible for a hardware shader to need access to more *user data "
"entries* than there are slots available in user data registers for one or "
"more hardware shader stages. In that case, the PAL runtime expects the "
"necessary *user data entries* to be spilled to GPU memory and use one user "
"data register to point to the spilled user data memory. The value of the "
"*user data entry* must then represent the location where a shader expects to "
"read the low 32-bits of the table's GPU virtual address. The *spill table* "
"itself represents a set of 32-bit values managed by the PAL runtime in GPU-"
"accessible memory that can be made indirectly accessible to a hardware "
"shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:15004
msgid "Unspecified OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:15006
msgid ""
"This section provides code conventions used when the target triple OS is "
"empty (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:15012
msgid ""
"For code objects generated by AMDGPU backend for non-amdhsa OS, the runtime "
"does not install a trap handler. The ``llvm.trap`` and ``llvm.debugtrap`` "
"instructions are handled as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:15016
msgid "AMDGPU Trap Handler for Non-AMDHSA OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:15022
msgid "llvm.trap"
msgstr ""

#: ../../../AMDGPUUsage.rst:15022
msgid "s_endpgm"
msgstr ""

#: ../../../AMDGPUUsage.rst:15022
msgid "Causes wavefront to be terminated."
msgstr ""

#: ../../../AMDGPUUsage.rst:15023
msgid "llvm.debugtrap"
msgstr ""

#: ../../../AMDGPUUsage.rst:15023
msgid "Compiler warning given that there is no trap handler installed."
msgstr ""

#: ../../../AMDGPUUsage.rst:15028
msgid "Source Languages"
msgstr ""

#: ../../../AMDGPUUsage.rst:15033
msgid "OpenCL"
msgstr ""

#: ../../../AMDGPUUsage.rst:15035
msgid "When the language is OpenCL the following differences occur:"
msgstr ""

#: ../../../AMDGPUUsage.rst:15037
msgid ""
"The OpenCL memory model is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:15038
msgid ""
"The AMDGPU backend appends additional arguments to the kernel's explicit "
"arguments for the AMDHSA OS (see :ref:`opencl-kernel-implicit-arguments-"
"appended-for-amdhsa-os-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:15041
msgid ""
"Additional metadata is generated (see :ref:`amdgpu-amdhsa-code-object-"
"metadata`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:15044
msgid "OpenCL kernel implicit arguments appended for AMDHSA OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:15048
msgid "Position"
msgstr ""

#: ../../../AMDGPUUsage.rst:15048
msgid "Byte Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:15048
msgid "Byte Alignment"
msgstr ""

#: ../../../AMDGPUUsage.rst:15051
msgid "OpenCL Global Offset X"
msgstr ""

#: ../../../AMDGPUUsage.rst:15052
msgid "OpenCL Global Offset Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:15053
msgid "OpenCL Global Offset Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:15054
msgid "OpenCL address of printf buffer"
msgstr ""

#: ../../../AMDGPUUsage.rst:15055
msgid "OpenCL address of virtual queue used by enqueue_kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:15057
msgid "OpenCL address of AqlWrap struct used by enqueue_kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:15059
msgid "Pointer argument used for Multi-gird synchronization."
msgstr ""

#: ../../../AMDGPUUsage.rst:15066
msgid "HCC"
msgstr ""

#: ../../../AMDGPUUsage.rst:15068
msgid "When the language is HCC the following differences occur:"
msgstr ""

#: ../../../AMDGPUUsage.rst:15070
msgid "The HSA memory model is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:15075
msgid "Assembler"
msgstr ""

#: ../../../AMDGPUUsage.rst:15077
msgid ""
"AMDGPU backend has LLVM-MC based assembler which is currently in "
"development. It supports AMDGCN GFX6-GFX11."
msgstr ""

#: ../../../AMDGPUUsage.rst:15080
msgid "This section describes general syntax for instructions and operands."
msgstr ""

#: ../../../AMDGPUUsage.rst:15083
msgid "Instructions"
msgstr ""

#: ../../../AMDGPUUsage.rst:15085
msgid ""
"An instruction has the following :doc:`syntax<AMDGPUInstructionSyntax>`:"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid ""
"``<``\\ *opcode*\\ ``> <``\\ *operand0*\\ ``>, <``\\ *operand1*\\ ``>,... "
"<``\\ *modifier0*\\ ``> <``\\ *modifier1*\\ ``>...``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15090
msgid ""
":doc:`Operands<AMDGPUOperandSyntax>` are comma-separated while :doc:"
"`modifiers<AMDGPUModifierSyntax>` are space-separated."
msgstr ""

#: ../../../AMDGPUUsage.rst:15093
msgid ""
"The order of operands and modifiers is fixed. Most modifiers are optional "
"and may be omitted."
msgstr ""

#: ../../../AMDGPUUsage.rst:15096
msgid ""
"Links to detailed instruction syntax description may be found in the "
"following table. Note that features under development are not included in "
"this description."
msgstr ""

#: ../../../AMDGPUUsage.rst:15101
msgid "Core ISA"
msgstr ""

#: ../../../AMDGPUUsage.rst:15101
msgid "ISA Variants and Extensions"
msgstr ""

#: ../../../AMDGPUUsage.rst:15103
msgid "GCN 2"
msgstr ""

#: ../../../AMDGPUUsage.rst:15103
msgid ":doc:`GFX7<AMDGPU/AMDGPUAsmGFX7>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15103 ../../../AMDGPUUsage.rst:15104
msgid "\\-"
msgstr ""

#: ../../../AMDGPUUsage.rst:15104
msgid "GCN 3, GCN 4"
msgstr ""

#: ../../../AMDGPUUsage.rst:15104
msgid ":doc:`GFX8<AMDGPU/AMDGPUAsmGFX8>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15105
msgid "GCN 5"
msgstr ""

#: ../../../AMDGPUUsage.rst:15105 ../../../AMDGPUUsage.rst:15117
#: ../../../AMDGPUUsage.rst:15119 ../../../AMDGPUUsage.rst:15121
msgid ":doc:`GFX9<AMDGPU/AMDGPUAsmGFX9>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15105
msgid ":doc:`gfx900<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15107
msgid ":doc:`gfx902<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15109
msgid ":doc:`gfx904<AMDGPU/AMDGPUAsmGFX904>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15111
msgid ":doc:`gfx906<AMDGPU/AMDGPUAsmGFX906>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15113
msgid ":doc:`gfx909<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15115
msgid ":doc:`gfx90c<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15117
msgid "CDNA 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:15117
msgid ":doc:`gfx908<AMDGPU/AMDGPUAsmGFX908>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15119
msgid "CDNA 2"
msgstr ""

#: ../../../AMDGPUUsage.rst:15119
msgid ":doc:`gfx90a<AMDGPU/AMDGPUAsmGFX90a>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15121
msgid "CDNA 3"
msgstr ""

#: ../../../AMDGPUUsage.rst:15121
msgid ":doc:`gfx940<AMDGPU/AMDGPUAsmGFX940>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15123
msgid ":doc:`gfx941<AMDGPU/AMDGPUAsmGFX940>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15125
msgid ":doc:`gfx942<AMDGPU/AMDGPUAsmGFX940>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15127
msgid "RDNA 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:15127
msgid ":doc:`GFX10 RDNA1<AMDGPU/AMDGPUAsmGFX10>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15127
msgid ":doc:`gfx1010<AMDGPU/AMDGPUAsmGFX10>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15129
msgid ":doc:`gfx1011<AMDGPU/AMDGPUAsmGFX1011>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15131
msgid ":doc:`gfx1012<AMDGPU/AMDGPUAsmGFX1011>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15133
msgid ":doc:`gfx1013<AMDGPU/AMDGPUAsmGFX1013>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15135
msgid "RDNA 2"
msgstr ""

#: ../../../AMDGPUUsage.rst:15135
msgid ":doc:`GFX10 RDNA2<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15135
msgid ":doc:`gfx1030<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15137
msgid ":doc:`gfx1031<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15139
msgid ":doc:`gfx1032<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15141
msgid ":doc:`gfx1033<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15143
msgid ":doc:`gfx1034<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15145
msgid ":doc:`gfx1035<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15147
msgid ":doc:`gfx1036<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15149
msgid "RDNA 3"
msgstr ""

#: ../../../AMDGPUUsage.rst:15149
msgid ":doc:`GFX11<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15149
msgid ":doc:`gfx1100<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15151
msgid ":doc:`gfx1101<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15153
msgid ":doc:`gfx1102<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15155
msgid ":doc:`gfx1103<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15158
msgid ""
"For more information about instructions, their semantics and supported "
"combinations of operands, refer to one of instruction set architecture "
"manuals [AMD-GCN-GFX6]_, [AMD-GCN-GFX7]_, [AMD-GCN-GFX8]_, [AMD-GCN-GFX900-"
"GFX904-VEGA]_, [AMD-GCN-GFX906-VEGA7NM]_, [AMD-GCN-GFX908-CDNA1]_, [AMD-GCN-"
"GFX90A-CDNA2]_, [AMD-GCN-GFX940-GFX942-CDNA3]_, [AMD-GCN-GFX10-RDNA1]_, [AMD-"
"GCN-GFX10-RDNA2]_ and [AMD-GCN-GFX11-RDNA3]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:15169
msgid ""
"Detailed description of operands may be found :doc:"
"`here<AMDGPUOperandSyntax>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15172
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUUsage.rst:15174
msgid ""
"Detailed description of modifiers may be found :doc:"
"`here<AMDGPUModifierSyntax>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15178
msgid "Instruction Examples"
msgstr ""

#: ../../../AMDGPUUsage.rst:15181
msgid "DS"
msgstr ""

#: ../../../AMDGPUUsage.rst:15190
msgid ""
"For full list of supported instructions, refer to \"LDS/GDS instructions\" "
"in ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:15194
msgid "FLAT"
msgstr ""

#: ../../../AMDGPUUsage.rst:15204
msgid ""
"For full list of supported instructions, refer to \"FLAT instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:15208
msgid "MUBUF"
msgstr ""

#: ../../../AMDGPUUsage.rst:15218
msgid ""
"For full list of supported instructions, refer to \"MUBUF Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:15222
msgid "SMRD/SMEM"
msgstr ""

#: ../../../AMDGPUUsage.rst:15232
msgid ""
"For full list of supported instructions, refer to \"Scalar Memory "
"Operations\" in ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:15236
msgid "SOP1"
msgstr ""

#: ../../../AMDGPUUsage.rst:15248
msgid ""
"For full list of supported instructions, refer to \"SOP1 Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:15252
msgid "SOP2"
msgstr ""

#: ../../../AMDGPUUsage.rst:15266
msgid ""
"For full list of supported instructions, refer to \"SOP2 Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:15270
msgid "SOPC"
msgstr ""

#: ../../../AMDGPUUsage.rst:15279
msgid ""
"For full list of supported instructions, refer to \"SOPC Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:15283
msgid "SOPP"
msgstr ""

#: ../../../AMDGPUUsage.rst:15299
msgid ""
"For full list of supported instructions, refer to \"SOPP Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:15302
msgid ""
"Unless otherwise mentioned, little verification is performed on the operands "
"of SOPP Instructions, so it is up to the programmer to be familiar with the "
"range or acceptable values."
msgstr ""

#: ../../../AMDGPUUsage.rst:15307
msgid "VALU"
msgstr ""

#: ../../../AMDGPUUsage.rst:15309
msgid ""
"For vector ALU instruction opcodes (VOP1, VOP2, VOP3, VOPC, VOP_DPP, "
"VOP_SDWA), the assembler will automatically use optimal encoding based on "
"its operands. To force specific encoding, one can add a suffix to the opcode "
"of the instruction:"
msgstr ""

#: ../../../AMDGPUUsage.rst:15313
msgid "_e32 for 32-bit VOP1/VOP2/VOPC"
msgstr ""

#: ../../../AMDGPUUsage.rst:15314
msgid "_e64 for 64-bit VOP3"
msgstr ""

#: ../../../AMDGPUUsage.rst:15315
msgid "_dpp for VOP_DPP"
msgstr ""

#: ../../../AMDGPUUsage.rst:15316
msgid "_e64_dpp for VOP3 with DPP"
msgstr ""

#: ../../../AMDGPUUsage.rst:15317
msgid "_sdwa for VOP_SDWA"
msgstr ""

#: ../../../AMDGPUUsage.rst:15319
msgid "VOP1/VOP2/VOP3/VOPC examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:15336
msgid "VOP_DPP examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:15350
msgid "VOP3_DPP examples (Available on GFX11+):"
msgstr ""

#: ../../../AMDGPUUsage.rst:15358
msgid "VOP_SDWA examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:15368
msgid ""
"For full list of supported instructions, refer to \"Vector ALU "
"instructions\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:15373
msgid "Code Object V2 Predefined Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:15378 ../../../AMDGPUUsage.rst:15549
msgid ""
"The AMDGPU assembler defines and updates some symbols automatically. These "
"symbols do not affect code generation."
msgstr ""

#: ../../../AMDGPUUsage.rst:15382
msgid ".option.machine_version_major"
msgstr ""

#: ../../../AMDGPUUsage.rst:15384 ../../../AMDGPUUsage.rst:15555
msgid ""
"Set to the GFX major generation number of the target being assembled for. "
"For example, when assembling for a \"GFX9\" target this will be set to the "
"integer value \"9\". The possible GFX major generation numbers are presented "
"in :ref:`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15390
msgid ".option.machine_version_minor"
msgstr ""

#: ../../../AMDGPUUsage.rst:15392 ../../../AMDGPUUsage.rst:15563
msgid ""
"Set to the GFX minor generation number of the target being assembled for. "
"For example, when assembling for a \"GFX810\" target this will be set to the "
"integer value \"1\". The possible GFX minor generation numbers are presented "
"in :ref:`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15398
msgid ".option.machine_version_stepping"
msgstr ""

#: ../../../AMDGPUUsage.rst:15400 ../../../AMDGPUUsage.rst:15571
msgid ""
"Set to the GFX stepping generation number of the target being assembled for. "
"For example, when assembling for a \"GFX704\" target this will be set to the "
"integer value \"4\". The possible GFX stepping generation numbers are "
"presented in :ref:`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15406
msgid ".kernel.vgpr_count"
msgstr ""

#: ../../../AMDGPUUsage.rst:15408
msgid ""
"Set to zero each time a :ref:`amdgpu-amdhsa-assembler-directive-"
"amdgpu_hsa_kernel` directive is encountered. At each instruction, if the "
"current value of this symbol is less than or equal to the maximum VGPR "
"number explicitly referenced within that instruction then the symbol value "
"is updated to equal that VGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:15416
msgid ".kernel.sgpr_count"
msgstr ""

#: ../../../AMDGPUUsage.rst:15418
msgid ""
"Set to zero each time a :ref:`amdgpu-amdhsa-assembler-directive-"
"amdgpu_hsa_kernel` directive is encountered. At each instruction, if the "
"current value of this symbol is less than or equal to the maximum VGPR "
"number explicitly referenced within that instruction then the symbol value "
"is updated to equal that SGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:15428
msgid "Code Object V2 Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:15433
msgid ""
"AMDGPU ABI defines auxiliary data in output code object. In assembly source, "
"one can specify them with assembler directives."
msgstr ""

#: ../../../AMDGPUUsage.rst:15437
msgid ".hsa_code_object_version major, minor"
msgstr ""

#: ../../../AMDGPUUsage.rst:15439
msgid ""
"*major* and *minor* are integers that specify the version of the HSA code "
"object that will be generated by the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:15443
msgid ".hsa_code_object_isa [major, minor, stepping, vendor, arch]"
msgstr ""

#: ../../../AMDGPUUsage.rst:15446
msgid ""
"*major*, *minor*, and *stepping* are all integers that describe the "
"instruction set architecture (ISA) version of the assembly program."
msgstr ""

#: ../../../AMDGPUUsage.rst:15449
msgid ""
"*vendor* and *arch* are quoted strings. *vendor* should always be equal to "
"\"AMD\" and *arch* should always be equal to \"AMDGPU\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:15452
msgid ""
"By default, the assembler will derive the ISA version, *vendor*, and *arch* "
"from the value of the -mcpu option that is passed to the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:15458
msgid ".amdgpu_hsa_kernel (name)"
msgstr ""

#: ../../../AMDGPUUsage.rst:15460
msgid ""
"This directives specifies that the symbol with given name is a kernel entry "
"point (label) and the object should contain corresponding symbol of type "
"STT_AMDGPU_HSA_KERNEL."
msgstr ""

#: ../../../AMDGPUUsage.rst:15465
msgid ".amd_kernel_code_t"
msgstr ""

#: ../../../AMDGPUUsage.rst:15467
msgid ""
"This directive marks the beginning of a list of key / value pairs that are "
"used to specify the amd_kernel_code_t object that will be emitted by the "
"assembler. The list must be terminated by the *.end_amd_kernel_code_t* "
"directive. For any amd_kernel_code_t values that are unspecified a default "
"value will be used. The default value for all keys is 0, with the following "
"exceptions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:15473
msgid "*amd_code_version_major* defaults to 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:15474
msgid "*amd_kernel_code_version_minor* defaults to 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:15475
msgid "*amd_machine_kind* defaults to 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:15476
msgid ""
"*amd_machine_version_major*, *machine_version_minor*, and "
"*amd_machine_version_stepping* are derived from the value of the -mcpu "
"option that is passed to the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:15479
msgid "*kernel_code_entry_byte_offset* defaults to 256."
msgstr ""

#: ../../../AMDGPUUsage.rst:15480
msgid ""
"*wavefront_size* defaults 6 for all targets before GFX10. For GFX10 onwards "
"defaults to 6 if target feature ``wavefrontsize64`` is enabled, otherwise 5. "
"Note that wavefront size is specified as a power of two, so a value of **n** "
"means a size of 2^ **n**."
msgstr ""

#: ../../../AMDGPUUsage.rst:15484
msgid "*call_convention* defaults to -1."
msgstr ""

#: ../../../AMDGPUUsage.rst:15485
msgid ""
"*kernarg_segment_alignment*, *group_segment_alignment*, and "
"*private_segment_alignment* default to 4. Note that alignments are specified "
"as a power of 2, so a value of **n** means an alignment of 2^ **n**."
msgstr ""

#: ../../../AMDGPUUsage.rst:15488
msgid ""
"*enable_tg_split* defaults to 1 if target feature ``tgsplit`` is enabled for "
"GFX90A onwards."
msgstr ""

#: ../../../AMDGPUUsage.rst:15490
msgid ""
"*enable_wgp_mode* defaults to 1 if target feature ``cumode`` is disabled for "
"GFX10 onwards."
msgstr ""

#: ../../../AMDGPUUsage.rst:15492
msgid "*enable_mem_ordered* defaults to 1 for GFX10 onwards."
msgstr ""

#: ../../../AMDGPUUsage.rst:15494
msgid ""
"The *.amd_kernel_code_t* directive must be placed immediately after the "
"function label and before any instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:15497
msgid ""
"For a full list of amd_kernel_code_t keys, refer to AMDGPU ABI document, "
"comments in lib/Target/AMDGPU/AmdKernelCodeT.h and test/CodeGen/AMDGPU/hsa.s."
msgstr ""

#: ../../../AMDGPUUsage.rst:15503
msgid "Code Object V2 Example Source Code"
msgstr ""

#: ../../../AMDGPUUsage.rst:15508 ../../../AMDGPUUsage.rst:15809
msgid ""
"Here is an example of a minimal assembly source file, defining one HSA "
"kernel:"
msgstr ""

#: ../../../AMDGPUUsage.rst:15547
msgid "Code Object V3 and Above Predefined Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:15553
msgid ".amdgcn.gfx_generation_number"
msgstr ""

#: ../../../AMDGPUUsage.rst:15561
msgid ".amdgcn.gfx_generation_minor"
msgstr ""

#: ../../../AMDGPUUsage.rst:15569
msgid ".amdgcn.gfx_generation_stepping"
msgstr ""

#: ../../../AMDGPUUsage.rst:15579
msgid ".amdgcn.next_free_vgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:15581
msgid ""
"Set to zero before assembly begins. At each instruction, if the current "
"value of this symbol is less than or equal to the maximum VGPR number "
"explicitly referenced within that instruction then the symbol value is "
"updated to equal that VGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:15586
msgid ""
"May be used to set the `.amdhsa_next_free_vgpr` directive in :ref:`amdhsa-"
"kernel-directives-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15589 ../../../AMDGPUUsage.rst:15604
msgid ""
"May be set at any time, e.g. manually set to zero at the start of each "
"kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:15594
msgid ".amdgcn.next_free_sgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:15596
msgid ""
"Set to zero before assembly begins. At each instruction, if the current "
"value of this symbol is less than or equal the maximum SGPR number "
"explicitly referenced within that instruction then the symbol value is "
"updated to equal that SGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:15601
msgid ""
"May be used to set the `.amdhsa_next_free_spgr` directive in :ref:`amdhsa-"
"kernel-directives-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15609
msgid "Code Object V3 and Above Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:15611
msgid ""
"Directives which begin with ``.amdgcn`` are valid for all ``amdgcn`` "
"architecture processors, and are not OS-specific. Directives which begin "
"with ``.amdhsa`` are specific to ``amdgcn`` architecture processors when the "
"``amdhsa`` OS is specified. See :ref:`amdgpu-target-triples` and :ref:"
"`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15620
msgid ".amdgcn_target <target-triple> \"-\" <target-id>"
msgstr ""

#: ../../../AMDGPUUsage.rst:15622
msgid ""
"Optional directive which declares the ``<target-triple>-<target-id>`` "
"supported by the containing assembler source file. Used by the assembler to "
"validate command-line options such as ``-triple``, ``-mcpu``, and ``--"
"offload-arch=<target-id>``. A non-canonical target ID is allowed. See :ref:"
"`amdgpu-target-triples` and :ref:`amdgpu-target-id`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15630
msgid ""
"The target ID syntax used for code object V2 to V3 for this directive "
"differs from that used elsewhere. See :ref:`amdgpu-target-id-v2-v3`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15636
msgid ".amdhsa_code_object_version <version>"
msgstr ""

#: ../../../AMDGPUUsage.rst:15638
msgid ""
"Optional directive which declares the code object version to be generated by "
"the assembler. If not present, a default value will be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:15642
msgid ".amdhsa_kernel <name>"
msgstr ""

#: ../../../AMDGPUUsage.rst:15644
msgid ""
"Creates a correctly aligned AMDHSA kernel descriptor and a symbol, ``<name>."
"kd``, in the current location of the current section. Only valid when the OS "
"is ``amdhsa``. ``<name>`` must be a symbol that labels the first instruction "
"to execute, and does not need to be previously defined."
msgstr ""

#: ../../../AMDGPUUsage.rst:15649
msgid ""
"Marks the beginning of a list of directives used to generate the bytes of a "
"kernel descriptor, as described in :ref:`amdgpu-amdhsa-kernel-descriptor`. "
"Directives which may appear in this list are described in :ref:`amdhsa-"
"kernel-directives-table`. Directives may appear in any order, must be valid "
"for the target being assembled for, and cannot be repeated. Directives "
"support the range of values specified by the field they reference in :ref:"
"`amdgpu-amdhsa-kernel-descriptor`. If a directive is not specified, it is "
"assumed to have its default value, unless it is marked as \"Required\", in "
"which case it is an error to omit the directive. This list of directives is "
"terminated by an ``.end_amdhsa_kernel`` directive."
msgstr ""

#: ../../../AMDGPUUsage.rst:15660
msgid "AMDHSA Kernel Assembler Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:15664
msgid "Directive"
msgstr ""

#: ../../../AMDGPUUsage.rst:15664
msgid "Default"
msgstr ""

#: ../../../AMDGPUUsage.rst:15664
msgid "Supported On"
msgstr ""

#: ../../../AMDGPUUsage.rst:15666
msgid "``.amdhsa_group_segment_fixed_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15666 ../../../AMDGPUUsage.rst:15668
#: ../../../AMDGPUUsage.rst:15670 ../../../AMDGPUUsage.rst:15672
#: ../../../AMDGPUUsage.rst:15677 ../../../AMDGPUUsage.rst:15679
#: ../../../AMDGPUUsage.rst:15681 ../../../AMDGPUUsage.rst:15683
#: ../../../AMDGPUUsage.rst:15688 ../../../AMDGPUUsage.rst:15694
#: ../../../AMDGPUUsage.rst:15701 ../../../AMDGPUUsage.rst:15703
#: ../../../AMDGPUUsage.rst:15705 ../../../AMDGPUUsage.rst:15707
#: ../../../AMDGPUUsage.rst:15709 ../../../AMDGPUUsage.rst:15713
#: ../../../AMDGPUUsage.rst:15716 ../../../AMDGPUUsage.rst:15722
#: ../../../AMDGPUUsage.rst:15733 ../../../AMDGPUUsage.rst:15737
#: ../../../AMDGPUUsage.rst:15741 ../../../AMDGPUUsage.rst:15745
#: ../../../AMDGPUUsage.rst:15771 ../../../AMDGPUUsage.rst:15773
#: ../../../AMDGPUUsage.rst:15775 ../../../AMDGPUUsage.rst:15777
#: ../../../AMDGPUUsage.rst:15779 ../../../AMDGPUUsage.rst:15781
#: ../../../AMDGPUUsage.rst:15783
msgid "GFX6-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:15666
msgid ""
"Controls GROUP_SEGMENT_FIXED_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15668
msgid "``.amdhsa_private_segment_fixed_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15668
msgid ""
"Controls PRIVATE_SEGMENT_FIXED_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15670
msgid "``.amdhsa_kernarg_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15670
msgid ""
"Controls KERNARG_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15672
msgid "``.amdhsa_user_sgpr_count``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15672
msgid ""
"Controls USER_SGPR_COUNT in COMPUTE_PGM_RSRC2 :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:15674
msgid "``.amdhsa_user_sgpr_private_segment_buffer``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15674 ../../../AMDGPUUsage.rst:15685
#: ../../../AMDGPUUsage.rst:15696
msgid "GFX6-GFX10 (except GFX940)"
msgstr ""

#: ../../../AMDGPUUsage.rst:15674
msgid ""
"Controls ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15677
msgid "``.amdhsa_user_sgpr_dispatch_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15677
msgid ""
"Controls ENABLE_SGPR_DISPATCH_PTR in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15679
msgid "``.amdhsa_user_sgpr_queue_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15679
msgid ""
"Controls ENABLE_SGPR_QUEUE_PTR in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15681
msgid "``.amdhsa_user_sgpr_kernarg_segment_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15681
msgid ""
"Controls ENABLE_SGPR_KERNARG_SEGMENT_PTR in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15683
msgid "``.amdhsa_user_sgpr_dispatch_id``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15683
msgid ""
"Controls ENABLE_SGPR_DISPATCH_ID in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15685
msgid "``.amdhsa_user_sgpr_flat_scratch_init``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15685
msgid ""
"Controls ENABLE_SGPR_FLAT_SCRATCH_INIT in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15688
msgid "``.amdhsa_user_sgpr_private_segment_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15688
msgid ""
"Controls ENABLE_SGPR_PRIVATE_SEGMENT_SIZE in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15690
msgid "``.amdhsa_wavefront_size32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15690
msgid "Target Feature Specific (wavefrontsize64)"
msgstr ""

#: ../../../AMDGPUUsage.rst:15690
msgid ""
"Controls ENABLE_WAVEFRONT_SIZE32 in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15694
msgid "``.amdhsa_uses_dynamic_stack``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15694
msgid ""
"Controls USES_DYNAMIC_STACK in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15696
msgid "``.amdhsa_system_sgpr_private_segment_wavefront_offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15696 ../../../AMDGPUUsage.rst:15699
msgid ""
"Controls ENABLE_PRIVATE_SEGMENT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15699
msgid "``.amdhsa_enable_private_segment``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15699
msgid "GFX940, GFX11-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:15701
msgid "``.amdhsa_system_sgpr_workgroup_id_x``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15701
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_X in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15703
msgid "``.amdhsa_system_sgpr_workgroup_id_y``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15703
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_Y in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15705
msgid "``.amdhsa_system_sgpr_workgroup_id_z``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15705
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_Z in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15707
msgid "``.amdhsa_system_sgpr_workgroup_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15707
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_INFO in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15709
msgid "``.amdhsa_system_vgpr_workitem_id``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15709
msgid ""
"Controls ENABLE_VGPR_WORKITEM_ID in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-system-"
"vgpr-work-item-id-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15713
msgid "``.amdhsa_next_free_vgpr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15713
msgid ""
"Maximum VGPR number explicitly referenced, plus one. Used to calculate "
"GRANULATED_WORKITEM_VGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15716
msgid "``.amdhsa_next_free_sgpr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15716
msgid ""
"Maximum SGPR number explicitly referenced, plus one. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15719
msgid "``.amdhsa_accum_offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15719
msgid ""
"Offset of a first AccVGPR in the unified register file. Used to calculate "
"ACCUM_OFFSET in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15722
msgid "``.amdhsa_reserve_vcc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15722
msgid ""
"Whether the kernel may use the special VCC SGPR. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15725
msgid "``.amdhsa_reserve_flat_scratch``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15725
msgid "GFX7-GFX10 (except GFX940)"
msgstr ""

#: ../../../AMDGPUUsage.rst:15725
msgid ""
"Whether the kernel may use flat instructions to access scratch memory. Used "
"to calculate GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc1-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15729
msgid "``.amdhsa_reserve_xnack_mask``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15729
msgid "Target Feature Specific (xnack)"
msgstr ""

#: ../../../AMDGPUUsage.rst:15729
msgid "GFX8-GFX10"
msgstr ""

#: ../../../AMDGPUUsage.rst:15729
msgid ""
"Whether the kernel may trigger XNACK replay. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15733
msgid "``.amdhsa_float_round_mode_32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15733
msgid ""
"Controls FLOAT_ROUND_MODE_32 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-floating-"
"point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15737
msgid "``.amdhsa_float_round_mode_16_64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15737
msgid ""
"Controls FLOAT_ROUND_MODE_16_64 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15741
msgid "``.amdhsa_float_denorm_mode_32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15741
msgid ""
"Controls FLOAT_DENORM_MODE_32 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-floating-"
"point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15745
msgid "``.amdhsa_float_denorm_mode_16_64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15745
msgid ""
"Controls FLOAT_DENORM_MODE_16_64 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15749
msgid "``.amdhsa_dx10_clamp``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15749
msgid ""
"Controls ENABLE_DX10_CLAMP in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15751
msgid "``.amdhsa_ieee_mode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15751
msgid ""
"Controls ENABLE_IEEE_MODE in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15753
msgid "``.amdhsa_round_robin_scheduling``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15753
msgid ""
"Controls ENABLE_WG_RR_EN in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15755
msgid "``.amdhsa_fp16_overflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15755
msgid ""
"Controls FP16_OVFL in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15757
msgid "``.amdhsa_tg_split``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15757
msgid "Target Feature Specific (tgsplit)"
msgstr ""

#: ../../../AMDGPUUsage.rst:15757
msgid "GFX90A, GFX940, GFX11-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:15757
msgid ""
"Controls TG_SPLIT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15761
msgid "``.amdhsa_workgroup_processor_mode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15761
msgid "Target Feature Specific (cumode)"
msgstr ""

#: ../../../AMDGPUUsage.rst:15761
msgid ""
"Controls ENABLE_WGP_MODE in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15765
msgid "``.amdhsa_memory_ordered``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15765
msgid ""
"Controls MEM_ORDERED in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15767
msgid "``.amdhsa_forward_progress``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15767
msgid ""
"Controls FWD_PROGRESS in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15769
msgid "``.amdhsa_shared_vgpr_count``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15769
msgid ""
"Controls SHARED_VGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx10-"
"gfx11-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15771
msgid "``.amdhsa_exception_fp_ieee_invalid_op``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15771
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION in :ref:`amdgpu-"
"amdhsa-compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15773
msgid "``.amdhsa_exception_fp_denorm_src``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15773
msgid ""
"Controls ENABLE_EXCEPTION_FP_DENORMAL_SOURCE in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15775
msgid "``.amdhsa_exception_fp_ieee_div_zero``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15775
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO in :ref:`amdgpu-"
"amdhsa-compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15777
msgid "``.amdhsa_exception_fp_ieee_overflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15777
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15779
msgid "``.amdhsa_exception_fp_ieee_underflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15779
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15781
msgid "``.amdhsa_exception_fp_ieee_inexact``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15781
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_INEXACT in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15783
msgid "``.amdhsa_exception_int_div_zero``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15783
msgid ""
"Controls ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15785
msgid "``.amdhsa_user_sgpr_kernarg_preload_length``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15785
msgid ""
"Controls KERNARG_PRELOAD_SPEC_LENGTH in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15787
msgid "``.amdhsa_user_sgpr_kernarg_preload_offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15787
msgid ""
"Controls KERNARG_PRELOAD_SPEC_OFFSET in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15792
msgid ".amdgpu_metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:15794
msgid ""
"Optional directive which declares the contents of the ``NT_AMDGPU_METADATA`` "
"note record (see :ref:`amdgpu-elf-note-records-table-v3-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:15797
msgid ""
"The contents must be in the [YAML]_ markup format, with the same structure "
"and semantics described in :ref:`amdgpu-amdhsa-code-object-metadata-v3`, :"
"ref:`amdgpu-amdhsa-code-object-metadata-v4` or :ref:`amdgpu-amdhsa-code-"
"object-metadata-v5`."
msgstr ""

#: ../../../AMDGPUUsage.rst:15802
msgid "This directive is terminated by an ``.end_amdgpu_metadata`` directive."
msgstr ""

#: ../../../AMDGPUUsage.rst:15807
msgid "Code Object V3 and Above Example Source Code"
msgstr ""

#: ../../../AMDGPUUsage.rst:15864
msgid "This kernel is equivalent to the following HIP program:"
msgstr ""

#: ../../../AMDGPUUsage.rst:15873
msgid ""
"If an assembly source file contains multiple kernels and/or functions, the :"
"ref:`amdgpu-amdhsa-assembler-symbol-next_free_vgpr` and :ref:`amdgpu-amdhsa-"
"assembler-symbol-next_free_sgpr` symbols may be reset using the ``.set "
"<symbol>, <expression>`` directive. For example, in the case of two kernels, "
"where ``function1`` is only called from ``kernel1`` it is sufficient to "
"group the function with the kernel that calls it and reset the symbols "
"between the two connected components:"
msgstr ""

#: ../../../AMDGPUUsage.rst:15943
msgid ""
"These symbols cannot identify connected components in order to automatically "
"track the usage for each kernel. However, in some cases careful organization "
"of the kernels and functions in the source file means there is minimal "
"additional effort required to accurately calculate GPR usage."
msgstr ""

#: ../../../AMDGPUUsage.rst:15949
msgid "Additional Documentation"
msgstr ""

#: ../../../AMDGPUUsage.rst:15951
msgid ""
"`AMD Southern Islands Series ISA <http://developer.amd.com/wordpress/"
"media/2012/12/AMD_Southern_Islands_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15952
msgid ""
"`AMD Sea Islands Series ISA <http://developer.amd.com/wordpress/"
"media/2013/07/AMD_Sea_Islands_Instruction_Set_Architecture.pdf>`_"
msgstr ""

#: ../../../AMDGPUUsage.rst:15953
msgid ""
"`AMD GCN3 Instruction Set Architecture <http://amd-dev.wpengine.netdna-cdn."
"com/wordpress/media/2013/12/AMD_GCN3_Instruction_Set_Architecture_rev1.1."
"pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15954
msgid ""
"`AMD Vega Instruction Set Architecture <http://developer.amd.com/wordpress/"
"media/2013/12/Vega_Shader_ISA_28July2017.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15955
msgid ""
"`AMD Vega 7nm Instruction Set Architecture <https://gpuopen.com/wp-content/"
"uploads/2019/11/Vega_7nm_Shader_ISA_26November2019.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15956
msgid ""
"`AMD Instinct MI100 Instruction Set Architecture <https://developer.amd.com/"
"wp-content/resources/CDNA1_Shader_ISA_14December2020.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15957
msgid ""
"`AMD Instinct MI200 Instruction Set Architecture <https://developer.amd.com/"
"wp-content/resources/CDNA2_Shader_ISA_4February2022.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15958
msgid ""
"`AMD Instinct MI300 Instruction Set Architecture <https://www.amd.com/"
"content/dam/amd/en/documents/instinct-tech-docs/instruction-set-"
"architectures/amd-instinct-mi300-cdna3-instruction-set-architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15959
msgid ""
"`AMD RDNA 1.0 Instruction Set Architecture <https://gpuopen.com/wp-content/"
"uploads/2019/08/RDNA_Shader_ISA_5August2019.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15960
msgid ""
"`AMD RDNA 2 Instruction Set Architecture <https://developer.amd.com/wp-"
"content/resources/RDNA2_Shader_ISA_November2020.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15961
msgid ""
"`AMD RDNA 3 Instruction Set Architecture <https://developer.amd.com/wp-"
"content/resources/RDNA3_Shader_ISA_December2022.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15962
msgid ""
"`AMD R6xx shader ISA <http://developer.amd.com/wordpress/media/2012/10/"
"R600_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15963
msgid ""
"`AMD R7xx shader ISA <http://developer.amd.com/wordpress/media/2012/10/R700-"
"Family_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15964
msgid ""
"`AMD Evergreen shader ISA <http://developer.amd.com/wordpress/media/2012/10/"
"AMD_Evergreen-Family_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15965
msgid ""
"`AMD Cayman/Trinity shader ISA <http://developer.amd.com/wordpress/"
"media/2012/10/AMD_HD_6900_Series_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15966
msgid "`AMD ROCmâ„¢ Platform <https://rocmdocs.amd.com/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15967
msgid "`AMD ROCmâ„¢ github <http://github.com/RadeonOpenCompute>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15968
msgid "`AMD ROCm Release Notes <https://github.com/RadeonOpenCompute/ROCm>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15969
msgid ""
"`Attributes in Clang <https://clang.llvm.org/docs/AttributeReference.html>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15970
msgid "`DWARF Debugging Information Format <http://dwarfstd.org/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15971
msgid ""
"`Executable and Linkable Format (ELF) <http://www.sco.com/developers/gabi/"
">`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15972
msgid ""
"`Heterogeneous-race-free Memory Models <https://research.cs.wisc.edu/"
"multifacet/papers/asplos14_hrf.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15973
msgid ""
"`Heterogeneous System Architecture (HSA) Foundation <http://www."
"hsafoundation.com/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15974
msgid "`Message Pack <http://www.msgpack.org/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15975
msgid ""
"`The OpenCL Specification Version 2.0 <http://www.khronos.org/registry/cl/"
"specs/opencl-2.0.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15976
msgid "`Semantic Versioning <https://semver.org/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:15977
msgid ""
"`YAML Ain't Markup Language (YAMLâ„¢) Version 1.2 <http://www.yaml.org/"
"spec/1.2/spec.html>`__"
msgstr ""
