$date
	Mon Aug  5 19:56:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_file $end
$var wire 1 ! clk $end
$var wire 32 " read_data1 [31:0] $end
$var wire 32 # read_data2 [31:0] $end
$var wire 5 $ read_reg1 [4:0] $end
$var wire 5 % read_reg2 [4:0] $end
$var wire 1 & read_write $end
$var wire 32 ' write_data [31:0] $end
$var wire 5 ( write_reg [4:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bz (
bz '
z&
bz %
bz $
bx #
bx "
z!
$end
