

================================================================
== Synthesis Summary Report of 'axil_conv2D0'
================================================================
+ General Information: 
    * Date:           Mon May 16 17:55:08 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        HLS
    * Solution:       project1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+----------+-----+
    |                  Modules                  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |        |           |          |     |
    |                  & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |    LUT   | URAM|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+----------+-----+
    |+ axil_conv2D0                             |     -|  0.70|   122401|  1.224e+06|         -|   122402|     -|        no|  4 (3%)|  1 (1%)|   509 (1%)|  750 (4%)|    -|
    | o loop_orow_loop_ocol                     |     -|  7.30|   122400|  1.224e+06|        34|        -|  3600|        no|       -|       -|          -|         -|    -|
    |  + axil_conv2D0_Pipeline_loop_k1_loop_k2  |     -|  1.55|       31|    310.000|         -|       31|     -|        no|       -|  1 (1%)|  114 (~0%)|  236 (1%)|    -|
    |   o loop_k1_loop_k2                       |     -|  7.30|       29|    290.000|         6|        1|    25|       yes|       -|       -|          -|         -|    -|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+-------------------+
| Interface  | Data Width | Address Width | Offset | Register | Resource Estimate |
+------------+------------+---------------+--------+----------+-------------------+
| s_axi_BUS1 | 32         | 14            | 4096   | 0        | BRAM=4            |
+------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                               |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| s_axi_BUS1 | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_BUS1 | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                 |
| s_axi_BUS1 | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_BUS1 | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_BUS1 | bias     | 0x10   | 32    | W      | Data signal of bias              |                                                          |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| img_in   | in        | ap_uint<8>* |
| img_out  | out       | ap_uint<8>* |
| weights  | in        | ap_int<8>*  |
| bias     | in        | ap_int<32>  |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+----------+-------------------------------------+
| Argument | HW Interface | HW Type  | HW Info                             |
+----------+--------------+----------+-------------------------------------+
| img_in   | s_axi_BUS1   | memory   | name=img_in offset=4096 range=4096  |
| img_out  | s_axi_BUS1   | memory   | name=img_out offset=8192 range=4096 |
| weights  | s_axi_BUS1   | memory   | name=weights offset=32 range=32     |
| bias     | s_axi_BUS1   | register | name=bias offset=0x10 range=32      |
+----------+--------------+----------+-------------------------------------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                                     | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+------------------------------------------+-----+--------+---------------+-----+--------+---------+
| + axil_conv2D0                           | 1   |        |               |     |        |         |
|   lhs_fu_186_p2                          | -   |        | lhs           | sub | fabric | 0       |
|   add_ln1072_fu_198_p2                   | -   |        | add_ln1072    | add | fabric | 0       |
|   add_ln885_fu_222_p2                    | -   |        | add_ln885     | add | fabric | 0       |
|   lhs_mid1_fu_248_p2                     | -   |        | lhs_mid1      | sub | fabric | 0       |
|   ret_fu_275_p2                          | -   |        | ret           | add | fabric | 0       |
|   add_ln885_1_fu_281_p2                  | -   |        | add_ln885_1   | add | fabric | 0       |
|  + axil_conv2D0_Pipeline_loop_k1_loop_k2 | 1   |        |               |     |        |         |
|    add_ln1072_fu_166_p2                  | -   |        | add_ln1072    | add | fabric | 0       |
|    add_ln885_fu_192_p2                   | -   |        | add_ln885     | add | fabric | 0       |
|    add_ln27_fu_240_p2                    | -   |        | add_ln27      | add | fabric | 0       |
|    add_ln70_fu_251_p2                    | -   |        | add_ln70      | add | fabric | 0       |
|    weight_1d_loc_fu_261_p2               | -   |        | weight_1d_loc | add | fabric | 0       |
|    add_ln70_2_fu_267_p2                  | -   |        | add_ln70_2    | add | fabric | 0       |
|    mac_muladd_8ns_8s_21s_21_4_1_U1       | 1   |        | ret           | mul | dsp    | 3       |
|    mac_muladd_8ns_8s_21s_21_4_1_U1       | 1   |        | acc_V_3       | add | dsp    | 3       |
|    add_ln885_2_fu_206_p2                 | -   |        | add_ln885_2   | add | fabric | 0       |
+------------------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------+------------------------------------------------------------------+
| Type      | Options                            | Location                                                         |
+-----------+------------------------------------+------------------------------------------------------------------+
| interface | s_axilite port=return bundle=BUS1  | HLS_base_image_conv/axil_conv2D0.cpp:17 in axil_conv2d0, return  |
| interface | s_axilite port=img_in bundle=BUS1  | HLS_base_image_conv/axil_conv2D0.cpp:18 in axil_conv2d0, img_in  |
| interface | s_axilite port=img_out bundle=BUS1 | HLS_base_image_conv/axil_conv2D0.cpp:19 in axil_conv2d0, img_out |
| interface | s_axilite port=weights bundle=BUS1 | HLS_base_image_conv/axil_conv2D0.cpp:20 in axil_conv2d0, weights |
| interface | s_axilite port=bias bundle=BUS1    | HLS_base_image_conv/axil_conv2D0.cpp:21 in axil_conv2d0, bias    |
| pipeline  |                                    | HLS_base_image_conv/axil_conv2D0.cpp:29 in axil_conv2d0          |
+-----------+------------------------------------+------------------------------------------------------------------+


