<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\2024FPGA\gbatang\impl\gwsynthesis\VexGBA.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\2024FPGA\gbatang\src\m138k\m138k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\2024FPGA\gbatang\src\gbatang.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov  4 21:23:11 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>99872</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>54881</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>68</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>311</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>36</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk16</td>
<td>Base</td>
<td>59.700</td>
<td>16.750
<td>0.000</td>
<td>29.850</td>
<td></td>
<td></td>
<td>clk16 </td>
</tr>
<tr>
<td>hclk5</td>
<td>Base</td>
<td>2.694</td>
<td>371.195
<td>0.000</td>
<td>1.347</td>
<td></td>
<td></td>
<td>hclk5 </td>
</tr>
<tr>
<td>clk67</td>
<td>Generated</td>
<td>14.925</td>
<td>67.002
<td>0.000</td>
<td>7.463</td>
<td>clk16 </td>
<td>clk16</td>
<td>clk67 </td>
</tr>
<tr>
<td>clk50</td>
<td>Generated</td>
<td>19.900</td>
<td>50.251
<td>0.000</td>
<td>9.950</td>
<td>clk16 </td>
<td>clk16</td>
<td>clk50 </td>
</tr>
<tr>
<td>hclk</td>
<td>Generated</td>
<td>13.470</td>
<td>74.239
<td>0.000</td>
<td>6.735</td>
<td>hclk5 </td>
<td>hclk5</td>
<td>hclk </td>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>io_jtag_tck_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>pll27/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>GMII_pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>GMII_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>GMII_pll/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>clk_6p25m/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>160.000</td>
<td>6.250
<td>0.000</td>
<td>80.000</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>clk_6p25m/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>pll33/PLL_inst/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>14.925</td>
<td>67.000
<td>0.000</td>
<td>7.463</td>
<td>pll27/PLL_inst/CLKOUT0</td>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>pll33/PLL_inst/CLKOUT3 </td>
</tr>
<tr>
<td>clk_1p526m/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>640.000</td>
<td>1.562
<td>0.000</td>
<td>320.000</td>
<td>clk_6p25m/PLL_inst/CLKOUT0</td>
<td>clk_6p25m/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>clk_1p526m/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk16</td>
<td>16.750(MHz)</td>
<td style="color: #FF0000;" class = "error">16.227(MHz)</td>
<td>31</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk67</td>
<td>67.002(MHz)</td>
<td style="color: #FF0000;" class = "error">60.566(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk50</td>
<td>50.251(MHz)</td>
<td>57.208(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>hclk</td>
<td>74.239(MHz)</td>
<td>83.882(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>io_jtag_tck</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">70.721(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>74.356(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>125.000(MHz)</td>
<td style="color: #FF0000;" class = "error">101.459(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>clk_1p526m/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>1.562(MHz)</td>
<td>164.929(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of hclk5!</h4>
<h4>No timing paths to get frequency of sysclk!</h4>
<h4>No timing paths to get frequency of pll27/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GMII_pll/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_6p25m/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll33/PLL_inst/CLKOUT3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk16</td>
<td>Setup</td>
<td>-116.849</td>
<td>228</td>
</tr>
<tr>
<td>clk16</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hclk5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hclk5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk67</td>
<td>Setup</td>
<td>-2.663</td>
<td>2</td>
</tr>
<tr>
<td>clk67</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Setup</td>
<td>-2.070</td>
<td>1</td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-31.314</td>
<td>60</td>
</tr>
<tr>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_6p25m/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_6p25m/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll33/PLL_inst/CLKOUT3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll33/PLL_inst/CLKOUT3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1p526m/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1p526m/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.070</td>
<td>iosys/Briey/jtagBridge_1/jtag_tap_fsm_state_3_s0/Q</td>
<td>iosys/Briey/jtagBridge_1/jtag_tap_tdoUnbufferd_regNext_s0/D</td>
<td>io_jtag_tck:[R]</td>
<td>io_jtag_tck:[F]</td>
<td>5.000</td>
<td>0.516</td>
<td>6.545</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.630</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.000</td>
<td>-1.066</td>
<td>5.350</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.087</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>2.000</td>
<td>1.075</td>
<td>2.912</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.086</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.000</td>
<td>-1.045</td>
<td>5.033</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.086</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.000</td>
<td>-1.045</td>
<td>5.033</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.074</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.000</td>
<td>-1.036</td>
<td>5.011</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.023</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.000</td>
<td>-1.045</td>
<td>4.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.925</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/Q</td>
<td>gpu/drawer/reg_dout_10_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>59.700</td>
<td>0.041</td>
<td>61.520</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.892</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.000</td>
<td>-1.045</td>
<td>4.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.892</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.000</td>
<td>-1.045</td>
<td>4.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.863</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.000</td>
<td>-1.036</td>
<td>4.800</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.856</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/ADA[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>8.000</td>
<td>-0.140</td>
<td>9.961</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.795</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.000</td>
<td>-1.036</td>
<td>4.733</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.730</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/Q</td>
<td>dma/igba_dma_module0/iSAD/Dout_buffer_23_s0/CE</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>59.700</td>
<td>0.117</td>
<td>61.002</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.693</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/Q</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_22_s0/CE</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>59.700</td>
<td>0.126</td>
<td>60.956</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.693</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/Q</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_23_s0/CE</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>59.700</td>
<td>0.126</td>
<td>60.956</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.649</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.000</td>
<td>-1.098</td>
<td>4.648</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.613</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.000</td>
<td>-1.045</td>
<td>4.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.586</td>
<td>sdram/cycle_3_s0/Q</td>
<td>sdram/cmd_0_s0/D</td>
<td>clk67:[R]</td>
<td>clk67:[R]</td>
<td>14.925</td>
<td>0.049</td>
<td>16.398</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.586</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/Q</td>
<td>gpu/drawer/reg_dout_9_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>59.700</td>
<td>0.041</td>
<td>61.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.574</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/Q</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/Dout_buffer_0_s0/CE</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>59.700</td>
<td>0.007</td>
<td>60.955</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.574</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/Q</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/Dout_buffer_1_s0/CE</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>59.700</td>
<td>0.007</td>
<td>60.955</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.448</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s/ADA[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>8.000</td>
<td>-0.130</td>
<td>9.544</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.404</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/Q</td>
<td>gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_V_Size/Dout_buffer_12_s0/CE</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>59.700</td>
<td>-0.005</td>
<td>60.797</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.404</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/Q</td>
<td>gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_V_Size/Dout_buffer_13_s0/CE</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>59.700</td>
<td>-0.005</td>
<td>60.797</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.068</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.485</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.061</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.475</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.028</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.504</td>
<td>0.488</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.015</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.485</td>
<td>0.506</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.015</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.485</td>
<td>0.506</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.994</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.485</td>
<td>0.502</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.973</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.490</td>
<td>0.554</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.949</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.485</td>
<td>0.572</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.949</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.485</td>
<td>0.572</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.949</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.485</td>
<td>0.572</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.908</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.490</td>
<td>0.619</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.905</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.490</td>
<td>0.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.868</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.465</td>
<td>0.634</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.855</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.499</td>
<td>0.680</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.843</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.494</td>
<td>0.687</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.831</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.483</td>
<td>0.687</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.815</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.511</td>
<td>0.733</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.796</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.501</td>
<td>0.741</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.794</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.499</td>
<td>0.741</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.784</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.489</td>
<td>0.741</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.779</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.483</td>
<td>0.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.773</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.483</td>
<td>0.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.566</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.518</td>
<td>0.988</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.545</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.489</td>
<td>0.980</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.521</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.480</td>
<td>0.995</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.427</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>2.000</td>
<td>0.639</td>
<td>1.405</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.427</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>2.000</td>
<td>0.639</td>
<td>1.405</td>
</tr>
<tr>
<td>3</td>
<td>0.312</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>2.000</td>
<td>0.709</td>
<td>0.596</td>
</tr>
<tr>
<td>4</td>
<td>1.236</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.331</td>
<td>2.747</td>
</tr>
<tr>
<td>5</td>
<td>1.236</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.331</td>
<td>2.747</td>
</tr>
<tr>
<td>6</td>
<td>1.236</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.331</td>
<td>2.747</td>
</tr>
<tr>
<td>7</td>
<td>1.527</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.383</td>
<td>2.509</td>
</tr>
<tr>
<td>8</td>
<td>1.588</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.453</td>
<td>2.517</td>
</tr>
<tr>
<td>9</td>
<td>1.588</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.453</td>
<td>2.517</td>
</tr>
<tr>
<td>10</td>
<td>1.666</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.321</td>
<td>2.307</td>
</tr>
<tr>
<td>11</td>
<td>1.666</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.321</td>
<td>2.307</td>
</tr>
<tr>
<td>12</td>
<td>1.666</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.321</td>
<td>2.307</td>
</tr>
<tr>
<td>13</td>
<td>1.666</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.321</td>
<td>2.307</td>
</tr>
<tr>
<td>14</td>
<td>1.676</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.331</td>
<td>2.307</td>
</tr>
<tr>
<td>15</td>
<td>1.676</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.331</td>
<td>2.307</td>
</tr>
<tr>
<td>16</td>
<td>1.831</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.443</td>
<td>2.265</td>
</tr>
<tr>
<td>17</td>
<td>1.831</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.443</td>
<td>2.265</td>
</tr>
<tr>
<td>18</td>
<td>1.831</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.443</td>
<td>2.265</td>
</tr>
<tr>
<td>19</td>
<td>1.831</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.443</td>
<td>2.265</td>
</tr>
<tr>
<td>20</td>
<td>1.928</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.331</td>
<td>2.055</td>
</tr>
<tr>
<td>21</td>
<td>1.928</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.331</td>
<td>2.055</td>
</tr>
<tr>
<td>22</td>
<td>1.928</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.331</td>
<td>2.055</td>
</tr>
<tr>
<td>23</td>
<td>1.941</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.328</td>
<td>2.039</td>
</tr>
<tr>
<td>24</td>
<td>2.115</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.392</td>
<td>1.930</td>
</tr>
<tr>
<td>25</td>
<td>2.115</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.392</td>
<td>1.930</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.594</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_godmode_s1/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.400</td>
</tr>
<tr>
<td>2</td>
<td>0.611</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/IBusCachedPlugin_injector_port_state_0_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>3</td>
<td>0.739</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/execute_arbitration_isValid_s1/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.545</td>
</tr>
<tr>
<td>4</td>
<td>0.813</td>
<td>resetn_s0/Q</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk67:[R]</td>
<td>0.000</td>
<td>0.031</td>
<td>0.627</td>
</tr>
<tr>
<td>5</td>
<td>0.849</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_disableEbreak_s3/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.651</td>
</tr>
<tr>
<td>6</td>
<td>0.849</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_resetIt_s3/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.651</td>
</tr>
<tr>
<td>7</td>
<td>0.849</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/toplevel_axi_core_cpu_debug_bus_cmd_fire_regNext_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.651</td>
</tr>
<tr>
<td>8</td>
<td>0.851</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltedByBreak_s1/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.642</td>
</tr>
<tr>
<td>9</td>
<td>0.869</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_dataLoaded_s1/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.681</td>
</tr>
<tr>
<td>10</td>
<td>0.869</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_headerLoaded_s1/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.681</td>
</tr>
<tr>
<td>11</td>
<td>0.879</td>
<td>resetn_s0/Q</td>
<td>iosys/flash/spi/o_SPI_MOSI_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.689</td>
</tr>
<tr>
<td>12</td>
<td>0.882</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_debugUsed_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.679</td>
</tr>
<tr>
<td>13</td>
<td>0.977</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/memory_arbitration_isValid_s1/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.787</td>
</tr>
<tr>
<td>14</td>
<td>1.002</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltIt_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.799</td>
</tr>
<tr>
<td>15</td>
<td>1.128</td>
<td>resetn_s0/Q</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk67:[R]</td>
<td>0.000</td>
<td>0.026</td>
<td>0.948</td>
</tr>
<tr>
<td>16</td>
<td>1.161</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_stepIt_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.969</td>
</tr>
<tr>
<td>17</td>
<td>1.286</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_1_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.111</td>
</tr>
<tr>
<td>18</td>
<td>1.286</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_2_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.111</td>
</tr>
<tr>
<td>19</td>
<td>1.289</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/HazardSimplePlugin_writeBackBuffer_valid_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>1.125</td>
</tr>
<tr>
<td>20</td>
<td>1.291</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_0_s2/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.111</td>
</tr>
<tr>
<td>21</td>
<td>1.291</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.111</td>
</tr>
<tr>
<td>22</td>
<td>1.367</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s4/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>-0.028</td>
<td>1.206</td>
</tr>
<tr>
<td>23</td>
<td>1.367</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s4/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>-0.028</td>
<td>1.206</td>
</tr>
<tr>
<td>24</td>
<td>1.367</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s3/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>-0.028</td>
<td>1.206</td>
</tr>
<tr>
<td>25</td>
<td>1.373</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/CsrPlugin_hadException_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>-0.032</td>
<td>1.216</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.869</td>
<td>2.869</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
<tr>
<td>2</td>
<td>1.869</td>
<td>2.869</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s</td>
</tr>
<tr>
<td>3</td>
<td>1.869</td>
<td>2.869</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
<tr>
<td>4</td>
<td>1.869</td>
<td>2.869</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_14_s</td>
</tr>
<tr>
<td>5</td>
<td>1.869</td>
<td>2.869</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s</td>
</tr>
<tr>
<td>6</td>
<td>1.869</td>
<td>2.869</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s</td>
</tr>
<tr>
<td>7</td>
<td>1.869</td>
<td>2.869</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_27_s</td>
</tr>
<tr>
<td>8</td>
<td>1.869</td>
<td>2.869</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_29_s</td>
</tr>
<tr>
<td>9</td>
<td>1.869</td>
<td>2.869</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_43_s</td>
</tr>
<tr>
<td>10</td>
<td>1.869</td>
<td>2.869</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_52_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/jtagBridge_1/jtag_tap_fsm_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/jtagBridge_1/jtag_tap_tdoUnbufferd_regNext_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB131[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB131[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>5.677</td>
<td>4.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C129[1][B]</td>
<td>iosys/Briey/jtagBridge_1/jtag_tap_fsm_state_3_s0/CLK</td>
</tr>
<tr>
<td>6.059</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R56C129[1][B]</td>
<td style=" font-weight:bold;">iosys/Briey/jtagBridge_1/jtag_tap_fsm_state_3_s0/Q</td>
</tr>
<tr>
<td>6.448</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C131[1][A]</td>
<td>iosys/Briey/jtagBridge_1/jtag_writeArea_valid_s2/I3</td>
</tr>
<tr>
<td>7.027</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R57C131[1][A]</td>
<td style=" background: #97FFFF;">iosys/Briey/jtagBridge_1/jtag_writeArea_valid_s2/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[3][A]</td>
<td>iosys/Briey/jtagBridge_1/jtag_tap_tdoUnbufferd_s5/I3</td>
</tr>
<tr>
<td>7.901</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C130[3][A]</td>
<td style=" background: #97FFFF;">iosys/Briey/jtagBridge_1/jtag_tap_tdoUnbufferd_s5/F</td>
</tr>
<tr>
<td>7.903</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[3][B]</td>
<td>iosys/Briey/jtagBridge_1/jtag_tap_tdoUnbufferd_s4/I0</td>
</tr>
<tr>
<td>8.359</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C130[3][B]</td>
<td style=" background: #97FFFF;">iosys/Briey/jtagBridge_1/jtag_tap_tdoUnbufferd_s4/F</td>
</tr>
<tr>
<td>12.222</td>
<td>3.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB126[A]</td>
<td style=" font-weight:bold;">iosys/Briey/jtagBridge_1/jtag_tap_tdoUnbufferd_regNext_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB131[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>84</td>
<td>IOB131[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>10.161</td>
<td>4.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB126[A]</td>
<td>iosys/Briey/jtagBridge_1/jtag_tap_tdoUnbufferd_regNext_s0/CLK</td>
</tr>
<tr>
<td>10.152</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB126[A]</td>
<td>iosys/Briey/jtagBridge_1/jtag_tap_tdoUnbufferd_regNext_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 12.022%; route: 4.994, 87.978%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.491, 22.785%; route: 4.671, 71.371%; tC2Q: 0.382, 5.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 13.322%; route: 4.473, 86.678%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>157.351</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.632</td>
<td>3.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>155.014</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C96[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>155.769</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/I3</td>
</tr>
<tr>
<td>156.337</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/F</td>
</tr>
<tr>
<td>156.718</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/I2</td>
</tr>
<tr>
<td>157.225</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/F</td>
</tr>
<tr>
<td>157.228</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I1</td>
</tr>
<tr>
<td>157.802</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R65C93[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>157.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C93[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s3/I1</td>
</tr>
<tr>
<td>158.560</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C93[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s3/F</td>
</tr>
<tr>
<td>159.982</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>152.000</td>
<td>152.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>152.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>155.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>157.698</td>
<td>2.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>157.663</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>157.351</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C99[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 29.472%; route: 3.267, 70.528%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 41.542%; route: 2.745, 51.308%; tC2Q: 0.382, 7.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.272, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>48.000</td>
<td>48.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>48.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>51.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>53.713</td>
<td>2.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>54.095</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R61C96[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/Q</td>
</tr>
<tr>
<td>55.446</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C96[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3902_s9/CIN</td>
</tr>
<tr>
<td>55.496</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C96[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3902_s9/COUT</td>
</tr>
<tr>
<td>55.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C96[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n3902_s10/CIN</td>
</tr>
<tr>
<td>55.546</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C96[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3902_s10/COUT</td>
</tr>
<tr>
<td>55.546</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C96[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3902_s11/CIN</td>
</tr>
<tr>
<td>55.596</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C96[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3902_s11/COUT</td>
</tr>
<tr>
<td>56.051</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C98[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3903_s1/I1</td>
</tr>
<tr>
<td>56.625</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C98[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3903_s1/F</td>
</tr>
<tr>
<td>56.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C98[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.637</td>
<td>3.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C98[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>54.602</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>54.538</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C98[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.075</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.287, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 24.850%; route: 1.806, 62.017%; tC2Q: 0.382, 13.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.365, 29.436%; route: 3.272, 70.564%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>157.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.632</td>
<td>3.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>155.014</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C96[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>155.769</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/I3</td>
</tr>
<tr>
<td>156.337</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/F</td>
</tr>
<tr>
<td>156.718</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/I2</td>
</tr>
<tr>
<td>157.225</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/F</td>
</tr>
<tr>
<td>157.228</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I1</td>
</tr>
<tr>
<td>157.802</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R65C93[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>158.407</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s5/I0</td>
</tr>
<tr>
<td>158.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C94[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s5/F</td>
</tr>
<tr>
<td>159.097</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C93[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n706_s1/I3</td>
</tr>
<tr>
<td>159.664</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C93[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n706_s1/F</td>
</tr>
<tr>
<td>159.664</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C93[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>152.000</td>
<td>152.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>152.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>155.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>157.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C93[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>157.642</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>157.578</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C93[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 29.472%; route: 3.267, 70.528%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.724, 54.123%; route: 1.926, 38.276%; tC2Q: 0.382, 7.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>157.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.632</td>
<td>3.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>155.014</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C96[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>155.769</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/I3</td>
</tr>
<tr>
<td>156.337</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/F</td>
</tr>
<tr>
<td>156.718</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/I2</td>
</tr>
<tr>
<td>157.225</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/F</td>
</tr>
<tr>
<td>157.228</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I1</td>
</tr>
<tr>
<td>157.802</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R65C93[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>158.407</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s5/I0</td>
</tr>
<tr>
<td>158.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C94[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s5/F</td>
</tr>
<tr>
<td>159.097</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C93[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n700_s1/I3</td>
</tr>
<tr>
<td>159.664</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C93[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n700_s1/F</td>
</tr>
<tr>
<td>159.664</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C93[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>152.000</td>
<td>152.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>152.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>155.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>157.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C93[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>157.642</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td>157.578</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C93[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 29.472%; route: 3.267, 70.528%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.724, 54.123%; route: 1.926, 38.276%; tC2Q: 0.382, 7.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>157.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.632</td>
<td>3.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>155.014</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C96[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>155.769</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/I3</td>
</tr>
<tr>
<td>156.337</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/F</td>
</tr>
<tr>
<td>156.718</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/I2</td>
</tr>
<tr>
<td>157.225</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/F</td>
</tr>
<tr>
<td>157.228</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I1</td>
</tr>
<tr>
<td>157.802</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R65C93[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>158.407</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s5/I0</td>
</tr>
<tr>
<td>158.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C94[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s5/F</td>
</tr>
<tr>
<td>159.075</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s2/I3</td>
</tr>
<tr>
<td>159.643</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s2/F</td>
</tr>
<tr>
<td>159.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>152.000</td>
<td>152.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>152.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>155.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>157.668</td>
<td>2.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>157.633</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td>157.569</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 29.472%; route: 3.267, 70.528%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.724, 54.353%; route: 1.905, 38.014%; tC2Q: 0.382, 7.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>157.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.632</td>
<td>3.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>155.014</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C96[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>155.769</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/I3</td>
</tr>
<tr>
<td>156.337</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/F</td>
</tr>
<tr>
<td>156.718</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/I2</td>
</tr>
<tr>
<td>157.225</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/F</td>
</tr>
<tr>
<td>157.228</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I1</td>
</tr>
<tr>
<td>157.802</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R65C93[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>158.407</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s5/I0</td>
</tr>
<tr>
<td>158.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C94[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s5/F</td>
</tr>
<tr>
<td>159.094</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n703_s1/I3</td>
</tr>
<tr>
<td>159.602</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C93[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n703_s1/F</td>
</tr>
<tr>
<td>159.602</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C93[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>152.000</td>
<td>152.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>152.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>155.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>157.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>157.642</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>157.578</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 29.472%; route: 3.267, 70.528%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.664, 53.597%; route: 1.924, 38.707%; tC2Q: 0.382, 7.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>64.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_lo/dff_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/reg_dout_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.921</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C95[1][A]</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>256</td>
<td>R38C95[1][A]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_lo/dff_inst_3/Q</td>
</tr>
<tr>
<td>7.732</td>
<td>4.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_438/S0</td>
</tr>
<tr>
<td>8.299</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_438/O</td>
</tr>
<tr>
<td>10.307</td>
<td>2.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_444/I1</td>
</tr>
<tr>
<td>10.814</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_444/O</td>
</tr>
<tr>
<td>12.401</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_447/I1</td>
</tr>
<tr>
<td>12.689</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_447/O</td>
</tr>
<tr>
<td>13.434</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td>gpu/drawer/ivram_lo/mux_inst_449/I0</td>
</tr>
<tr>
<td>13.942</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_449/O</td>
</tr>
<tr>
<td>14.699</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td>mem/n899_s12/I0</td>
</tr>
<tr>
<td>14.988</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td style=" background: #97FFFF;">mem/n899_s12/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[2][B]</td>
<td>mem/n899_s5/I2</td>
</tr>
<tr>
<td>15.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C76[2][B]</td>
<td style=" background: #97FFFF;">mem/n899_s5/F</td>
</tr>
<tr>
<td>16.689</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td>cpu/n1853_s18/I2</td>
</tr>
<tr>
<td>17.257</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s18/F</td>
</tr>
<tr>
<td>17.911</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>cpu/n1853_s8/I1</td>
</tr>
<tr>
<td>18.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R29C63[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s8/F</td>
</tr>
<tr>
<td>20.638</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s9/I1</td>
</tr>
<tr>
<td>21.206</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R25C45[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s9/F</td>
</tr>
<tr>
<td>22.358</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_22_s12/I3</td>
</tr>
<tr>
<td>22.647</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_22_s12/F</td>
</tr>
<tr>
<td>23.069</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s9/I0</td>
</tr>
<tr>
<td>23.358</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_23_s9/F</td>
</tr>
<tr>
<td>24.852</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[2][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s3/I2</td>
</tr>
<tr>
<td>25.419</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C50[2][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s3/F</td>
</tr>
<tr>
<td>25.906</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I1</td>
</tr>
<tr>
<td>26.413</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.824</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.392</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.728</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.323</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.373</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.423</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.473</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.438</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>34.017</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.584</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>36.092</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.743</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.199</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.191</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.738</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.911</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.418</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.646</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.153</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>44.512</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C61[0][A]</td>
<td>mem/oamram_addr_3_s4/I2</td>
</tr>
<tr>
<td>45.079</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C61[0][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s4/F</td>
</tr>
<tr>
<td>47.153</td>
<td>2.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[1][B]</td>
<td>mem/oamram_addr_3_s5/I0</td>
</tr>
<tr>
<td>47.442</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C74[1][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s5/F</td>
</tr>
<tr>
<td>47.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td>mem/oamram_addr_3_s2/I0</td>
</tr>
<tr>
<td>48.018</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td>R27C74[3][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s2/F</td>
</tr>
<tr>
<td>55.189</td>
<td>7.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C113[2][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s8/I1</td>
</tr>
<tr>
<td>55.478</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C113[2][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s8/F</td>
</tr>
<tr>
<td>56.416</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C112[1][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s1/I2</td>
</tr>
<tr>
<td>56.923</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R54C112[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s1/F</td>
</tr>
<tr>
<td>61.614</td>
<td>4.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][B]</td>
<td>gpu/drawer/n800_s16/I3</td>
</tr>
<tr>
<td>62.188</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/n800_s16/F</td>
</tr>
<tr>
<td>63.193</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C115[2][A]</td>
<td>gpu/drawer/n800_s15/I2</td>
</tr>
<tr>
<td>63.760</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C115[2][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/n800_s15/F</td>
</tr>
<tr>
<td>63.933</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[2][A]</td>
<td>gpu/drawer/n800_s13/I2</td>
</tr>
<tr>
<td>64.440</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C115[2][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/n800_s13/F</td>
</tr>
<tr>
<td>64.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[2][A]</td>
<td style=" font-weight:bold;">gpu/drawer/reg_dout_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.579</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[2][A]</td>
<td>gpu/drawer/reg_dout_10_s0/CLK</td>
</tr>
<tr>
<td>62.516</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C115[2][A]</td>
<td>gpu/drawer/reg_dout_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.386, 23.385%; route: 46.751, 75.993%; tC2Q: 0.382, 0.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.879, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>157.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.632</td>
<td>3.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>155.014</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C96[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>155.769</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/I3</td>
</tr>
<tr>
<td>156.337</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/F</td>
</tr>
<tr>
<td>156.718</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/I2</td>
</tr>
<tr>
<td>157.225</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/F</td>
</tr>
<tr>
<td>157.228</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I1</td>
</tr>
<tr>
<td>157.802</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R65C93[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>158.903</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C91[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n710_s2/I2</td>
</tr>
<tr>
<td>159.470</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C91[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n710_s2/F</td>
</tr>
<tr>
<td>159.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C91[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>152.000</td>
<td>152.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>152.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>155.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>157.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C91[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>157.642</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td>157.578</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C91[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 29.472%; route: 3.267, 70.528%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.216, 45.802%; route: 2.240, 46.293%; tC2Q: 0.382, 7.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>157.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.632</td>
<td>3.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>155.014</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C96[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>155.769</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/I3</td>
</tr>
<tr>
<td>156.337</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/F</td>
</tr>
<tr>
<td>156.718</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/I2</td>
</tr>
<tr>
<td>157.225</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/F</td>
</tr>
<tr>
<td>157.228</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I1</td>
</tr>
<tr>
<td>157.802</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R65C93[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>158.903</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C91[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n707_s3/I2</td>
</tr>
<tr>
<td>159.470</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C91[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n707_s3/F</td>
</tr>
<tr>
<td>159.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C91[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>152.000</td>
<td>152.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>152.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>155.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>157.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C91[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>157.642</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>157.578</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C91[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 29.472%; route: 3.267, 70.528%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.216, 45.802%; route: 2.240, 46.293%; tC2Q: 0.382, 7.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>157.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.632</td>
<td>3.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>155.014</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C96[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>155.769</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/I3</td>
</tr>
<tr>
<td>156.337</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/F</td>
</tr>
<tr>
<td>156.718</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/I2</td>
</tr>
<tr>
<td>157.225</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/F</td>
</tr>
<tr>
<td>157.228</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I1</td>
</tr>
<tr>
<td>157.802</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R65C93[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>158.407</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s5/I0</td>
</tr>
<tr>
<td>158.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C94[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s5/F</td>
</tr>
<tr>
<td>158.924</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n709_s1/I3</td>
</tr>
<tr>
<td>159.432</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n709_s1/F</td>
</tr>
<tr>
<td>159.432</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>152.000</td>
<td>152.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>152.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>155.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>157.668</td>
<td>2.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>157.633</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>157.569</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 29.472%; route: 3.267, 70.528%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.664, 55.495%; route: 1.754, 36.536%; tC2Q: 0.382, 7.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.668</td>
<td>2.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>6.050</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>57</td>
<td>R67C94[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/Q</td>
</tr>
<tr>
<td>15.629</td>
<td>9.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[12]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.807</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[12]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
<tr>
<td>13.773</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[12]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.579, 96.160%; tC2Q: 0.382, 3.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.381, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>157.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.632</td>
<td>3.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>155.014</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C96[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>155.769</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/I3</td>
</tr>
<tr>
<td>156.337</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/F</td>
</tr>
<tr>
<td>156.718</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/I2</td>
</tr>
<tr>
<td>157.225</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/F</td>
</tr>
<tr>
<td>157.228</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I1</td>
</tr>
<tr>
<td>157.802</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R65C93[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>158.407</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s5/I0</td>
</tr>
<tr>
<td>158.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C94[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n699_s5/F</td>
</tr>
<tr>
<td>159.075</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n701_s1/I3</td>
</tr>
<tr>
<td>159.364</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C94[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n701_s1/F</td>
</tr>
<tr>
<td>159.364</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>152.000</td>
<td>152.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>152.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>155.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>157.668</td>
<td>2.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>157.633</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td>157.569</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C94[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 29.472%; route: 3.267, 70.528%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 51.664%; route: 1.905, 40.254%; tC2Q: 0.382, 8.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.193</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_lo/dff_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dma/igba_dma_module0/iSAD/Dout_buffer_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.921</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C95[1][A]</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>256</td>
<td>R38C95[1][A]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_lo/dff_inst_3/Q</td>
</tr>
<tr>
<td>7.732</td>
<td>4.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_438/S0</td>
</tr>
<tr>
<td>8.299</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_438/O</td>
</tr>
<tr>
<td>10.307</td>
<td>2.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_444/I1</td>
</tr>
<tr>
<td>10.814</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_444/O</td>
</tr>
<tr>
<td>12.401</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_447/I1</td>
</tr>
<tr>
<td>12.689</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_447/O</td>
</tr>
<tr>
<td>13.434</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td>gpu/drawer/ivram_lo/mux_inst_449/I0</td>
</tr>
<tr>
<td>13.942</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_449/O</td>
</tr>
<tr>
<td>14.699</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td>mem/n899_s12/I0</td>
</tr>
<tr>
<td>14.988</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td style=" background: #97FFFF;">mem/n899_s12/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[2][B]</td>
<td>mem/n899_s5/I2</td>
</tr>
<tr>
<td>15.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C76[2][B]</td>
<td style=" background: #97FFFF;">mem/n899_s5/F</td>
</tr>
<tr>
<td>16.689</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td>cpu/n1853_s18/I2</td>
</tr>
<tr>
<td>17.257</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s18/F</td>
</tr>
<tr>
<td>17.911</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>cpu/n1853_s8/I1</td>
</tr>
<tr>
<td>18.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R29C63[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s8/F</td>
</tr>
<tr>
<td>20.638</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s9/I1</td>
</tr>
<tr>
<td>21.206</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R25C45[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s9/F</td>
</tr>
<tr>
<td>22.358</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_22_s12/I3</td>
</tr>
<tr>
<td>22.647</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_22_s12/F</td>
</tr>
<tr>
<td>23.069</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s9/I0</td>
</tr>
<tr>
<td>23.358</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_23_s9/F</td>
</tr>
<tr>
<td>24.852</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[2][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s3/I2</td>
</tr>
<tr>
<td>25.419</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C50[2][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s3/F</td>
</tr>
<tr>
<td>25.906</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I1</td>
</tr>
<tr>
<td>26.413</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.824</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.392</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.728</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.323</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.373</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.423</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.473</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.438</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>34.017</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.584</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>36.092</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.743</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.199</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.191</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.738</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.911</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.418</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.646</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.153</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>43.794</td>
<td>1.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C78[2][B]</td>
<td>mem/vram_hi_addr_12_s5/I0</td>
</tr>
<tr>
<td>44.302</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R26C78[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s5/F</td>
</tr>
<tr>
<td>44.696</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C76[2][B]</td>
<td>mem/vram_hi_addr_12_s2/I0</td>
</tr>
<tr>
<td>44.984</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R26C76[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s2/F</td>
</tr>
<tr>
<td>46.613</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C70[2][B]</td>
<td>mem/bram_addr_16_s1/I3</td>
</tr>
<tr>
<td>46.902</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C70[2][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s1/F</td>
</tr>
<tr>
<td>48.658</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C81[3][B]</td>
<td>mem/bram_addr_16_s0/I0</td>
</tr>
<tr>
<td>49.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C81[3][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s0/F</td>
</tr>
<tr>
<td>49.732</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C88[1][B]</td>
<td>gpu/igba_gpu_timing/n967_s8/I0</td>
</tr>
<tr>
<td>50.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C88[1][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s8/F</td>
</tr>
<tr>
<td>51.244</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C92[3][A]</td>
<td>gpu/igba_gpu_timing/n967_s2/I1</td>
</tr>
<tr>
<td>51.701</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R25C92[3][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s2/F</td>
</tr>
<tr>
<td>61.671</td>
<td>9.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C38[0][A]</td>
<td>dma/igba_dma_module0/iSAD/n459_s0/I0</td>
</tr>
<tr>
<td>62.178</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R78C38[0][A]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/iSAD/n459_s0/F</td>
</tr>
<tr>
<td>63.923</td>
<td>1.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C35[2][B]</td>
<td style=" font-weight:bold;">dma/igba_dma_module0/iSAD/Dout_buffer_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.504</td>
<td>2.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C35[2][B]</td>
<td>dma/igba_dma_module0/iSAD/Dout_buffer_23_s0/CLK</td>
</tr>
<tr>
<td>62.193</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C35[2][B]</td>
<td>dma/igba_dma_module0/iSAD/Dout_buffer_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.117</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.641, 22.362%; route: 46.979, 77.011%; tC2Q: 0.382, 0.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.804, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_lo/dff_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.921</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C95[1][A]</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>256</td>
<td>R38C95[1][A]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_lo/dff_inst_3/Q</td>
</tr>
<tr>
<td>7.732</td>
<td>4.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_438/S0</td>
</tr>
<tr>
<td>8.299</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_438/O</td>
</tr>
<tr>
<td>10.307</td>
<td>2.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_444/I1</td>
</tr>
<tr>
<td>10.814</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_444/O</td>
</tr>
<tr>
<td>12.401</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_447/I1</td>
</tr>
<tr>
<td>12.689</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_447/O</td>
</tr>
<tr>
<td>13.434</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td>gpu/drawer/ivram_lo/mux_inst_449/I0</td>
</tr>
<tr>
<td>13.942</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_449/O</td>
</tr>
<tr>
<td>14.699</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td>mem/n899_s12/I0</td>
</tr>
<tr>
<td>14.988</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td style=" background: #97FFFF;">mem/n899_s12/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[2][B]</td>
<td>mem/n899_s5/I2</td>
</tr>
<tr>
<td>15.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C76[2][B]</td>
<td style=" background: #97FFFF;">mem/n899_s5/F</td>
</tr>
<tr>
<td>16.689</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td>cpu/n1853_s18/I2</td>
</tr>
<tr>
<td>17.257</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s18/F</td>
</tr>
<tr>
<td>17.911</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>cpu/n1853_s8/I1</td>
</tr>
<tr>
<td>18.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R29C63[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s8/F</td>
</tr>
<tr>
<td>20.638</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s9/I1</td>
</tr>
<tr>
<td>21.206</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R25C45[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s9/F</td>
</tr>
<tr>
<td>22.358</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_22_s12/I3</td>
</tr>
<tr>
<td>22.647</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_22_s12/F</td>
</tr>
<tr>
<td>23.069</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s9/I0</td>
</tr>
<tr>
<td>23.358</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_23_s9/F</td>
</tr>
<tr>
<td>24.852</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[2][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s3/I2</td>
</tr>
<tr>
<td>25.419</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C50[2][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s3/F</td>
</tr>
<tr>
<td>25.906</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I1</td>
</tr>
<tr>
<td>26.413</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.824</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.392</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.728</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.323</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.373</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.423</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.473</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.438</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>34.017</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.584</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>36.092</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.743</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.199</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.191</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.738</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.911</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.418</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.646</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.153</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>43.794</td>
<td>1.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C78[2][B]</td>
<td>mem/vram_hi_addr_12_s5/I0</td>
</tr>
<tr>
<td>44.302</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R26C78[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s5/F</td>
</tr>
<tr>
<td>44.696</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C76[2][B]</td>
<td>mem/vram_hi_addr_12_s2/I0</td>
</tr>
<tr>
<td>44.984</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R26C76[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s2/F</td>
</tr>
<tr>
<td>46.613</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C70[2][B]</td>
<td>mem/bram_addr_16_s1/I3</td>
</tr>
<tr>
<td>46.902</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C70[2][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s1/F</td>
</tr>
<tr>
<td>48.658</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C81[3][B]</td>
<td>mem/bram_addr_16_s0/I0</td>
</tr>
<tr>
<td>49.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C81[3][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s0/F</td>
</tr>
<tr>
<td>49.732</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C88[1][B]</td>
<td>gpu/igba_gpu_timing/n967_s8/I0</td>
</tr>
<tr>
<td>50.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C88[1][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s8/F</td>
</tr>
<tr>
<td>51.244</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C92[3][A]</td>
<td>gpu/igba_gpu_timing/n967_s2/I1</td>
</tr>
<tr>
<td>51.701</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R25C92[3][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s2/F</td>
</tr>
<tr>
<td>61.452</td>
<td>9.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C38[3][B]</td>
<td>dma/igba_dma_module0/iDAD/n459_s0/I1</td>
</tr>
<tr>
<td>61.908</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R79C38[3][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/iDAD/n459_s0/F</td>
</tr>
<tr>
<td>63.877</td>
<td>1.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C36[2][A]</td>
<td style=" font-weight:bold;">dma/igba_dma_module0/iDAD/Dout_buffer_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.495</td>
<td>2.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C36[2][A]</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_22_s0/CLK</td>
</tr>
<tr>
<td>62.183</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C36[2][A]</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.590, 22.295%; route: 46.984, 77.078%; tC2Q: 0.382, 0.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.795, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_lo/dff_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.921</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C95[1][A]</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>256</td>
<td>R38C95[1][A]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_lo/dff_inst_3/Q</td>
</tr>
<tr>
<td>7.732</td>
<td>4.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_438/S0</td>
</tr>
<tr>
<td>8.299</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_438/O</td>
</tr>
<tr>
<td>10.307</td>
<td>2.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_444/I1</td>
</tr>
<tr>
<td>10.814</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_444/O</td>
</tr>
<tr>
<td>12.401</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_447/I1</td>
</tr>
<tr>
<td>12.689</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_447/O</td>
</tr>
<tr>
<td>13.434</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td>gpu/drawer/ivram_lo/mux_inst_449/I0</td>
</tr>
<tr>
<td>13.942</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_449/O</td>
</tr>
<tr>
<td>14.699</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td>mem/n899_s12/I0</td>
</tr>
<tr>
<td>14.988</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td style=" background: #97FFFF;">mem/n899_s12/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[2][B]</td>
<td>mem/n899_s5/I2</td>
</tr>
<tr>
<td>15.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C76[2][B]</td>
<td style=" background: #97FFFF;">mem/n899_s5/F</td>
</tr>
<tr>
<td>16.689</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td>cpu/n1853_s18/I2</td>
</tr>
<tr>
<td>17.257</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s18/F</td>
</tr>
<tr>
<td>17.911</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>cpu/n1853_s8/I1</td>
</tr>
<tr>
<td>18.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R29C63[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s8/F</td>
</tr>
<tr>
<td>20.638</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s9/I1</td>
</tr>
<tr>
<td>21.206</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R25C45[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s9/F</td>
</tr>
<tr>
<td>22.358</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_22_s12/I3</td>
</tr>
<tr>
<td>22.647</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_22_s12/F</td>
</tr>
<tr>
<td>23.069</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s9/I0</td>
</tr>
<tr>
<td>23.358</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_23_s9/F</td>
</tr>
<tr>
<td>24.852</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[2][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s3/I2</td>
</tr>
<tr>
<td>25.419</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C50[2][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s3/F</td>
</tr>
<tr>
<td>25.906</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I1</td>
</tr>
<tr>
<td>26.413</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.824</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.392</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.728</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.323</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.373</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.423</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.473</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.438</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>34.017</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.584</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>36.092</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.743</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.199</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.191</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.738</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.911</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.418</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.646</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.153</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>43.794</td>
<td>1.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C78[2][B]</td>
<td>mem/vram_hi_addr_12_s5/I0</td>
</tr>
<tr>
<td>44.302</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R26C78[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s5/F</td>
</tr>
<tr>
<td>44.696</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C76[2][B]</td>
<td>mem/vram_hi_addr_12_s2/I0</td>
</tr>
<tr>
<td>44.984</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R26C76[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s2/F</td>
</tr>
<tr>
<td>46.613</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C70[2][B]</td>
<td>mem/bram_addr_16_s1/I3</td>
</tr>
<tr>
<td>46.902</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C70[2][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s1/F</td>
</tr>
<tr>
<td>48.658</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C81[3][B]</td>
<td>mem/bram_addr_16_s0/I0</td>
</tr>
<tr>
<td>49.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C81[3][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s0/F</td>
</tr>
<tr>
<td>49.732</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C88[1][B]</td>
<td>gpu/igba_gpu_timing/n967_s8/I0</td>
</tr>
<tr>
<td>50.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C88[1][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s8/F</td>
</tr>
<tr>
<td>51.244</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C92[3][A]</td>
<td>gpu/igba_gpu_timing/n967_s2/I1</td>
</tr>
<tr>
<td>51.701</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R25C92[3][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s2/F</td>
</tr>
<tr>
<td>61.452</td>
<td>9.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C38[3][B]</td>
<td>dma/igba_dma_module0/iDAD/n459_s0/I1</td>
</tr>
<tr>
<td>61.908</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R79C38[3][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/iDAD/n459_s0/F</td>
</tr>
<tr>
<td>63.877</td>
<td>1.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C36[2][B]</td>
<td style=" font-weight:bold;">dma/igba_dma_module0/iDAD/Dout_buffer_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.495</td>
<td>2.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C36[2][B]</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_23_s0/CLK</td>
</tr>
<tr>
<td>62.183</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C36[2][B]</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.590, 22.295%; route: 46.984, 77.078%; tC2Q: 0.382, 0.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.795, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>157.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.632</td>
<td>3.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>155.014</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C96[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>155.769</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/I3</td>
</tr>
<tr>
<td>156.337</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/F</td>
</tr>
<tr>
<td>156.718</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/I2</td>
</tr>
<tr>
<td>157.225</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/F</td>
</tr>
<tr>
<td>157.228</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I1</td>
</tr>
<tr>
<td>157.802</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R65C93[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>158.195</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n711_s5/I1</td>
</tr>
<tr>
<td>158.703</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C94[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n711_s5/F</td>
</tr>
<tr>
<td>158.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C94[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n711_s6/I2</td>
</tr>
<tr>
<td>159.279</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C94[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n711_s6/F</td>
</tr>
<tr>
<td>159.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C94[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>152.000</td>
<td>152.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>152.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>155.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>157.729</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C94[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>157.694</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td>157.630</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C94[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.098</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 29.472%; route: 3.267, 70.528%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.730, 58.741%; route: 1.535, 33.029%; tC2Q: 0.382, 8.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.303, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>157.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.632</td>
<td>3.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>155.014</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C96[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>155.769</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/I3</td>
</tr>
<tr>
<td>156.337</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C95[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s9/F</td>
</tr>
<tr>
<td>156.718</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/I2</td>
</tr>
<tr>
<td>157.225</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C93[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/F</td>
</tr>
<tr>
<td>157.228</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I1</td>
</tr>
<tr>
<td>157.802</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R65C93[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>158.903</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C91[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n705_s3/I2</td>
</tr>
<tr>
<td>159.192</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C91[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n705_s3/F</td>
</tr>
<tr>
<td>159.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C91[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>152.000</td>
<td>152.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>152.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>155.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>157.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C91[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>157.642</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td>157.578</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C91[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 29.472%; route: 3.267, 70.528%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.938, 42.489%; route: 2.240, 49.123%; tC2Q: 0.382, 8.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cycle_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.684</td>
<td>2.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C95[1][A]</td>
<td>sdram/cycle_3_s0/CLK</td>
</tr>
<tr>
<td>3.066</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R39C95[1][A]</td>
<td style=" font-weight:bold;">sdram/cycle_3_s0/Q</td>
</tr>
<tr>
<td>3.518</td>
<td>0.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C96[0][B]</td>
<td>sdram/n2896_s20/I3</td>
</tr>
<tr>
<td>4.096</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C96[0][B]</td>
<td style=" background: #97FFFF;">sdram/n2896_s20/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[2][A]</td>
<td>sdram/n2896_s33/I3</td>
</tr>
<tr>
<td>5.220</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C96[2][A]</td>
<td style=" background: #97FFFF;">sdram/n2896_s33/F</td>
</tr>
<tr>
<td>5.225</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C96[3][B]</td>
<td>sdram/n3510_s9/I3</td>
</tr>
<tr>
<td>5.681</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>R36C96[3][B]</td>
<td style=" background: #97FFFF;">sdram/n3510_s9/F</td>
</tr>
<tr>
<td>10.093</td>
<td>4.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C96[0][A]</td>
<td>sdram/n3948_s1/I0</td>
</tr>
<tr>
<td>10.672</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R43C96[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3948_s1/F</td>
</tr>
<tr>
<td>11.272</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C98[0][A]</td>
<td>sdram/n3942_s2/I2</td>
</tr>
<tr>
<td>11.839</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C98[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s2/F</td>
</tr>
<tr>
<td>12.457</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C102[2][B]</td>
<td>sdram/n3944_s0/I0</td>
</tr>
<tr>
<td>13.035</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C102[2][B]</td>
<td style=" background: #97FFFF;">sdram/n3944_s0/F</td>
</tr>
<tr>
<td>19.082</td>
<td>6.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR6[B]</td>
<td style=" font-weight:bold;">sdram/cmd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>17.559</td>
<td>2.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR6[B]</td>
<td>sdram/cmd_0_s0/CLK</td>
</tr>
<tr>
<td>17.496</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR6[B]</td>
<td>sdram/cmd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.925</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.684, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.339, 20.361%; route: 12.677, 77.306%; tC2Q: 0.382, 2.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.634, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>64.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_lo/dff_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/reg_dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.921</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C95[1][A]</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>256</td>
<td>R38C95[1][A]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_lo/dff_inst_3/Q</td>
</tr>
<tr>
<td>7.732</td>
<td>4.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_438/S0</td>
</tr>
<tr>
<td>8.299</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_438/O</td>
</tr>
<tr>
<td>10.307</td>
<td>2.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_444/I1</td>
</tr>
<tr>
<td>10.814</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_444/O</td>
</tr>
<tr>
<td>12.401</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_447/I1</td>
</tr>
<tr>
<td>12.689</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_447/O</td>
</tr>
<tr>
<td>13.434</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td>gpu/drawer/ivram_lo/mux_inst_449/I0</td>
</tr>
<tr>
<td>13.942</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_449/O</td>
</tr>
<tr>
<td>14.699</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td>mem/n899_s12/I0</td>
</tr>
<tr>
<td>14.988</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td style=" background: #97FFFF;">mem/n899_s12/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[2][B]</td>
<td>mem/n899_s5/I2</td>
</tr>
<tr>
<td>15.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C76[2][B]</td>
<td style=" background: #97FFFF;">mem/n899_s5/F</td>
</tr>
<tr>
<td>16.689</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td>cpu/n1853_s18/I2</td>
</tr>
<tr>
<td>17.257</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s18/F</td>
</tr>
<tr>
<td>17.911</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>cpu/n1853_s8/I1</td>
</tr>
<tr>
<td>18.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R29C63[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s8/F</td>
</tr>
<tr>
<td>20.638</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s9/I1</td>
</tr>
<tr>
<td>21.206</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R25C45[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s9/F</td>
</tr>
<tr>
<td>22.358</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_22_s12/I3</td>
</tr>
<tr>
<td>22.647</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_22_s12/F</td>
</tr>
<tr>
<td>23.069</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s9/I0</td>
</tr>
<tr>
<td>23.358</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_23_s9/F</td>
</tr>
<tr>
<td>24.852</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[2][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s3/I2</td>
</tr>
<tr>
<td>25.419</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C50[2][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s3/F</td>
</tr>
<tr>
<td>25.906</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I1</td>
</tr>
<tr>
<td>26.413</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.824</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.392</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.728</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.323</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.373</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.423</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.473</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.438</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>34.017</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.584</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>36.092</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.743</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.199</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.191</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.738</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.911</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.418</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.646</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.153</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>44.512</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C61[0][A]</td>
<td>mem/oamram_addr_3_s4/I2</td>
</tr>
<tr>
<td>45.079</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C61[0][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s4/F</td>
</tr>
<tr>
<td>47.153</td>
<td>2.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[1][B]</td>
<td>mem/oamram_addr_3_s5/I0</td>
</tr>
<tr>
<td>47.442</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C74[1][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s5/F</td>
</tr>
<tr>
<td>47.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td>mem/oamram_addr_3_s2/I0</td>
</tr>
<tr>
<td>48.018</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td>R27C74[3][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s2/F</td>
</tr>
<tr>
<td>55.189</td>
<td>7.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C113[2][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s8/I1</td>
</tr>
<tr>
<td>55.478</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C113[2][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s8/F</td>
</tr>
<tr>
<td>56.416</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C112[1][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s1/I2</td>
</tr>
<tr>
<td>56.923</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R54C112[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s1/F</td>
</tr>
<tr>
<td>61.823</td>
<td>4.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C100[1][A]</td>
<td>gpu/drawer/n802_s16/I3</td>
</tr>
<tr>
<td>62.390</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C100[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/n802_s16/F</td>
</tr>
<tr>
<td>63.264</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C115[3][A]</td>
<td>gpu/drawer/n802_s15/I2</td>
</tr>
<tr>
<td>63.583</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C115[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/n802_s15/F</td>
</tr>
<tr>
<td>63.789</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C115[3][A]</td>
<td>gpu/drawer/n802_s13/I2</td>
</tr>
<tr>
<td>64.108</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C115[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/n802_s13/F</td>
</tr>
<tr>
<td>64.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C115[3][A]</td>
<td style=" font-weight:bold;">gpu/drawer/reg_dout_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.579</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[3][A]</td>
<td>gpu/drawer/reg_dout_9_s0/CLK</td>
</tr>
<tr>
<td>62.522</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C115[3][A]</td>
<td>gpu/drawer/reg_dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.943, 22.787%; route: 46.862, 76.588%; tC2Q: 0.382, 0.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.879, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_lo/dff_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/Dout_buffer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.921</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C95[1][A]</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>256</td>
<td>R38C95[1][A]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_lo/dff_inst_3/Q</td>
</tr>
<tr>
<td>7.732</td>
<td>4.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_438/S0</td>
</tr>
<tr>
<td>8.299</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_438/O</td>
</tr>
<tr>
<td>10.307</td>
<td>2.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_444/I1</td>
</tr>
<tr>
<td>10.814</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_444/O</td>
</tr>
<tr>
<td>12.401</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_447/I1</td>
</tr>
<tr>
<td>12.689</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_447/O</td>
</tr>
<tr>
<td>13.434</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td>gpu/drawer/ivram_lo/mux_inst_449/I0</td>
</tr>
<tr>
<td>13.942</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_449/O</td>
</tr>
<tr>
<td>14.699</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td>mem/n899_s12/I0</td>
</tr>
<tr>
<td>14.988</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td style=" background: #97FFFF;">mem/n899_s12/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[2][B]</td>
<td>mem/n899_s5/I2</td>
</tr>
<tr>
<td>15.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C76[2][B]</td>
<td style=" background: #97FFFF;">mem/n899_s5/F</td>
</tr>
<tr>
<td>16.689</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td>cpu/n1853_s18/I2</td>
</tr>
<tr>
<td>17.257</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s18/F</td>
</tr>
<tr>
<td>17.911</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>cpu/n1853_s8/I1</td>
</tr>
<tr>
<td>18.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R29C63[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s8/F</td>
</tr>
<tr>
<td>20.638</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s9/I1</td>
</tr>
<tr>
<td>21.206</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R25C45[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s9/F</td>
</tr>
<tr>
<td>22.358</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_22_s12/I3</td>
</tr>
<tr>
<td>22.647</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_22_s12/F</td>
</tr>
<tr>
<td>23.069</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s9/I0</td>
</tr>
<tr>
<td>23.358</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_23_s9/F</td>
</tr>
<tr>
<td>24.852</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[2][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s3/I2</td>
</tr>
<tr>
<td>25.419</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C50[2][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s3/F</td>
</tr>
<tr>
<td>25.906</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I1</td>
</tr>
<tr>
<td>26.413</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.824</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.392</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.728</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.323</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.373</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.423</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.473</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.438</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>34.017</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.584</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>36.092</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.743</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.199</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.191</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.738</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.911</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.418</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.646</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.153</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>43.794</td>
<td>1.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C78[2][B]</td>
<td>mem/vram_hi_addr_12_s5/I0</td>
</tr>
<tr>
<td>44.302</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R26C78[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s5/F</td>
</tr>
<tr>
<td>44.696</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C76[2][B]</td>
<td>mem/vram_hi_addr_12_s2/I0</td>
</tr>
<tr>
<td>44.984</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R26C76[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s2/F</td>
</tr>
<tr>
<td>46.613</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C70[2][B]</td>
<td>mem/bram_addr_16_s1/I3</td>
</tr>
<tr>
<td>46.902</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C70[2][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s1/F</td>
</tr>
<tr>
<td>48.658</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C81[3][B]</td>
<td>mem/bram_addr_16_s0/I0</td>
</tr>
<tr>
<td>49.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C81[3][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s0/F</td>
</tr>
<tr>
<td>49.732</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C88[1][B]</td>
<td>gpu/igba_gpu_timing/n967_s8/I0</td>
</tr>
<tr>
<td>50.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C88[1][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s8/F</td>
</tr>
<tr>
<td>51.244</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C92[3][A]</td>
<td>gpu/igba_gpu_timing/n967_s2/I1</td>
</tr>
<tr>
<td>51.701</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R25C92[3][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s2/F</td>
</tr>
<tr>
<td>61.114</td>
<td>9.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[0][B]</td>
<td>gpu/drawer/iREG_DISPCNT_Forced_Blank/n204_s0/I0</td>
</tr>
<tr>
<td>61.403</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R66C114[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_Forced_Blank/n204_s0/F</td>
</tr>
<tr>
<td>63.876</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C97[0][A]</td>
<td style=" font-weight:bold;">gpu/drawer/iREG_DISPCNT_BG_Mode/Dout_buffer_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.613</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C97[0][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/Dout_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>62.302</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C97[0][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/Dout_buffer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.422, 22.020%; route: 47.150, 77.352%; tC2Q: 0.382, 0.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_lo/dff_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/Dout_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.921</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C95[1][A]</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>256</td>
<td>R38C95[1][A]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_lo/dff_inst_3/Q</td>
</tr>
<tr>
<td>7.732</td>
<td>4.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_438/S0</td>
</tr>
<tr>
<td>8.299</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_438/O</td>
</tr>
<tr>
<td>10.307</td>
<td>2.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_444/I1</td>
</tr>
<tr>
<td>10.814</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_444/O</td>
</tr>
<tr>
<td>12.401</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_447/I1</td>
</tr>
<tr>
<td>12.689</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_447/O</td>
</tr>
<tr>
<td>13.434</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td>gpu/drawer/ivram_lo/mux_inst_449/I0</td>
</tr>
<tr>
<td>13.942</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_449/O</td>
</tr>
<tr>
<td>14.699</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td>mem/n899_s12/I0</td>
</tr>
<tr>
<td>14.988</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td style=" background: #97FFFF;">mem/n899_s12/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[2][B]</td>
<td>mem/n899_s5/I2</td>
</tr>
<tr>
<td>15.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C76[2][B]</td>
<td style=" background: #97FFFF;">mem/n899_s5/F</td>
</tr>
<tr>
<td>16.689</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td>cpu/n1853_s18/I2</td>
</tr>
<tr>
<td>17.257</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s18/F</td>
</tr>
<tr>
<td>17.911</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>cpu/n1853_s8/I1</td>
</tr>
<tr>
<td>18.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R29C63[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s8/F</td>
</tr>
<tr>
<td>20.638</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s9/I1</td>
</tr>
<tr>
<td>21.206</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R25C45[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s9/F</td>
</tr>
<tr>
<td>22.358</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_22_s12/I3</td>
</tr>
<tr>
<td>22.647</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_22_s12/F</td>
</tr>
<tr>
<td>23.069</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s9/I0</td>
</tr>
<tr>
<td>23.358</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_23_s9/F</td>
</tr>
<tr>
<td>24.852</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[2][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s3/I2</td>
</tr>
<tr>
<td>25.419</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C50[2][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s3/F</td>
</tr>
<tr>
<td>25.906</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I1</td>
</tr>
<tr>
<td>26.413</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.824</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.392</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.728</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.323</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.373</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.423</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.473</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.438</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>34.017</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.584</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>36.092</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.743</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.199</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.191</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.738</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.911</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.418</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.646</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.153</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>43.794</td>
<td>1.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C78[2][B]</td>
<td>mem/vram_hi_addr_12_s5/I0</td>
</tr>
<tr>
<td>44.302</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R26C78[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s5/F</td>
</tr>
<tr>
<td>44.696</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C76[2][B]</td>
<td>mem/vram_hi_addr_12_s2/I0</td>
</tr>
<tr>
<td>44.984</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R26C76[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s2/F</td>
</tr>
<tr>
<td>46.613</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C70[2][B]</td>
<td>mem/bram_addr_16_s1/I3</td>
</tr>
<tr>
<td>46.902</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C70[2][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s1/F</td>
</tr>
<tr>
<td>48.658</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C81[3][B]</td>
<td>mem/bram_addr_16_s0/I0</td>
</tr>
<tr>
<td>49.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C81[3][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s0/F</td>
</tr>
<tr>
<td>49.732</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C88[1][B]</td>
<td>gpu/igba_gpu_timing/n967_s8/I0</td>
</tr>
<tr>
<td>50.239</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C88[1][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s8/F</td>
</tr>
<tr>
<td>51.244</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C92[3][A]</td>
<td>gpu/igba_gpu_timing/n967_s2/I1</td>
</tr>
<tr>
<td>51.701</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R25C92[3][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s2/F</td>
</tr>
<tr>
<td>61.114</td>
<td>9.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[0][B]</td>
<td>gpu/drawer/iREG_DISPCNT_Forced_Blank/n204_s0/I0</td>
</tr>
<tr>
<td>61.403</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R66C114[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_Forced_Blank/n204_s0/F</td>
</tr>
<tr>
<td>63.876</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C97[0][B]</td>
<td style=" font-weight:bold;">gpu/drawer/iREG_DISPCNT_BG_Mode/Dout_buffer_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.613</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C97[0][B]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/Dout_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>62.302</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C97[0][B]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/Dout_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.422, 22.020%; route: 47.150, 77.352%; tC2Q: 0.382, 0.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.668</td>
<td>2.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>6.050</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>57</td>
<td>R67C94[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/Q</td>
</tr>
<tr>
<td>15.211</td>
<td>9.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[13][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.798</td>
<td>2.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[13][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s/CLKA</td>
</tr>
<tr>
<td>13.763</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[13][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.161, 95.992%; tC2Q: 0.382, 4.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.372, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_lo/dff_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_V_Size/Dout_buffer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.921</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C95[1][A]</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>256</td>
<td>R38C95[1][A]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_lo/dff_inst_3/Q</td>
</tr>
<tr>
<td>7.732</td>
<td>4.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_438/S0</td>
</tr>
<tr>
<td>8.299</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_438/O</td>
</tr>
<tr>
<td>10.307</td>
<td>2.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_444/I1</td>
</tr>
<tr>
<td>10.814</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_444/O</td>
</tr>
<tr>
<td>12.401</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_447/I1</td>
</tr>
<tr>
<td>12.689</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_447/O</td>
</tr>
<tr>
<td>13.434</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td>gpu/drawer/ivram_lo/mux_inst_449/I0</td>
</tr>
<tr>
<td>13.942</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_449/O</td>
</tr>
<tr>
<td>14.699</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td>mem/n899_s12/I0</td>
</tr>
<tr>
<td>14.988</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td style=" background: #97FFFF;">mem/n899_s12/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[2][B]</td>
<td>mem/n899_s5/I2</td>
</tr>
<tr>
<td>15.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C76[2][B]</td>
<td style=" background: #97FFFF;">mem/n899_s5/F</td>
</tr>
<tr>
<td>16.689</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td>cpu/n1853_s18/I2</td>
</tr>
<tr>
<td>17.257</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s18/F</td>
</tr>
<tr>
<td>17.911</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>cpu/n1853_s8/I1</td>
</tr>
<tr>
<td>18.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R29C63[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s8/F</td>
</tr>
<tr>
<td>20.638</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s9/I1</td>
</tr>
<tr>
<td>21.206</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R25C45[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s9/F</td>
</tr>
<tr>
<td>22.358</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_22_s12/I3</td>
</tr>
<tr>
<td>22.647</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_22_s12/F</td>
</tr>
<tr>
<td>23.069</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s9/I0</td>
</tr>
<tr>
<td>23.358</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_23_s9/F</td>
</tr>
<tr>
<td>24.852</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[2][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s3/I2</td>
</tr>
<tr>
<td>25.419</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C50[2][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s3/F</td>
</tr>
<tr>
<td>25.906</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I1</td>
</tr>
<tr>
<td>26.413</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.824</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.392</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.728</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.323</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.373</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.423</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.473</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.438</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>34.017</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.584</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>36.092</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.743</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.199</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.191</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.738</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.911</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.418</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.646</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.153</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>44.512</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C61[0][A]</td>
<td>mem/oamram_addr_3_s4/I2</td>
</tr>
<tr>
<td>45.079</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C61[0][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s4/F</td>
</tr>
<tr>
<td>47.153</td>
<td>2.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[1][B]</td>
<td>mem/oamram_addr_3_s5/I0</td>
</tr>
<tr>
<td>47.442</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C74[1][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s5/F</td>
</tr>
<tr>
<td>47.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td>mem/oamram_addr_3_s2/I0</td>
</tr>
<tr>
<td>48.018</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td>R27C74[3][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s2/F</td>
</tr>
<tr>
<td>55.189</td>
<td>7.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C113[2][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s8/I1</td>
</tr>
<tr>
<td>55.478</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C113[2][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s8/F</td>
</tr>
<tr>
<td>57.036</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C111[1][A]</td>
<td>gpu/drawer/iREG_MOSAIC_BG_Mosaic_H_Size/n227_s2/I0</td>
</tr>
<tr>
<td>57.543</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R53C111[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_MOSAIC_BG_Mosaic_H_Size/n227_s2/F</td>
</tr>
<tr>
<td>58.943</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[3][B]</td>
<td>gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_H_Size/n227_s0/I3</td>
</tr>
<tr>
<td>59.517</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R54C100[3][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_H_Size/n227_s0/F</td>
</tr>
<tr>
<td>63.718</td>
<td>4.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C88[2][B]</td>
<td style=" font-weight:bold;">gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_V_Size/Dout_buffer_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.626</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C88[2][B]</td>
<td>gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_V_Size/Dout_buffer_12_s0/CLK</td>
</tr>
<tr>
<td>62.314</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C88[2][B]</td>
<td>gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_V_Size/Dout_buffer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.311, 21.894%; route: 47.104, 77.476%; tC2Q: 0.382, 0.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.926, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_lo/dff_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_V_Size/Dout_buffer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.921</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C95[1][A]</td>
<td>gpu/drawer/ivram_lo/dff_inst_3/CLK</td>
</tr>
<tr>
<td>3.303</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>256</td>
<td>R38C95[1][A]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_lo/dff_inst_3/Q</td>
</tr>
<tr>
<td>7.732</td>
<td>4.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_438/S0</td>
</tr>
<tr>
<td>8.299</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_438/O</td>
</tr>
<tr>
<td>10.307</td>
<td>2.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_444/I1</td>
</tr>
<tr>
<td>10.814</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C99[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_444/O</td>
</tr>
<tr>
<td>12.401</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td>gpu/drawer/ivram_lo/mux_inst_447/I1</td>
</tr>
<tr>
<td>12.689</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C90[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_447/O</td>
</tr>
<tr>
<td>13.434</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td>gpu/drawer/ivram_lo/mux_inst_449/I0</td>
</tr>
<tr>
<td>13.942</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C81[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_449/O</td>
</tr>
<tr>
<td>14.699</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td>mem/n899_s12/I0</td>
</tr>
<tr>
<td>14.988</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C76[1][B]</td>
<td style=" background: #97FFFF;">mem/n899_s12/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C76[2][B]</td>
<td>mem/n899_s5/I2</td>
</tr>
<tr>
<td>15.558</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C76[2][B]</td>
<td style=" background: #97FFFF;">mem/n899_s5/F</td>
</tr>
<tr>
<td>16.689</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td>cpu/n1853_s18/I2</td>
</tr>
<tr>
<td>17.257</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C68[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s18/F</td>
</tr>
<tr>
<td>17.911</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[0][A]</td>
<td>cpu/n1853_s8/I1</td>
</tr>
<tr>
<td>18.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R29C63[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s8/F</td>
</tr>
<tr>
<td>20.638</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s9/I1</td>
</tr>
<tr>
<td>21.206</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R25C45[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s9/F</td>
</tr>
<tr>
<td>22.358</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_22_s12/I3</td>
</tr>
<tr>
<td>22.647</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C52[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_22_s12/F</td>
</tr>
<tr>
<td>23.069</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s9/I0</td>
</tr>
<tr>
<td>23.358</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_23_s9/F</td>
</tr>
<tr>
<td>24.852</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[2][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s3/I2</td>
</tr>
<tr>
<td>25.419</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C50[2][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s3/F</td>
</tr>
<tr>
<td>25.906</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I1</td>
</tr>
<tr>
<td>26.413</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.824</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.392</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.728</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.323</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.373</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.423</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.473</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.438</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>34.017</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.584</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>36.092</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.743</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.199</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.191</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.738</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.911</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.418</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.646</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.153</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>44.512</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C61[0][A]</td>
<td>mem/oamram_addr_3_s4/I2</td>
</tr>
<tr>
<td>45.079</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C61[0][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s4/F</td>
</tr>
<tr>
<td>47.153</td>
<td>2.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[1][B]</td>
<td>mem/oamram_addr_3_s5/I0</td>
</tr>
<tr>
<td>47.442</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C74[1][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s5/F</td>
</tr>
<tr>
<td>47.444</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td>mem/oamram_addr_3_s2/I0</td>
</tr>
<tr>
<td>48.018</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td>R27C74[3][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s2/F</td>
</tr>
<tr>
<td>55.189</td>
<td>7.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C113[2][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s8/I1</td>
</tr>
<tr>
<td>55.478</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C113[2][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s8/F</td>
</tr>
<tr>
<td>57.036</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C111[1][A]</td>
<td>gpu/drawer/iREG_MOSAIC_BG_Mosaic_H_Size/n227_s2/I0</td>
</tr>
<tr>
<td>57.543</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R53C111[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_MOSAIC_BG_Mosaic_H_Size/n227_s2/F</td>
</tr>
<tr>
<td>58.943</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[3][B]</td>
<td>gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_H_Size/n227_s0/I3</td>
</tr>
<tr>
<td>59.517</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R54C100[3][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_H_Size/n227_s0/F</td>
</tr>
<tr>
<td>63.718</td>
<td>4.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C88[1][A]</td>
<td style=" font-weight:bold;">gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_V_Size/Dout_buffer_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.626</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C88[1][A]</td>
<td>gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_V_Size/Dout_buffer_13_s0/CLK</td>
</tr>
<tr>
<td>62.314</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C88[1][A]</td>
<td>gpu/drawer/iREG_MOSAIC_OBJ_Mosaic_V_Size/Dout_buffer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.311, 21.894%; route: 47.104, 77.476%; tC2Q: 0.382, 0.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.926, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.995</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_4_s0/CLK</td>
</tr>
<tr>
<td>3.171</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R62C100[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_4_s0/Q</td>
</tr>
<tr>
<td>3.257</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n569_s1/I0</td>
</tr>
<tr>
<td>3.449</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C100[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n569_s1/F</td>
</tr>
<tr>
<td>3.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C100[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.480</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLK</td>
</tr>
<tr>
<td>4.515</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td>4.516</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.112%; route: 1.644, 54.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.149%; route: 0.086, 19.008%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.054, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.000</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C101[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_s1/CLK</td>
</tr>
<tr>
<td>3.176</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C101[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_s1/Q</td>
</tr>
<tr>
<td>3.450</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C101[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.475</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C101[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>4.510</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td>4.511</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C101[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.037%; route: 1.649, 54.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 60.833%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.049, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.964</td>
<td>1.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0/CLK</td>
</tr>
<tr>
<td>3.144</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R67C95[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0/Q</td>
</tr>
<tr>
<td>3.266</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n602_s0/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C95[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n602_s0/F</td>
</tr>
<tr>
<td>3.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.467</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>4.502</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td>4.479</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C95[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.504</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.588%; route: 1.612, 54.412%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 37.949%; route: 0.123, 25.128%; tC2Q: 0.180, 36.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.008</td>
<td>1.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C98[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/CLK</td>
</tr>
<tr>
<td>3.188</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R60C98[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
</tr>
<tr>
<td>3.323</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n377_s7/I3</td>
</tr>
<tr>
<td>3.515</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C100[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n377_s7/F</td>
</tr>
<tr>
<td>3.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C100[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.494</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>4.529</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td>4.530</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 44.906%; route: 1.657, 55.094%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 37.778%; route: 0.135, 26.667%; tC2Q: 0.180, 35.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.067, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.008</td>
<td>1.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C98[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/CLK</td>
</tr>
<tr>
<td>3.188</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R60C98[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
</tr>
<tr>
<td>3.323</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C100[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n452_s1/I3</td>
</tr>
<tr>
<td>3.515</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C100[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n452_s1/F</td>
</tr>
<tr>
<td>3.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C100[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.494</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C100[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>4.529</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td>4.530</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C100[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 44.906%; route: 1.657, 55.094%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 37.778%; route: 0.135, 26.667%; tC2Q: 0.180, 35.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.067, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.984</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_s1/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C99[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_s1/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.469</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>4.504</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td>4.480</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C101[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.282%; route: 1.633, 54.718%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.322, 64.179%; tC2Q: 0.180, 35.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.510</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.984</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_7_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C99[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_7_s0/Q</td>
</tr>
<tr>
<td>3.280</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n686_s1/I0</td>
</tr>
<tr>
<td>3.537</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C100[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n686_s1/F</td>
</tr>
<tr>
<td>3.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C100[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.474</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLK</td>
</tr>
<tr>
<td>4.509</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
<tr>
<td>4.510</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.282%; route: 1.633, 54.718%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 46.501%; route: 0.116, 20.993%; tC2Q: 0.180, 32.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.048, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.995</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_2_s0/CLK</td>
</tr>
<tr>
<td>3.171</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R62C100[3][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_2_s0/Q</td>
</tr>
<tr>
<td>3.257</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C100[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n491_s1/I0</td>
</tr>
<tr>
<td>3.567</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C100[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n491_s1/F</td>
</tr>
<tr>
<td>3.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C100[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.480</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.515</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td>4.516</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C100[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.112%; route: 1.644, 54.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 54.148%; route: 0.086, 15.066%; tC2Q: 0.176, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.054, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.995</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_3_s0/CLK</td>
</tr>
<tr>
<td>3.171</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R62C100[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_3_s0/Q</td>
</tr>
<tr>
<td>3.257</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n530_s1/I0</td>
</tr>
<tr>
<td>3.567</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C100[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n530_s1/F</td>
</tr>
<tr>
<td>3.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C100[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.480</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLK</td>
</tr>
<tr>
<td>4.515</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td>4.516</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.112%; route: 1.644, 54.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 54.148%; route: 0.086, 15.066%; tC2Q: 0.176, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.054, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.995</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_6_s0/CLK</td>
</tr>
<tr>
<td>3.171</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R62C100[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_6_s0/Q</td>
</tr>
<tr>
<td>3.257</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n647_s1/I0</td>
</tr>
<tr>
<td>3.567</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C100[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n647_s1/F</td>
</tr>
<tr>
<td>3.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C100[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.480</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLK</td>
</tr>
<tr>
<td>4.515</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td>4.516</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.112%; route: 1.644, 54.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 54.148%; route: 0.086, 15.066%; tC2Q: 0.176, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.054, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.510</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.984</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_0_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C99[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_0_s0/Q</td>
</tr>
<tr>
<td>3.283</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n413_s1/I0</td>
</tr>
<tr>
<td>3.602</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C100[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n413_s1/F</td>
</tr>
<tr>
<td>3.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C100[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.474</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>4.509</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td>4.510</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.282%; route: 1.633, 54.718%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 51.515%; route: 0.120, 19.394%; tC2Q: 0.180, 29.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.048, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.971</td>
<td>1.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C95[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_9_s0/CLK</td>
</tr>
<tr>
<td>3.151</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C95[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_9_s0/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n594_s0/I0</td>
</tr>
<tr>
<td>3.592</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C96[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n594_s0/F</td>
</tr>
<tr>
<td>3.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C96[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.461</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>4.496</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td>4.497</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.473%; route: 1.620, 54.527%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 51.308%; route: 0.123, 19.718%; tC2Q: 0.180, 28.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.035, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.510</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.008</td>
<td>1.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C98[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/CLK</td>
</tr>
<tr>
<td>3.188</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R60C98[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
</tr>
<tr>
<td>3.451</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n608_s1/I3</td>
</tr>
<tr>
<td>3.642</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n608_s1/F</td>
</tr>
<tr>
<td>3.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.474</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.509</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td>4.510</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 44.906%; route: 1.657, 55.094%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 30.178%; route: 0.262, 41.420%; tC2Q: 0.180, 28.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.048, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.964</td>
<td>1.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_2_s0/CLK</td>
</tr>
<tr>
<td>3.144</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R67C95[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_2_s0/Q</td>
</tr>
<tr>
<td>3.386</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n601_s0/I0</td>
</tr>
<tr>
<td>3.644</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C94[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n601_s0/F</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C94[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.462</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>4.497</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td>4.499</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C94[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.588%; route: 1.612, 54.412%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 37.868%; route: 0.242, 35.662%; tC2Q: 0.180, 26.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.955</td>
<td>1.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C96[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/CLK</td>
</tr>
<tr>
<td>3.135</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C96[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n597_s0/I0</td>
</tr>
<tr>
<td>3.642</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C95[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n597_s0/F</td>
</tr>
<tr>
<td>3.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C95[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.449</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td>4.485</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C95[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.494</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.723%; route: 1.604, 54.277%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 37.455%; route: 0.250, 36.364%; tC2Q: 0.180, 26.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.971</td>
<td>1.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C95[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_10_s0/CLK</td>
</tr>
<tr>
<td>3.151</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C95[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_10_s0/Q</td>
</tr>
<tr>
<td>3.401</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C96[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n593_s0/I0</td>
</tr>
<tr>
<td>3.658</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C96[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n593_s0/F</td>
</tr>
<tr>
<td>3.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C96[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.454</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C96[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLK</td>
</tr>
<tr>
<td>4.489</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
<tr>
<td>4.490</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C96[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.473%; route: 1.620, 54.527%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 37.455%; route: 0.250, 36.364%; tC2Q: 0.180, 26.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.950</td>
<td>1.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C95[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_8_s0/CLK</td>
</tr>
<tr>
<td>3.130</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C95[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_8_s0/Q</td>
</tr>
<tr>
<td>3.372</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C96[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n595_s0/I0</td>
</tr>
<tr>
<td>3.682</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C96[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n595_s0/F</td>
</tr>
<tr>
<td>3.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C96[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.461</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C96[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>4.496</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td>4.497</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C96[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.800%; route: 1.599, 54.200%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 42.321%; route: 0.242, 33.106%; tC2Q: 0.180, 24.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.035, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.960</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C97[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_4_s0/CLK</td>
</tr>
<tr>
<td>3.140</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C97[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_4_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C96[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n599_s0/I0</td>
</tr>
<tr>
<td>3.701</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C96[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n599_s0/F</td>
</tr>
<tr>
<td>3.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C96[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.461</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C96[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>4.496</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td>4.497</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C96[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.646%; route: 1.609, 54.354%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 43.002%; route: 0.242, 32.715%; tC2Q: 0.180, 24.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.035, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.964</td>
<td>1.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_3_s0/CLK</td>
</tr>
<tr>
<td>3.144</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R67C95[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_3_s0/Q</td>
</tr>
<tr>
<td>3.386</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n600_s0/I0</td>
</tr>
<tr>
<td>3.705</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C94[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n600_s0/F</td>
</tr>
<tr>
<td>3.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C94[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.462</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>4.497</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td>4.499</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.588%; route: 1.612, 54.412%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 43.002%; route: 0.242, 32.715%; tC2Q: 0.180, 24.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.955</td>
<td>1.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0/CLK</td>
</tr>
<tr>
<td>3.135</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C94[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n591_s0/I0</td>
</tr>
<tr>
<td>3.696</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n591_s0/F</td>
</tr>
<tr>
<td>3.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.444</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLK</td>
</tr>
<tr>
<td>4.479</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
<tr>
<td>4.480</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C94[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.489</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.723%; route: 1.604, 54.277%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 43.002%; route: 0.242, 32.715%; tC2Q: 0.180, 24.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.971</td>
<td>1.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C95[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_7_s0/CLK</td>
</tr>
<tr>
<td>3.151</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C95[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_7_s0/Q</td>
</tr>
<tr>
<td>3.392</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C96[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n596_s0/I0</td>
</tr>
<tr>
<td>3.711</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C96[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n596_s0/F</td>
</tr>
<tr>
<td>3.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C96[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.454</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C96[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>4.489</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td>4.490</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C96[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.473%; route: 1.620, 54.527%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 43.074%; route: 0.241, 32.601%; tC2Q: 0.180, 24.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.971</td>
<td>1.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C95[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_11_s0/CLK</td>
</tr>
<tr>
<td>3.151</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C95[3][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_11_s0/Q</td>
</tr>
<tr>
<td>3.398</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n592_s0/I0</td>
</tr>
<tr>
<td>3.717</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C96[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n592_s0/F</td>
</tr>
<tr>
<td>3.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C96[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.454</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLK</td>
</tr>
<tr>
<td>4.489</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td>4.490</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C96[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.473%; route: 1.620, 54.527%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 42.714%; route: 0.247, 33.166%; tC2Q: 0.180, 24.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.027, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.955</td>
<td>1.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C96[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/CLK</td>
</tr>
<tr>
<td>3.135</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C96[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/Q</td>
</tr>
<tr>
<td>3.624</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C96[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n603_s2/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C96[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n603_s2/F</td>
</tr>
<tr>
<td>3.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C96[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.472</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C96[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>4.507</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td>4.509</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C96[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.723%; route: 1.604, 54.277%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 32.278%; route: 0.489, 49.494%; tC2Q: 0.180, 18.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.960</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C97[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_5_s0/CLK</td>
</tr>
<tr>
<td>3.140</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C97[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_5_s0/Q</td>
</tr>
<tr>
<td>3.621</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n598_s0/I0</td>
</tr>
<tr>
<td>3.940</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C95[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n598_s0/F</td>
</tr>
<tr>
<td>3.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C95[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.449</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td>4.485</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C95[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.489</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.646%; route: 1.609, 54.354%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 32.526%; route: 0.481, 49.107%; tC2Q: 0.180, 18.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.989</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/CLK</td>
</tr>
<tr>
<td>3.169</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R61C102[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
</tr>
<tr>
<td>3.289</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C102[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3869_s0/I1</td>
</tr>
<tr>
<td>3.507</td>
<td>0.219</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C102[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3869_s0/COUT</td>
</tr>
<tr>
<td>3.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C102[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n3870_s0/CIN</td>
</tr>
<tr>
<td>3.532</td>
<td>0.025</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R61C102[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3870_s0/COUT</td>
</tr>
<tr>
<td>3.792</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3911_s2/I1</td>
</tr>
<tr>
<td>3.984</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C101[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3911_s2/F</td>
</tr>
<tr>
<td>3.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.469</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>4.504</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td>4.505</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C101[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 45.207%; route: 1.638, 54.793%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.435, 43.719%; route: 0.380, 38.191%; tC2Q: 0.180, 18.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.043, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>154.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.000</td>
<td>148.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>151.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>153.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>153.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>154.751</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C101[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.707</td>
<td>3.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C101[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>154.672</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>154.324</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C101[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.639</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.962, 68.505%; tC2Q: 0.442, 31.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.365, 29.000%; route: 3.342, 71.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>154.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.000</td>
<td>148.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>151.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>153.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>153.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>154.751</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C101[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.707</td>
<td>3.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C101[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>154.672</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>154.324</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C101[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.639</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.962, 68.505%; tC2Q: 0.442, 31.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.365, 29.000%; route: 3.342, 71.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.000</td>
<td>148.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>151.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>153.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>153.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>153.943</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>450</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>154.637</td>
<td>3.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C98[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>154.602</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>154.255</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C98[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.709</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 25.786%; tC2Q: 0.442, 74.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.365, 29.436%; route: 3.272, 70.564%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.094</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C91[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C91[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>13.329</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C91[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.305, 83.894%; tC2Q: 0.442, 16.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.094</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C91[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C91[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>13.329</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C91[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.305, 83.894%; tC2Q: 0.442, 16.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.094</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C91[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C91[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>13.329</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C91[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.305, 83.894%; tC2Q: 0.442, 16.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.855</td>
<td>2.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C94[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.729</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C94[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>13.382</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C94[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.066, 82.362%; tC2Q: 0.442, 17.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.303, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.452</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.864</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C95[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.799</td>
<td>2.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>13.452</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C95[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 82.423%; tC2Q: 0.442, 17.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.373, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.452</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.864</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C95[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.799</td>
<td>2.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C95[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>13.452</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C95[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.075, 82.423%; tC2Q: 0.442, 17.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.373, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.654</td>
<td>1.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C94[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.668</td>
<td>2.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>13.320</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.865, 80.823%; tC2Q: 0.442, 19.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.654</td>
<td>1.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C94[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.668</td>
<td>2.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>13.320</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C94[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.865, 80.823%; tC2Q: 0.442, 19.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.654</td>
<td>1.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.668</td>
<td>2.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>13.320</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.865, 80.823%; tC2Q: 0.442, 19.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.654</td>
<td>1.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.668</td>
<td>2.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLK</td>
</tr>
<tr>
<td>13.320</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C94[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.865, 80.823%; tC2Q: 0.442, 19.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.654</td>
<td>1.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C95[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>13.329</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C95[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.865, 80.823%; tC2Q: 0.442, 19.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.654</td>
<td>1.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C95[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C95[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>13.329</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C95[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.865, 80.823%; tC2Q: 0.442, 19.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.611</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C94[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.790</td>
<td>2.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>13.442</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C94[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.443</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.822, 80.464%; tC2Q: 0.442, 19.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.364, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.611</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C94[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.790</td>
<td>2.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>13.442</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C94[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.443</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.822, 80.464%; tC2Q: 0.442, 19.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.364, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.611</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C94[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.790</td>
<td>2.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLK</td>
</tr>
<tr>
<td>13.442</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C94[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.443</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.822, 80.464%; tC2Q: 0.442, 19.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.364, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.611</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C94[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.790</td>
<td>2.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLK</td>
</tr>
<tr>
<td>13.442</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C94[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.443</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.822, 80.464%; tC2Q: 0.442, 19.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.364, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.401</td>
<td>1.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C93[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C93[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>13.329</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C93[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.613, 78.467%; tC2Q: 0.442, 21.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.401</td>
<td>1.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C93[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>13.329</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.613, 78.467%; tC2Q: 0.442, 21.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.401</td>
<td>1.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C93[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.677</td>
<td>2.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C93[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>13.329</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C93[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.613, 78.467%; tC2Q: 0.442, 21.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.385</td>
<td>1.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C93[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.674</td>
<td>2.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C93[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>13.326</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C93[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.596, 78.296%; tC2Q: 0.442, 21.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.248, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.276</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C93[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.739</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C93[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>13.391</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C93[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.488, 77.073%; tC2Q: 0.442, 22.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.312, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.346</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C98[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>9.789</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>69</td>
<td>R61C98[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.276</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C93[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.739</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>13.391</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C93[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.488, 77.073%; tC2Q: 0.442, 22.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.312, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_godmode_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.676</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C132[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_godmode_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C132[1][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_godmode_s1/CLK</td>
</tr>
<tr>
<td>1.082</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C132[1][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_godmode_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.220, 55.000%; tC2Q: 0.180, 45.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/IBusCachedPlugin_injector_port_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][A]</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>151</td>
<td>R69C131[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>1.699</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C133[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/IBusCachedPlugin_injector_port_state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C133[1][A]</td>
<td>iosys/Briey/axi_core_cpu/IBusCachedPlugin_injector_port_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C133[1][A]</td>
<td>iosys/Briey/axi_core_cpu/IBusCachedPlugin_injector_port_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 57.396%; tC2Q: 0.180, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/execute_arbitration_isValid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][A]</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>151</td>
<td>R69C131[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>1.821</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[2][B]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/execute_arbitration_isValid_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[2][B]</td>
<td>iosys/Briey/axi_core_cpu/execute_arbitration_isValid_s1/CLK</td>
</tr>
<tr>
<td>1.082</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C136[2][B]</td>
<td>iosys/Briey/axi_core_cpu/execute_arbitration_isValid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.365, 66.972%; tC2Q: 0.180, 33.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>1.911</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB78[A]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_SPI_MOSI_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.253</td>
<td>1.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB78[A]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0</td>
</tr>
<tr>
<td>1.099</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB78[A]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 71.315%; tC2Q: 0.180, 28.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.253, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_disableEbreak_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.927</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C132[0][B]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_disableEbreak_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C132[0][B]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_disableEbreak_s3/CLK</td>
</tr>
<tr>
<td>1.079</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C132[0][B]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_disableEbreak_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.471, 72.361%; tC2Q: 0.180, 27.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_resetIt_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.927</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C132[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_resetIt_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C132[0][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_resetIt_s3/CLK</td>
</tr>
<tr>
<td>1.079</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C132[0][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_resetIt_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.471, 72.361%; tC2Q: 0.180, 27.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/toplevel_axi_core_cpu_debug_bus_cmd_fire_regNext_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.927</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C132[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/toplevel_axi_core_cpu_debug_bus_cmd_fire_regNext_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C132[1][A]</td>
<td>iosys/Briey/toplevel_axi_core_cpu_debug_bus_cmd_fire_regNext_s0/CLK</td>
</tr>
<tr>
<td>1.079</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C132[1][A]</td>
<td>iosys/Briey/toplevel_axi_core_cpu_debug_bus_cmd_fire_regNext_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.471, 72.361%; tC2Q: 0.180, 27.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltedByBreak_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.919</td>
<td>0.462</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C132[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_haltedByBreak_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.256</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C132[1][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltedByBreak_s1/CLK</td>
</tr>
<tr>
<td>1.067</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C132[1][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltedByBreak_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.462, 71.984%; tC2Q: 0.180, 28.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.256, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_dataLoaded_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.957</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C130[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/systemDebugger_1/dispatcher_dataLoaded_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C130[2][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_dataLoaded_s1/CLK</td>
</tr>
<tr>
<td>1.089</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C130[2][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_dataLoaded_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 73.578%; tC2Q: 0.180, 26.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_headerLoaded_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.957</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C130[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/systemDebugger_1/dispatcher_headerLoaded_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C130[1][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_headerLoaded_s1/CLK</td>
</tr>
<tr>
<td>1.089</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C130[1][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_headerLoaded_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 73.578%; tC2Q: 0.180, 26.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/flash/spi/o_SPI_MOSI_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB93[A]</td>
<td style=" font-weight:bold;">iosys/flash/spi/o_SPI_MOSI_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.283</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB93[A]</td>
<td>iosys/flash/spi/o_SPI_MOSI_s0/CLK</td>
</tr>
<tr>
<td>1.094</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB93[A]</td>
<td>iosys/flash/spi/o_SPI_MOSI_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.509, 73.866%; tC2Q: 0.180, 26.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_debugUsed_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.955</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_debugUsed_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.261</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[0][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_debugUsed_s0/CLK</td>
</tr>
<tr>
<td>1.072</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C133[0][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_debugUsed_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.499, 73.481%; tC2Q: 0.180, 26.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/memory_arbitration_isValid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][A]</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>151</td>
<td>R69C131[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>2.064</td>
<td>0.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C136[2][B]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/memory_arbitration_isValid_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C136[2][B]</td>
<td>iosys/Briey/axi_core_cpu/memory_arbitration_isValid_s1/CLK</td>
</tr>
<tr>
<td>1.087</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C136[2][B]</td>
<td>iosys/Briey/axi_core_cpu/memory_arbitration_isValid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.607, 77.143%; tC2Q: 0.180, 22.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltIt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>2.075</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_haltIt_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.261</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltIt_s0/CLK</td>
</tr>
<tr>
<td>1.072</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[0][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltIt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.619, 77.465%; tC2Q: 0.180, 22.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>2.231</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_SPI_Clk_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0/CLK</td>
</tr>
<tr>
<td>1.293</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0</td>
</tr>
<tr>
<td>1.104</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB68[B]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.768, 81.003%; tC2Q: 0.180, 18.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_stepIt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>2.245</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[1][B]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_stepIt_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.272</td>
<td>1.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[1][B]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_stepIt_s0/CLK</td>
</tr>
<tr>
<td>1.084</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C135[1][B]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_stepIt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 81.419%; tC2Q: 0.180, 18.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.272, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>2.387</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[0][B]</td>
<td style=" font-weight:bold;">iosys/Briey/systemDebugger_1/dispatcher_counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[0][B]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.101</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C130[0][B]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.931, 83.802%; tC2Q: 0.180, 16.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>2.387</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/systemDebugger_1/dispatcher_counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[0][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.101</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C130[0][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.931, 83.802%; tC2Q: 0.180, 16.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.112</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/HazardSimplePlugin_writeBackBuffer_valid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][A]</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>151</td>
<td>R69C131[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>2.401</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C136[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/HazardSimplePlugin_writeBackBuffer_valid_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C136[0][A]</td>
<td>iosys/Briey/axi_core_cpu/HazardSimplePlugin_writeBackBuffer_valid_s0/CLK</td>
</tr>
<tr>
<td>1.112</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R75C136[0][A]</td>
<td>iosys/Briey/axi_core_cpu/HazardSimplePlugin_writeBackBuffer_valid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 84.000%; tC2Q: 0.180, 16.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>2.387</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/systemDebugger_1/dispatcher_counter_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[2][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_0_s2/CLK</td>
</tr>
<tr>
<td>1.096</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C131[2][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.931, 83.802%; tC2Q: 0.180, 16.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R69C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>2.387</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[3][A]</td>
<td style=" font-weight:bold;">iosys/Briey/jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[3][A]</td>
<td>iosys/Briey/jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_s0/CLK</td>
</tr>
<tr>
<td>1.096</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C131[3][A]</td>
<td>iosys/Briey/jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.931, 83.802%; tC2Q: 0.180, 16.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][A]</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>151</td>
<td>R69C131[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>2.482</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C143[0][B]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.304</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C143[0][B]</td>
<td>iosys/Briey/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s4/CLK</td>
</tr>
<tr>
<td>1.115</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C143[0][B]</td>
<td>iosys/Briey/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 85.078%; tC2Q: 0.180, 14.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][A]</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>151</td>
<td>R69C131[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>2.482</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C143[3][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.304</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C143[3][A]</td>
<td>iosys/Briey/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s4/CLK</td>
</tr>
<tr>
<td>1.115</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C143[3][A]</td>
<td>iosys/Briey/axi_core_cpu/CsrPlugin_pipelineLiberator_pcValids_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 85.078%; tC2Q: 0.180, 14.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][A]</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>151</td>
<td>R69C131[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>2.482</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C143[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.304</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C143[0][A]</td>
<td>iosys/Briey/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s3/CLK</td>
</tr>
<tr>
<td>1.115</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C143[0][A]</td>
<td>iosys/Briey/axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 85.078%; tC2Q: 0.180, 14.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/CsrPlugin_hadException_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][A]</td>
<td>iosys/Briey/resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>151</td>
<td>R69C131[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>2.492</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[0][B]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/CsrPlugin_hadException_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.308</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C141[0][B]</td>
<td>iosys/Briey/axi_core_cpu/CsrPlugin_hadException_s0/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C141[0][B]</td>
<td>iosys/Briey/axi_core_cpu/CsrPlugin_hadException_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 85.200%; tC2Q: 0.180, 14.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.807</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.676</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.807</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.676</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.807</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.676</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_14_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.807</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_14_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.676</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_14_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.807</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.676</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.807</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.676</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_27_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.807</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_27_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.676</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_27_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_29_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.807</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_29_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.676</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_29_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_43_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.807</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_43_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.676</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_43_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_52_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.807</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_52_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.426</td>
<td>3.426</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.676</td>
<td>1.250</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_52_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>7923</td>
<td>clk16</td>
<td>-1.925</td>
<td>3.552</td>
</tr>
<tr>
<td>4650</td>
<td>clk50</td>
<td>2.420</td>
<td>2.740</td>
</tr>
<tr>
<td>2047</td>
<td>gbaon</td>
<td>10.718</td>
<td>12.480</td>
</tr>
<tr>
<td>803</td>
<td>hclk</td>
<td>1.548</td>
<td>2.958</td>
</tr>
<tr>
<td>571</td>
<td>RGMII_RST_N_d</td>
<td>17.902</td>
<td>15.093</td>
</tr>
<tr>
<td>481</td>
<td>busy_modeobj</td>
<td>12.126</td>
<td>6.077</td>
</tr>
<tr>
<td>480</td>
<td>RGMII_GTXCLK_d</td>
<td>-2.087</td>
<td>2.637</td>
</tr>
<tr>
<td>453</td>
<td>gbsound_on</td>
<td>56.319</td>
<td>1.612</td>
</tr>
<tr>
<td>450</td>
<td>control0[0]</td>
<td>-2.630</td>
<td>3.415</td>
</tr>
<tr>
<td>406</td>
<td>clk67</td>
<td>-1.586</td>
<td>2.773</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R44C96</td>
<td>88.89%</td>
</tr>
<tr>
<td>R44C98</td>
<td>87.50%</td>
</tr>
<tr>
<td>R45C92</td>
<td>86.11%</td>
</tr>
<tr>
<td>R45C89</td>
<td>83.33%</td>
</tr>
<tr>
<td>R45C95</td>
<td>81.94%</td>
</tr>
<tr>
<td>R45C96</td>
<td>81.94%</td>
</tr>
<tr>
<td>R45C97</td>
<td>81.94%</td>
</tr>
<tr>
<td>R40C42</td>
<td>81.94%</td>
</tr>
<tr>
<td>R43C95</td>
<td>81.94%</td>
</tr>
<tr>
<td>R44C40</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path 4 -setup -start -from [get_clocks {clk67}] -to [get_clocks {clk16}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/reg_dout_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.730</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C87[1][B]</td>
<td>sdram/cpu_rdata[1]_15_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C87[1][B]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_15_s0/Q</td>
</tr>
<tr>
<td>5.449</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C69[1][A]</td>
<td>mem/n3229_s2/I0</td>
</tr>
<tr>
<td>6.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C69[1][A]</td>
<td style=" background: #97FFFF;">mem/n3229_s2/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>cpu/n1853_s17/I0</td>
</tr>
<tr>
<td>7.006</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s17/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[2][B]</td>
<td>cpu/n1853_s7/I3</td>
</tr>
<tr>
<td>7.298</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R27C65[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s7/F</td>
</tr>
<tr>
<td>8.906</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][B]</td>
<td>cpu/n1853_s2/I1</td>
</tr>
<tr>
<td>9.165</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R29C54[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s2/F</td>
</tr>
<tr>
<td>11.918</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s18/I2</td>
</tr>
<tr>
<td>12.485</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s18/F</td>
</tr>
<tr>
<td>13.616</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I2</td>
</tr>
<tr>
<td>14.073</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>14.493</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>15.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>16.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>16.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>17.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>21.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>22.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>22.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>22.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>22.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>22.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>23.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>23.874</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>25.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>25.949</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>26.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>28.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>28.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>28.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>29.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>31.503</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>32.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>34.369</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C61[0][A]</td>
<td>mem/oamram_addr_3_s4/I2</td>
</tr>
<tr>
<td>34.936</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C61[0][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s4/F</td>
</tr>
<tr>
<td>37.010</td>
<td>2.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[1][B]</td>
<td>mem/oamram_addr_3_s5/I0</td>
</tr>
<tr>
<td>37.299</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C74[1][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s5/F</td>
</tr>
<tr>
<td>37.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td>mem/oamram_addr_3_s2/I0</td>
</tr>
<tr>
<td>37.875</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td>R27C74[3][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s2/F</td>
</tr>
<tr>
<td>45.046</td>
<td>7.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C113[2][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s8/I1</td>
</tr>
<tr>
<td>45.335</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C113[2][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s8/F</td>
</tr>
<tr>
<td>46.272</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C112[1][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s1/I2</td>
</tr>
<tr>
<td>46.780</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R54C112[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s1/F</td>
</tr>
<tr>
<td>51.471</td>
<td>4.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][B]</td>
<td>gpu/drawer/n800_s16/I3</td>
</tr>
<tr>
<td>52.045</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C100[3][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/n800_s16/F</td>
</tr>
<tr>
<td>53.050</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C115[2][A]</td>
<td>gpu/drawer/n800_s15/I2</td>
</tr>
<tr>
<td>53.617</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C115[2][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/n800_s15/F</td>
</tr>
<tr>
<td>53.790</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[2][A]</td>
<td>gpu/drawer/n800_s13/I2</td>
</tr>
<tr>
<td>54.297</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C115[2][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/n800_s13/F</td>
</tr>
<tr>
<td>54.297</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[2][A]</td>
<td style=" font-weight:bold;">gpu/drawer/reg_dout_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.579</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[2][A]</td>
<td>gpu/drawer/reg_dout_10_s0/CLK</td>
</tr>
<tr>
<td>62.544</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/drawer/reg_dout_10_s0</td>
</tr>
<tr>
<td>62.481</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C115[2][A]</td>
<td>gpu/drawer/reg_dout_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.145, 23.552%; route: 39.040, 75.706%; tC2Q: 0.382, 0.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.879, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dma/igba_dma_module0/iSAD/Dout_buffer_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.730</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C87[1][B]</td>
<td>sdram/cpu_rdata[1]_15_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C87[1][B]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_15_s0/Q</td>
</tr>
<tr>
<td>5.449</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C69[1][A]</td>
<td>mem/n3229_s2/I0</td>
</tr>
<tr>
<td>6.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C69[1][A]</td>
<td style=" background: #97FFFF;">mem/n3229_s2/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>cpu/n1853_s17/I0</td>
</tr>
<tr>
<td>7.006</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s17/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[2][B]</td>
<td>cpu/n1853_s7/I3</td>
</tr>
<tr>
<td>7.298</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R27C65[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s7/F</td>
</tr>
<tr>
<td>8.906</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][B]</td>
<td>cpu/n1853_s2/I1</td>
</tr>
<tr>
<td>9.165</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R29C54[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s2/F</td>
</tr>
<tr>
<td>11.918</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s18/I2</td>
</tr>
<tr>
<td>12.485</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s18/F</td>
</tr>
<tr>
<td>13.616</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I2</td>
</tr>
<tr>
<td>14.073</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>14.493</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>15.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>16.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>16.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>17.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>21.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>22.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>22.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>22.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>22.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>22.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>23.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>23.874</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>25.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>25.949</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>26.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>28.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>28.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>28.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>29.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>31.503</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>32.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>33.651</td>
<td>1.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C78[2][B]</td>
<td>mem/vram_hi_addr_12_s5/I0</td>
</tr>
<tr>
<td>34.159</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R26C78[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s5/F</td>
</tr>
<tr>
<td>34.553</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C76[2][B]</td>
<td>mem/vram_hi_addr_12_s2/I0</td>
</tr>
<tr>
<td>34.841</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R26C76[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s2/F</td>
</tr>
<tr>
<td>36.470</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C70[2][B]</td>
<td>mem/bram_addr_16_s1/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C70[2][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s1/F</td>
</tr>
<tr>
<td>38.515</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C81[3][B]</td>
<td>mem/bram_addr_16_s0/I0</td>
</tr>
<tr>
<td>39.089</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C81[3][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s0/F</td>
</tr>
<tr>
<td>39.589</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C88[1][B]</td>
<td>gpu/igba_gpu_timing/n967_s8/I0</td>
</tr>
<tr>
<td>40.096</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C88[1][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s8/F</td>
</tr>
<tr>
<td>41.101</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C92[3][A]</td>
<td>gpu/igba_gpu_timing/n967_s2/I1</td>
</tr>
<tr>
<td>41.557</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R25C92[3][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s2/F</td>
</tr>
<tr>
<td>51.527</td>
<td>9.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C38[0][A]</td>
<td>dma/igba_dma_module0/iSAD/n459_s0/I0</td>
</tr>
<tr>
<td>52.035</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R78C38[0][A]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/iSAD/n459_s0/F</td>
</tr>
<tr>
<td>53.780</td>
<td>1.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C35[2][B]</td>
<td style=" font-weight:bold;">dma/igba_dma_module0/iSAD/Dout_buffer_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.504</td>
<td>2.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C35[2][B]</td>
<td>dma/igba_dma_module0/iSAD/Dout_buffer_23_s0/CLK</td>
</tr>
<tr>
<td>62.469</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dma/igba_dma_module0/iSAD/Dout_buffer_23_s0</td>
</tr>
<tr>
<td>62.158</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C35[2][B]</td>
<td>dma/igba_dma_module0/iSAD/Dout_buffer_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.400, 22.331%; route: 39.268, 76.920%; tC2Q: 0.382, 0.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.804, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.730</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C87[1][B]</td>
<td>sdram/cpu_rdata[1]_15_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C87[1][B]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_15_s0/Q</td>
</tr>
<tr>
<td>5.449</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C69[1][A]</td>
<td>mem/n3229_s2/I0</td>
</tr>
<tr>
<td>6.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C69[1][A]</td>
<td style=" background: #97FFFF;">mem/n3229_s2/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>cpu/n1853_s17/I0</td>
</tr>
<tr>
<td>7.006</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s17/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[2][B]</td>
<td>cpu/n1853_s7/I3</td>
</tr>
<tr>
<td>7.298</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R27C65[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s7/F</td>
</tr>
<tr>
<td>8.906</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][B]</td>
<td>cpu/n1853_s2/I1</td>
</tr>
<tr>
<td>9.165</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R29C54[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s2/F</td>
</tr>
<tr>
<td>11.918</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s18/I2</td>
</tr>
<tr>
<td>12.485</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s18/F</td>
</tr>
<tr>
<td>13.616</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I2</td>
</tr>
<tr>
<td>14.073</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>14.493</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>15.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>16.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>16.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>17.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>21.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>22.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>22.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>22.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>22.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>22.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>23.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>23.874</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>25.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>25.949</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>26.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>28.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>28.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>28.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>29.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>31.503</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>32.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>33.651</td>
<td>1.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C78[2][B]</td>
<td>mem/vram_hi_addr_12_s5/I0</td>
</tr>
<tr>
<td>34.159</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R26C78[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s5/F</td>
</tr>
<tr>
<td>34.553</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C76[2][B]</td>
<td>mem/vram_hi_addr_12_s2/I0</td>
</tr>
<tr>
<td>34.841</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R26C76[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s2/F</td>
</tr>
<tr>
<td>36.470</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C70[2][B]</td>
<td>mem/bram_addr_16_s1/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C70[2][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s1/F</td>
</tr>
<tr>
<td>38.515</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C81[3][B]</td>
<td>mem/bram_addr_16_s0/I0</td>
</tr>
<tr>
<td>39.089</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C81[3][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s0/F</td>
</tr>
<tr>
<td>39.589</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C88[1][B]</td>
<td>gpu/igba_gpu_timing/n967_s8/I0</td>
</tr>
<tr>
<td>40.096</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C88[1][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s8/F</td>
</tr>
<tr>
<td>41.101</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C92[3][A]</td>
<td>gpu/igba_gpu_timing/n967_s2/I1</td>
</tr>
<tr>
<td>41.557</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R25C92[3][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s2/F</td>
</tr>
<tr>
<td>51.309</td>
<td>9.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C38[3][B]</td>
<td>dma/igba_dma_module0/iDAD/n459_s0/I1</td>
</tr>
<tr>
<td>51.765</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R79C38[3][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/iDAD/n459_s0/F</td>
</tr>
<tr>
<td>53.734</td>
<td>1.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C36[2][A]</td>
<td style=" font-weight:bold;">dma/igba_dma_module0/iDAD/Dout_buffer_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.495</td>
<td>2.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C36[2][A]</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_22_s0/CLK</td>
</tr>
<tr>
<td>62.460</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_22_s0</td>
</tr>
<tr>
<td>62.148</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C36[2][A]</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.349, 22.251%; route: 39.273, 76.999%; tC2Q: 0.382, 0.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.795, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.730</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C87[1][B]</td>
<td>sdram/cpu_rdata[1]_15_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C87[1][B]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_15_s0/Q</td>
</tr>
<tr>
<td>5.449</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C69[1][A]</td>
<td>mem/n3229_s2/I0</td>
</tr>
<tr>
<td>6.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C69[1][A]</td>
<td style=" background: #97FFFF;">mem/n3229_s2/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>cpu/n1853_s17/I0</td>
</tr>
<tr>
<td>7.006</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s17/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[2][B]</td>
<td>cpu/n1853_s7/I3</td>
</tr>
<tr>
<td>7.298</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R27C65[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s7/F</td>
</tr>
<tr>
<td>8.906</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][B]</td>
<td>cpu/n1853_s2/I1</td>
</tr>
<tr>
<td>9.165</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R29C54[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s2/F</td>
</tr>
<tr>
<td>11.918</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s18/I2</td>
</tr>
<tr>
<td>12.485</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s18/F</td>
</tr>
<tr>
<td>13.616</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I2</td>
</tr>
<tr>
<td>14.073</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>14.493</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>15.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>16.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>16.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>17.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>21.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>22.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>22.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>22.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>22.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>22.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>23.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>23.874</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>25.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>25.949</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>26.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>28.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>28.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>28.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>29.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>31.503</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>32.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>33.651</td>
<td>1.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C78[2][B]</td>
<td>mem/vram_hi_addr_12_s5/I0</td>
</tr>
<tr>
<td>34.159</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R26C78[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s5/F</td>
</tr>
<tr>
<td>34.553</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C76[2][B]</td>
<td>mem/vram_hi_addr_12_s2/I0</td>
</tr>
<tr>
<td>34.841</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R26C76[2][B]</td>
<td style=" background: #97FFFF;">mem/vram_hi_addr_12_s2/F</td>
</tr>
<tr>
<td>36.470</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C70[2][B]</td>
<td>mem/bram_addr_16_s1/I3</td>
</tr>
<tr>
<td>36.759</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C70[2][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s1/F</td>
</tr>
<tr>
<td>38.515</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C81[3][B]</td>
<td>mem/bram_addr_16_s0/I0</td>
</tr>
<tr>
<td>39.089</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C81[3][B]</td>
<td style=" background: #97FFFF;">mem/bram_addr_16_s0/F</td>
</tr>
<tr>
<td>39.589</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C88[1][B]</td>
<td>gpu/igba_gpu_timing/n967_s8/I0</td>
</tr>
<tr>
<td>40.096</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C88[1][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s8/F</td>
</tr>
<tr>
<td>41.101</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C92[3][A]</td>
<td>gpu/igba_gpu_timing/n967_s2/I1</td>
</tr>
<tr>
<td>41.557</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R25C92[3][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n967_s2/F</td>
</tr>
<tr>
<td>51.309</td>
<td>9.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C38[3][B]</td>
<td>dma/igba_dma_module0/iDAD/n459_s0/I1</td>
</tr>
<tr>
<td>51.765</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R79C38[3][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/iDAD/n459_s0/F</td>
</tr>
<tr>
<td>53.734</td>
<td>1.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C36[2][B]</td>
<td style=" font-weight:bold;">dma/igba_dma_module0/iDAD/Dout_buffer_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.495</td>
<td>2.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C36[2][B]</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_23_s0/CLK</td>
</tr>
<tr>
<td>62.460</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_23_s0</td>
</tr>
<tr>
<td>62.148</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C36[2][B]</td>
<td>dma/igba_dma_module0/iDAD/Dout_buffer_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.349, 22.251%; route: 39.273, 76.999%; tC2Q: 0.382, 0.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.795, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/reg_dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.730</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C87[1][B]</td>
<td>sdram/cpu_rdata[1]_15_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C87[1][B]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_15_s0/Q</td>
</tr>
<tr>
<td>5.449</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C69[1][A]</td>
<td>mem/n3229_s2/I0</td>
</tr>
<tr>
<td>6.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C69[1][A]</td>
<td style=" background: #97FFFF;">mem/n3229_s2/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>cpu/n1853_s17/I0</td>
</tr>
<tr>
<td>7.006</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s17/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[2][B]</td>
<td>cpu/n1853_s7/I3</td>
</tr>
<tr>
<td>7.298</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R27C65[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s7/F</td>
</tr>
<tr>
<td>8.906</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][B]</td>
<td>cpu/n1853_s2/I1</td>
</tr>
<tr>
<td>9.165</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R29C54[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s2/F</td>
</tr>
<tr>
<td>11.918</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s18/I2</td>
</tr>
<tr>
<td>12.485</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s18/F</td>
</tr>
<tr>
<td>13.616</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I2</td>
</tr>
<tr>
<td>14.073</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>14.493</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>15.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>16.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>16.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>17.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>21.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>22.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>22.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>22.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>22.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>22.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>23.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>23.874</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>25.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>25.949</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>26.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>28.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>28.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>28.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>29.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>31.503</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>32.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>34.369</td>
<td>2.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C61[0][A]</td>
<td>mem/oamram_addr_3_s4/I2</td>
</tr>
<tr>
<td>34.936</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C61[0][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s4/F</td>
</tr>
<tr>
<td>37.010</td>
<td>2.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[1][B]</td>
<td>mem/oamram_addr_3_s5/I0</td>
</tr>
<tr>
<td>37.299</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C74[1][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s5/F</td>
</tr>
<tr>
<td>37.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td>mem/oamram_addr_3_s2/I0</td>
</tr>
<tr>
<td>37.875</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td>R27C74[3][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_3_s2/F</td>
</tr>
<tr>
<td>45.046</td>
<td>7.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C113[2][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s8/I1</td>
</tr>
<tr>
<td>45.335</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C113[2][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s8/F</td>
</tr>
<tr>
<td>46.272</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C112[1][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s1/I2</td>
</tr>
<tr>
<td>46.780</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R54C112[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s1/F</td>
</tr>
<tr>
<td>51.680</td>
<td>4.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C100[1][A]</td>
<td>gpu/drawer/n802_s16/I3</td>
</tr>
<tr>
<td>52.247</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C100[1][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/n802_s16/F</td>
</tr>
<tr>
<td>53.121</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C115[3][A]</td>
<td>gpu/drawer/n802_s15/I2</td>
</tr>
<tr>
<td>53.440</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C115[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/n802_s15/F</td>
</tr>
<tr>
<td>53.646</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C115[3][A]</td>
<td>gpu/drawer/n802_s13/I2</td>
</tr>
<tr>
<td>53.965</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C115[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/n802_s13/F</td>
</tr>
<tr>
<td>53.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C115[3][A]</td>
<td style=" font-weight:bold;">gpu/drawer/reg_dout_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.579</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[3][A]</td>
<td>gpu/drawer/reg_dout_9_s0/CLK</td>
</tr>
<tr>
<td>62.544</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/drawer/reg_dout_9_s0</td>
</tr>
<tr>
<td>62.487</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C115[3][A]</td>
<td>gpu/drawer/reg_dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.701, 22.839%; route: 39.151, 76.415%; tC2Q: 0.382, 0.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.879, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path 4 -setup -end -from [get_clocks {clk16}] -to [get_clocks {clk67}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/eeprom/m_eeprom/dpb_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.896</td>
<td>2.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>mem/eeprom/m_eeprom/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>5.156</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">mem/eeprom/m_eeprom/dpb_inst_1/DOA[0]</td>
</tr>
<tr>
<td>7.160</td>
<td>2.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C119[0][A]</td>
<td>mem/eeprom/m_eeprom/mux_inst_0/I1</td>
</tr>
<tr>
<td>7.738</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C119[0][A]</td>
<td style=" background: #97FFFF;">mem/eeprom/m_eeprom/mux_inst_0/O</td>
</tr>
<tr>
<td>9.983</td>
<td>2.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C106[1][B]</td>
<td>mem/eeprom/m_eeprom/mux_inst_2/I0</td>
</tr>
<tr>
<td>10.272</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C106[1][B]</td>
<td style=" background: #97FFFF;">mem/eeprom/m_eeprom/mux_inst_2/O</td>
</tr>
<tr>
<td>12.026</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C83[1][A]</td>
<td>mem/n897_s8/I1</td>
</tr>
<tr>
<td>12.533</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R25C83[1][A]</td>
<td style=" background: #97FFFF;">mem/n897_s8/F</td>
</tr>
<tr>
<td>13.993</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C74[3][B]</td>
<td>mem/n3219_s12/I0</td>
</tr>
<tr>
<td>14.541</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R25C74[3][B]</td>
<td style=" background: #97FFFF;">mem/n3219_s12/F</td>
</tr>
<tr>
<td>17.375</td>
<td>2.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s17/I0</td>
</tr>
<tr>
<td>17.663</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s17/F</td>
</tr>
<tr>
<td>17.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s13/I2</td>
</tr>
<tr>
<td>18.233</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R31C63[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s13/F</td>
</tr>
<tr>
<td>19.763</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[0][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s7/I0</td>
</tr>
<tr>
<td>20.342</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C54[0][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s7/F</td>
</tr>
<tr>
<td>22.481</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_21_s20/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_21_s20/F</td>
</tr>
<tr>
<td>23.498</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I1</td>
</tr>
<tr>
<td>24.072</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>24.492</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>25.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>25.702</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>26.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.248</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>33.873</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>35.948</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.502</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>45.958</td>
<td>3.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C84[1][B]</td>
<td>sdram/n3066_s2/I0</td>
</tr>
<tr>
<td>46.466</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C84[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3066_s2/F</td>
</tr>
<tr>
<td>47.463</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C85[1][B]</td>
<td>sdram/n2896_s17/I2</td>
</tr>
<tr>
<td>48.031</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C85[1][B]</td>
<td style=" background: #97FFFF;">sdram/n2896_s17/F</td>
</tr>
<tr>
<td>49.675</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C91[3][A]</td>
<td>sdram/n2896_s8/I2</td>
</tr>
<tr>
<td>50.131</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C91[3][A]</td>
<td style=" background: #97FFFF;">sdram/n2896_s8/F</td>
</tr>
<tr>
<td>51.561</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C94[1][A]</td>
<td>sdram/n2893_s2/I0</td>
</tr>
<tr>
<td>52.128</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R40C94[1][A]</td>
<td style=" background: #97FFFF;">sdram/n2893_s2/F</td>
</tr>
<tr>
<td>52.780</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C98[0][A]</td>
<td>sdram/n3942_s2/I1</td>
</tr>
<tr>
<td>53.068</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C98[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s2/F</td>
</tr>
<tr>
<td>53.686</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C102[2][B]</td>
<td>sdram/n3944_s0/I0</td>
</tr>
<tr>
<td>54.265</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C102[2][B]</td>
<td style=" background: #97FFFF;">sdram/n3944_s0/F</td>
</tr>
<tr>
<td>60.311</td>
<td>6.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR6[B]</td>
<td style=" font-weight:bold;">sdram/cmd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.334</td>
<td>2.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR6[B]</td>
<td>sdram/cmd_0_s0/CLK</td>
</tr>
<tr>
<td>62.299</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/cmd_0_s0</td>
</tr>
<tr>
<td>62.236</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR6[B]</td>
<td>sdram/cmd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.262</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.896, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.029, 22.692%; route: 42.126, 73.372%; tC2Q: 2.260, 3.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.634, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/eeprom/m_eeprom/dpb_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.896</td>
<td>2.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>mem/eeprom/m_eeprom/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>5.156</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">mem/eeprom/m_eeprom/dpb_inst_1/DOA[0]</td>
</tr>
<tr>
<td>7.160</td>
<td>2.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C119[0][A]</td>
<td>mem/eeprom/m_eeprom/mux_inst_0/I1</td>
</tr>
<tr>
<td>7.738</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C119[0][A]</td>
<td style=" background: #97FFFF;">mem/eeprom/m_eeprom/mux_inst_0/O</td>
</tr>
<tr>
<td>9.983</td>
<td>2.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C106[1][B]</td>
<td>mem/eeprom/m_eeprom/mux_inst_2/I0</td>
</tr>
<tr>
<td>10.272</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C106[1][B]</td>
<td style=" background: #97FFFF;">mem/eeprom/m_eeprom/mux_inst_2/O</td>
</tr>
<tr>
<td>12.026</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C83[1][A]</td>
<td>mem/n897_s8/I1</td>
</tr>
<tr>
<td>12.533</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R25C83[1][A]</td>
<td style=" background: #97FFFF;">mem/n897_s8/F</td>
</tr>
<tr>
<td>13.993</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C74[3][B]</td>
<td>mem/n3219_s12/I0</td>
</tr>
<tr>
<td>14.541</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R25C74[3][B]</td>
<td style=" background: #97FFFF;">mem/n3219_s12/F</td>
</tr>
<tr>
<td>17.375</td>
<td>2.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s17/I0</td>
</tr>
<tr>
<td>17.663</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s17/F</td>
</tr>
<tr>
<td>17.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s13/I2</td>
</tr>
<tr>
<td>18.233</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R31C63[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s13/F</td>
</tr>
<tr>
<td>19.763</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[0][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s7/I0</td>
</tr>
<tr>
<td>20.342</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C54[0][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s7/F</td>
</tr>
<tr>
<td>22.481</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_21_s20/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_21_s20/F</td>
</tr>
<tr>
<td>23.498</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I1</td>
</tr>
<tr>
<td>24.072</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>24.492</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>25.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>25.702</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>26.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.248</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>33.873</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>35.948</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.502</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>45.958</td>
<td>3.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C84[1][B]</td>
<td>sdram/n3066_s2/I0</td>
</tr>
<tr>
<td>46.466</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C84[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3066_s2/F</td>
</tr>
<tr>
<td>47.463</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C85[1][B]</td>
<td>sdram/n2896_s17/I2</td>
</tr>
<tr>
<td>48.031</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C85[1][B]</td>
<td style=" background: #97FFFF;">sdram/n2896_s17/F</td>
</tr>
<tr>
<td>49.675</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C91[3][A]</td>
<td>sdram/n2896_s8/I2</td>
</tr>
<tr>
<td>50.131</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C91[3][A]</td>
<td style=" background: #97FFFF;">sdram/n2896_s8/F</td>
</tr>
<tr>
<td>51.561</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C94[1][A]</td>
<td>sdram/n2893_s2/I0</td>
</tr>
<tr>
<td>52.128</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R40C94[1][A]</td>
<td style=" background: #97FFFF;">sdram/n2893_s2/F</td>
</tr>
<tr>
<td>52.780</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C98[0][A]</td>
<td>sdram/n3942_s2/I1</td>
</tr>
<tr>
<td>53.068</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C98[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s2/F</td>
</tr>
<tr>
<td>53.686</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C102[1][A]</td>
<td>sdram/n3942_s0/I3</td>
</tr>
<tr>
<td>54.265</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C102[1][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s0/F</td>
</tr>
<tr>
<td>59.762</td>
<td>5.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">sdram/cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.295</td>
<td>2.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>sdram/cmd_2_s0/CLK</td>
</tr>
<tr>
<td>62.260</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/cmd_2_s0</td>
</tr>
<tr>
<td>62.196</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>sdram/cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.301</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.896, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.029, 22.911%; route: 41.578, 73.115%; tC2Q: 2.260, 3.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.595, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/eeprom/m_eeprom/dpb_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.896</td>
<td>2.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>mem/eeprom/m_eeprom/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>5.156</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">mem/eeprom/m_eeprom/dpb_inst_1/DOA[0]</td>
</tr>
<tr>
<td>7.160</td>
<td>2.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C119[0][A]</td>
<td>mem/eeprom/m_eeprom/mux_inst_0/I1</td>
</tr>
<tr>
<td>7.738</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C119[0][A]</td>
<td style=" background: #97FFFF;">mem/eeprom/m_eeprom/mux_inst_0/O</td>
</tr>
<tr>
<td>9.983</td>
<td>2.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C106[1][B]</td>
<td>mem/eeprom/m_eeprom/mux_inst_2/I0</td>
</tr>
<tr>
<td>10.272</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C106[1][B]</td>
<td style=" background: #97FFFF;">mem/eeprom/m_eeprom/mux_inst_2/O</td>
</tr>
<tr>
<td>12.026</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C83[1][A]</td>
<td>mem/n897_s8/I1</td>
</tr>
<tr>
<td>12.533</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R25C83[1][A]</td>
<td style=" background: #97FFFF;">mem/n897_s8/F</td>
</tr>
<tr>
<td>13.993</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C74[3][B]</td>
<td>mem/n3219_s12/I0</td>
</tr>
<tr>
<td>14.541</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R25C74[3][B]</td>
<td style=" background: #97FFFF;">mem/n3219_s12/F</td>
</tr>
<tr>
<td>17.375</td>
<td>2.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s17/I0</td>
</tr>
<tr>
<td>17.663</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s17/F</td>
</tr>
<tr>
<td>17.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s13/I2</td>
</tr>
<tr>
<td>18.233</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R31C63[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s13/F</td>
</tr>
<tr>
<td>19.763</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[0][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s7/I0</td>
</tr>
<tr>
<td>20.342</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C54[0][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s7/F</td>
</tr>
<tr>
<td>22.481</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_21_s20/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_21_s20/F</td>
</tr>
<tr>
<td>23.498</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I1</td>
</tr>
<tr>
<td>24.072</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>24.492</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>25.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>25.702</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>26.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.248</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>33.873</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>35.948</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.502</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>45.958</td>
<td>3.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C84[1][B]</td>
<td>sdram/n3066_s2/I0</td>
</tr>
<tr>
<td>46.466</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C84[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3066_s2/F</td>
</tr>
<tr>
<td>47.463</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C85[1][B]</td>
<td>sdram/n2896_s17/I2</td>
</tr>
<tr>
<td>48.031</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C85[1][B]</td>
<td style=" background: #97FFFF;">sdram/n2896_s17/F</td>
</tr>
<tr>
<td>49.675</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C91[3][A]</td>
<td>sdram/n2896_s8/I2</td>
</tr>
<tr>
<td>50.131</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C91[3][A]</td>
<td style=" background: #97FFFF;">sdram/n2896_s8/F</td>
</tr>
<tr>
<td>51.561</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C94[1][A]</td>
<td>sdram/n2893_s2/I0</td>
</tr>
<tr>
<td>52.128</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R40C94[1][A]</td>
<td style=" background: #97FFFF;">sdram/n2893_s2/F</td>
</tr>
<tr>
<td>52.571</td>
<td>0.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C96[3][A]</td>
<td>sdram/n3943_s1/I1</td>
</tr>
<tr>
<td>52.862</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C96[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3943_s1/F</td>
</tr>
<tr>
<td>53.452</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>sdram/n3943_s0/I1</td>
</tr>
<tr>
<td>53.771</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">sdram/n3943_s0/F</td>
</tr>
<tr>
<td>59.331</td>
<td>5.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">sdram/cmd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.301</td>
<td>2.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>sdram/cmd_1_s0/CLK</td>
</tr>
<tr>
<td>62.266</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/cmd_1_s0</td>
</tr>
<tr>
<td>62.208</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>sdram/cmd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.896, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.771, 22.630%; route: 41.404, 73.365%; tC2Q: 2.260, 4.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.601, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/eeprom/m_eeprom/dpb_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.896</td>
<td>2.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>mem/eeprom/m_eeprom/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>5.156</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">mem/eeprom/m_eeprom/dpb_inst_1/DOA[0]</td>
</tr>
<tr>
<td>7.160</td>
<td>2.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C119[0][A]</td>
<td>mem/eeprom/m_eeprom/mux_inst_0/I1</td>
</tr>
<tr>
<td>7.738</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C119[0][A]</td>
<td style=" background: #97FFFF;">mem/eeprom/m_eeprom/mux_inst_0/O</td>
</tr>
<tr>
<td>9.983</td>
<td>2.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C106[1][B]</td>
<td>mem/eeprom/m_eeprom/mux_inst_2/I0</td>
</tr>
<tr>
<td>10.272</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C106[1][B]</td>
<td style=" background: #97FFFF;">mem/eeprom/m_eeprom/mux_inst_2/O</td>
</tr>
<tr>
<td>12.026</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C83[1][A]</td>
<td>mem/n897_s8/I1</td>
</tr>
<tr>
<td>12.533</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R25C83[1][A]</td>
<td style=" background: #97FFFF;">mem/n897_s8/F</td>
</tr>
<tr>
<td>13.993</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C74[3][B]</td>
<td>mem/n3219_s12/I0</td>
</tr>
<tr>
<td>14.541</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R25C74[3][B]</td>
<td style=" background: #97FFFF;">mem/n3219_s12/F</td>
</tr>
<tr>
<td>17.375</td>
<td>2.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s17/I0</td>
</tr>
<tr>
<td>17.663</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s17/F</td>
</tr>
<tr>
<td>17.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s13/I2</td>
</tr>
<tr>
<td>18.233</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R31C63[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s13/F</td>
</tr>
<tr>
<td>19.763</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[0][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s7/I0</td>
</tr>
<tr>
<td>20.342</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C54[0][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s7/F</td>
</tr>
<tr>
<td>22.481</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_21_s20/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_21_s20/F</td>
</tr>
<tr>
<td>23.498</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I1</td>
</tr>
<tr>
<td>24.072</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>24.492</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>25.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>25.702</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>26.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.248</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>33.873</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>35.948</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.502</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>45.958</td>
<td>3.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C84[1][B]</td>
<td>sdram/n3066_s2/I0</td>
</tr>
<tr>
<td>46.466</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C84[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3066_s2/F</td>
</tr>
<tr>
<td>47.463</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C85[1][B]</td>
<td>sdram/n2896_s17/I2</td>
</tr>
<tr>
<td>48.031</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C85[1][B]</td>
<td style=" background: #97FFFF;">sdram/n2896_s17/F</td>
</tr>
<tr>
<td>49.675</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C91[3][A]</td>
<td>sdram/n2896_s8/I2</td>
</tr>
<tr>
<td>50.131</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C91[3][A]</td>
<td style=" background: #97FFFF;">sdram/n2896_s8/F</td>
</tr>
<tr>
<td>51.561</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C94[1][A]</td>
<td>sdram/n2893_s2/I0</td>
</tr>
<tr>
<td>52.128</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R40C94[1][A]</td>
<td style=" background: #97FFFF;">sdram/n2893_s2/F</td>
</tr>
<tr>
<td>52.717</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C95[2][A]</td>
<td>sdram/n3941_s4/I3</td>
</tr>
<tr>
<td>53.285</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C95[2][A]</td>
<td style=" background: #97FFFF;">sdram/n3941_s4/F</td>
</tr>
<tr>
<td>53.436</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C95[1][B]</td>
<td>sdram/n3941_s2/I2</td>
</tr>
<tr>
<td>54.003</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C95[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3941_s2/F</td>
</tr>
<tr>
<td>54.006</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C95[3][A]</td>
<td>sdram/n3941_s0/I1</td>
</tr>
<tr>
<td>54.580</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C95[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3941_s0/F</td>
</tr>
<tr>
<td>58.912</td>
<td>4.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">sdram/cmd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.307</td>
<td>2.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>sdram/cmd_3_s0/CLK</td>
</tr>
<tr>
<td>62.272</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/cmd_3_s0</td>
</tr>
<tr>
<td>62.208</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>sdram/cmd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.896, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.870, 24.761%; route: 39.886, 71.205%; tC2Q: 2.260, 4.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.607, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/eeprom/m_eeprom/dpb_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/rv_req_ack_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.896</td>
<td>2.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>mem/eeprom/m_eeprom/dpb_inst_1/CLKA</td>
</tr>
<tr>
<td>5.156</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">mem/eeprom/m_eeprom/dpb_inst_1/DOA[0]</td>
</tr>
<tr>
<td>7.160</td>
<td>2.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C119[0][A]</td>
<td>mem/eeprom/m_eeprom/mux_inst_0/I1</td>
</tr>
<tr>
<td>7.738</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C119[0][A]</td>
<td style=" background: #97FFFF;">mem/eeprom/m_eeprom/mux_inst_0/O</td>
</tr>
<tr>
<td>9.983</td>
<td>2.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C106[1][B]</td>
<td>mem/eeprom/m_eeprom/mux_inst_2/I0</td>
</tr>
<tr>
<td>10.272</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C106[1][B]</td>
<td style=" background: #97FFFF;">mem/eeprom/m_eeprom/mux_inst_2/O</td>
</tr>
<tr>
<td>12.026</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C83[1][A]</td>
<td>mem/n897_s8/I1</td>
</tr>
<tr>
<td>12.533</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R25C83[1][A]</td>
<td style=" background: #97FFFF;">mem/n897_s8/F</td>
</tr>
<tr>
<td>13.993</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C74[3][B]</td>
<td>mem/n3219_s12/I0</td>
</tr>
<tr>
<td>14.541</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R25C74[3][B]</td>
<td style=" background: #97FFFF;">mem/n3219_s12/F</td>
</tr>
<tr>
<td>17.375</td>
<td>2.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s17/I0</td>
</tr>
<tr>
<td>17.663</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s17/F</td>
</tr>
<tr>
<td>17.666</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C63[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s13/I2</td>
</tr>
<tr>
<td>18.233</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R31C63[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s13/F</td>
</tr>
<tr>
<td>19.763</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[0][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_3_s7/I0</td>
</tr>
<tr>
<td>20.342</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R26C54[0][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_3_s7/F</td>
</tr>
<tr>
<td>22.481</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_21_s20/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C49[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_21_s20/F</td>
</tr>
<tr>
<td>23.498</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I1</td>
</tr>
<tr>
<td>24.072</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>24.492</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>25.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>25.702</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>26.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>26.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>27.248</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>31.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>32.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>32.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>32.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>32.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>32.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>32.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>32.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>33.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>33.873</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>35.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>35.948</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>36.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>37.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>38.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>38.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>38.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>39.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>41.502</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>42.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>45.958</td>
<td>3.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C84[1][B]</td>
<td>sdram/n3066_s2/I0</td>
</tr>
<tr>
<td>46.466</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C84[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3066_s2/F</td>
</tr>
<tr>
<td>47.463</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C85[1][B]</td>
<td>sdram/n2896_s17/I2</td>
</tr>
<tr>
<td>48.031</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C85[1][B]</td>
<td style=" background: #97FFFF;">sdram/n2896_s17/F</td>
</tr>
<tr>
<td>49.675</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C91[3][A]</td>
<td>sdram/n2896_s8/I2</td>
</tr>
<tr>
<td>50.131</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C91[3][A]</td>
<td style=" background: #97FFFF;">sdram/n2896_s8/F</td>
</tr>
<tr>
<td>51.561</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C94[1][A]</td>
<td>sdram/n2893_s2/I0</td>
</tr>
<tr>
<td>52.128</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R40C94[1][A]</td>
<td style=" background: #97FFFF;">sdram/n2893_s2/F</td>
</tr>
<tr>
<td>52.715</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C94[3][A]</td>
<td>sdram/n7375_s5/I0</td>
</tr>
<tr>
<td>53.262</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C94[3][A]</td>
<td style=" background: #97FFFF;">sdram/n7375_s5/F</td>
</tr>
<tr>
<td>53.437</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C95[0][A]</td>
<td>sdram/n7375_s0/I1</td>
</tr>
<tr>
<td>53.945</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R43C95[0][A]</td>
<td style=" background: #97FFFF;">sdram/n7375_s0/F</td>
</tr>
<tr>
<td>56.913</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[3][A]</td>
<td style=" font-weight:bold;">sdram/rv_req_ack_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.381</td>
<td>2.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[3][A]</td>
<td>sdram/rv_req_ack_s0/CLK</td>
</tr>
<tr>
<td>62.346</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/rv_req_ack_s0</td>
</tr>
<tr>
<td>62.035</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C119[3][A]</td>
<td>sdram/rv_req_ack_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.215</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.896, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.216, 24.467%; route: 38.541, 71.350%; tC2Q: 2.260, 4.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.681, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path 4 -setup -end -from [get_pins {sdram/cpu_rdata*/*}] -to [get_clocks {clk67}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.730</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C87[1][B]</td>
<td>sdram/cpu_rdata[1]_15_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C87[1][B]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_15_s0/Q</td>
</tr>
<tr>
<td>5.449</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C69[1][A]</td>
<td>mem/n3229_s2/I0</td>
</tr>
<tr>
<td>6.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C69[1][A]</td>
<td style=" background: #97FFFF;">mem/n3229_s2/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>cpu/n1853_s17/I0</td>
</tr>
<tr>
<td>7.006</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s17/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[2][B]</td>
<td>cpu/n1853_s7/I3</td>
</tr>
<tr>
<td>7.298</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R27C65[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s7/F</td>
</tr>
<tr>
<td>8.906</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][B]</td>
<td>cpu/n1853_s2/I1</td>
</tr>
<tr>
<td>9.165</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R29C54[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s2/F</td>
</tr>
<tr>
<td>11.918</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s18/I2</td>
</tr>
<tr>
<td>12.485</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s18/F</td>
</tr>
<tr>
<td>13.616</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I2</td>
</tr>
<tr>
<td>14.073</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>14.493</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>15.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>16.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>16.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>17.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>21.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>22.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>22.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>22.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>22.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>22.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>23.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>23.874</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>25.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>25.949</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>26.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>28.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>28.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>28.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>29.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>31.503</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>32.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>35.959</td>
<td>3.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C84[1][B]</td>
<td>sdram/n3066_s2/I0</td>
</tr>
<tr>
<td>36.466</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C84[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3066_s2/F</td>
</tr>
<tr>
<td>37.464</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C85[1][B]</td>
<td>sdram/n2896_s17/I2</td>
</tr>
<tr>
<td>38.031</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C85[1][B]</td>
<td style=" background: #97FFFF;">sdram/n2896_s17/F</td>
</tr>
<tr>
<td>39.675</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C91[3][A]</td>
<td>sdram/n2896_s8/I2</td>
</tr>
<tr>
<td>40.131</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C91[3][A]</td>
<td style=" background: #97FFFF;">sdram/n2896_s8/F</td>
</tr>
<tr>
<td>41.561</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C94[1][A]</td>
<td>sdram/n2893_s2/I0</td>
</tr>
<tr>
<td>42.129</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R40C94[1][A]</td>
<td style=" background: #97FFFF;">sdram/n2893_s2/F</td>
</tr>
<tr>
<td>42.780</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C98[0][A]</td>
<td>sdram/n3942_s2/I1</td>
</tr>
<tr>
<td>43.069</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C98[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s2/F</td>
</tr>
<tr>
<td>43.686</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C102[2][B]</td>
<td>sdram/n3944_s0/I0</td>
</tr>
<tr>
<td>44.265</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C102[2][B]</td>
<td style=" background: #97FFFF;">sdram/n3944_s0/F</td>
</tr>
<tr>
<td>50.311</td>
<td>6.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR6[B]</td>
<td style=" font-weight:bold;">sdram/cmd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.334</td>
<td>2.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR6[B]</td>
<td>sdram/cmd_0_s0/CLK</td>
</tr>
<tr>
<td>62.271</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR6[B]</td>
<td>sdram/cmd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.096</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.236, 23.615%; route: 35.963, 75.581%; tC2Q: 0.382, 0.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.634, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.730</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C87[1][B]</td>
<td>sdram/cpu_rdata[1]_15_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C87[1][B]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_15_s0/Q</td>
</tr>
<tr>
<td>5.449</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C69[1][A]</td>
<td>mem/n3229_s2/I0</td>
</tr>
<tr>
<td>6.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C69[1][A]</td>
<td style=" background: #97FFFF;">mem/n3229_s2/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>cpu/n1853_s17/I0</td>
</tr>
<tr>
<td>7.006</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s17/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[2][B]</td>
<td>cpu/n1853_s7/I3</td>
</tr>
<tr>
<td>7.298</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R27C65[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s7/F</td>
</tr>
<tr>
<td>8.906</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][B]</td>
<td>cpu/n1853_s2/I1</td>
</tr>
<tr>
<td>9.165</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R29C54[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s2/F</td>
</tr>
<tr>
<td>11.918</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s18/I2</td>
</tr>
<tr>
<td>12.485</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s18/F</td>
</tr>
<tr>
<td>13.616</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I2</td>
</tr>
<tr>
<td>14.073</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>14.493</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>15.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>16.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>16.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>17.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>21.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>22.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>22.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>22.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>22.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>22.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>23.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>23.874</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>25.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>25.949</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>26.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>28.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>28.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>28.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>29.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>31.503</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>32.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>35.959</td>
<td>3.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C84[1][B]</td>
<td>sdram/n3066_s2/I0</td>
</tr>
<tr>
<td>36.466</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C84[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3066_s2/F</td>
</tr>
<tr>
<td>37.464</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C85[1][B]</td>
<td>sdram/n2896_s17/I2</td>
</tr>
<tr>
<td>38.031</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C85[1][B]</td>
<td style=" background: #97FFFF;">sdram/n2896_s17/F</td>
</tr>
<tr>
<td>39.675</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C91[3][A]</td>
<td>sdram/n2896_s8/I2</td>
</tr>
<tr>
<td>40.131</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C91[3][A]</td>
<td style=" background: #97FFFF;">sdram/n2896_s8/F</td>
</tr>
<tr>
<td>41.561</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C94[1][A]</td>
<td>sdram/n2893_s2/I0</td>
</tr>
<tr>
<td>42.129</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R40C94[1][A]</td>
<td style=" background: #97FFFF;">sdram/n2893_s2/F</td>
</tr>
<tr>
<td>42.780</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C98[0][A]</td>
<td>sdram/n3942_s2/I1</td>
</tr>
<tr>
<td>43.069</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C98[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s2/F</td>
</tr>
<tr>
<td>43.686</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C102[1][A]</td>
<td>sdram/n3942_s0/I3</td>
</tr>
<tr>
<td>44.265</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C102[1][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s0/F</td>
</tr>
<tr>
<td>49.763</td>
<td>5.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">sdram/cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.295</td>
<td>2.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>sdram/cmd_2_s0/CLK</td>
</tr>
<tr>
<td>62.231</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>sdram/cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.236, 23.890%; route: 35.414, 75.296%; tC2Q: 0.382, 0.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.595, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.730</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C87[1][B]</td>
<td>sdram/cpu_rdata[1]_15_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C87[1][B]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_15_s0/Q</td>
</tr>
<tr>
<td>5.449</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C69[1][A]</td>
<td>mem/n3229_s2/I0</td>
</tr>
<tr>
<td>6.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C69[1][A]</td>
<td style=" background: #97FFFF;">mem/n3229_s2/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>cpu/n1853_s17/I0</td>
</tr>
<tr>
<td>7.006</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s17/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[2][B]</td>
<td>cpu/n1853_s7/I3</td>
</tr>
<tr>
<td>7.298</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R27C65[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s7/F</td>
</tr>
<tr>
<td>8.906</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][B]</td>
<td>cpu/n1853_s2/I1</td>
</tr>
<tr>
<td>9.165</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R29C54[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s2/F</td>
</tr>
<tr>
<td>11.918</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s18/I2</td>
</tr>
<tr>
<td>12.485</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s18/F</td>
</tr>
<tr>
<td>13.616</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I2</td>
</tr>
<tr>
<td>14.073</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>14.493</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>15.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>16.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>16.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>17.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>21.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>22.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>22.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>22.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>22.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>22.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>23.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>23.874</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>25.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>25.949</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>26.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>28.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>28.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>28.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>29.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>31.503</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>32.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>35.959</td>
<td>3.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C84[1][B]</td>
<td>sdram/n3066_s2/I0</td>
</tr>
<tr>
<td>36.466</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C84[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3066_s2/F</td>
</tr>
<tr>
<td>37.464</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C85[1][B]</td>
<td>sdram/n2896_s17/I2</td>
</tr>
<tr>
<td>38.031</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C85[1][B]</td>
<td style=" background: #97FFFF;">sdram/n2896_s17/F</td>
</tr>
<tr>
<td>39.675</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C91[3][A]</td>
<td>sdram/n2896_s8/I2</td>
</tr>
<tr>
<td>40.131</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C91[3][A]</td>
<td style=" background: #97FFFF;">sdram/n2896_s8/F</td>
</tr>
<tr>
<td>41.561</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C94[1][A]</td>
<td>sdram/n2893_s2/I0</td>
</tr>
<tr>
<td>42.129</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R40C94[1][A]</td>
<td style=" background: #97FFFF;">sdram/n2893_s2/F</td>
</tr>
<tr>
<td>42.571</td>
<td>0.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C96[3][A]</td>
<td>sdram/n3943_s1/I1</td>
</tr>
<tr>
<td>42.863</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C96[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3943_s1/F</td>
</tr>
<tr>
<td>43.453</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>sdram/n3943_s0/I1</td>
</tr>
<tr>
<td>43.771</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">sdram/n3943_s0/F</td>
</tr>
<tr>
<td>49.331</td>
<td>5.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">sdram/cmd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.301</td>
<td>2.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>sdram/cmd_1_s0/CLK</td>
</tr>
<tr>
<td>62.243</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>sdram/cmd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.979, 23.559%; route: 35.240, 75.620%; tC2Q: 0.382, 0.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.601, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.730</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C87[1][B]</td>
<td>sdram/cpu_rdata[1]_15_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C87[1][B]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_15_s0/Q</td>
</tr>
<tr>
<td>5.449</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C69[1][A]</td>
<td>mem/n3229_s2/I0</td>
</tr>
<tr>
<td>6.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C69[1][A]</td>
<td style=" background: #97FFFF;">mem/n3229_s2/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>cpu/n1853_s17/I0</td>
</tr>
<tr>
<td>7.006</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s17/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[2][B]</td>
<td>cpu/n1853_s7/I3</td>
</tr>
<tr>
<td>7.298</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R27C65[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s7/F</td>
</tr>
<tr>
<td>8.906</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][B]</td>
<td>cpu/n1853_s2/I1</td>
</tr>
<tr>
<td>9.165</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R29C54[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s2/F</td>
</tr>
<tr>
<td>11.918</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s18/I2</td>
</tr>
<tr>
<td>12.485</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s18/F</td>
</tr>
<tr>
<td>13.616</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I2</td>
</tr>
<tr>
<td>14.073</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>14.493</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>15.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>16.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>16.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>17.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>21.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>22.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>22.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>22.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>22.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>22.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>23.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>23.874</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>25.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>25.949</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>26.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>28.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>28.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>28.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>29.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>31.503</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>32.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>35.959</td>
<td>3.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C84[1][B]</td>
<td>sdram/n3066_s2/I0</td>
</tr>
<tr>
<td>36.466</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C84[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3066_s2/F</td>
</tr>
<tr>
<td>37.464</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C85[1][B]</td>
<td>sdram/n2896_s17/I2</td>
</tr>
<tr>
<td>38.031</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C85[1][B]</td>
<td style=" background: #97FFFF;">sdram/n2896_s17/F</td>
</tr>
<tr>
<td>39.675</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C91[3][A]</td>
<td>sdram/n2896_s8/I2</td>
</tr>
<tr>
<td>40.131</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C91[3][A]</td>
<td style=" background: #97FFFF;">sdram/n2896_s8/F</td>
</tr>
<tr>
<td>41.561</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C94[1][A]</td>
<td>sdram/n2893_s2/I0</td>
</tr>
<tr>
<td>42.129</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R40C94[1][A]</td>
<td style=" background: #97FFFF;">sdram/n2893_s2/F</td>
</tr>
<tr>
<td>42.718</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C95[2][A]</td>
<td>sdram/n3941_s4/I3</td>
</tr>
<tr>
<td>43.285</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C95[2][A]</td>
<td style=" background: #97FFFF;">sdram/n3941_s4/F</td>
</tr>
<tr>
<td>43.436</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C95[1][B]</td>
<td>sdram/n3941_s2/I2</td>
</tr>
<tr>
<td>44.004</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C95[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3941_s2/F</td>
</tr>
<tr>
<td>44.006</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C95[3][A]</td>
<td>sdram/n3941_s0/I1</td>
</tr>
<tr>
<td>44.580</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C95[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3941_s0/F</td>
</tr>
<tr>
<td>48.913</td>
<td>4.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">sdram/cmd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.307</td>
<td>2.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>sdram/cmd_3_s0/CLK</td>
</tr>
<tr>
<td>62.243</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>sdram/cmd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.123</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.078, 26.152%; route: 33.723, 73.020%; tC2Q: 0.382, 0.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.607, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/rv_req_ack_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.730</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C87[1][B]</td>
<td>sdram/cpu_rdata[1]_15_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C87[1][B]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_15_s0/Q</td>
</tr>
<tr>
<td>5.449</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C69[1][A]</td>
<td>mem/n3229_s2/I0</td>
</tr>
<tr>
<td>6.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C69[1][A]</td>
<td style=" background: #97FFFF;">mem/n3229_s2/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td>cpu/n1853_s17/I0</td>
</tr>
<tr>
<td>7.006</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C65[1][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s17/F</td>
</tr>
<tr>
<td>7.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C65[2][B]</td>
<td>cpu/n1853_s7/I3</td>
</tr>
<tr>
<td>7.298</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R27C65[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s7/F</td>
</tr>
<tr>
<td>8.906</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][B]</td>
<td>cpu/n1853_s2/I1</td>
</tr>
<tr>
<td>9.165</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R29C54[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s2/F</td>
</tr>
<tr>
<td>11.918</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s18/I2</td>
</tr>
<tr>
<td>12.485</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C52[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s18/F</td>
</tr>
<tr>
<td>13.616</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s6/I2</td>
</tr>
<tr>
<td>14.073</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s6/F</td>
</tr>
<tr>
<td>14.493</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_14_s2/I0</td>
</tr>
<tr>
<td>15.071</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_14_s2/F</td>
</tr>
<tr>
<td>15.703</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_13_s1/I0</td>
</tr>
<tr>
<td>16.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_13_s1/F</td>
</tr>
<tr>
<td>16.681</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_12_s/I0</td>
</tr>
<tr>
<td>17.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_12_s/F</td>
</tr>
<tr>
<td>21.585</td>
<td>4.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[0][A]</td>
<td>cpu/n15104_s0/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C35[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15104_s0/COUT</td>
</tr>
<tr>
<td>22.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C35[0][B]</td>
<td>cpu/n15105_s0/CIN</td>
</tr>
<tr>
<td>22.230</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15105_s0/COUT</td>
</tr>
<tr>
<td>22.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][A]</td>
<td>cpu/n15106_s0/CIN</td>
</tr>
<tr>
<td>22.280</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15106_s0/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td>cpu/n15107_s0/CIN</td>
</tr>
<tr>
<td>22.330</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C35[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15107_s0/COUT</td>
</tr>
<tr>
<td>23.295</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td>cpu/rom_en_Z_s69/I0</td>
</tr>
<tr>
<td>23.874</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C40[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s69/F</td>
</tr>
<tr>
<td>25.441</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>cpu/rom_en_Z_s55/I2</td>
</tr>
<tr>
<td>25.949</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s55/F</td>
</tr>
<tr>
<td>26.600</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>cpu/rom_en_Z_s32/I3</td>
</tr>
<tr>
<td>27.056</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s32/F</td>
</tr>
<tr>
<td>28.047</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td>cpu/rom_en_Z_s10/I2</td>
</tr>
<tr>
<td>28.595</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C42[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s10/F</td>
</tr>
<tr>
<td>28.767</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>cpu/rom_en_Z_s1/I3</td>
</tr>
<tr>
<td>29.275</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C42[0][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s1/F</td>
</tr>
<tr>
<td>31.503</td>
<td>2.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][A]</td>
<td>cpu/rom_en_Z_s/I1</td>
</tr>
<tr>
<td>32.010</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R40C76[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s/F</td>
</tr>
<tr>
<td>35.959</td>
<td>3.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C84[1][B]</td>
<td>sdram/n3066_s2/I0</td>
</tr>
<tr>
<td>36.466</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C84[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3066_s2/F</td>
</tr>
<tr>
<td>37.464</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C85[1][B]</td>
<td>sdram/n2896_s17/I2</td>
</tr>
<tr>
<td>38.031</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C85[1][B]</td>
<td style=" background: #97FFFF;">sdram/n2896_s17/F</td>
</tr>
<tr>
<td>39.675</td>
<td>1.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C91[3][A]</td>
<td>sdram/n2896_s8/I2</td>
</tr>
<tr>
<td>40.131</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C91[3][A]</td>
<td style=" background: #97FFFF;">sdram/n2896_s8/F</td>
</tr>
<tr>
<td>41.561</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C94[1][A]</td>
<td>sdram/n2893_s2/I0</td>
</tr>
<tr>
<td>42.129</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R40C94[1][A]</td>
<td style=" background: #97FFFF;">sdram/n2893_s2/F</td>
</tr>
<tr>
<td>42.715</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C94[3][A]</td>
<td>sdram/n7375_s5/I0</td>
</tr>
<tr>
<td>43.263</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C94[3][A]</td>
<td style=" background: #97FFFF;">sdram/n7375_s5/F</td>
</tr>
<tr>
<td>43.438</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C95[0][A]</td>
<td>sdram/n7375_s0/I1</td>
</tr>
<tr>
<td>43.945</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R43C95[0][A]</td>
<td style=" background: #97FFFF;">sdram/n7375_s0/F</td>
</tr>
<tr>
<td>46.914</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[3][A]</td>
<td style=" font-weight:bold;">sdram/rv_req_ack_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.381</td>
<td>2.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[3][A]</td>
<td>sdram/rv_req_ack_s0/CLK</td>
</tr>
<tr>
<td>62.070</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C119[3][A]</td>
<td>sdram/rv_req_ack_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.730, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.424, 25.855%; route: 32.378, 73.279%; tC2Q: 0.382, 0.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.681, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path 3 -setup -end -from [get_clocks {clk16}] -to [get_clocks {clk50}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>42.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/n514_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/igba_gpu_timing/cycles_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.850</td>
<td>29.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>29.850</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>32.574</td>
<td>2.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C83[3][A]</td>
<td style=" font-weight:bold;">gpu/n514_s2/I1</td>
</tr>
<tr>
<td>33.148</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C83[3][A]</td>
<td style=" background: #97FFFF;">gpu/n514_s2/F</td>
</tr>
<tr>
<td>33.765</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C82[1][A]</td>
<td>gpu/igba_gpu_timing/n370_s3/I2</td>
</tr>
<tr>
<td>34.344</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C82[1][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n370_s3/F</td>
</tr>
<tr>
<td>34.552</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C83[1][A]</td>
<td>gpu/igba_gpu_timing/n369_s4/I2</td>
</tr>
<tr>
<td>35.059</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C83[1][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n369_s4/F</td>
</tr>
<tr>
<td>35.262</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C82[2][A]</td>
<td>gpu/igba_gpu_timing/n367_s7/I0</td>
</tr>
<tr>
<td>35.829</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C82[2][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n367_s7/F</td>
</tr>
<tr>
<td>36.004</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C82[2][B]</td>
<td>gpu/igba_gpu_timing/n735_s7/I3</td>
</tr>
<tr>
<td>36.293</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R38C82[2][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n735_s7/F</td>
</tr>
<tr>
<td>36.679</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C82[3][A]</td>
<td>gpu/igba_gpu_timing/n473_s4/I3</td>
</tr>
<tr>
<td>36.998</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R40C82[3][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n473_s4/F</td>
</tr>
<tr>
<td>37.629</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C82[0][A]</td>
<td>gpu/igba_gpu_timing/n373_s2/I2</td>
</tr>
<tr>
<td>38.197</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C82[0][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n373_s2/F</td>
</tr>
<tr>
<td>38.559</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C80[0][A]</td>
<td>gpu/igba_gpu_timing/n371_s1/I2</td>
</tr>
<tr>
<td>39.127</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C80[0][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n371_s1/F</td>
</tr>
<tr>
<td>39.302</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>gpu/igba_gpu_timing/n372_s0/I1</td>
</tr>
<tr>
<td>39.809</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n372_s0/F</td>
</tr>
<tr>
<td>39.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td style=" font-weight:bold;">gpu/igba_gpu_timing/cycles_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>79.600</td>
<td>79.600</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>79.600</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>79.600</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>82.328</td>
<td>2.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>gpu/igba_gpu_timing/cycles_reg_6_s0/CLK</td>
</tr>
<tr>
<td>82.293</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/igba_gpu_timing/cycles_reg_6_s0</td>
</tr>
<tr>
<td>82.229</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>gpu/igba_gpu_timing/cycles_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.728</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.477, 44.959%; route: 2.757, 27.688%; tC2Q: 2.724, 27.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.728, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>42.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/n514_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/igba_gpu_timing/cycles_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.850</td>
<td>29.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>29.850</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>32.574</td>
<td>2.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C83[3][A]</td>
<td style=" font-weight:bold;">gpu/n514_s2/I1</td>
</tr>
<tr>
<td>33.148</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C83[3][A]</td>
<td style=" background: #97FFFF;">gpu/n514_s2/F</td>
</tr>
<tr>
<td>33.765</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C82[1][A]</td>
<td>gpu/igba_gpu_timing/n370_s3/I2</td>
</tr>
<tr>
<td>34.344</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C82[1][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n370_s3/F</td>
</tr>
<tr>
<td>34.552</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C83[1][A]</td>
<td>gpu/igba_gpu_timing/n369_s4/I2</td>
</tr>
<tr>
<td>35.059</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C83[1][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n369_s4/F</td>
</tr>
<tr>
<td>35.262</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C82[2][A]</td>
<td>gpu/igba_gpu_timing/n367_s7/I0</td>
</tr>
<tr>
<td>35.829</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C82[2][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n367_s7/F</td>
</tr>
<tr>
<td>36.004</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C82[2][B]</td>
<td>gpu/igba_gpu_timing/n735_s7/I3</td>
</tr>
<tr>
<td>36.293</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R38C82[2][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n735_s7/F</td>
</tr>
<tr>
<td>36.679</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C82[3][A]</td>
<td>gpu/igba_gpu_timing/n473_s4/I3</td>
</tr>
<tr>
<td>36.998</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R40C82[3][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n473_s4/F</td>
</tr>
<tr>
<td>37.629</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C82[0][A]</td>
<td>gpu/igba_gpu_timing/n373_s2/I2</td>
</tr>
<tr>
<td>38.197</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C82[0][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n373_s2/F</td>
</tr>
<tr>
<td>38.559</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C80[0][A]</td>
<td>gpu/igba_gpu_timing/n371_s1/I2</td>
</tr>
<tr>
<td>39.127</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C80[0][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n371_s1/F</td>
</tr>
<tr>
<td>39.302</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][A]</td>
<td>gpu/igba_gpu_timing/n371_s0/I1</td>
</tr>
<tr>
<td>39.809</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n371_s0/F</td>
</tr>
<tr>
<td>39.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][A]</td>
<td style=" font-weight:bold;">gpu/igba_gpu_timing/cycles_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>79.600</td>
<td>79.600</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>79.600</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>79.600</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>82.328</td>
<td>2.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][A]</td>
<td>gpu/igba_gpu_timing/cycles_reg_7_s0/CLK</td>
</tr>
<tr>
<td>82.293</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/igba_gpu_timing/cycles_reg_7_s0</td>
</tr>
<tr>
<td>82.229</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C80[2][A]</td>
<td>gpu/igba_gpu_timing/cycles_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.728</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.477, 44.959%; route: 2.757, 27.688%; tC2Q: 2.724, 27.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.728, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>43.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/n514_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/igba_gpu_timing/cycles_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.850</td>
<td>29.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>29.850</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>32.574</td>
<td>2.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C83[3][A]</td>
<td style=" font-weight:bold;">gpu/n514_s2/I1</td>
</tr>
<tr>
<td>33.148</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C83[3][A]</td>
<td style=" background: #97FFFF;">gpu/n514_s2/F</td>
</tr>
<tr>
<td>33.765</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C82[1][A]</td>
<td>gpu/igba_gpu_timing/n370_s3/I2</td>
</tr>
<tr>
<td>34.344</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C82[1][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n370_s3/F</td>
</tr>
<tr>
<td>34.552</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C83[1][A]</td>
<td>gpu/igba_gpu_timing/n369_s4/I2</td>
</tr>
<tr>
<td>35.059</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C83[1][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n369_s4/F</td>
</tr>
<tr>
<td>35.262</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C82[2][A]</td>
<td>gpu/igba_gpu_timing/n367_s7/I0</td>
</tr>
<tr>
<td>35.829</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C82[2][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n367_s7/F</td>
</tr>
<tr>
<td>36.004</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C82[2][B]</td>
<td>gpu/igba_gpu_timing/n735_s7/I3</td>
</tr>
<tr>
<td>36.293</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R38C82[2][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n735_s7/F</td>
</tr>
<tr>
<td>36.679</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C82[3][A]</td>
<td>gpu/igba_gpu_timing/n473_s4/I3</td>
</tr>
<tr>
<td>36.998</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R40C82[3][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n473_s4/F</td>
</tr>
<tr>
<td>37.629</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C82[0][A]</td>
<td>gpu/igba_gpu_timing/n373_s2/I2</td>
</tr>
<tr>
<td>38.197</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C82[0][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n373_s2/F</td>
</tr>
<tr>
<td>38.559</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C80[0][B]</td>
<td>gpu/igba_gpu_timing/n373_s0/I2</td>
</tr>
<tr>
<td>39.127</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C80[0][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n373_s0/F</td>
</tr>
<tr>
<td>39.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C80[0][B]</td>
<td style=" font-weight:bold;">gpu/igba_gpu_timing/cycles_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>79.600</td>
<td>79.600</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>79.600</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>79.600</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>82.331</td>
<td>2.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C80[0][B]</td>
<td>gpu/igba_gpu_timing/cycles_reg_5_s0/CLK</td>
</tr>
<tr>
<td>82.296</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/igba_gpu_timing/cycles_reg_5_s0</td>
</tr>
<tr>
<td>82.232</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C80[0][B]</td>
<td>gpu/igba_gpu_timing/cycles_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.731</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.970, 42.796%; route: 2.582, 27.839%; tC2Q: 2.724, 29.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.731, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>43.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>81.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/n514_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/igba_gpu_timing/REG_DISPSTAT_V_Blank_flag_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.850</td>
<td>29.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>29.850</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>32.574</td>
<td>2.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C83[3][A]</td>
<td style=" font-weight:bold;">gpu/n514_s2/I1</td>
</tr>
<tr>
<td>33.148</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C83[3][A]</td>
<td style=" background: #97FFFF;">gpu/n514_s2/F</td>
</tr>
<tr>
<td>33.765</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C82[1][A]</td>
<td>gpu/igba_gpu_timing/n370_s3/I2</td>
</tr>
<tr>
<td>34.344</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C82[1][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n370_s3/F</td>
</tr>
<tr>
<td>34.552</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C83[1][A]</td>
<td>gpu/igba_gpu_timing/n369_s4/I2</td>
</tr>
<tr>
<td>35.059</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C83[1][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n369_s4/F</td>
</tr>
<tr>
<td>35.262</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C82[2][A]</td>
<td>gpu/igba_gpu_timing/n367_s7/I0</td>
</tr>
<tr>
<td>35.829</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C82[2][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n367_s7/F</td>
</tr>
<tr>
<td>36.004</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C82[2][B]</td>
<td>gpu/igba_gpu_timing/n735_s7/I3</td>
</tr>
<tr>
<td>36.293</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R38C82[2][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n735_s7/F</td>
</tr>
<tr>
<td>37.069</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C84[1][B]</td>
<td>gpu/igba_gpu_timing/n750_s7/I1</td>
</tr>
<tr>
<td>37.358</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C84[1][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n750_s7/F</td>
</tr>
<tr>
<td>37.893</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C83[1][B]</td>
<td>gpu/igba_gpu_timing/n745_s8/I3</td>
</tr>
<tr>
<td>38.472</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C83[1][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n745_s8/F</td>
</tr>
<tr>
<td>38.623</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C83[0][A]</td>
<td style=" font-weight:bold;">gpu/igba_gpu_timing/REG_DISPSTAT_V_Blank_flag_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>79.600</td>
<td>79.600</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>79.600</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>79.600</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>82.340</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C83[0][A]</td>
<td>gpu/igba_gpu_timing/REG_DISPSTAT_V_Blank_flag_0_s1/CLK</td>
</tr>
<tr>
<td>82.305</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/igba_gpu_timing/REG_DISPSTAT_V_Blank_flag_0_s1</td>
</tr>
<tr>
<td>81.994</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C83[0][A]</td>
<td>gpu/igba_gpu_timing/REG_DISPSTAT_V_Blank_flag_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.740</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.384, 38.571%; route: 2.665, 30.378%; tC2Q: 2.724, 31.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.740, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>43.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/n514_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/igba_gpu_timing/IRP_VBlank_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.850</td>
<td>29.850</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.850</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>29.850</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>32.574</td>
<td>2.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C83[3][A]</td>
<td style=" font-weight:bold;">gpu/n514_s2/I1</td>
</tr>
<tr>
<td>33.148</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C83[3][A]</td>
<td style=" background: #97FFFF;">gpu/n514_s2/F</td>
</tr>
<tr>
<td>33.765</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C82[1][A]</td>
<td>gpu/igba_gpu_timing/n370_s3/I2</td>
</tr>
<tr>
<td>34.344</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C82[1][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n370_s3/F</td>
</tr>
<tr>
<td>34.552</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C83[1][A]</td>
<td>gpu/igba_gpu_timing/n369_s4/I2</td>
</tr>
<tr>
<td>35.059</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C83[1][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n369_s4/F</td>
</tr>
<tr>
<td>35.262</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C82[2][A]</td>
<td>gpu/igba_gpu_timing/n367_s7/I0</td>
</tr>
<tr>
<td>35.829</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C82[2][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n367_s7/F</td>
</tr>
<tr>
<td>36.004</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C82[2][B]</td>
<td>gpu/igba_gpu_timing/n735_s7/I3</td>
</tr>
<tr>
<td>36.293</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R38C82[2][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n735_s7/F</td>
</tr>
<tr>
<td>37.069</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C84[1][B]</td>
<td>gpu/igba_gpu_timing/n750_s7/I1</td>
</tr>
<tr>
<td>37.358</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C84[1][B]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n750_s7/F</td>
</tr>
<tr>
<td>37.742</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C86[2][A]</td>
<td>gpu/igba_gpu_timing/n752_s6/I1</td>
</tr>
<tr>
<td>38.320</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C86[2][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n752_s6/F</td>
</tr>
<tr>
<td>38.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C86[2][A]</td>
<td style=" font-weight:bold;">gpu/igba_gpu_timing/IRP_VBlank_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>79.600</td>
<td>79.600</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>79.600</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>79.600</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>82.328</td>
<td>2.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C86[2][A]</td>
<td>gpu/igba_gpu_timing/IRP_VBlank_s0/CLK</td>
</tr>
<tr>
<td>82.293</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/igba_gpu_timing/IRP_VBlank_s0</td>
</tr>
<tr>
<td>82.229</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C86[2][A]</td>
<td>gpu/igba_gpu_timing/IRP_VBlank_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.728</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.384, 39.948%; route: 2.362, 27.892%; tC2Q: 2.724, 32.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.728, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[5]: set_multicycle_path 3 -setup -start -from [get_clocks {clk50}] -to [get_clocks {clk16}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>52.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/vblank_trigger_dma_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dma/igba_dma_module0/waiting_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.735</td>
<td>2.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C83[0][A]</td>
<td>gpu/vblank_trigger_dma_s0/CLK</td>
</tr>
<tr>
<td>3.117</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R58C83[0][A]</td>
<td style=" font-weight:bold;">gpu/vblank_trigger_dma_s0/Q</td>
</tr>
<tr>
<td>7.379</td>
<td>4.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C34[1][B]</td>
<td>dma/igba_dma_module0/n769_s3/I1</td>
</tr>
<tr>
<td>7.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C34[1][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/n769_s3/F</td>
</tr>
<tr>
<td>7.960</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C34[3][A]</td>
<td>dma/igba_dma_module0/n769_s2/I0</td>
</tr>
<tr>
<td>8.534</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R78C34[3][A]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/n769_s2/F</td>
</tr>
<tr>
<td>8.539</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C34[2][B]</td>
<td>dma/igba_dma_module0/n2520_s2/I0</td>
</tr>
<tr>
<td>9.046</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C34[2][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/n2520_s2/F</td>
</tr>
<tr>
<td>9.049</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C34[0][A]</td>
<td>dma/igba_dma_module0/n2520_s0/I3</td>
</tr>
<tr>
<td>9.627</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C34[0][A]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/n2520_s0/F</td>
</tr>
<tr>
<td>9.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C34[0][A]</td>
<td style=" font-weight:bold;">dma/igba_dma_module0/waiting_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.561</td>
<td>2.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C34[0][A]</td>
<td>dma/igba_dma_module0/waiting_s0/CLK</td>
</tr>
<tr>
<td>62.526</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dma/igba_dma_module0/waiting_s0</td>
</tr>
<tr>
<td>62.463</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R78C34[0][A]</td>
<td>dma/igba_dma_module0/waiting_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.126</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.239, 32.481%; route: 4.271, 61.970%; tC2Q: 0.382, 5.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.861, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>53.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/vblank_trigger_dma_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dma/igba_dma_module0/waitTicks_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.735</td>
<td>2.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C83[0][A]</td>
<td>gpu/vblank_trigger_dma_s0/CLK</td>
</tr>
<tr>
<td>3.117</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R58C83[0][A]</td>
<td style=" font-weight:bold;">gpu/vblank_trigger_dma_s0/Q</td>
</tr>
<tr>
<td>7.379</td>
<td>4.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C34[1][B]</td>
<td>dma/igba_dma_module0/n769_s3/I1</td>
</tr>
<tr>
<td>7.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C34[1][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/n769_s3/F</td>
</tr>
<tr>
<td>7.960</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C34[3][A]</td>
<td>dma/igba_dma_module0/n769_s2/I0</td>
</tr>
<tr>
<td>8.534</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R78C34[3][A]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/n769_s2/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C34[0][A]</td>
<td>dma/igba_dma_module0/n770_s0/I1</td>
</tr>
<tr>
<td>9.290</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R79C34[0][A]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/n770_s0/F</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C34[0][A]</td>
<td style=" font-weight:bold;">dma/igba_dma_module0/waitTicks_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.559</td>
<td>2.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C34[0][A]</td>
<td>dma/igba_dma_module0/waitTicks_0_s0/CLK</td>
</tr>
<tr>
<td>62.524</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dma/igba_dma_module0/waitTicks_0_s0</td>
</tr>
<tr>
<td>62.460</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R79C34[0][A]</td>
<td>dma/igba_dma_module0/waitTicks_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.731, 26.411%; route: 4.441, 67.754%; tC2Q: 0.382, 5.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.859, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>53.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/vblank_trigger_dma_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dma/igba_dma_module0/waitTicks_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.735</td>
<td>2.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C83[0][A]</td>
<td>gpu/vblank_trigger_dma_s0/CLK</td>
</tr>
<tr>
<td>3.117</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R58C83[0][A]</td>
<td style=" font-weight:bold;">gpu/vblank_trigger_dma_s0/Q</td>
</tr>
<tr>
<td>7.379</td>
<td>4.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C34[1][B]</td>
<td>dma/igba_dma_module0/n769_s3/I1</td>
</tr>
<tr>
<td>7.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C34[1][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/n769_s3/F</td>
</tr>
<tr>
<td>7.960</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C34[3][A]</td>
<td>dma/igba_dma_module0/n769_s2/I0</td>
</tr>
<tr>
<td>8.534</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R78C34[3][A]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/n769_s2/F</td>
</tr>
<tr>
<td>8.711</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C34[0][B]</td>
<td>dma/igba_dma_module0/n769_s0/I2</td>
</tr>
<tr>
<td>9.290</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R79C34[0][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module0/n769_s0/F</td>
</tr>
<tr>
<td>9.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C34[0][B]</td>
<td style=" font-weight:bold;">dma/igba_dma_module0/waitTicks_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.559</td>
<td>2.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C34[0][B]</td>
<td>dma/igba_dma_module0/waitTicks_1_s0/CLK</td>
</tr>
<tr>
<td>62.524</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dma/igba_dma_module0/waitTicks_1_s0</td>
</tr>
<tr>
<td>62.460</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R79C34[0][B]</td>
<td>dma/igba_dma_module0/waitTicks_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.731, 26.411%; route: 4.441, 67.754%; tC2Q: 0.382, 5.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.859, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>53.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/vblank_trigger_dma_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dma/igba_dma_module1/waitTicks_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.735</td>
<td>2.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C83[0][A]</td>
<td>gpu/vblank_trigger_dma_s0/CLK</td>
</tr>
<tr>
<td>3.117</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R58C83[0][A]</td>
<td style=" font-weight:bold;">gpu/vblank_trigger_dma_s0/Q</td>
</tr>
<tr>
<td>6.056</td>
<td>2.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C57[3][B]</td>
<td>dma/igba_dma_module1/n785_s3/I1</td>
</tr>
<tr>
<td>6.604</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C57[3][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module1/n785_s3/F</td>
</tr>
<tr>
<td>6.606</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C57[0][B]</td>
<td>dma/igba_dma_module1/n785_s2/I1</td>
</tr>
<tr>
<td>7.185</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R78C57[0][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module1/n785_s2/F</td>
</tr>
<tr>
<td>8.175</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C52[2][B]</td>
<td>dma/igba_dma_module1/n785_s0/I2</td>
</tr>
<tr>
<td>8.682</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R79C52[2][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module1/n785_s0/F</td>
</tr>
<tr>
<td>8.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C52[2][B]</td>
<td style=" font-weight:bold;">dma/igba_dma_module1/waitTicks_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.647</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C52[2][B]</td>
<td>dma/igba_dma_module1/waitTicks_1_s0/CLK</td>
</tr>
<tr>
<td>62.612</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dma/igba_dma_module1/waitTicks_1_s0</td>
</tr>
<tr>
<td>62.549</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R79C52[2][B]</td>
<td>dma/igba_dma_module1/waitTicks_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.634, 27.470%; route: 3.931, 66.099%; tC2Q: 0.382, 6.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>53.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/vblank_trigger_dma_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dma/igba_dma_module1/waitTicks_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.735</td>
<td>2.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C83[0][A]</td>
<td>gpu/vblank_trigger_dma_s0/CLK</td>
</tr>
<tr>
<td>3.117</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R58C83[0][A]</td>
<td style=" font-weight:bold;">gpu/vblank_trigger_dma_s0/Q</td>
</tr>
<tr>
<td>6.056</td>
<td>2.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C57[3][B]</td>
<td>dma/igba_dma_module1/n785_s3/I1</td>
</tr>
<tr>
<td>6.604</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C57[3][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module1/n785_s3/F</td>
</tr>
<tr>
<td>6.606</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C57[0][B]</td>
<td>dma/igba_dma_module1/n785_s2/I1</td>
</tr>
<tr>
<td>7.185</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R78C57[0][B]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module1/n785_s2/F</td>
</tr>
<tr>
<td>8.026</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C52[2][A]</td>
<td>dma/igba_dma_module1/n786_s0/I1</td>
</tr>
<tr>
<td>8.605</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R79C52[2][A]</td>
<td style=" background: #97FFFF;">dma/igba_dma_module1/n786_s0/F</td>
</tr>
<tr>
<td>8.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C52[2][A]</td>
<td style=" font-weight:bold;">dma/igba_dma_module1/waitTicks_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.647</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C52[2][A]</td>
<td>dma/igba_dma_module1/waitTicks_0_s0/CLK</td>
</tr>
<tr>
<td>62.612</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dma/igba_dma_module1/waitTicks_0_s0</td>
</tr>
<tr>
<td>62.549</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R79C52[2][A]</td>
<td>dma/igba_dma_module1/waitTicks_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.705, 29.046%; route: 3.783, 64.438%; tC2Q: 0.382, 6.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
</table>


<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path 3 -hold -start -from [get_clocks {clk67}] -to [get_clocks {clk16}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/rv_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv_adapt/mem_dout0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>60.960</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C118[0][B]</td>
<td>sdram/rv_dout_8_s0/CLK</td>
</tr>
<tr>
<td>61.140</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C118[0][B]</td>
<td style=" font-weight:bold;">sdram/rv_dout_8_s0/Q</td>
</tr>
<tr>
<td>61.921</td>
<td>0.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C119[1][A]</td>
<td style=" font-weight:bold;">rv_adapt/mem_dout0_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>61.000</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C119[1][A]</td>
<td>rv_adapt/mem_dout0_8_s0/CLK</td>
</tr>
<tr>
<td>61.035</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rv_adapt/mem_dout0_8_s0</td>
</tr>
<tr>
<td>61.011</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C119[1][A]</td>
<td>rv_adapt/mem_dout0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.781, 81.274%; tC2Q: 0.180, 18.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/backup_written_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/cartram_dirty_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>60.973</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C97[2][B]</td>
<td>sdram/backup_written_s0/CLK</td>
</tr>
<tr>
<td>61.153</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C97[2][B]</td>
<td style=" font-weight:bold;">sdram/backup_written_s0/Q</td>
</tr>
<tr>
<td>61.703</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C108[0][A]</td>
<td>mem/n4096_s4/I0</td>
</tr>
<tr>
<td>62.013</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C108[0][A]</td>
<td style=" background: #97FFFF;">mem/n4096_s4/F</td>
</tr>
<tr>
<td>62.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C108[0][A]</td>
<td style=" font-weight:bold;">mem/cartram_dirty_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.999</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C108[0][A]</td>
<td>mem/cartram_dirty_s5/CLK</td>
</tr>
<tr>
<td>61.034</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem/cartram_dirty_s5</td>
</tr>
<tr>
<td>61.035</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C108[0][A]</td>
<td>mem/cartram_dirty_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.808%; route: 0.550, 52.885%; tC2Q: 0.180, 17.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.299, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/rv_dout_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv_adapt/mem_dout0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>60.960</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C118[0][A]</td>
<td>sdram/rv_dout_7_s0/CLK</td>
</tr>
<tr>
<td>61.140</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C118[0][A]</td>
<td style=" font-weight:bold;">sdram/rv_dout_7_s0/Q</td>
</tr>
<tr>
<td>62.014</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C118[1][A]</td>
<td style=" font-weight:bold;">rv_adapt/mem_dout0_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>61.005</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C118[1][A]</td>
<td>rv_adapt/mem_dout0_7_s0/CLK</td>
</tr>
<tr>
<td>61.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rv_adapt/mem_dout0_7_s0</td>
</tr>
<tr>
<td>61.016</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C118[1][A]</td>
<td>rv_adapt/mem_dout0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 82.918%; tC2Q: 0.180, 17.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/rv_dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv_adapt/mem_dout0_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>60.960</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C118[1][A]</td>
<td>sdram/rv_dout_9_s0/CLK</td>
</tr>
<tr>
<td>61.140</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C118[1][A]</td>
<td style=" font-weight:bold;">sdram/rv_dout_9_s0/Q</td>
</tr>
<tr>
<td>62.021</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C118[0][A]</td>
<td style=" font-weight:bold;">rv_adapt/mem_dout0_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.996</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C118[0][A]</td>
<td>rv_adapt/mem_dout0_9_s0/CLK</td>
</tr>
<tr>
<td>61.031</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rv_adapt/mem_dout0_9_s0</td>
</tr>
<tr>
<td>61.007</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C118[0][A]</td>
<td>rv_adapt/mem_dout0_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.881, 83.039%; tC2Q: 0.180, 16.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/rv_dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv_adapt/mem_dout0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>60.973</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C118[1][A]</td>
<td>sdram/rv_dout_6_s0/CLK</td>
</tr>
<tr>
<td>61.153</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C118[1][A]</td>
<td style=" font-weight:bold;">sdram/rv_dout_6_s0/Q</td>
</tr>
<tr>
<td>62.042</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C118[1][B]</td>
<td style=" font-weight:bold;">rv_adapt/mem_dout0_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>61.005</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C118[1][B]</td>
<td>rv_adapt/mem_dout0_6_s0/CLK</td>
</tr>
<tr>
<td>61.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rv_adapt/mem_dout0_6_s0</td>
</tr>
<tr>
<td>61.016</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C118[1][B]</td>
<td>rv_adapt/mem_dout0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.889, 83.158%; tC2Q: 0.180, 16.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path 3 -hold -end -from [get_clocks {clk16}] -to [get_clocks {clk67}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/simplespi/clk_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/clk_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.608</td>
<td>1.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[2][A]</td>
<td style=" font-weight:bold;">iosys/simplespi/clk_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[2][A]</td>
<td>iosys/simplespi/clk_r_s0/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/clk_r_s0</td>
</tr>
<tr>
<td>1.293</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C125[2][A]</td>
<td>iosys/simplespi/clk_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.608, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/clkref_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/clkref_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.695</td>
<td>1.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[0][A]</td>
<td style=" font-weight:bold;">sdram/clkref_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.254</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[0][A]</td>
<td>sdram/clkref_r_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/clkref_r_s0</td>
</tr>
<tr>
<td>1.265</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C94[0][A]</td>
<td>sdram/clkref_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.695, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.254, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>rv_adapt/mem_req_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/rv_req_ack_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.304</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[1][B]</td>
<td>rv_adapt/mem_req_r_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R58C119[1][B]</td>
<td style=" font-weight:bold;">rv_adapt/mem_req_r_s0/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[3][A]</td>
<td>rv_adapt/rv_mem_req_s0/I0</td>
</tr>
<tr>
<td>1.945</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C119[3][A]</td>
<td style=" background: #97FFFF;">rv_adapt/rv_mem_req_s0/F</td>
</tr>
<tr>
<td>1.945</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[3][A]</td>
<td style=" font-weight:bold;">sdram/rv_req_ack_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.268</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[3][A]</td>
<td>sdram/rv_req_ack_s0/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/rv_req_ack_s0</td>
</tr>
<tr>
<td>1.279</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C119[3][A]</td>
<td>sdram/rv_req_ack_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 50.682%; route: 0.136, 21.248%; tC2Q: 0.180, 28.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.268, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/n139_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cycle_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C95[3][B]</td>
<td style=" font-weight:bold;">sdram/n139_s3/I3</td>
</tr>
<tr>
<td>1.724</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C95[3][B]</td>
<td style=" background: #97FFFF;">sdram/n139_s3/F</td>
</tr>
<tr>
<td>1.846</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[1][B]</td>
<td>sdram/n3755_s3/I1</td>
</tr>
<tr>
<td>2.037</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C95[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3755_s3/F</td>
</tr>
<tr>
<td>2.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[1][B]</td>
<td style=" font-weight:bold;">sdram/cycle_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.249</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[1][B]</td>
<td>sdram/cycle_2_s0/CLK</td>
</tr>
<tr>
<td>1.284</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/cycle_2_s0</td>
</tr>
<tr>
<td>1.285</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C95[1][B]</td>
<td>sdram/cycle_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.249</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 25.337%; route: 0.123, 6.012%; tC2Q: 1.399, 68.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.249, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/flash_loading_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/oe_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.309</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C122[1][A]</td>
<td>iosys/flash_loading_s0/CLK</td>
</tr>
<tr>
<td>1.489</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R58C122[1][A]</td>
<td style=" font-weight:bold;">iosys/flash_loading_s0/Q</td>
</tr>
<tr>
<td>1.898</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C118[1][A]</td>
<td>sdram/n4469_s2/I3</td>
</tr>
<tr>
<td>2.089</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C118[1][A]</td>
<td style=" background: #97FFFF;">sdram/n4469_s2/F</td>
</tr>
<tr>
<td>2.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C118[1][A]</td>
<td style=" font-weight:bold;">sdram/oe_latch_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C118[1][A]</td>
<td>sdram/oe_latch_1_s0/CLK</td>
</tr>
<tr>
<td>1.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/oe_latch_1_s0</td>
</tr>
<tr>
<td>1.309</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C118[1][A]</td>
<td>sdram/oe_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 24.519%; route: 0.409, 52.404%; tC2Q: 0.180, 23.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path 3 -hold -end -from [get_pins {sdram/cpu_rdata*/*}] -to [get_clocks {clk67}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[3]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cpu_rdata[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.176</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C88[1][A]</td>
<td>sdram/cpu_rdata[3]_0_s0/CLK</td>
</tr>
<tr>
<td>16.352</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C88[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[3]_0_s0/Q</td>
</tr>
<tr>
<td>16.360</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C88[1][A]</td>
<td>sdram/n1997_s3/I1</td>
</tr>
<tr>
<td>16.551</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C88[1][A]</td>
<td style=" background: #97FFFF;">sdram/n1997_s3/F</td>
</tr>
<tr>
<td>16.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C88[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[3]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.176</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C88[1][A]</td>
<td>sdram/cpu_rdata[3]_0_s0/CLK</td>
</tr>
<tr>
<td>16.177</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C88[1][A]</td>
<td>sdram/cpu_rdata[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[3]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cpu_rdata[3]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.171</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[1][A]</td>
<td>sdram/cpu_rdata[3]_9_s0/CLK</td>
</tr>
<tr>
<td>16.347</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C87[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[3]_9_s0/Q</td>
</tr>
<tr>
<td>16.355</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[1][A]</td>
<td>sdram/n1479_s7/I1</td>
</tr>
<tr>
<td>16.546</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C87[1][A]</td>
<td style=" background: #97FFFF;">sdram/n1479_s7/F</td>
</tr>
<tr>
<td>16.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[3]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.171</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[1][A]</td>
<td>sdram/cpu_rdata[3]_9_s0/CLK</td>
</tr>
<tr>
<td>16.172</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C87[1][A]</td>
<td>sdram/cpu_rdata[3]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[3]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cpu_rdata[3]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.171</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[0][A]</td>
<td>sdram/cpu_rdata[3]_21_s0/CLK</td>
</tr>
<tr>
<td>16.347</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C87[0][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[3]_21_s0/Q</td>
</tr>
<tr>
<td>16.355</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[0][A]</td>
<td>sdram/n1976_s2/I1</td>
</tr>
<tr>
<td>16.546</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C87[0][A]</td>
<td style=" background: #97FFFF;">sdram/n1976_s2/F</td>
</tr>
<tr>
<td>16.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[0][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[3]_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.171</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[0][A]</td>
<td>sdram/cpu_rdata[3]_21_s0/CLK</td>
</tr>
<tr>
<td>16.172</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C87[0][A]</td>
<td>sdram/cpu_rdata[3]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[2]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cpu_rdata[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.180</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C93[1][A]</td>
<td>sdram/cpu_rdata[2]_3_s0/CLK</td>
</tr>
<tr>
<td>16.356</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C93[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[2]_3_s0/Q</td>
</tr>
<tr>
<td>16.363</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C93[1][A]</td>
<td>sdram/n1962_s2/I1</td>
</tr>
<tr>
<td>16.555</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C93[1][A]</td>
<td style=" background: #97FFFF;">sdram/n1962_s2/F</td>
</tr>
<tr>
<td>16.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C93[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[2]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.180</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C93[1][A]</td>
<td>sdram/cpu_rdata[2]_3_s0/CLK</td>
</tr>
<tr>
<td>16.181</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C93[1][A]</td>
<td>sdram/cpu_rdata[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[2]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cpu_rdata[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.208</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C90[1][A]</td>
<td>sdram/cpu_rdata[2]_4_s0/CLK</td>
</tr>
<tr>
<td>16.385</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R40C90[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[2]_4_s0/Q</td>
</tr>
<tr>
<td>16.392</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C90[1][A]</td>
<td>sdram/n1961_s3/I1</td>
</tr>
<tr>
<td>16.583</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C90[1][A]</td>
<td style=" background: #97FFFF;">sdram/n1961_s3/F</td>
</tr>
<tr>
<td>16.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C90[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[2]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.208</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C90[1][A]</td>
<td>sdram/cpu_rdata[2]_4_s0/CLK</td>
</tr>
<tr>
<td>16.210</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C90[1][A]</td>
<td>sdram/cpu_rdata[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path 2 -hold -end -from [get_clocks {clk16}] -to [get_clocks {clk50}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/mclk_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/mclk_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.594</td>
<td>1.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C99[3][A]</td>
<td style=" font-weight:bold;">gpu/mclk_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C99[3][A]</td>
<td>gpu/mclk_r_s0/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/mclk_r_s0</td>
</tr>
<tr>
<td>1.278</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C99[3][A]</td>
<td>gpu/mclk_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.267</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.594, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/igba_gpu_timing/n258_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/igba_gpu_timing/cycles_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C107[1][A]</td>
<td style=" font-weight:bold;">gpu/igba_gpu_timing/n258_s8/I2</td>
</tr>
<tr>
<td>1.728</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C107[1][A]</td>
<td style=" background: #97FFFF;">gpu/igba_gpu_timing/n258_s8/F</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C107[1][A]</td>
<td style=" font-weight:bold;">gpu/igba_gpu_timing/cycles_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C107[1][A]</td>
<td>gpu/igba_gpu_timing/cycles_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/igba_gpu_timing/cycles_reg_0_s1</td>
</tr>
<tr>
<td>1.310</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C107[1][A]</td>
<td>gpu/igba_gpu_timing/cycles_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 17.935%; route: 0.000, 0.000%; tC2Q: 1.418, 82.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/n436_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/fclk_cycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.411</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C83[0][A]</td>
<td style=" font-weight:bold;">gpu/n436_s2/I1</td>
</tr>
<tr>
<td>1.721</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C83[0][A]</td>
<td style=" background: #97FFFF;">gpu/n436_s2/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C83[0][A]</td>
<td style=" font-weight:bold;">gpu/fclk_cycle_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.266</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C83[0][A]</td>
<td>gpu/fclk_cycle_0_s0/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/fclk_cycle_0_s0</td>
</tr>
<tr>
<td>1.302</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C83[0][A]</td>
<td>gpu/fclk_cycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.266</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 18.013%; route: 0.000, 0.000%; tC2Q: 1.411, 81.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.277</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/iREG_WIN1V_Y1/Dout_buffer_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/igba_drawer_merge/WND1_Y1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C111[1][B]</td>
<td>gpu/drawer/iREG_WIN1V_Y1/Dout_buffer_25_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R69C111[1][B]</td>
<td style=" font-weight:bold;">gpu/drawer/iREG_WIN1V_Y1/Dout_buffer_25_s0/Q</td>
</tr>
<tr>
<td>1.726</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C111[0][B]</td>
<td style=" font-weight:bold;">gpu/drawer/igba_drawer_merge/WND1_Y1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.241</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C111[0][B]</td>
<td>gpu/drawer/igba_drawer_merge/WND1_Y1_1_s0/CLK</td>
</tr>
<tr>
<td>1.276</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/drawer/igba_drawer_merge/WND1_Y1_1_s0</td>
</tr>
<tr>
<td>1.277</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C111[0][B]</td>
<td>gpu/drawer/igba_drawer_merge/WND1_Y1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 60.833%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/iREG_WIN1H_X1/Dout_buffer_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/igba_drawer_merge/WND1_X1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.273</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C112[0][B]</td>
<td>gpu/drawer/iREG_WIN1H_X1/Dout_buffer_24_s0/CLK</td>
</tr>
<tr>
<td>1.449</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R70C112[0][B]</td>
<td style=" font-weight:bold;">gpu/drawer/iREG_WIN1H_X1/Dout_buffer_24_s0/Q</td>
</tr>
<tr>
<td>1.723</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C112[2][B]</td>
<td style=" font-weight:bold;">gpu/drawer/igba_drawer_merge/WND1_X1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.238</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C112[2][B]</td>
<td>gpu/drawer/igba_drawer_merge/WND1_X1_0_s0/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/drawer/igba_drawer_merge/WND1_X1_0_s0</td>
</tr>
<tr>
<td>1.274</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C112[2][B]</td>
<td>gpu/drawer/igba_drawer_merge/WND1_X1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 60.833%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.238, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[5]: set_multicycle_path 2 -hold -start -from [get_clocks {clk50}] -to [get_clocks {clk16}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.984</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/igba_gpu_timing/REG_DISPSTAT_V_Counter_flag_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/igba_gpu_timing/reg_dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>60.975</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C83[1][A]</td>
<td>gpu/igba_gpu_timing/REG_DISPSTAT_V_Counter_flag_2_s1/CLK</td>
</tr>
<tr>
<td>61.155</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C83[1][A]</td>
<td style=" font-weight:bold;">gpu/igba_gpu_timing/REG_DISPSTAT_V_Counter_flag_2_s1/Q</td>
</tr>
<tr>
<td>61.803</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C83[1][A]</td>
<td style=" font-weight:bold;">gpu/igba_gpu_timing/reg_dout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.972</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C83[1][A]</td>
<td>gpu/igba_gpu_timing/reg_dout_2_s0/CLK</td>
</tr>
<tr>
<td>61.007</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/igba_gpu_timing/reg_dout_2_s0</td>
</tr>
<tr>
<td>60.984</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C83[1][A]</td>
<td>gpu/igba_gpu_timing/reg_dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.649, 78.281%; tC2Q: 0.180, 21.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/IRP_LCDStat_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>intr/IRPFlags_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>60.966</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td>gpu/IRP_LCDStat_s0/CLK</td>
</tr>
<tr>
<td>61.146</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" font-weight:bold;">gpu/IRP_LCDStat_s0/Q</td>
</tr>
<tr>
<td>61.612</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C86[0][A]</td>
<td>intr/n187_s1/I3</td>
</tr>
<tr>
<td>61.870</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C86[0][A]</td>
<td style=" background: #97FFFF;">intr/n187_s1/F</td>
</tr>
<tr>
<td>61.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C86[0][A]</td>
<td style=" font-weight:bold;">intr/IRPFlags_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.983</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C86[0][A]</td>
<td>intr/IRPFlags_2_s0/CLK</td>
</tr>
<tr>
<td>61.018</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>intr/IRPFlags_2_s0</td>
</tr>
<tr>
<td>61.019</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C86[0][A]</td>
<td>intr/IRPFlags_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 28.492%; route: 0.466, 51.591%; tC2Q: 0.180, 19.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/IRP_VBlank_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>intr/IRPFlags_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>60.966</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td>gpu/IRP_VBlank_s0/CLK</td>
</tr>
<tr>
<td>61.146</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" font-weight:bold;">gpu/IRP_VBlank_s0/Q</td>
</tr>
<tr>
<td>61.612</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C85[0][A]</td>
<td>intr/n185_s1/I3</td>
</tr>
<tr>
<td>61.870</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C85[0][A]</td>
<td style=" background: #97FFFF;">intr/n185_s1/F</td>
</tr>
<tr>
<td>61.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C85[0][A]</td>
<td style=" font-weight:bold;">intr/IRPFlags_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.978</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C85[0][A]</td>
<td>intr/IRPFlags_0_s0/CLK</td>
</tr>
<tr>
<td>61.013</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>intr/IRPFlags_0_s0</td>
</tr>
<tr>
<td>61.014</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C85[0][A]</td>
<td>intr/IRPFlags_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 28.492%; route: 0.466, 51.591%; tC2Q: 0.180, 19.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.984</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/igba_gpu_timing/REG_DISPSTAT_V_Blank_flag_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/igba_gpu_timing/reg_dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>60.975</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C83[0][A]</td>
<td>gpu/igba_gpu_timing/REG_DISPSTAT_V_Blank_flag_0_s1/CLK</td>
</tr>
<tr>
<td>61.155</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C83[0][A]</td>
<td style=" font-weight:bold;">gpu/igba_gpu_timing/REG_DISPSTAT_V_Blank_flag_0_s1/Q</td>
</tr>
<tr>
<td>61.917</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C83[1][B]</td>
<td style=" font-weight:bold;">gpu/igba_gpu_timing/reg_dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.972</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C83[1][B]</td>
<td>gpu/igba_gpu_timing/reg_dout_0_s0/CLK</td>
</tr>
<tr>
<td>61.007</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/igba_gpu_timing/reg_dout_0_s0</td>
</tr>
<tr>
<td>60.984</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C83[1][B]</td>
<td>gpu/igba_gpu_timing/reg_dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.763, 80.902%; tC2Q: 0.180, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/igba_gpu_timing/linecounter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/igba_gpu_timing/reg_dout_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>60.965</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C85[1][A]</td>
<td>gpu/igba_gpu_timing/linecounter_7_s1/CLK</td>
</tr>
<tr>
<td>61.145</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R38C85[1][A]</td>
<td style=" font-weight:bold;">gpu/igba_gpu_timing/linecounter_7_s1/Q</td>
</tr>
<tr>
<td>61.932</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C85[0][A]</td>
<td style=" font-weight:bold;">gpu/igba_gpu_timing/reg_dout_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.979</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C85[0][A]</td>
<td>gpu/igba_gpu_timing/reg_dout_23_s0/CLK</td>
</tr>
<tr>
<td>61.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/igba_gpu_timing/reg_dout_23_s0</td>
</tr>
<tr>
<td>60.990</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C85[0][A]</td>
<td>gpu/igba_gpu_timing/reg_dout_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.265, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.787, 81.395%; tC2Q: 0.180, 18.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>


<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path 4 -setup -start -from [get_clocks {clk67}] -to [get_clocks {clk16}]</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path 4 -setup -end -from [get_clocks {clk16}] -to [get_clocks {clk67}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4007.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4029.368</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/udp/GMII_send_m0/line_number_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.900</td>
<td>3999.900</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.900</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>3999.900</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4002.837</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>4003.204</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>4007.503</td>
<td>4.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C104[3][A]</td>
<td style=" font-weight:bold;">capture/udp/GMII_send_m0/line_number_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4024.000</td>
<td>4024.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4024.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4027.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4029.748</td>
<td>2.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C104[3][A]</td>
<td>capture/udp/GMII_send_m0/line_number_5_s0/CLK</td>
</tr>
<tr>
<td>4029.713</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>capture/udp/GMII_send_m0/line_number_5_s0</td>
</tr>
<tr>
<td>4029.365</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C104[3][A]</td>
<td>capture/udp/GMII_send_m0/line_number_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>24.100</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.937, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.299, 92.124%; tC2Q: 0.368, 7.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.322, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4007.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4029.368</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/udp/GMII_send_m0/line_number_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.900</td>
<td>3999.900</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.900</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>3999.900</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4002.837</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>4003.204</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>4007.503</td>
<td>4.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C104[2][B]</td>
<td style=" font-weight:bold;">capture/udp/GMII_send_m0/line_number_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4024.000</td>
<td>4024.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4024.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4027.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4029.748</td>
<td>2.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C104[2][B]</td>
<td>capture/udp/GMII_send_m0/line_number_6_s0/CLK</td>
</tr>
<tr>
<td>4029.713</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>capture/udp/GMII_send_m0/line_number_6_s0</td>
</tr>
<tr>
<td>4029.365</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C104[2][B]</td>
<td>capture/udp/GMII_send_m0/line_number_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>24.100</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.937, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.299, 92.124%; tC2Q: 0.368, 7.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.322, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4007.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4029.368</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/udp/GMII_send_m0/line_number_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.900</td>
<td>3999.900</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.900</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>3999.900</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4002.837</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>4003.204</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>4007.503</td>
<td>4.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C104[2][A]</td>
<td style=" font-weight:bold;">capture/udp/GMII_send_m0/line_number_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4024.000</td>
<td>4024.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4024.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4027.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4029.748</td>
<td>2.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C104[2][A]</td>
<td>capture/udp/GMII_send_m0/line_number_7_s0/CLK</td>
</tr>
<tr>
<td>4029.713</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>capture/udp/GMII_send_m0/line_number_7_s0</td>
</tr>
<tr>
<td>4029.365</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C104[2][A]</td>
<td>capture/udp/GMII_send_m0/line_number_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>24.100</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.937, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.299, 92.124%; tC2Q: 0.368, 7.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.322, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4007.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4029.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/udp/GMII_send_m0/line_number_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.900</td>
<td>3999.900</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.900</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>3999.900</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4002.837</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>4003.204</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>4007.320</td>
<td>4.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C104[3][A]</td>
<td style=" font-weight:bold;">capture/udp/GMII_send_m0/line_number_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4024.000</td>
<td>4024.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4024.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4027.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4029.686</td>
<td>2.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][A]</td>
<td>capture/udp/GMII_send_m0/line_number_0_s0/CLK</td>
</tr>
<tr>
<td>4029.651</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>capture/udp/GMII_send_m0/line_number_0_s0</td>
</tr>
<tr>
<td>4029.304</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C104[3][A]</td>
<td>capture/udp/GMII_send_m0/line_number_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>24.100</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.937, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.115, 91.801%; tC2Q: 0.368, 8.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.260, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4007.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4029.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/udp/GMII_send_m0/line_number_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.900</td>
<td>3999.900</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.900</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>3999.900</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4002.837</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>4003.204</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>4007.320</td>
<td>4.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C104[2][B]</td>
<td style=" font-weight:bold;">capture/udp/GMII_send_m0/line_number_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4024.000</td>
<td>4024.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4024.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4027.426</td>
<td>3.426</td>
<td>tCL</td>
<td>RR</td>
<td>480</td>
<td>PLL_B[3]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4029.686</td>
<td>2.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[2][B]</td>
<td>capture/udp/GMII_send_m0/line_number_1_s0/CLK</td>
</tr>
<tr>
<td>4029.651</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>capture/udp/GMII_send_m0/line_number_1_s0</td>
</tr>
<tr>
<td>4029.304</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C104[2][B]</td>
<td>capture/udp/GMII_send_m0/line_number_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>24.100</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.937, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.115, 91.801%; tC2Q: 0.368, 8.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.260, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path 4 -setup -end -from [get_pins {sdram/cpu_rdata*/*}] -to [get_clocks {clk67}]</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path 3 -setup -end -from [get_clocks {clk16}] -to [get_clocks {clk50}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>54.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/ddr_wr/cur_state_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.937</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>3.304</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>3.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C103[1][B]</td>
<td style=" font-weight:bold;">capture/ddr_wr/cur_state_1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>62.339</td>
<td>2.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C103[1][B]</td>
<td>capture/ddr_wr/cur_state_1_s5/CLK</td>
</tr>
<tr>
<td>62.304</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>capture/ddr_wr/cur_state_1_s5</td>
</tr>
<tr>
<td>61.957</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C103[1][B]</td>
<td>capture/ddr_wr/cur_state_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.937, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.888, 91.363%; tC2Q: 0.368, 8.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.639, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>54.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/ddr_wr/cur_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.937</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>3.304</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>7.192</td>
<td>3.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C103[1][A]</td>
<td style=" font-weight:bold;">capture/ddr_wr/cur_state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>62.339</td>
<td>2.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C103[1][A]</td>
<td>capture/ddr_wr/cur_state_0_s0/CLK</td>
</tr>
<tr>
<td>62.304</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>capture/ddr_wr/cur_state_0_s0</td>
</tr>
<tr>
<td>61.957</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C103[1][A]</td>
<td>capture/ddr_wr/cur_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.937, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.888, 91.363%; tC2Q: 0.368, 8.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.639, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[5]: set_multicycle_path 3 -setup -start -from [get_clocks {clk50}] -to [get_clocks {clk16}]</h4>
<h4>No timing paths to report!</h4>


<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path 3 -hold -start -from [get_clocks {clk67}] -to [get_clocks {clk16}]</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path 3 -hold -end -from [get_clocks {clk16}] -to [get_clocks {clk67}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>1.911</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB78[A]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_SPI_MOSI_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.253</td>
<td>1.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB78[A]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0</td>
</tr>
<tr>
<td>1.099</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB78[A]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 71.315%; tC2Q: 0.180, 28.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.253, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>2.231</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_SPI_Clk_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0/CLK</td>
</tr>
<tr>
<td>1.293</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0</td>
</tr>
<tr>
<td>1.104</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB68[B]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.768, 81.003%; tC2Q: 0.180, 18.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/r_SPI_Clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>3.089</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C100[2][A]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/r_SPI_Clk_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.245</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C100[2][A]</td>
<td>iosys/simplespi/spi_io_master/r_SPI_Clk_s1/CLK</td>
</tr>
<tr>
<td>1.280</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/r_SPI_Clk_s1</td>
</tr>
<tr>
<td>1.091</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C100[2][A]</td>
<td>iosys/simplespi/spi_io_master/r_SPI_Clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 90.028%; tC2Q: 0.180, 9.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/r_TX_Byte_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>5.339</td>
<td>3.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[1][B]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/r_TX_Byte_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[1][B]</td>
<td>iosys/simplespi/spi_io_master/r_TX_Byte_0_s0/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/r_TX_Byte_0_s0</td>
</tr>
<tr>
<td>1.122</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C125[1][B]</td>
<td>iosys/simplespi/spi_io_master/r_TX_Byte_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.875, 95.561%; tC2Q: 0.180, 4.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/r_TX_Byte_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>5.339</td>
<td>3.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[1][A]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/r_TX_Byte_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[1][A]</td>
<td>iosys/simplespi/spi_io_master/r_TX_Byte_4_s0/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/r_TX_Byte_4_s0</td>
</tr>
<tr>
<td>1.122</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C125[1][A]</td>
<td>iosys/simplespi/spi_io_master/r_TX_Byte_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.875, 95.561%; tC2Q: 0.180, 4.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path 3 -hold -end -from [get_pins {sdram/cpu_rdata*/*}] -to [get_clocks {clk67}]</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path 2 -hold -end -from [get_clocks {clk16}] -to [get_clocks {clk50}]</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/ddr_wr/cur_state_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>3.336</td>
<td>1.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C103[1][B]</td>
<td style=" font-weight:bold;">capture/ddr_wr/cur_state_1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.231</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C103[1][B]</td>
<td>capture/ddr_wr/cur_state_1_s5/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>capture/ddr_wr/cur_state_1_s5</td>
</tr>
<tr>
<td>1.077</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C103[1][B]</td>
<td>capture/ddr_wr/cur_state_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.873, 91.230%; tC2Q: 0.180, 8.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.077</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/ddr_wr/cur_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>571</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>3.336</td>
<td>1.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C103[1][A]</td>
<td style=" font-weight:bold;">capture/ddr_wr/cur_state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4650</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.231</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C103[1][A]</td>
<td>capture/ddr_wr/cur_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>capture/ddr_wr/cur_state_0_s0</td>
</tr>
<tr>
<td>1.077</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C103[1][A]</td>
<td>capture/ddr_wr/cur_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.873, 91.230%; tC2Q: 0.180, 8.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[5]: set_multicycle_path 2 -hold -start -from [get_clocks {clk50}] -to [get_clocks {clk16}]</h4>
<h4>No timing paths to report!</h4>


<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk16 -period 59.70  -waveform {0 29.85} [get_nets {clk16}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name hclk5 -period 2.694 -waveform {0 1.347} [get_nets {hclk5}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk67 -source [get_nets {clk16}] -multiply_by 4 [get_nets {clk67}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk50 -source [get_nets {clk16}] -multiply_by 3 [get_nets {clk50}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name hclk -source [get_nets {hclk5}] -master_clock hclk5 -divide_by 5 [get_nets {hclk}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path 4 -setup -start -from [get_clocks {clk67}] -to [get_clocks {clk16}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path 3 -hold -start -from [get_clocks {clk67}] -to [get_clocks {clk16}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path 4 -setup -end -from [get_clocks {clk16}] -to [get_clocks {clk67}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path 3 -hold -end -from [get_clocks {clk16}] -to [get_clocks {clk67}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path 4 -setup -end -from [get_pins {sdram/cpu_rdata*/*}] -to [get_clocks {clk67}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path 3 -hold -end -from [get_pins {sdram/cpu_rdata*/*}] -to [get_clocks {clk67}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path 3 -setup -end -from [get_clocks {clk16}] -to [get_clocks {clk50}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path 2 -hold -end -from [get_clocks {clk16}] -to [get_clocks {clk50}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path 3 -setup -start -from [get_clocks {clk50}] -to [get_clocks {clk16}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path 2 -hold -start -from [get_clocks {clk50}] -to [get_clocks {clk16}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_pins {gpu/drawer/ivram_lo/*/*}] -to [get_pins {sdram/*/*}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
