set verilog_files {\
	chargen.v\
	font.v\
	pll.v\
	pll40.v\
	pll40_bb.v\
	pll_bb.v\
	sdram_ctl.v\
	sync.v\
	vga.v\
}

set clk FPGA_CLK_50

set top_des_name vga

set dont_touch_module_name TSC
