{
  "Top": "krnl_helm",
  "RtlTop": "krnl_helm",
  "RtlPrefix": "",
  "RtlSubPrefix": "krnl_helm_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "out"
        }
      ]
    },
    "num_times": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "num_times",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_conservative_mode=1",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_auto_max_ports=0",
      "config_rtl -register_reset_num=3",
      "config_rtl -kernel_profile=1",
      "config_rtl -deadlock_detection=sim",
      "config_dataflow -strict_mode=warning",
      "config_debug -enable=1",
      "config_export -format=xo",
      "config_export -ipname=krnl_helm"
    ],
    "DirectiveTcl": [
      "set_directive_top krnl_helm -name krnl_helm",
      "set_directive_top krnl_helm -name krnl_helm"
    ],
    "ProfileOption": "1",
    "ProfileType": "stall",
    "KernelName": "krnl_helm"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4.444",
    "Uncertainty": "1.19988",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.444 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "krnl_helm",
    "Version": "1.0",
    "DisplayName": "Krnl_helm",
    "Revision": "2112813176",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_krnl_helm_1_0.zip"
  },
  "Files": {
    "CSource": [
      "\/opt\/alveo_tests\/olympus_tests\/helmholtz_u55c\/RB1_BW64_S1-soldavini\/krnl_helm\/CLEAN\/src\/kernel_body.cpp",
      "\/opt\/alveo_tests\/olympus_tests\/helmholtz_u55c\/RB1_BW64_S1-soldavini\/krnl_helm\/CLEAN\/src\/CU.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/krnl_helm_ap_bound.vhd",
      "impl\/vhdl\/krnl_helm_compute_1.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_D_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_74_1.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_79_2.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_84_3.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_90_4.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_S_buf_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W.vhd",
      "impl\/vhdl\/krnl_helm_compute_1_u_buf_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/krnl_helm_control_s_axi.vhd",
      "impl\/vhdl\/krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/krnl_helm_dataflow_in_loop_VITIS_LOOP_112_1.vhd",
      "impl\/vhdl\/krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1.vhd",
      "impl\/vhdl\/krnl_helm_entry_proc.vhd",
      "impl\/vhdl\/krnl_helm_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/krnl_helm_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/krnl_helm_fifo_w64_d121_A.vhd",
      "impl\/vhdl\/krnl_helm_fifo_w64_d1331_A.vhd",
      "impl\/vhdl\/krnl_helm_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/krnl_helm_gmem0_m_axi.vhd",
      "impl\/vhdl\/krnl_helm_gmem1_m_axi.vhd",
      "impl\/vhdl\/krnl_helm_mac_muladd_4ns_4ns_11ns_11_4_1.vhd",
      "impl\/vhdl\/krnl_helm_mac_muladd_4ns_7ns_7ns_11_4_1.vhd",
      "impl\/vhdl\/krnl_helm_mul_4ns_5ns_7_1_1.vhd",
      "impl\/vhdl\/krnl_helm_mul_4ns_8ns_11_1_1.vhd",
      "impl\/vhdl\/krnl_helm_mul_32s_12ns_32_1_1.vhd",
      "impl\/vhdl\/krnl_helm_mul_32s_13ns_32_1_1.vhd",
      "impl\/vhdl\/krnl_helm_read_data_1.vhd",
      "impl\/vhdl\/krnl_helm_read_data_1_Pipeline_VITIS_LOOP_17_1.vhd",
      "impl\/vhdl\/krnl_helm_read_data_1_Pipeline_VITIS_LOOP_24_2.vhd",
      "impl\/vhdl\/krnl_helm_read_data_1_Pipeline_VITIS_LOOP_31_3.vhd",
      "impl\/vhdl\/krnl_helm_start_for_compute_1_U0.vhd",
      "impl\/vhdl\/krnl_helm_start_for_write_data_1_U0.vhd",
      "impl\/vhdl\/krnl_helm_write_data_1.vhd",
      "impl\/vhdl\/krnl_helm_write_data_1_Pipeline_VITIS_LOOP_47_1.vhd",
      "impl\/vhdl\/krnl_helm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/krnl_helm_ap_bound.v",
      "impl\/verilog\/krnl_helm_compute_1.v",
      "impl\/verilog\/krnl_helm_compute_1_D_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3.v",
      "impl\/verilog\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7.v",
      "impl\/verilog\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11.v",
      "impl\/verilog\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15.v",
      "impl\/verilog\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18.v",
      "impl\/verilog\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22.v",
      "impl\/verilog\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26.v",
      "impl\/verilog\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_74_1.v",
      "impl\/verilog\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_79_2.v",
      "impl\/verilog\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_84_3.v",
      "impl\/verilog\/krnl_helm_compute_1_Pipeline_VITIS_LOOP_90_4.v",
      "impl\/verilog\/krnl_helm_compute_1_S_buf_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W.v",
      "impl\/verilog\/krnl_helm_compute_1_u_buf_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/krnl_helm_control_s_axi.v",
      "impl\/verilog\/krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/krnl_helm_dataflow_in_loop_VITIS_LOOP_112_1.v",
      "impl\/verilog\/krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1.v",
      "impl\/verilog\/krnl_helm_entry_proc.v",
      "impl\/verilog\/krnl_helm_fifo_w32_d3_S.v",
      "impl\/verilog\/krnl_helm_fifo_w64_d4_S.v",
      "impl\/verilog\/krnl_helm_fifo_w64_d121_A.v",
      "impl\/verilog\/krnl_helm_fifo_w64_d1331_A.v",
      "impl\/verilog\/krnl_helm_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/krnl_helm_gmem0_m_axi.v",
      "impl\/verilog\/krnl_helm_gmem1_m_axi.v",
      "impl\/verilog\/krnl_helm_hls_deadlock_detection_unit.v",
      "impl\/verilog\/krnl_helm_hls_deadlock_detector.vh",
      "impl\/verilog\/krnl_helm_hls_deadlock_report_unit.vh",
      "impl\/verilog\/krnl_helm_mac_muladd_4ns_4ns_11ns_11_4_1.v",
      "impl\/verilog\/krnl_helm_mac_muladd_4ns_7ns_7ns_11_4_1.v",
      "impl\/verilog\/krnl_helm_mul_4ns_5ns_7_1_1.v",
      "impl\/verilog\/krnl_helm_mul_4ns_8ns_11_1_1.v",
      "impl\/verilog\/krnl_helm_mul_32s_12ns_32_1_1.v",
      "impl\/verilog\/krnl_helm_mul_32s_13ns_32_1_1.v",
      "impl\/verilog\/krnl_helm_read_data_1.v",
      "impl\/verilog\/krnl_helm_read_data_1_Pipeline_VITIS_LOOP_17_1.v",
      "impl\/verilog\/krnl_helm_read_data_1_Pipeline_VITIS_LOOP_24_2.v",
      "impl\/verilog\/krnl_helm_read_data_1_Pipeline_VITIS_LOOP_31_3.v",
      "impl\/verilog\/krnl_helm_start_for_compute_1_U0.v",
      "impl\/verilog\/krnl_helm_start_for_write_data_1_U0.v",
      "impl\/verilog\/krnl_helm_write_data_1.v",
      "impl\/verilog\/krnl_helm_write_data_1_Pipeline_VITIS_LOOP_47_1.v",
      "impl\/verilog\/krnl_helm.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/krnl_helm_v1_0\/data\/krnl_helm.mdd",
      "impl\/misc\/drivers\/krnl_helm_v1_0\/data\/krnl_helm.tcl",
      "impl\/misc\/drivers\/krnl_helm_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/krnl_helm_v1_0\/src\/xkrnl_helm.c",
      "impl\/misc\/drivers\/krnl_helm_v1_0\/src\/xkrnl_helm.h",
      "impl\/misc\/drivers\/krnl_helm_v1_0\/src\/xkrnl_helm_hw.h",
      "impl\/misc\/drivers\/krnl_helm_v1_0\/src\/xkrnl_helm_linux.c",
      "impl\/misc\/drivers\/krnl_helm_v1_0\/src\/xkrnl_helm_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl",
      "impl\/misc\/krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "impl\/export.xo",
    "XoHlsDir": "impl\/misc\/hls_files",
    "DebugXrf": [
      ".debug\/compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22.xrf",
      ".debug\/compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7.xrf",
      ".debug\/write_data_1_Pipeline_VITIS_LOOP_47_1.xrf",
      ".debug\/compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11.xrf",
      ".debug\/compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26.xrf",
      ".debug\/compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18.xrf",
      ".debug\/compute_1_Pipeline_VITIS_LOOP_79_2.xrf",
      ".debug\/compute_1.xrf",
      ".debug\/read_data_1_Pipeline_VITIS_LOOP_31_3.xrf",
      ".debug\/write_data_1.xrf",
      ".debug\/read_data_1_Pipeline_VITIS_LOOP_24_2.xrf",
      ".debug\/compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3.xrf",
      ".debug\/compute_1_Pipeline_VITIS_LOOP_74_1.xrf",
      ".debug\/read_data_1.xrf",
      ".debug\/read_data_1_Pipeline_VITIS_LOOP_17_1.xrf",
      ".debug\/compute_1_Pipeline_VITIS_LOOP_84_3.xrf",
      ".debug\/compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15.xrf"
    ],
    "ProtoInst": [".debug\/krnl_helm.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem1",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in_r_1",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 31 to 0 of in_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "in_r_2",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 63 to 32 of in_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        },
        {
          "offset": "0x28",
          "name": "num_times",
          "access": "W",
          "description": "Data signal of num_times",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "num_times",
              "access": "W",
              "description": "Bit 31 to 0 of num_times"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "num_times"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "event_done": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_chain",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"event_done": "DATA"},
      "ports": ["event_done"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "event_start": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_chain",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"event_start": "DATA"},
      "ports": ["event_start"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "in"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "event_done": {
      "dir": "out",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "event_start": {
      "dir": "out",
      "width": "1"
    },
    "stall_start_ext": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_ext": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_start_str": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_str": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_start_int": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_int": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "krnl_helm",
      "Instances": [{
          "ModuleName": "dataflow_in_loop_VITIS_LOOP_112_1",
          "InstanceName": "dataflow_in_loop_VITIS_LOOP_112_1_U0",
          "Instances": [
            {
              "ModuleName": "read_data_1",
              "InstanceName": "read_data_1_U0",
              "Instances": [
                {
                  "ModuleName": "read_data_1_Pipeline_VITIS_LOOP_17_1",
                  "InstanceName": "grp_read_data_1_Pipeline_VITIS_LOOP_17_1_fu_117"
                },
                {
                  "ModuleName": "read_data_1_Pipeline_VITIS_LOOP_24_2",
                  "InstanceName": "grp_read_data_1_Pipeline_VITIS_LOOP_24_2_fu_126"
                },
                {
                  "ModuleName": "read_data_1_Pipeline_VITIS_LOOP_31_3",
                  "InstanceName": "grp_read_data_1_Pipeline_VITIS_LOOP_31_3_fu_135"
                }
              ]
            },
            {
              "ModuleName": "compute_1",
              "InstanceName": "compute_1_U0",
              "Instances": [
                {
                  "ModuleName": "compute_1_Pipeline_VITIS_LOOP_74_1",
                  "InstanceName": "grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92"
                },
                {
                  "ModuleName": "compute_1_Pipeline_VITIS_LOOP_79_2",
                  "InstanceName": "grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100"
                },
                {
                  "ModuleName": "compute_1_Pipeline_VITIS_LOOP_84_3",
                  "InstanceName": "grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107"
                },
                {
                  "ModuleName": "compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3",
                  "InstanceName": "grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114"
                },
                {
                  "ModuleName": "compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7",
                  "InstanceName": "grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121"
                },
                {
                  "ModuleName": "compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11",
                  "InstanceName": "grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128"
                },
                {
                  "ModuleName": "compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15",
                  "InstanceName": "grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135"
                },
                {
                  "ModuleName": "compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18",
                  "InstanceName": "grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142"
                },
                {
                  "ModuleName": "compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22",
                  "InstanceName": "grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149"
                },
                {
                  "ModuleName": "compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26",
                  "InstanceName": "grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156"
                },
                {
                  "ModuleName": "compute_1_Pipeline_VITIS_LOOP_90_4",
                  "InstanceName": "grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163"
                }
              ]
            },
            {
              "ModuleName": "entry_proc",
              "InstanceName": "entry_proc_U0"
            },
            {
              "ModuleName": "write_data_1",
              "InstanceName": "write_data_1_U0",
              "Instances": [{
                  "ModuleName": "write_data_1_Pipeline_VITIS_LOOP_47_1",
                  "InstanceName": "grp_write_data_1_Pipeline_VITIS_LOOP_47_1_fu_80"
                }]
            }
          ]
        }]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "read_data_1_Pipeline_VITIS_LOOP_17_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_data_1_Pipeline_VITIS_LOOP_24_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_data_1_Pipeline_VITIS_LOOP_31_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_data_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_1_Pipeline_VITIS_LOOP_74_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_1_Pipeline_VITIS_LOOP_79_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_1_Pipeline_VITIS_LOOP_84_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_1_Pipeline_VITIS_LOOP_90_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_data_1_Pipeline_VITIS_LOOP_47_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_data_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_112_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "krnl_helm": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "1.410"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "37",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "read_data_1_Pipeline_VITIS_LOOP_17_1": {
        "Latency": {
          "LatencyBest": "124",
          "LatencyAvg": "124",
          "LatencyWorst": "124",
          "PipelineII": "124",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.244"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_17_1",
            "TripCount": "121",
            "Latency": "122",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "77",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "read_data_1_Pipeline_VITIS_LOOP_24_2": {
        "Latency": {
          "LatencyBest": "1334",
          "LatencyAvg": "1334",
          "LatencyWorst": "1334",
          "PipelineII": "1334",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.244"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_2",
            "TripCount": "1331",
            "Latency": "1332",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "81",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "read_data_1_Pipeline_VITIS_LOOP_31_3": {
        "Latency": {
          "LatencyBest": "1334",
          "LatencyAvg": "1334",
          "LatencyWorst": "1334",
          "PipelineII": "1334",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.244"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_31_3",
            "TripCount": "1331",
            "Latency": "1332",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "81",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "read_data_1": {
        "Latency": {
          "LatencyBest": "3009",
          "LatencyAvg": "3009",
          "LatencyWorst": "3009",
          "PipelineII": "3009",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.244"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "677",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2134",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_1_Pipeline_VITIS_LOOP_74_1": {
        "Latency": {
          "LatencyBest": "123",
          "LatencyAvg": "123",
          "LatencyWorst": "123",
          "PipelineII": "123",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "2.468"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_74_1",
            "TripCount": "121",
            "Latency": "121",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "81",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_1_Pipeline_VITIS_LOOP_79_2": {
        "Latency": {
          "LatencyBest": "1333",
          "LatencyAvg": "1333",
          "LatencyWorst": "1333",
          "PipelineII": "1333",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "2.852"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_79_2",
            "TripCount": "1331",
            "Latency": "1331",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "86",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_1_Pipeline_VITIS_LOOP_84_3": {
        "Latency": {
          "LatencyBest": "1333",
          "LatencyAvg": "1333",
          "LatencyWorst": "1333",
          "PipelineII": "1333",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "2.852"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_84_3",
            "TripCount": "1331",
            "Latency": "1331",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "86",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3": {
        "Latency": {
          "LatencyBest": "1398",
          "LatencyAvg": "1398",
          "LatencyWorst": "1398",
          "PipelineII": "1398",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.169"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3",
            "TripCount": "1331",
            "Latency": "1396",
            "PipelineII": "1",
            "PipelineDepth": "67"
          }],
        "Area": {
          "DSP": "112",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "12731",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "9616",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7": {
        "Latency": {
          "LatencyBest": "14698",
          "LatencyAvg": "14698",
          "LatencyWorst": "14698",
          "PipelineII": "14698",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.169"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7",
            "TripCount": "1331",
            "Latency": "14696",
            "PipelineII": "11",
            "PipelineDepth": "67"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "3233",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1488",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11": {
        "Latency": {
          "LatencyBest": "14698",
          "LatencyAvg": "14698",
          "LatencyWorst": "14698",
          "PipelineII": "14698",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.169"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11",
            "TripCount": "1331",
            "Latency": "14696",
            "PipelineII": "11",
            "PipelineDepth": "67"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "3233",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1488",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15": {
        "Latency": {
          "LatencyBest": "1343",
          "LatencyAvg": "1343",
          "LatencyWorst": "1343",
          "PipelineII": "1343",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "2.757"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15",
            "TripCount": "1331",
            "Latency": "1341",
            "PipelineII": "1",
            "PipelineDepth": "12"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "335",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "331",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18": {
        "Latency": {
          "LatencyBest": "14698",
          "LatencyAvg": "14698",
          "LatencyWorst": "14698",
          "PipelineII": "14698",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.148"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18",
            "TripCount": "1331",
            "Latency": "14696",
            "PipelineII": "11",
            "PipelineDepth": "67"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "3224",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1469",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22": {
        "Latency": {
          "LatencyBest": "14698",
          "LatencyAvg": "14698",
          "LatencyWorst": "14698",
          "PipelineII": "14698",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.148"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22",
            "TripCount": "1331",
            "Latency": "14696",
            "PipelineII": "11",
            "PipelineDepth": "67"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "3224",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1469",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26": {
        "Latency": {
          "LatencyBest": "14698",
          "LatencyAvg": "14698",
          "LatencyWorst": "14698",
          "PipelineII": "14698",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.148"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26",
            "TripCount": "1331",
            "Latency": "14696",
            "PipelineII": "11",
            "PipelineDepth": "67"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "3224",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1469",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_1_Pipeline_VITIS_LOOP_90_4": {
        "Latency": {
          "LatencyBest": "1333",
          "LatencyAvg": "1333",
          "LatencyWorst": "1333",
          "PipelineII": "1333",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "2.852"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_4",
            "TripCount": "1331",
            "Latency": "1331",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "86",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_1": {
        "Latency": {
          "LatencyBest": "80376",
          "LatencyAvg": "80376",
          "LatencyWorst": "80376",
          "PipelineII": "80376",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.169"
        },
        "Area": {
          "BRAM_18K": "20",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "134",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "30151",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "1",
          "LUT": "19510",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "URAM": "18",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "1"
        }
      },
      "write_data_1_Pipeline_VITIS_LOOP_47_1": {
        "Latency": {
          "LatencyBest": "1334",
          "LatencyAvg": "1334",
          "LatencyWorst": "1334",
          "PipelineII": "1334",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.244"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_47_1",
            "TripCount": "1331",
            "Latency": "1332",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "81",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "101",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "write_data_1": {
        "Latency": {
          "LatencyBest": "1407",
          "LatencyAvg": "1407",
          "LatencyWorst": "1407",
          "PipelineII": "1407",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.244"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "346",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "748",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_112_1": {
        "Latency": {
          "LatencyBest": "80588",
          "LatencyAvg": "80588",
          "LatencyWorst": "80588",
          "PipelineII": "80377",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.244"
        },
        "Area": {
          "BRAM_18K": "28",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "138",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "31819",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "1",
          "LUT": "22960",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "URAM": "18",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "1"
        }
      },
      "krnl_helm": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.44",
          "Uncertainty": "1.20",
          "Estimate": "3.244"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_112_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "28",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "138",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "34716",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "1",
          "LUT": "26915",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "2",
          "URAM": "18",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "1"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-12-14 18:56:55 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
