Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Jan 26 11:50:08 2024
| Host         : PXFNB78001111 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   182 |
|    Minimum number of control sets                        |   182 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   476 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   182 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     3 |
| >= 16              |    89 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1478 |          417 |
| No           | No                    | Yes                    |             238 |           85 |
| No           | Yes                   | No                     |             463 |          165 |
| Yes          | No                    | No                     |             774 |          273 |
| Yes          | No                    | Yes                    |             384 |          121 |
| Yes          | Yes                   | No                     |             403 |          105 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                              | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                  |                1 |              1 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                            | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                  |                1 |              1 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                            | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                  |                1 |              1 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_get_signal_edge_avd/sig_reg[1]_i_1_n_0                                                                                                                                                                                      |                1 |              2 |
|  clk_mmcm_0/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_get_signal_edge_we/sig_reg[1]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_get_signal_edge_oe/sig_reg[1]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_get_signal_edge_cs/sig_reg[1]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_mmcm_0/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  clk_mmcm_0/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_mmcm_0/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                  |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                  |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                  |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                  |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                  |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                  |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                  |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                  |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                             | u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                     | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                  |                1 |              4 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_delay_cy_cs_5/prev_data[5]_i_1_n_0                                                                                                                                                                                          |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                         |                2 |              6 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                            | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                 |                2 |              7 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                         |                2 |              7 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                            | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                 |                2 |              7 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/delay2[6]_i_1_n_0                                                                                                                                                                                                             |                2 |              7 |
|  clk_mmcm_0/inst/clk_out1                  | rst_n                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_oe_ne_1/E[0]                                                                                                                                                                                                                        | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                5 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  clk_mmcm_0/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  clk_mmcm_0/inst/clk_out1_clk_wiz_0_en_clk |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_oe_ne_1/E[1]                                                                                                                                                                                                                        | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                4 |              8 |
|  clk_mmcm_0/inst/clk_out2_clk_wiz_0_en_clk |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                      | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                 |                2 |              9 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                        | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                    |                2 |             10 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                        | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                              |                2 |             10 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             10 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                            |                3 |             11 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                            |                6 |             11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  clk_mmcm_0/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_ws1/ifc_addr_r_reg[4]_0                                                                                                                                                                                                             | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                5 |             14 |
|  clk_mmcm_0/inst/clk_out2                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             15 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                8 |             15 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  clk_mmcm_0/inst/clk_out2                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                6 |             16 |
|  clk_mmcm_0/inst/clk_out2                  | u_ifc_top/u_sample_timer1/i5                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_ws1/write_status                                                                                                                                                                                                                    | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                7 |             16 |
|  clk_mmcm_0/inst/clk_out2                  | u_ifc_top/u_sample_timer1/ms_cnt[15]_i_1_n_0                                                                                                                                                                                                             | u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0                                                                                                                                                                                                |                5 |             16 |
|  clk_mmcm_0/inst/clk_out2                  | u_ifc_top/u_sample_timer1/us_cnt[15]_i_1_n_0                                                                                                                                                                                                             | u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0                                                                                                                                                                                                |                6 |             16 |
|  clk_mmcm_0/inst/clk_out2                  | u_ifc_top/u_sample_timer2/us_cnt[15]_i_1_n_0                                                                                                                                                                                                             | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_ws1/E[0]                                                                                                                                                                                                                            | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                7 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_clk_sencond/E[0]                                                                                                                                                                                                             | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_clk_sencond/ifc_addr_r_reg[2][0]                                                                                                                                                                                             | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[1]_0[0]                                                                                                                                                                                                  | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_read_st/ifc_addr_r_reg[6][0]                                                                                                                                                                                                 | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                3 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_avd/neg_edge                                                                                                                                                                                                                 | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                            |                8 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_read_st/sig_reg_reg[1]_1                                                                                                                                                                                                     | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_read_st/E[0]                                                                                                                                                                                                                 | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                3 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_ws1/ifc_addr_r_reg[6][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_ws1/ifc_addr_r_reg[3][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_delay_cy_ws1/signal_out_reg_0[0]                                                                                                                                                                                                             | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |               10 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/FPGA_APP_DEBUG02                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_cs/neg_edge                                                                                                                                                                                                                  | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ifc_checksum/checksum[15]_i_1_n_0                                                                                                                                                                                                            | u_ifc_top/u_ifc_checksum/checksum[15]_i_3_n_0                                                                                                                                                                                           |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  clk_mmcm_0/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_mmcm_0/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                       |               15 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clk_mmcm_0/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  clk_mmcm_0/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             27 |
|  clk_mmcm_0/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  clk_mmcm_0/inst/clk_out2                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_sample_timer1/clk_o1_i_2_n_0                                                                                                                                                                                                |               10 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_get_signal_edge_clk_sencond/clk_second_ne                                                                                                                                                                                                    | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               14 |             33 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             33 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             33 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  clk_mmcm_0/inst/clk_out2                  | u_ifc_top/u_sample_timer1/i5                                                                                                                                                                                                                             | u_ifc_top/u_sample_timer1/i5[63]_i_1_n_0                                                                                                                                                                                                |               13 |             48 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_sample_timer2/sm_rstn_reg                                                                                                                                                                                                   |               19 |             50 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                              |               25 |             58 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             63 |
|  clk_mmcm_0/inst/clk_out2                  | u_ifc_top/u_sample_timer2/i5                                                                                                                                                                                                                             | u_ifc_top/u_sample_timer2/i5[63]_i_1_n_0                                                                                                                                                                                                |               17 |             64 |
|  clk_mmcm_0/inst/clk_out1                  | u_ifc_top/u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               26 |            103 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ifc_top/u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                            |               46 |            150 |
|  clk_mmcm_0/inst/clk_out1                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              381 |           1553 |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


