// Seed: 2322281556
module module_0 (
    input wor id_0,
    input uwire id_1,
    output supply1 id_2,
    output wor id_3
);
  logic id_5;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input wor id_2,
    output tri1 id_3
    , id_21,
    output supply1 id_4,
    input wire id_5,
    output wire id_6,
    input tri1 id_7,
    output uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    output wor id_11,
    input wor id_12,
    input supply0 id_13,
    input tri id_14,
    output tri0 id_15,
    output tri0 id_16,
    output tri0 id_17,
    input wire id_18,
    output uwire id_19
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_18,
      id_13,
      id_19,
      id_8
  );
  assign modCall_1.id_3 = 0;
endmodule
