Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Mar  1 22:29:34 2025
| Host         : vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_methodology -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/methodology.rpt
| Design       : find
| Device       : xc7v2000tflg1925-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: find
          Floorplan: find
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 7
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 7      |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on data[0] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on data[1] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on data[2] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on data[3] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on found relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on stop relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>


