

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Sep 18 15:05:43 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.785 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     3083|     3083| 15.415 us | 15.415 us |  3084|  3084| dataflow |
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                      |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                       Instance                       |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |resize_nearest_array_ap_fixed_16_14_5_3_0_config2_U0  |resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s  |     3083|     3083| 15.415 us | 15.415 us |  3083|  3083|   none  |
        |Block_proc_U0                                         |Block_proc                                           |        0|        0|    0 ns   |    0 ns   |     0|     0|   none  |
        +------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      32|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     652|     718|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      36|    -|
|Register         |        -|      -|       6|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     658|     786|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+-----+
    |                       Instance                       |                        Module                       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+-----+
    |Block_proc_U0                                         |Block_proc                                           |        0|      0|    2|   11|    0|
    |resize_nearest_array_ap_fixed_16_14_5_3_0_config2_U0  |resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s  |        0|      0|  650|  707|    0|
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                 |                                                     |        0|      0|  652|  718|    0|
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                             Variable Name                             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_proc_U0_ap_ready_count                                           |     +    |      0|  0|   9|           2|           1|
    |resize_nearest_array_ap_fixed_16_14_5_3_0_config2_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |Block_proc_U0_ap_start                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                                |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                                           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                          |    and   |      0|  0|   2|           1|           1|
    |resize_nearest_array_ap_fixed_16_14_5_3_0_config2_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready                                         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_resize_nearest_array_ap_fixed_16_14_5_3_0_config2_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                  |          |      0|  0|  32|          11|           9|
    +-----------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                    Name                                   | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Block_proc_U0_ap_ready_count                                               |   9|          2|    2|          4|
    |ap_sync_reg_Block_proc_U0_ap_ready                                         |   9|          2|    1|          2|
    |ap_sync_reg_resize_nearest_array_ap_fixed_16_14_5_3_0_config2_U0_ap_ready  |   9|          2|    1|          2|
    |resize_nearest_array_ap_fixed_16_14_5_3_0_config2_U0_ap_ready_count        |   9|          2|    2|          4|
    +---------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                      |  36|          8|    6|         12|
    +---------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                   | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |Block_proc_U0_ap_ready_count                                               |  2|   0|    2|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready                                         |  1|   0|    1|          0|
    |ap_sync_reg_resize_nearest_array_ap_fixed_16_14_5_3_0_config2_U0_ap_ready  |  1|   0|    1|          0|
    |resize_nearest_array_ap_fixed_16_14_5_3_0_config2_U0_ap_ready_count        |  2|   0|    2|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                      |  6|   0|    6|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|input_1_0_V_V_TDATA      |  in |   16|    axis    |   input_1_0_V_V  |    pointer   |
|input_1_0_V_V_TVALID     |  in |    1|    axis    |   input_1_0_V_V  |    pointer   |
|input_1_0_V_V_TREADY     | out |    1|    axis    |   input_1_0_V_V  |    pointer   |
|input_1_1_V_V_TDATA      |  in |   16|    axis    |   input_1_1_V_V  |    pointer   |
|input_1_1_V_V_TVALID     |  in |    1|    axis    |   input_1_1_V_V  |    pointer   |
|input_1_1_V_V_TREADY     | out |    1|    axis    |   input_1_1_V_V  |    pointer   |
|input_1_2_V_V_TDATA      |  in |   16|    axis    |   input_1_2_V_V  |    pointer   |
|input_1_2_V_V_TVALID     |  in |    1|    axis    |   input_1_2_V_V  |    pointer   |
|input_1_2_V_V_TREADY     | out |    1|    axis    |   input_1_2_V_V  |    pointer   |
|input_1_3_V_V_TDATA      |  in |   16|    axis    |   input_1_3_V_V  |    pointer   |
|input_1_3_V_V_TVALID     |  in |    1|    axis    |   input_1_3_V_V  |    pointer   |
|input_1_3_V_V_TREADY     | out |    1|    axis    |   input_1_3_V_V  |    pointer   |
|layer2_out_0_V_V_TDATA   | out |   16|    axis    | layer2_out_0_V_V |    pointer   |
|layer2_out_0_V_V_TVALID  | out |    1|    axis    | layer2_out_0_V_V |    pointer   |
|layer2_out_0_V_V_TREADY  |  in |    1|    axis    | layer2_out_0_V_V |    pointer   |
|layer2_out_1_V_V_TDATA   | out |   16|    axis    | layer2_out_1_V_V |    pointer   |
|layer2_out_1_V_V_TVALID  | out |    1|    axis    | layer2_out_1_V_V |    pointer   |
|layer2_out_1_V_V_TREADY  |  in |    1|    axis    | layer2_out_1_V_V |    pointer   |
|layer2_out_2_V_V_TDATA   | out |   16|    axis    | layer2_out_2_V_V |    pointer   |
|layer2_out_2_V_V_TVALID  | out |    1|    axis    | layer2_out_2_V_V |    pointer   |
|layer2_out_2_V_V_TREADY  |  in |    1|    axis    | layer2_out_2_V_V |    pointer   |
|layer2_out_3_V_V_TDATA   | out |   16|    axis    | layer2_out_3_V_V |    pointer   |
|layer2_out_3_V_V_TVALID  | out |    1|    axis    | layer2_out_3_V_V |    pointer   |
|layer2_out_3_V_V_TREADY  |  in |    1|    axis    | layer2_out_3_V_V |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [2/2] (0.00ns)   --->   "call fastcc void @"resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2>"(i16* %input_1_0_V_V, i16* %input_1_1_V_V, i16* %input_1_2_V_V, i16* %input_1_3_V_V, i16* %layer2_out_0_V_V, i16* %layer2_out_1_V_V, i16* %layer2_out_2_V_V, i16* %layer2_out_3_V_V)" [firmware/myproject.cpp:47]   --->   Operation 5 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 6 [1/2] (0.00ns)   --->   "call fastcc void @"resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2>"(i16* %input_1_0_V_V, i16* %input_1_1_V_V, i16* %input_1_2_V_V, i16* %input_1_3_V_V, i16* %layer2_out_0_V_V, i16* %layer2_out_1_V_V, i16* %layer2_out_2_V_V, i16* %layer2_out_3_V_V)" [firmware/myproject.cpp:47]   --->   Operation 6 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:46]   --->   Operation 7 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_3_V_V), !map !35"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_2_V_V), !map !41"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_1_V_V), !map !47"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_0_V_V), !map !53"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_3_V_V), !map !59"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_2_V_V), !map !63"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_1_V_V), !map !67"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_0_V_V), !map !71"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !75"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !79"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_3_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_3_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i16* %const_size_in_1, i16* %const_size_out_1)"   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:49]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_1_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ const_size_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln47                 (call                ) [ 00000]
specdataflowpipeline_ln46 (specdataflowpipeline) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
spectopmodule_ln0         (spectopmodule       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
call_ln0                  (call                ) [ 00000]
ret_ln49                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_1_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_1_3_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer2_out_0_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer2_out_1_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer2_out_2_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer2_out_3_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="const_size_in_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_in_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="const_size_out_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_out_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="grp_resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="0" index="2" bw="16" slack="0"/>
<pin id="50" dir="0" index="3" bw="16" slack="0"/>
<pin id="51" dir="0" index="4" bw="16" slack="0"/>
<pin id="52" dir="0" index="5" bw="16" slack="0"/>
<pin id="53" dir="0" index="6" bw="16" slack="0"/>
<pin id="54" dir="0" index="7" bw="16" slack="0"/>
<pin id="55" dir="0" index="8" bw="16" slack="0"/>
<pin id="56" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln47/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="call_ln0_Block_proc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="46" pin=3"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="46" pin=4"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="46" pin=5"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="46" pin=6"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="46" pin=7"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="46" pin=8"/></net>

<net id="71"><net_src comp="44" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out_0_V_V | {2 3 }
	Port: layer2_out_1_V_V | {2 3 }
	Port: layer2_out_2_V_V | {2 3 }
	Port: layer2_out_3_V_V | {2 3 }
	Port: const_size_in_1 | {4 }
	Port: const_size_out_1 | {4 }
 - Input state : 
	Port: myproject : input_1_0_V_V | {2 3 }
	Port: myproject : input_1_1_V_V | {2 3 }
	Port: myproject : input_1_2_V_V | {2 3 }
	Port: myproject : input_1_3_V_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   call   | grp_resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s_fu_46 |  3.5496 |   589   |   214   |
|          |                   call_ln0_Block_proc_fu_66                   |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                               |  3.5496 |   589   |   214   |
|----------|---------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   589  |   214  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   589  |   214  |
+-----------+--------+--------+--------+
