// Seed: 1592425530
`define pp_2 0
module module_0 (
    input  id_0,
    output id_1
);
  reg id_2, id_3;
  logic id_4;
  logic id_5;
  type_8(
      (1)
  );
  always id_2 <= id_2;
endmodule
