package cmic

import (
	"github.com/platinasystems/go/elib/elog"
	"github.com/platinasystems/go/elib/hw"
	"github.com/platinasystems/go/vnet"

	"fmt"
)

type miim_regs struct {
	// The clock divider configuration register for External MDIO.
	// Various parts of the chip involved in rate control require a constant, known frequency. This reference
	// frequency is based off of the chip 's core clock.  However, the core clock can be different in different
	// designs, thus the need for this register.  The core clock frequency is multiplied by the rational quantity (DIVIDEND/DIVISOR),
	// and the further divided down by 2 to produce the actual MDIO operation frequency.
	// To avoid skew, it is recommended that the DIVIDEND value usually be set to 1.
	// The default values are for 133MHz operation:
	//   DIVIDEND=1, DIVISOR=6,
	//   MDIO operation freq = 133MHz/(6*2) =~ 11MHz
	// For 157MHz core clock chips, set:
	//   DIVIDEND=1, DIVISOR=7,
	//   MDIO operation freq = 133MHz/(7*2) =~ 11MHz
	// [31:16] dividend 0x1
	// [15:0] divisor 0x6
	rate_adjust_external_mdio hw.Reg32
	rate_adjust_internal_mdio hw.Reg32

	// 29:29 MIIM_ADDR_MAP_ENABLE 0x1
	//   When set, use the MDIO Address Map Table to get the Phy ID from the port number for both Wr/Rd and link scan. Else, use the Phy ID as-is.
	// 28:28 OVER_RIDE_EXT_MDIO_MSTR_CNTRL When set, external MDIO master access is disabled, and CMIC becomes the MDIO master, allowing hardware link scan.
	//   Must be 1 for normal operation.
	//   Set to 0x0 to allow ATE tests to access XAUI/SERDES cores.
	// 25:25 STOP_PAUSE_SCAN_ON_FIRST_CHANGE This is the fast interrupt mode for Auto (hardware) MIIM Pause Scan.
	//   When set, on the first link change detection, stop Pause scanning; this will not scan all the ports set up for scanning.
	// 24:24 STOP_PAUSE_SCAN_ON_CHANGE When set, on link change detection, stop Pause scanning
	// 21:21 STOP_LS_ON_FIRST_CHANGE This is the fast interrupt mode for Auto (hardware) MIIM Link can.
	//   When set, on the first link change detection, stop link scanning; this will not scan all the ports set up for scanning.
	// 20:20 STOP_LS_ON_CHANGE When set, on link change detection, stop link scanning
	// 16:12 RX_PAUSE_BIT_POS 0x1
	// 8:4 TX_PAUSE_BIT_POS 0x0
	// 1:1 MIIM_PAUSE_SCAN_EN
	// 0:0 MIIM_LINK_SCAN_EN Set by CPU to start automatic Link Status scanning
	control hw.Reg32

	// 12:12 RX_PAUSE_STATUS_CHANGE Set by CMIC to indicate pause status changed
	// 8:8 TX_PAUSE_STATUS_CHANGE Set by CMIC to indicate pause status changed
	// 4:4 LINK_STATUS_CHANGE Set by CMIC to indicate Link status changed
	// 0:0 MIIM_SCAN_BUSY Set by CMIC indicating that MIIM scan cycle is in progress
	status hw.Reg32

	// 31:31 MIIM_FLIP_STATUS_BIT If set, will invert the data read to derive link status information.
	// 30:26 MIIM_LINK_STATUS_BIT_POSITION 0x2 Position of link status bit in the MDIO device register.
	// 25:21 CLAUSE_22_REGADR 0x19 Register address for associated read or write
	// 20:16 CLAUSE_45_DTYPE
	// 15:0 CLAUSE_45_REGADR 0x19 Register address for associated read or write
	auto_scan_address hw.Reg32

	pause_address hw.Reg32

	// Ports 0 - 95
	// Per port; 0 => link up 1 => link down default 0xffffffff
	// Read only.
	port_link_is_down_0 [3]hw.Reg32
	rx_pause_status_0   [3]hw.Reg32
	tx_pause_status_0   [3]hw.Reg32

	// Bitmap of ports to enable link/pause scan.
	port_enable_link_scan_0  [3]hw.Reg32
	port_enable_pause_scan_0 [3]hw.Reg32

	// Port is IEEE clause 45 else clause 22
	port_scan_is_clause45_0 [3]hw.Reg32

	// 1 => internal phy; 0 => external phy
	port_phy_is_internal_0 [3]hw.Reg32

	// 3 bit external bus number x 96 ports; 10 per 32 bit register
	port_bus_index_0 [10]hw.Reg32

	// 5 bit phy mdio address x 96 ports; 4 per 32 bit register
	port_phy_address_0 [24]hw.Reg32

	rx_pause_capability_0       [3]hw.Reg32
	rx_pause_override_control_0 [3]hw.Reg32
	tx_pause_capability_0       [3]hw.Reg32
	tx_pause_override_control_0 [3]hw.Reg32

	// 12:12 CLR_RX_PAUSE_STATUS_CHANGE Set by SW to clear RX_PAUSE_STATUS_CHANGE bit in MIIM_SCAN_STATUS register
	// 8:8 CLR_TX_PAUSE_STATUS_CHANGE Set by SW to clear TX_PAUSE_STATUS_CHANGE bit in MIIM_SCAN_STATUS register
	// 4:4 CLR_LINK_STATUS_CHANGE Set by SW to clear LINK_STATUS_CHANGE bit in MIIM_SCAN_STATUS register
	clear_scan_status hw.Reg32

	// Ports 96 - 127 bits as above for _0 registers.
	port_link_is_down_1         [1]hw.Reg32
	rx_pause_status_1           [1]hw.Reg32
	tx_pause_status_1           [1]hw.Reg32
	port_enable_link_scan_1     [1]hw.Reg32
	port_enable_pause_scan_1    [1]hw.Reg32
	port_scan_is_clause45_1     [1]hw.Reg32
	port_phy_is_internal_1      [1]hw.Reg32
	port_bus_index_1            [4]hw.Reg32
	port_phy_address_1          [8]hw.Reg32
	rx_pause_capability_1       [1]hw.Reg32
	rx_pause_override_control_1 [1]hw.Reg32
	tx_pause_capability_1       [1]hw.Reg32
	tx_pause_override_control_1 [1]hw.Reg32

	// 3:0 MDIO_OUT_DELAY 0x3 MDIO Output Delay. This field determines the delay (in number of swclk) between the posedge of MDC and MDIO being driven.
	config hw.Reg32

	// Ports 128 - 191 bits as above for _0 registers.
	port_link_is_down_2         [2]hw.Reg32
	rx_pause_status_2           [2]hw.Reg32
	tx_pause_status_2           [2]hw.Reg32
	port_enable_link_scan_2     [2]hw.Reg32
	port_enable_pause_scan_2    [2]hw.Reg32
	port_scan_is_clause45_2     [2]hw.Reg32
	port_phy_is_internal_2      [2]hw.Reg32
	port_bus_index_2            [7]hw.Reg32
	port_phy_address_2          [16]hw.Reg32
	rx_pause_capability_2       [2]hw.Reg32
	rx_pause_override_control_2 [2]hw.Reg32
	tx_pause_capability_2       [2]hw.Reg32
	tx_pause_override_control_2 [2]hw.Reg32
}

type linkStatusChanger interface {
	LinkStatusChange(v *LinkStatus)
}

type linkScanMain struct {
	validMask LinkStatus

	changer linkStatusChanger
}

func i32(i uint16) (uint32, uint32) {
	return uint32(i / 32), uint32(1) << (i % 32)
}

func findReg(i0 uint32, r0 *[3]hw.Reg32, r1 *[1]hw.Reg32, r2 *[2]hw.Reg32) (reg *hw.Reg32) {
	switch {
	case i0 < 3:
		reg = &r0[i0]
	case i0 < 4:
		reg = &r1[i0-3]
	case i0 < 6:
		reg = &r2[i0-4]
	default:
		panic("port index")
	}
	return
}

func (r *miim_regs) set_internal(i uint16, isExternal bool) {
	i0, i1 := i32(i)
	reg := findReg(i0, &r.port_phy_is_internal_0, &r.port_phy_is_internal_1, &r.port_phy_is_internal_2)
	v := reg.Get()
	if isExternal {
		v &^= i1
	} else {
		v |= i1
	}
	reg.Set(v)
}

func (r *miim_regs) set_enable(i uint16, enable bool) {
	i0, i1 := i32(i)
	reg := findReg(i0, &r.port_enable_link_scan_0, &r.port_enable_link_scan_1, &r.port_enable_link_scan_2)
	v := reg.Get()
	if enable {
		v |= i1
	} else {
		v &^= i1
	}
	reg.Set(v)
}

func (r *miim_regs) set_clause45_enable(i uint16, enable bool) {
	i0, i1 := i32(i)
	reg := findReg(i0, &r.port_scan_is_clause45_0, &r.port_scan_is_clause45_1, &r.port_scan_is_clause45_2)
	v := reg.Get()
	if enable {
		v |= i1
	} else {
		v &^= i1
	}
	reg.Set(v)
}

func (r *miim_regs) set_phy_id(i uint16, id uint8) {
	i0, i1 := uint32(i/4), uint32(5*(i%4))
	var reg *hw.Reg32
	switch {
	case i0 < 24:
		reg = &r.port_phy_address_0[i0]
	case i0 < 32:
		reg = &r.port_phy_address_1[i0-24]
	case i0 < 48:
		reg = &r.port_phy_address_2[i0-32]
	default:
		panic("port index")
	}
	v := reg.Get()
	m := uint32(0x1f) << i1
	v = (v &^ m) | uint32(id)<<i1
	reg.Set(v)
}

func (r *miim_regs) set_phy_bus_id(i uint16, id uint8) {
	i0, i1 := uint32(i/10), uint32(3*(i%10))
	var reg *hw.Reg32
	switch {
	case i0 < 10:
		reg = &r.port_bus_index_0[i0]
	case i0 < 14:
		reg = &r.port_bus_index_1[i0-10]
	case i0 < 21:
		reg = &r.port_bus_index_2[i0-14]
	default:
		panic("port index")
	}
	v := reg.Get()
	m := uint32(0x7) << i1
	v = (v &^ m) | uint32(id)<<i1
	reg.Set(v)
}

func (c *Cmic) MdioInit(coreFreqInHz float64, ch linkStatusChanger) {
	c.changer = ch
	c.setMdioFreq(coreFreqInHz)
}

func (c *Cmic) LinkScanEnable(vn *vnet.Vnet, enable bool) {
	if defaultLinkStatusNode.Vnet != vn {
		vn.RegisterNode(defaultLinkStatusNode, "bcm-link-status")
	}

	r := &c.regs.miim

	const link_scan_enable = 1 << 0

	v := r.control.Get()
	if enable {
		v |= link_scan_enable
	} else {
		v &^= link_scan_enable
	}
	r.control.Set(v)
}

type LinkStatus [6]uint32

const LinkStatusWordBits = 32

func (c *Cmic) getLinkStatus(v *LinkStatus) {
	r := &c.regs.miim
	lm := &c.linkScanMain
	for i := range r.port_link_is_down_0 {
		v[i+0] = r.port_link_is_down_0[i].Get()
	}
	for i := range r.port_link_is_down_1 {
		v[i+3] = r.port_link_is_down_1[i].Get()
	}
	for i := range r.port_link_is_down_2 {
		v[i+4] = r.port_link_is_down_2[i].Get()
	}
	// Hardware puts spurious 1s in unused bits; clear them.
	for i := range v {
		v[i] &= lm.validMask[i]
	}
	return
}

type linkStatusNode struct{ vnet.Node }

func (n *linkStatusNode) EventHandler() {}

var defaultLinkStatusNode = &linkStatusNode{}

type linkStatusEvent struct {
	c *Cmic
	v LinkStatus
}

func (e *linkStatusEvent) EventAction()   { e.c.changer.LinkStatusChange(&e.v) }
func (e *linkStatusEvent) String() string { return fmt.Sprintf("bcm-link-status %x", e.v) }

func (c *Cmic) LinkStatusChangeInterrupt() {
	r := &c.regs.miim
	r.clear_scan_status = 1 << 4
	e := &linkStatusEvent{c: c}
	c.getLinkStatus(&e.v)
	defaultLinkStatusNode.AddEvent(e, defaultLinkStatusNode)
	if elog.Enabled() {
		e := linkStatusElogEvent{LinkStatus: e.v}
		e.Log()
	}
}

func (c *Cmic) PauseStatusChangeInterrupt() {
	panic("not yet")
}

// Event logging.
type linkStatusElogEvent struct {
	LinkStatus
}

func (e *linkStatusElogEvent) String() string { return fmt.Sprintf("link-change %x", e.LinkStatus) }
func (e *linkStatusElogEvent) Encode(b []byte) int {
	i := 0
	for j := range e.LinkStatus {
		i += elog.EncodeUint32(b[i:], e.LinkStatus[j])
	}
	return i
}
func (e *linkStatusElogEvent) Decode(b []byte) (i int) {
	for j := range e.LinkStatus {
		e.LinkStatus[j], i = elog.DecodeUint32(b, i)
	}
	return
}

//go:generate gentemplate -d Package=cmic -id linkStatusElogEvent -d Type=linkStatusElogEvent github.com/platinasystems/go/elib/elog/event.tmpl

type LinkScanPort struct {
	IsExternal bool
	Enable     bool
	// true => clause 45; false clause 22
	IsClause45 bool
	PhyId      uint8
	PhyBusId   uint8
	Index      uint16
}

func (c *Cmic) LinkScanAdd(p *LinkScanPort) {
	r := &c.regs.miim
	r.set_internal(p.Index, p.IsExternal)
	r.set_phy_id(p.Index, p.PhyId)
	r.set_phy_bus_id(p.Index, p.PhyBusId)
	r.set_clause45_enable(p.Index, p.IsClause45)
	r.set_enable(p.Index, p.Enable)
	lm := &c.linkScanMain
	i0, i1 := p.Index/32, uint32(1)<<(p.Index%32)
	if p.Enable {
		lm.validMask[i0] |= i1
	} else {
		lm.validMask[i0] &^= i1
	}
}

func (c *Cmic) setMdioFreq(coreFreqInHz float64) {
	r := &c.regs.miim

	// Set external mdio frequency to ~2Mhz
	{
		target := 2e6
		divisor := uint32((coreFreqInHz + (2*target - 1)) / (2 * target))
		dividend := uint32(1)
		r.rate_adjust_external_mdio.Set(dividend<<16 | divisor)
	}

	// Set external mdio frequency to ~12Mhz
	{
		target := 12e6
		divisor := uint32((coreFreqInHz + (2*target - 1)) / (2 * target))
		dividend := uint32(1)
		r.rate_adjust_internal_mdio.Set(dividend<<16 | divisor)
	}

	// Set MDIO output delay
	{
		v := uint32(10)
		r.config.Set(v)
	}
}
