{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573040322728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573040322736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 19:38:42 2019 " "Processing started: Wed Nov 06 19:38:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573040322736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040322736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper " "Command: quartus_map --read_settings_files=on --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040322736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573040325232 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_main.v(44) " "Verilog HDL warning at spi_main.v(44): extended using \"x\" or \"z\"" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573040340563 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_main.v(45) " "Verilog HDL warning at spi_main.v(45): extended using \"x\" or \"z\"" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573040340564 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_main.v(46) " "Verilog HDL warning at spi_main.v(46): extended using \"x\" or \"z\"" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573040340564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w spi_main.v(21) " "Verilog HDL Declaration information at spi_main.v(21): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573040340564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 pluto_spi_stepper " "Found entity 1: pluto_spi_stepper" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040340566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040340566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepgen.v 1 1 " "Found 1 design units, including 1 entities, in source file stepgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepgen " "Found entity 1: stepgen" {  } { { "stepgen.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/stepgen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040340575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040340575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 wdt " "Found entity 1: wdt" {  } { { "wdt.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/wdt.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040340584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040340584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040340597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040340597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pluto_spi_stepper " "Elaborating entity \"pluto_spi_stepper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573040340723 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SCK_high spi_main.v(76) " "Verilog HDL or VHDL warning at spi_main.v(76): object \"SCK_high\" assigned a value but never read" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573040340724 "|pluto_spi_stepper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSEL_endmessage spi_main.v(83) " "Verilog HDL or VHDL warning at spi_main.v(83): object \"SSEL_endmessage\" assigned a value but never read" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573040340724 "|pluto_spi_stepper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 spi_main.v(135) " "Verilog HDL assignment warning at spi_main.v(135): truncated value with size 16 to match size of target (12)" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573040340726 "|pluto_spi_stepper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 spi_main.v(145) " "Verilog HDL assignment warning at spi_main.v(145): truncated value with size 16 to match size of target (12)" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573040340726 "|pluto_spi_stepper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 spi_main.v(157) " "Verilog HDL assignment warning at spi_main.v(157): truncated value with size 16 to match size of target (12)" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573040340726 "|pluto_spi_stepper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 spi_main.v(167) " "Verilog HDL assignment warning at spi_main.v(167): truncated value with size 16 to match size of target (12)" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573040340726 "|pluto_spi_stepper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pos_tmp\[0\] 0 spi_main.v(94) " "Net \"pos_tmp\[0\]\" at spi_main.v(94) has no driver or initial value, using a default initial value '0'" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573040340731 "|pluto_spi_stepper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "spi_main.v" "pll_inst" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573040340775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/wq-step-pluto_spi_stepper_firmware/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573040340969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573040340992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040340992 ""}  } { { "pll.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573040340992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040341091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040341091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573040341094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wdt wdt:w " "Elaborating entity \"wdt\" for hierarchy \"wdt:w\"" {  } { { "spi_main.v" "w" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573040341122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepgen stepgen:s0 " "Elaborating entity \"stepgen\" for hierarchy \"stepgen:s0\"" {  } { { "spi_main.v" "s0" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573040341130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6m14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6m14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6m14 " "Found entity 1: altsyncram_6m14" {  } { { "db/altsyncram_6m14.tdf" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/altsyncram_6m14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040344339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040344339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t4c " "Found entity 1: mux_t4c" {  } { { "db/mux_t4c.tdf" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/mux_t4c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040345060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040345060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b7f " "Found entity 1: decode_b7f" {  } { { "db/decode_b7f.tdf" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/decode_b7f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040345429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040345429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7rh " "Found entity 1: cntr_7rh" {  } { { "db/cntr_7rh.tdf" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/cntr_7rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040345965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040345965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_irb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_irb " "Found entity 1: cmpr_irb" {  } { { "db/cmpr_irb.tdf" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/cmpr_irb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040346082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040346082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eki " "Found entity 1: cntr_eki" {  } { { "db/cntr_eki.tdf" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/cntr_eki.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040346316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040346316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8rh " "Found entity 1: cntr_8rh" {  } { { "db/cntr_8rh.tdf" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/cntr_8rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040346634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040346634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040346756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040346756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040346994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040346994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040347113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040347113 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573040348108 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1573040348224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.06.19:39:14 Progress: Loading sld58049efc/alt_sld_fab_wrapper_hw.tcl " "2019.11.06.19:39:14 Progress: Loading sld58049efc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040354548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040361384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040361554 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040372115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040372270 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040372428 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040372606 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040372614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040372614 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1573040373353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58049efc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld58049efc/alt_sld_fab.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040373664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040373664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040373774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040373774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040373794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040373794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040373883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040373883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040373982 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040373982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040373982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573040374073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040374073 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "clk_i " "Pin \"clk_i\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 24 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375625 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "MOSI " "Pin \"MOSI\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 26 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375625 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "nRESET " "Pin \"nRESET\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 26 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375625 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[0\] " "Pin \"din\[0\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375625 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[1\] " "Pin \"din\[1\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375625 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[2\] " "Pin \"din\[2\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375625 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[3\] " "Pin \"din\[3\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375625 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[4\] " "Pin \"din\[4\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375625 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[5\] " "Pin \"din\[5\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375625 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[6\] " "Pin \"din\[6\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[7\] " "Pin \"din\[7\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[8\] " "Pin \"din\[8\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[9\] " "Pin \"din\[9\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[10\] " "Pin \"din\[10\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[11\] " "Pin \"din\[11\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[12\] " "Pin \"din\[12\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[13\] " "Pin \"din\[13\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[14\] " "Pin \"din\[14\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[15\] " "Pin \"din\[15\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "clk_o " "Pin \"clk_o\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 25 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "MISO " "Pin \"MISO\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "nPE " "Pin \"nPE\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "LED " "Pin \"LED\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 28 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "nConfig " "Pin \"nConfig\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[0\] " "Pin \"dout\[0\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[1\] " "Pin \"dout\[1\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[2\] " "Pin \"dout\[2\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[3\] " "Pin \"dout\[3\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[4\] " "Pin \"dout\[4\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[5\] " "Pin \"dout\[5\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[6\] " "Pin \"dout\[6\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375626 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[7\] " "Pin \"dout\[7\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[8\] " "Pin \"dout\[8\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[9\] " "Pin \"dout\[9\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[10\] " "Pin \"dout\[10\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[11\] " "Pin \"dout\[11\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[12\] " "Pin \"dout\[12\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[13\] " "Pin \"dout\[13\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "step\[0\] " "Pin \"step\[0\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "step\[1\] " "Pin \"step\[1\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "step\[2\] " "Pin \"step\[2\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "step\[3\] " "Pin \"step\[3\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dir\[0\] " "Pin \"dir\[0\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dir\[1\] " "Pin \"dir\[1\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dir\[2\] " "Pin \"dir\[2\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dir\[3\] " "Pin \"dir\[3\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_0_~reg0 " "Pin \"pre_syn.bp.s0_position_0_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_10_~reg0 " "Pin \"pre_syn.bp.s0_position_10_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_11_~reg0 " "Pin \"pre_syn.bp.s0_position_11_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_12_~reg0 " "Pin \"pre_syn.bp.s0_position_12_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_13_~reg0 " "Pin \"pre_syn.bp.s0_position_13_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_14_~reg0 " "Pin \"pre_syn.bp.s0_position_14_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_15_~reg0 " "Pin \"pre_syn.bp.s0_position_15_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_16_~reg0 " "Pin \"pre_syn.bp.s0_position_16_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375627 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_17_~reg0 " "Pin \"pre_syn.bp.s0_position_17_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_18_~reg0 " "Pin \"pre_syn.bp.s0_position_18_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_19_~reg0 " "Pin \"pre_syn.bp.s0_position_19_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_1_~reg0 " "Pin \"pre_syn.bp.s0_position_1_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_20_~reg0 " "Pin \"pre_syn.bp.s0_position_20_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_2_~reg0 " "Pin \"pre_syn.bp.s0_position_2_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_3_~reg0 " "Pin \"pre_syn.bp.s0_position_3_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_4_~reg0 " "Pin \"pre_syn.bp.s0_position_4_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_5_~reg0 " "Pin \"pre_syn.bp.s0_position_5_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_6_~reg0 " "Pin \"pre_syn.bp.s0_position_6_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_7_~reg0 " "Pin \"pre_syn.bp.s0_position_7_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_8_~reg0 " "Pin \"pre_syn.bp.s0_position_8_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_9_~reg0 " "Pin \"pre_syn.bp.s0_position_9_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_0_ " "Pin \"pre_syn.bp.vel0_0_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_10_ " "Pin \"pre_syn.bp.vel0_10_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_11_ " "Pin \"pre_syn.bp.vel0_11_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_1_ " "Pin \"pre_syn.bp.vel0_1_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_2_ " "Pin \"pre_syn.bp.vel0_2_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_3_ " "Pin \"pre_syn.bp.vel0_3_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_4_ " "Pin \"pre_syn.bp.vel0_4_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_5_ " "Pin \"pre_syn.bp.vel0_5_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_6_ " "Pin \"pre_syn.bp.vel0_6_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_7_ " "Pin \"pre_syn.bp.vel0_7_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_8_ " "Pin \"pre_syn.bp.vel0_8_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_9_ " "Pin \"pre_syn.bp.vel0_9_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375628 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_clk " "Pin \"sld_signaltap:auto_signaltap_0\|acq_clk\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 125 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375633 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[0\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[0\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[1\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[1\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[2\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[2\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[3\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[3\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[4\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[4\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[5\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[5\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[6\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[6\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[7\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[7\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[8\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[8\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[9\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[9\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[10\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[10\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[11\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[11\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[12\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[12\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[13\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[13\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375640 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[14\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[14\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[15\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[15\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[16\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[16\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[17\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[17\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[18\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[18\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[19\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[19\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[20\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[20\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[21\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[21\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[22\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[22\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[23\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[23\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[24\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[24\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[25\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[25\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[26\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[26\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[27\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[27\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[28\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[28\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[29\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[29\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[30\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[30\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[31\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[31\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[32\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[32\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[33\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[33\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375641 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[34\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[34\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[35\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[35\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[36\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[36\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[37\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[37\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[38\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[38\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[39\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[39\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[40\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[40\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[41\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[41\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[42\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[42\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[43\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[43\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[44\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[44\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[45\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[45\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[46\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[46\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[47\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[47\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[48\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[48\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[49\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[49\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[50\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[50\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[51\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[51\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[52\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[52\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375642 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[53\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[53\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[54\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[54\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[55\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[55\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[56\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[56\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[57\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[57\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[58\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[58\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[59\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[59\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[60\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[60\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[61\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[61\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[62\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[62\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[63\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[63\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[64\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[64\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[65\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[65\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[66\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[66\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[67\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[67\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[68\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[68\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[69\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[69\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|trigger_in " "Pin \"sld_signaltap:auto_signaltap_0\|trigger_in\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 129 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[0\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[0\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[1\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[1\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375643 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[2\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[2\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[3\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[3\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[4\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[4\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[5\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[5\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[6\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[6\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[7\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[7\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[8\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[8\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[9\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[9\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[10\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[10\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[11\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[11\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[12\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[12\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[13\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[13\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[14\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[14\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[15\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[15\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[16\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[16\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[17\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[17\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[18\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[18\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[19\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[19\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[20\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[20\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375644 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[21\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[21\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[22\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[22\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[23\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[23\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[24\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[24\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[25\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[25\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[26\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[26\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[27\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[27\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[28\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[28\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[29\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[29\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[30\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[30\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[31\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[31\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|storage_enable " "Pin \"sld_signaltap:auto_signaltap_0\|storage_enable\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 131 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|raw_tck " "Pin \"sld_signaltap:auto_signaltap_0\|raw_tck\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 132 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|usr1 " "Pin \"sld_signaltap:auto_signaltap_0\|usr1\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 134 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_cdr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_cdr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 135 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_sdr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_sdr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 136 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_e1dr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_e1dr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 137 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_udr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_udr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 138 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_uir " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_uir\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 139 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|clr " "Pin \"sld_signaltap:auto_signaltap_0\|clr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 140 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375645 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ena " "Pin \"sld_signaltap:auto_signaltap_0\|ena\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 141 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[0\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[0\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[1\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[1\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[2\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[2\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[3\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[3\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[4\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[4\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[5\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[5\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[6\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[6\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[7\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[7\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[8\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[8\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[9\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[9\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_tlr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_tlr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 146 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_rti " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_rti\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 147 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_sdrs " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_sdrs\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 148 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_pdr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_pdr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 149 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_e2dr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_e2dr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 150 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_sirs " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_sirs\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 151 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_cir " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_cir\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 152 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_sir " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_sir\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 153 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_e1ir " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_e1ir\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 154 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375646 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_pir " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_pir\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 155 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_e2ir " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_e2ir\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 156 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|tms " "Pin \"sld_signaltap:auto_signaltap_0\|tms\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 157 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|clrn " "Pin \"sld_signaltap:auto_signaltap_0\|clrn\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 158 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|vir_tdi " "Pin \"sld_signaltap:auto_signaltap_0\|vir_tdi\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 160 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|irq " "Pin \"sld_signaltap:auto_signaltap_0\|irq\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 159 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|vcc " "Pin \"sld_signaltap:auto_signaltap_0\|vcc\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 163 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|gnd " "Pin \"sld_signaltap:auto_signaltap_0\|gnd\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 164 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[0\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[0\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[1\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[1\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[2\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[2\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[3\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[3\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[4\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[4\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[5\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[5\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[6\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[6\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[7\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[7\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[8\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[8\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[9\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[9\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|tdo " "Pin \"sld_signaltap:auto_signaltap_0\|tdo\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 167 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375647 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[0\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[0\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[1\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[1\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[2\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[2\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[3\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[3\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[4\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[4\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[5\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[5\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[6\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[6\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[7\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[7\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[8\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[8\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[9\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[9\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[10\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[10\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[11\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[11\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[12\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[12\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[13\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[13\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[14\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[14\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[15\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[15\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[16\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[16\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[17\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[17\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375648 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[18\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[18\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[19\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[19\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[20\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[20\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[21\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[21\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[22\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[22\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[23\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[23\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[24\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[24\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[25\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[25\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[26\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[26\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[27\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[27\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[28\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[28\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[29\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[29\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[30\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[30\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[31\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[31\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[32\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[32\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[33\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[33\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_trigger_out\[0\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_trigger_out\[0\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 170 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|trigger_out " "Pin \"sld_signaltap:auto_signaltap_0\|trigger_out\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 171 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375649 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|jsm_tck " "Pin \"sld_hub:auto_hub\|jsm_tck\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 380 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375660 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|jsm_tms " "Pin \"sld_hub:auto_hub\|jsm_tms\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 381 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|hub_tck " "Pin \"sld_hub:auto_hub\|hub_tck\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|hub_usr1 " "Pin \"sld_hub:auto_hub\|hub_usr1\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 386 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|hub_rti " "Pin \"sld_hub:auto_hub\|hub_rti\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 387 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|hub_shift " "Pin \"sld_hub:auto_hub\|hub_shift\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 388 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|hub_update " "Pin \"sld_hub:auto_hub\|hub_update\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 389 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_ir_in\[1\]\[0\] " "Pin \"sld_hub:auto_hub\|node_ir_in\[1\]\[0\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 395 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_tdo\[1\] " "Pin \"sld_hub:auto_hub\|node_tdo\[1\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 396 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_irq\[1\] " "Pin \"sld_hub:auto_hub\|node_irq\[1\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 397 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|reserved_reset_sequencer_clock_input " "Pin \"sld_hub:auto_hub\|reserved_reset_sequencer_clock_input\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 432 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[0\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[0\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[1\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[1\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[2\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[2\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[3\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[3\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[4\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[4\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375667 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[5\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[5\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[6\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[6\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[7\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[7\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[8\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[8\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[9\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[9\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[10\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[10\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[11\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[11\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[12\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[12\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[13\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[13\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[14\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[14\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[15\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[15\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[16\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[16\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[17\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[17\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[18\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[18\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375668 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[19\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[19\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[20\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[20\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[21\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[21\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[22\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[22\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[23\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[23\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[24\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[24\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[25\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[25\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[26\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[26\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[27\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[27\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[28\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[28\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[29\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[29\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[30\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[30\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[31\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[31\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[32\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[32\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_raw_tck " "Pin \"sld_hub:auto_hub\|node_raw_tck\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 400 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_raw_tms " "Pin \"sld_hub:auto_hub\|node_raw_tms\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 401 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375669 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_tdi " "Pin \"sld_hub:auto_hub\|node_tdi\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 402 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_ir_out\[1\]\[0\] " "Pin \"sld_hub:auto_hub\|node_ir_out\[1\]\[0\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 403 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_ena\[1\] " "Pin \"sld_hub:auto_hub\|node_ena\[1\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 404 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_clr " "Pin \"sld_hub:auto_hub\|node_clr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 405 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_clrn " "Pin \"sld_hub:auto_hub\|node_clrn\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 406 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_usr1 " "Pin \"sld_hub:auto_hub\|node_usr1\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 407 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_tck " "Pin \"sld_hub:auto_hub\|node_tck\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 408 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_rti " "Pin \"sld_hub:auto_hub\|node_rti\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 409 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_shift " "Pin \"sld_hub:auto_hub\|node_shift\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 410 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_update " "Pin \"sld_hub:auto_hub\|node_update\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 411 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_tlr " "Pin \"sld_hub:auto_hub\|node_jtag_state_tlr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 414 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_rti " "Pin \"sld_hub:auto_hub\|node_jtag_state_rti\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 415 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_sdrs " "Pin \"sld_hub:auto_hub\|node_jtag_state_sdrs\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 416 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_cdr " "Pin \"sld_hub:auto_hub\|node_jtag_state_cdr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 417 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_sdr " "Pin \"sld_hub:auto_hub\|node_jtag_state_sdr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 418 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_e1dr " "Pin \"sld_hub:auto_hub\|node_jtag_state_e1dr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 419 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_pdr " "Pin \"sld_hub:auto_hub\|node_jtag_state_pdr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 420 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375670 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_e2dr " "Pin \"sld_hub:auto_hub\|node_jtag_state_e2dr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 421 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_udr " "Pin \"sld_hub:auto_hub\|node_jtag_state_udr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 422 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_sirs " "Pin \"sld_hub:auto_hub\|node_jtag_state_sirs\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 423 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_cir " "Pin \"sld_hub:auto_hub\|node_jtag_state_cir\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 424 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_sir " "Pin \"sld_hub:auto_hub\|node_jtag_state_sir\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 425 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_e1ir " "Pin \"sld_hub:auto_hub\|node_jtag_state_e1ir\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 426 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_pir " "Pin \"sld_hub:auto_hub\|node_jtag_state_pir\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 427 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_e2ir " "Pin \"sld_hub:auto_hub\|node_jtag_state_e2ir\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 428 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_uir " "Pin \"sld_hub:auto_hub\|node_jtag_state_uir\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 429 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[1\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[1\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[2\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[2\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[3\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[3\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[4\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[4\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[5\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[5\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[6\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[6\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[7\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[7\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375671 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[8\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[8\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[9\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[9\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[10\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[10\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[11\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[11\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[12\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[12\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[13\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[13\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[14\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[14\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[15\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[15\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[16\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[16\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[17\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[17\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[18\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[18\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[19\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[19\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[20\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[20\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[21\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[21\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[22\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[22\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[23\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[23\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[24\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[24\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[25\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[25\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375672 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[26\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[26\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375673 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[27\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[27\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375673 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[28\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[28\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375673 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[29\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[29\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375673 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[30\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[30\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375673 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[31\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[31\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375673 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[32\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[32\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573040375674 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nConfig " "Inserted always-enabled tri-state buffer between \"nConfig\" and its non-tri-state driver." {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1573040377060 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1573040377060 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "nConfig nConfig " "Removed fan-out from the always-disabled I/O buffer \"nConfig\" to the node \"nConfig\"" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1573040377062 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1573040377062 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nPE VCC " "Pin \"nPE\" is stuck at VCC" {  } { { "spi_main.v" "" { Text "E:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573040377229 "|pluto_spi_stepper|nPE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573040377229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573040377349 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573040378095 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/wq-step-pluto_spi_stepper_firmware/pluto_spi_stepper.map.smsg " "Generated suppressed messages file E:/wq-step-pluto_spi_stepper_firmware/pluto_spi_stepper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040378378 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 68 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 68 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1573040380265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573040380297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573040380297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1523 " "Implemented 1523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573040380795 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573040380795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1435 " "Implemented 1435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573040380795 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573040380795 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1573040380795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573040380795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 385 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 385 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573040380838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 19:39:40 2019 " "Processing ended: Wed Nov 06 19:39:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573040380838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573040380838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573040380838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573040380838 ""}
