

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 11:21:00 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.294 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_operator_s_fu_241  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_248  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_255  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_262  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_269  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_276  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_283  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_290  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_297  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_304  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_311  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_318  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_325  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_332  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_339  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_346  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_353  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_360  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_367  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     23|        -|        -|    -|
|Expression           |        -|     29|        0|     1974|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       19|      -|       38|     2185|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1992|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       19|     52|     2030|     4259|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      2|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+---+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------+------------+---------+-------+---+-----+-----+
    |grp_operator_1_fu_311  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_318  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_325  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_332  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_339  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_346  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_353  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_360  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_367  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_241  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_248  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_255  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_262  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_269  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_276  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_283  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_290  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_297  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_304  |operator_s  |        1|      0|  2|  115|    0|
    +-----------------------+------------+---------+-------+---+-----+-----+
    |Total                  |            |       19|      0| 38| 2185|    0|
    +-----------------------+------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +-----------------------------------------------------+-------------------------------------------------+---------------------+
    |                       Instance                      |                      Module                     |      Expression     |
    +-----------------------------------------------------+-------------------------------------------------+---------------------+
    |myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U23  |myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1  | (i0 + i1) * i2 + i3 |
    |myproject_ama_addmuladd_19s_18s_9s_29s_30_1_1_U25    |myproject_ama_addmuladd_19s_18s_9s_29s_30_1_1    | i0 + (i1 + i2) * i3 |
    |myproject_ama_submuladd_14s_7s_6ns_15s_19_1_1_U15    |myproject_ama_submuladd_14s_7s_6ns_15s_19_1_1    | (i0 - i1) * i2 + i3 |
    |myproject_mac_mul_sub_15s_7s_17s_21_1_1_U16          |myproject_mac_mul_sub_15s_7s_17s_21_1_1          |     i0 * i1 - i2    |
    |myproject_mac_muladd_14s_11ns_15ns_22_1_1_U13        |myproject_mac_muladd_14s_11ns_15ns_22_1_1        |     i0 * i1 + i2    |
    |myproject_mac_muladd_14s_11ns_17ns_22_1_1_U11        |myproject_mac_muladd_14s_11ns_17ns_22_1_1        |     i0 * i1 + i2    |
    |myproject_mac_muladd_14s_11ns_20ns_24_1_1_U12        |myproject_mac_muladd_14s_11ns_20ns_24_1_1        |     i0 * i1 + i2    |
    |myproject_mac_muladd_14s_12ns_22ns_22_1_1_U24        |myproject_mac_muladd_14s_12ns_22ns_22_1_1        |     i0 + i1 * i2    |
    |myproject_mac_muladd_14s_7s_22s_23_1_1_U19           |myproject_mac_muladd_14s_7s_22s_23_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_14s_9ns_22s_22_1_1_U7           |myproject_mac_muladd_14s_9ns_22s_22_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_20s_9s_30s_31_1_1_U21           |myproject_mac_muladd_20s_9s_30s_31_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_24s_14s_30ns_30_1_1_U22         |myproject_mac_muladd_24s_14s_30ns_30_1_1         |     i0 + i1 * i2    |
    |myproject_mac_mulsub_16s_16s_22ns_22_1_1_U20         |myproject_mac_mulsub_16s_16s_22ns_22_1_1         |     i0 - i1 * i1    |
    |myproject_mul_mul_14s_14s_28_1_1_U8                  |myproject_mul_mul_14s_14s_28_1_1                 |       i0 * i0       |
    |myproject_mul_mul_14s_14s_28_1_1_U17                 |myproject_mul_mul_14s_14s_28_1_1                 |       i0 * i0       |
    |myproject_mul_mul_14s_14s_28_1_1_U18                 |myproject_mul_mul_14s_14s_28_1_1                 |       i0 * i0       |
    |myproject_mul_mul_14s_8ns_22_1_1_U6                  |myproject_mul_mul_14s_8ns_22_1_1                 |       i0 * i1       |
    |myproject_mul_mul_14s_9s_22_1_1_U5                   |myproject_mul_mul_14s_9s_22_1_1                  |       i0 * i1       |
    |myproject_mul_mul_14s_9s_22_1_1_U10                  |myproject_mul_mul_14s_9s_22_1_1                  |       i0 * i1       |
    |myproject_mul_mul_15s_7ns_21_1_1_U14                 |myproject_mul_mul_15s_7ns_21_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16ns_14s_32_1_1_U27                |myproject_mul_mul_16ns_14s_32_1_1                |       i0 * i1       |
    |myproject_mul_mul_16s_16s_32_1_1_U9                  |myproject_mul_mul_16s_16s_32_1_1                 |       i0 * i0       |
    |myproject_mul_mul_21s_18s_42_1_1_U26                 |myproject_mul_mul_21s_18s_42_1_1                 |       i0 * i1       |
    +-----------------------------------------------------+-------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_1204_p2          |     *    |      2|  0|  30|          30|          14|
    |mul_ln1192_11_fu_1256_p2          |     *    |      2|  0|  20|          44|          18|
    |mul_ln1192_2_fu_1070_p2           |     *    |      2|  0|  27|          39|           7|
    |mul_ln1192_3_fu_1170_p2           |     *    |      3|  0|  21|          46|           9|
    |mul_ln1192_4_fu_1225_p2           |     *    |      3|  0|  28|          51|           9|
    |mul_ln1192_6_fu_1122_p2           |     *    |      3|  0|  17|          45|          14|
    |mul_ln1192_7_fu_1182_p2           |     *    |      3|  0|  32|          55|          14|
    |mul_ln700_1_fu_959_p2             |     *    |      2|  0|  20|          32|          23|
    |mul_ln700_2_fu_984_p2             |     *    |      3|  0|  37|          60|          18|
    |r_V_17_fu_790_p2                  |     *    |      4|  0|  20|          32|          32|
    |r_V_18_fu_796_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_19_fu_840_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_20_fu_1002_p2                 |     *    |      2|  0|  25|          31|          14|
    |r_V_21_fu_1012_p2                 |     *    |      0|  0|  33|           7|           7|
    |r_V_22_fu_1132_p2                 |     *    |      0|  0|  33|           7|           7|
    |r_V_23_fu_1141_p2                 |     *    |      0|  0|  40|           8|           8|
    |r_V_24_fu_1150_p2                 |     *    |      0|  0|  33|           7|           7|
    |r_V_26_fu_1191_p2                 |     *    |      0|  0|  33|           7|           7|
    |r_V_27_fu_1213_p2                 |     *    |      0|  0|  49|           9|           9|
    |r_V_28_fu_568_p2                  |     *    |      0|  0|  49|           9|           5|
    |r_V_29_fu_1031_p2                 |     *    |      0|  0|  49|           9|           9|
    |r_V_31_fu_636_p2                  |     *    |      0|  0|  33|           7|           7|
    |add_ln700_1_fu_750_p2             |     +    |      0|  0|  62|          30|          30|
    |add_ln703_1_fu_585_p2             |     +    |      0|  0|  62|          14|           7|
    |add_ln703_2_fu_436_p2             |     +    |      0|  0|  21|          14|           8|
    |add_ln703_3_fu_642_p2             |     +    |      0|  0|  21|          14|           5|
    |add_ln703_fu_408_p2               |     +    |      0|  0|  21|          14|          14|
    |ret_V_14_fu_505_p2                |     +    |      0|  0|  23|          16|           8|
    |ret_V_16_fu_811_p2                |     +    |      0|  0|  23|          16|           8|
    |ret_V_19_fu_519_p2                |     +    |      0|  0|  17|          10|           7|
    |ret_V_21_fu_990_p2                |     +    |      0|  0|  38|          31|          25|
    |ret_V_26_fu_1021_p2               |     +    |      0|  0|  15|           8|           7|
    |ret_V_33_fu_480_p2                |     +    |      0|  0|  29|          22|          16|
    |ret_V_34_fu_1049_p2               |     +    |      0|  0|  37|          30|          30|
    |ret_V_36_fu_1262_p2               |     +    |      0|  0|  66|          59|          57|
    |ret_V_40_fu_1100_p2               |     +    |      0|  0|  62|          62|          62|
    |ret_V_44_fu_1234_p2               |     +    |      0|  0|  80|          73|          73|
    |ret_V_48_fu_1289_p2               |     +    |      0|  0|  72|          65|          65|
    |ret_V_fu_606_p2                   |     +    |      0|  0|  62|          15|          10|
    |r_V_10_fu_729_p2                  |     -    |      0|  0|  39|          32|          32|
    |r_V_14_fu_777_p2                  |     -    |      0|  0|  39|          32|          32|
    |r_V_30_fu_591_p2                  |     -    |      0|  0|  22|           1|          15|
    |r_V_33_fu_687_p2                  |     -    |      0|  0|  26|          19|          19|
    |ret_V_10_fu_940_p2                |     -    |      0|  0|  25|          18|          18|
    |ret_V_35_fu_600_p2                |     -    |      0|  0|  62|          15|          15|
    |ret_V_37_fu_471_p2                |     -    |      0|  0|  22|          15|          15|
    |ret_V_38_fu_802_p2                |     -    |      0|  0|  22|          15|          15|
    |sub_ln1192_fu_705_p2              |     -    |      0|  0|  62|          30|          30|
    |sub_ln700_1_fu_1083_p2            |     -    |      0|  0|  62|          62|          62|
    |sub_ln700_fu_972_p2               |     -    |      0|  0|  53|          46|          46|
    |sub_ln703_1_fu_430_p2             |     -    |      0|  0|  21|          14|          14|
    |sub_ln703_fu_581_p2               |     -    |      0|  0|  62|          14|          14|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     29|  0|1974|        1363|        1020|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  224|        448|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  227|        454|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add_ln700_1_reg_1685                |   28|   0|   30|          2|
    |add_ln700_reg_1725                  |   30|   0|   30|          0|
    |add_ln703_1_reg_1639                |   14|   0|   14|          0|
    |add_ln703_2_reg_1545                |   14|   0|   14|          0|
    |add_ln703_3_reg_1670                |   14|   0|   14|          0|
    |add_ln703_reg_1520                  |   14|   0|   14|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |    1|   0|    1|          0|
    |grp_operator_1_fu_318_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_325_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_332_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_339_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_346_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_353_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_360_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_367_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_255_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_262_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_269_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_276_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_283_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_290_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_297_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_304_ap_start_reg  |    1|   0|    1|          0|
    |lhs_V_2_reg_1567                    |   15|   0|   15|          0|
    |mul_ln1192_10_reg_1825              |   46|   0|   46|          0|
    |mul_ln1192_11_reg_1845              |   57|   0|   57|          0|
    |mul_ln1192_1_reg_1535               |   22|   0|   22|          0|
    |mul_ln1192_2_reg_1775               |   49|   0|   49|          0|
    |mul_ln1192_3_reg_1815               |   51|   0|   51|          0|
    |mul_ln1192_4_reg_1835               |   59|   0|   59|          0|
    |mul_ln1192_6_reg_1790               |   55|   0|   55|          0|
    |mul_ln1192_7_reg_1820               |   67|   0|   67|          0|
    |mul_ln700_2_reg_1745                |   62|   0|   62|          0|
    |mul_ln728_reg_1604                  |   22|   0|   22|          0|
    |p_10_reg_1805                       |    7|   0|    7|          0|
    |p_11_reg_1810                       |    9|   0|    9|          0|
    |p_3_reg_1780                        |    9|   0|    9|          0|
    |p_3_reg_1780_pp0_iter5_reg          |    9|   0|    9|          0|
    |p_7_reg_1765                        |    7|   0|    7|          0|
    |p_8_reg_1665                        |    7|   0|    7|          0|
    |p_8_reg_1665_pp0_iter3_reg          |    7|   0|    7|          0|
    |p_9_reg_1735                        |    9|   0|    9|          0|
    |p_9_reg_1735_pp0_iter4_reg          |    9|   0|    9|          0|
    |p_Val2_13_reg_1550                  |   14|   0|   14|          0|
    |p_Val2_13_reg_1550_pp0_iter1_reg    |   14|   0|   14|          0|
    |p_Val2_14_reg_1649                  |    7|   0|    7|          0|
    |p_Val2_16_reg_1660                  |    9|   0|    9|          0|
    |p_Val2_1_reg_1500                   |   14|   0|   14|          0|
    |p_Val2_1_reg_1500_pp0_iter1_reg     |   14|   0|   14|          0|
    |p_Val2_6_reg_1525                   |   14|   0|   14|          0|
    |p_Val2_6_reg_1525_pp0_iter1_reg     |   14|   0|   14|          0|
    |p_Val2_7_reg_1490                   |   14|   0|   14|          0|
    |p_Val2_7_reg_1490_pp0_iter1_reg     |   14|   0|   14|          0|
    |p_Val2_s_20_reg_1588                |    7|   0|    7|          0|
    |p_Val2_s_reg_1506                   |   14|   0|   14|          0|
    |p_Val2_s_reg_1506_pp0_iter1_reg     |   14|   0|   14|          0|
    |p_s_reg_1577                        |    9|   0|    9|          0|
    |r_V_10_reg_1675                     |   30|   0|   32|          2|
    |r_V_13_reg_1593                     |   28|   0|   28|          0|
    |r_V_16_reg_1599                     |   32|   0|   32|          0|
    |r_V_17_reg_1690                     |   60|   0|   60|          0|
    |r_V_18_reg_1695                     |   18|   0|   18|          0|
    |r_V_20_reg_1750                     |   46|   0|   46|          0|
    |r_V_21_reg_1755                     |   14|   0|   14|          0|
    |r_V_22_reg_1795                     |   14|   0|   14|          0|
    |r_V_25_reg_1800                     |   32|   0|   32|          0|
    |r_V_27_reg_1830                     |   18|   0|   18|          0|
    |r_V_31_reg_1654                     |   14|   0|   14|          0|
    |r_V_4_reg_1730                      |   42|   0|   42|          0|
    |ret_V_12_reg_1680                   |   23|   0|   23|          0|
    |ret_V_19_reg_1609                   |   10|   0|   10|          0|
    |ret_V_23_reg_1619                   |   24|   0|   24|          0|
    |ret_V_26_reg_1760                   |    8|   0|    8|          0|
    |ret_V_31_reg_1629                   |   21|   0|   21|          0|
    |ret_V_32_reg_1634                   |   19|   0|   19|          0|
    |ret_V_37_reg_1572                   |   15|   0|   15|          0|
    |ret_V_41_reg_1705                   |   31|   0|   31|          0|
    |ret_V_9_reg_1644                    |   21|   0|   21|          0|
    |sext_ln1118_2_reg_1515              |   22|   0|   22|          0|
    |sub_ln700_reg_1740                  |   46|   0|   46|          0|
    |sub_ln703_1_reg_1540                |   14|   0|   14|          0|
    |tmp_8_reg_1840                      |    9|   0|    9|          0|
    |trunc_ln708_1_reg_1770              |   14|   0|   14|          0|
    |trunc_ln708_2_reg_1562              |   14|   0|   14|          0|
    |trunc_ln708_3_reg_1720              |   14|   0|   14|          0|
    |trunc_ln708_4_reg_1700              |   14|   0|   14|          0|
    |trunc_ln708_5_reg_1785              |   14|   0|   14|          0|
    |trunc_ln708_6_reg_1614              |   14|   0|   14|          0|
    |trunc_ln708_7_reg_1710              |   14|   0|   14|          0|
    |trunc_ln708_9_reg_1624              |   14|   0|   14|          0|
    |trunc_ln708_s_reg_1715              |   14|   0|   14|          0|
    |trunc_ln_reg_1583                   |   14|   0|   14|          0|
    |x_V_ap_vld_preg                     |    1|   0|    1|          0|
    |x_V_preg                            |  224|   0|  224|          0|
    |trunc_ln708_1_reg_1770              |   64|  32|   14|          0|
    |trunc_ln708_5_reg_1785              |   64|  32|   14|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1992|  64| 1896|          4|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  224|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   14|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   14|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   14|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   14|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   14|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

