// Seed: 3318602467
module module_0 (
    input supply1 id_0,
    input tri id_1
);
  id_3 :
  assert property (@(posedge id_3) 1 < id_3++ >> 1)
  else $display(id_3);
  assign id_3 = id_0;
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    input logic id_2,
    input tri1 id_3,
    output wand id_4,
    input tri id_5,
    output uwire id_6
);
  always @(1 or ~id_5) begin
    if (id_2) begin
      id_1 = #id_8 id_2;
    end else if (1) deassign id_1;
  end
  module_0(
      id_3, id_5
  );
  wire id_9;
endmodule
