$date
	Tue May 05 17:19:43 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module andGateTest $end
$scope module andGate $end
$var wire 32 ! busA [31:0] $end
$var wire 32 " busAND [31:0] $end
$var wire 32 # busB [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000010000000100000001 #
b1000000010000000100000001 "
b1000000010000000100000001 !
$end
#20
b1111111111111111111111111111111 "
b1111111111111111111111111111111 #
b1111111111111111111111111111111 !
#40
b1000000010000000100000001 "
b11111111111111111111111111111111 #
b1000000010000000100000001 !
#60
b0 "
b11110000000000000000000000000000 #
b1 !
#80
b1000000010000000100000001 "
b1000000010000000100000001 #
b11111111111111111111111111111111 !
#100
b0 "
b1 #
b11110000000000000000000000000000 !
#120
b11111111111111111111111111111111 "
b11111111111111111111111111111111 #
b11111111111111111111111111111111 !
#140
b10000000000000000000000000000000 "
b10000000000000000000000000000000 #
b10010000000000000000000000000000 !
#220
