
---------- Begin Simulation Statistics ----------
final_tick                               496155147500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93759                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    94071                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6542.48                       # Real time elapsed on the host
host_tick_rate                               75835899                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613416166                       # Number of instructions simulated
sim_ops                                     615454921                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.496155                       # Number of seconds simulated
sim_ticks                                496155147500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.806260                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77598040                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89392217                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9984439                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119263436                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10988168                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11108819                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          120651                       # Number of indirect misses.
system.cpu0.branchPred.lookups              153990730                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053225                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509377                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6333018                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138986687                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16312657                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532309                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46791012                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561815646                       # Number of instructions committed
system.cpu0.commit.committedOps             562326302                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    896476004                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.627263                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.410555                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    629473318     70.22%     70.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    159542090     17.80%     88.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     36374939      4.06%     92.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34310099      3.83%     95.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12236980      1.37%     97.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4378031      0.49%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1170524      0.13%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2677366      0.30%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16312657      1.82%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    896476004                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671886                       # Number of function calls committed.
system.cpu0.commit.int_insts                543445425                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758188                       # Number of loads committed
system.cpu0.commit.membars                    1019937                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019943      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311078848     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175267557     31.17%     87.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69804975     12.41%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562326302                       # Class of committed instruction
system.cpu0.commit.refs                     245072560                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561815646                       # Number of Instructions Simulated
system.cpu0.committedOps                    562326302                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.740466                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.740466                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             97772670                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3655999                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76148208                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             627291076                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               362967794                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                437475211                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6337834                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9153053                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2404781                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  153990730                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102816562                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    545775263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1939368                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     646185529                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           75                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               19978534                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.157484                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         351193491                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88586208                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.660842                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         906958290                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.713039                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.928405                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               451524770     49.78%     49.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               339165326     37.40%     87.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60716888      6.69%     93.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                42218522      4.65%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10429133      1.15%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1738101      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  144535      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     489      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020526      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           906958290                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       70863009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6438119                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               145159168                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.615099                       # Inst execution rate
system.cpu0.iew.exec_refs                   269152980                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74784313                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               81314978                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            195671826                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512584                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4088703                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76123766                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          609105393                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194368667                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4956620                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            601457340                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                419617                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1458327                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6337834                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2471538                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        65516                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8913561                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        28972                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4799                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2471726                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20913638                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5809394                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4799                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       822219                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5615900                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                265996526                       # num instructions consuming a value
system.cpu0.iew.wb_count                    595629740                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840325                       # average fanout of values written-back
system.cpu0.iew.wb_producers                223523520                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.609140                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     595667395                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               731617912                       # number of integer regfile reads
system.cpu0.int_regfile_writes              380775227                       # number of integer regfile writes
system.cpu0.ipc                              0.574559                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.574559                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020952      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            328051563     54.10%     54.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213342      0.69%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018055      0.17%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196990342     32.48%     87.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           75119656     12.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             606413960                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     681110                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001123                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 108036     15.86%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                494298     72.57%     88.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                78772     11.57%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             606074064                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2120513355                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    595629690                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        655888667                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 607572722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                606413960                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532671                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46779088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            46139                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           362                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14647860                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    906958290                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.668624                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.855475                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          481378558     53.08%     53.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287040413     31.65%     84.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102808657     11.34%     96.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           30203021      3.33%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4971828      0.55%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             219096      0.02%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             235502      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              58354      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              42861      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      906958290                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.620168                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7283548                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1309517                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           195671826                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76123766                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1028                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       977821299                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    14489046                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               87712784                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357833723                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3596006                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               371303727                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               2507995                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7305                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            757239275                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             621390936                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          399570302                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                431127073                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4109565                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6337834                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10374607                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41736575                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       757239231                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        102265                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3131                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7824889                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3115                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1489267843                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1228722436                       # The number of ROB writes
system.cpu0.timesIdled                       11561872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  995                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.582264                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2844481                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3574265                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           387032                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4717577                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            134278                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         137225                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2947                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5324965                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8762                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509170                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           286233                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4418449                       # Number of branches committed
system.cpu1.commit.bw_lim_events               395869                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528223                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2041533                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19238723                       # Number of instructions committed
system.cpu1.commit.committedOps              19748109                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    107107773                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.184376                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.825032                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     98581494     92.04%     92.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4297922      4.01%     96.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1492999      1.39%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1343979      1.25%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       328091      0.31%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       119802      0.11%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       479393      0.45%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        68224      0.06%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       395869      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    107107773                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227321                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18547683                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5319342                       # Number of loads committed
system.cpu1.commit.membars                    1018437                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018437      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11642284     58.95%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5828512     29.51%     93.63% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1258738      6.37%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19748109                       # Class of committed instruction
system.cpu1.commit.refs                       7087262                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19238723                       # Number of Instructions Simulated
system.cpu1.committedOps                     19748109                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.631483                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.631483                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             93542854                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               106119                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2716946                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22796770                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3868422                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8707978                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                286617                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               257377                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1149861                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5324965                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3544516                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    103193907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71006                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23278638                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 774832                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049149                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3974394                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           2978759                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.214861                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         107555732                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.221180                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.653763                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                92729413     86.22%     86.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9170034      8.53%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3336129      3.10%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1679770      1.56%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  412858      0.38%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  109761      0.10%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  117411      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     344      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           107555732                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         786801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              302775                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4709635                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195797                       # Inst execution rate
system.cpu1.iew.exec_refs                     7679237                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1850736                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               82020907                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5886797                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510029                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           312128                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1915230                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           21784141                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5828501                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           269113                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21213161                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                392396                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               918703                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                286617                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1945951                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        14294                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          122227                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5827                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          386                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          757                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       567455                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       147310                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           386                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89687                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        213088                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 11835372                       # num instructions consuming a value
system.cpu1.iew.wb_count                     20980732                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.856226                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10133754                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193652                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      20986669                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26453553                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14041588                       # number of integer regfile writes
system.cpu1.ipc                              0.177573                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177573                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018633      4.74%      4.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12702412     59.13%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6404544     29.81%     93.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1356542      6.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21482274                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     537662                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025028                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  77167     14.35%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                413387     76.89%     91.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                47104      8.76%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21001287                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         151076307                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20980720                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         23820377                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20255558                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21482274                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528583                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2036031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            18393                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           360                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       831826                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    107555732                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.199732                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.641958                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           94094842     87.48%     87.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8765030      8.15%     95.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2795827      2.60%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             954535      0.89%     99.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             693709      0.64%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              90463      0.08%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             113578      0.11%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              28618      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              19130      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      107555732                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198281                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3232588                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          338239                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5886797                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1915230                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    196                       # number of misc regfile reads
system.cpu1.numCycles                       108342533                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   883951632                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               87461272                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13162083                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3281910                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4392594                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                696208                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3980                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28107092                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22446654                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15023122                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8996895                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2212895                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                286617                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6390279                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1861039                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28107080                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28075                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               837                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6877115                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           836                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   128500623                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44028057                       # The number of ROB writes
system.cpu1.timesIdled                          12574                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.297835                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2179612                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2748640                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           252371                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          3858456                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             95644                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          98286                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2642                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4250145                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2597                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509166                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           168606                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3646699                       # Number of branches committed
system.cpu2.commit.bw_lim_events               346558                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528184                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1356062                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16502535                       # Number of instructions committed
system.cpu2.commit.committedOps              17011895                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    106916730                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.159113                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.776348                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     99664154     93.22%     93.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3652096      3.42%     96.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1252611      1.17%     97.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1144936      1.07%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       227575      0.21%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        93957      0.09%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       476681      0.45%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        58162      0.05%     99.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       346558      0.32%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    106916730                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              173996                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15890370                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4696778                       # Number of loads committed
system.cpu2.commit.membars                    1018407                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018407      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9794838     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5205944     30.60%     94.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992568      5.83%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17011895                       # Class of committed instruction
system.cpu2.commit.refs                       6198524                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16502535                       # Number of Instructions Simulated
system.cpu2.committedOps                     17011895                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.511459                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.511459                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             96646773                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                86357                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2086935                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              18956338                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2931387                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6321697                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                168908                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               217166                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1135251                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4250145                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2986278                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    103775484                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                46120                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      19205698                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 505348                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039553                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3175839                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2275256                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.178731                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         107204016                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.183913                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.599598                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                94964363     88.58%     88.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7443958      6.94%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2898900      2.70%     98.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1330421      1.24%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  414828      0.39%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   85766      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   65598      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     172      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           107204016                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         251571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              180070                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3866474                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.167562                       # Inst execution rate
system.cpu2.iew.exec_refs                     6566731                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1524442                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               85063412                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5053359                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510032                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           182403                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1550032                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18363900                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5042289                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           154501                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18005484                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                401627                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               963659                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                168908                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1973033                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12227                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           86658                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3508                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          337                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       356581                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        48286                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           158                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        46554                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        133516                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10316340                       # num instructions consuming a value
system.cpu2.iew.wb_count                     17872133                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.864071                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  8914055                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.166321                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      17875627                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22242130                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12073970                       # number of integer regfile writes
system.cpu2.ipc                              0.153575                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.153575                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018612      5.61%      5.61% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10536400     58.02%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.63% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5584882     30.75%     94.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1019951      5.62%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18159985                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     515937                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.028411                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  71198     13.80%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     13.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                405368     78.57%     92.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                39367      7.63%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17657294                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         144059439                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     17872121                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         19716003                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  16835323                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18159985                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528577                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1352004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            19544                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           393                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       492787                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    107204016                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.169396                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.595289                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           95653128     89.23%     89.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7850774      7.32%     96.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2072898      1.93%     98.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             751501      0.70%     99.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             656842      0.61%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              79210      0.07%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             104563      0.10%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              22684      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              12416      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      107204016                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.169000                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3184053                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          360736                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5053359                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1550032                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu2.numCycles                       107455587                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   884838575                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               90488001                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11440248                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3376583                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3356419                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                722261                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2063                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23192816                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              18743433                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12684903                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6712374                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2213197                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                168908                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6449333                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1244655                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23192804                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28981                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               837                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6774595                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           837                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   124937128                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37023383                       # The number of ROB writes
system.cpu2.timesIdled                           4486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            80.543795                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2080000                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2582446                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           349954                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3678703                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            107058                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         179702                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           72644                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4124724                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1256                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509162                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           207449                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470287                       # Number of branches committed
system.cpu3.commit.bw_lim_events               313638                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1633160                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859262                       # Number of instructions committed
system.cpu3.commit.committedOps              16368615                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     99274102                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.164883                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.784512                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     92233588     92.91%     92.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3536054      3.56%     96.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1270431      1.28%     97.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1096541      1.10%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       211446      0.21%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        81482      0.08%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       476676      0.48%     99.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        54246      0.05%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       313638      0.32%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     99274102                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151171                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15253585                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568480                       # Number of loads committed
system.cpu3.commit.membars                    1018393                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018393      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9352836     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077642     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919606      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16368615                       # Class of committed instruction
system.cpu3.commit.refs                       5997260                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859262                       # Number of Instructions Simulated
system.cpu3.committedOps                     16368615                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.290765                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.290765                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             89142166                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               143041                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2007601                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              18975989                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2963059                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6160187                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                207732                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               262237                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1137345                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4124724                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2998144                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     96075777                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                43275                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      19265064                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                 700480                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041344                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3184433                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2187058                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.193101                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          99610489                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.198528                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.636269                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                87659496     88.00%     88.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7141542      7.17%     95.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2774832      2.79%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1360456      1.37%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  479247      0.48%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   84028      0.08%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  110650      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     226      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            99610489                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         156400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              217073                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3704682                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.174346                       # Inst execution rate
system.cpu3.iew.exec_refs                     6307386                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1440359                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               77736160                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4885041                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510045                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           353042                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1454930                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           17998227                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4867027                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           276529                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17393958                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                529703                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1002885                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                207732                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2154288                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        10814                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           79290                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2018                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       316561                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        26150                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           103                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        41620                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        175453                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10015600                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17286548                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.863393                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8647394                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.173269                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17289583                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21371673                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11724669                       # number of integer regfile writes
system.cpu3.ipc                              0.158963                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.158963                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018605      5.76%      5.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10314363     58.37%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5403439     30.58%     94.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             933940      5.29%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17670487                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     512493                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029003                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  73709     14.38%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                401489     78.34%     92.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                37291      7.28%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17164359                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         135491280                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17286536                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         19627908                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  16469680                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17670487                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528547                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1629611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            27352                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           372                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       670939                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     99610489                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.177396                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.608746                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           88423964     88.77%     88.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7533273      7.56%     96.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2071875      2.08%     98.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             720719      0.72%     99.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             651229      0.65%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              74993      0.08%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             101405      0.10%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              21252      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              11779      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       99610489                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.177118                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3173720                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          362598                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4885041                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1454930                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu3.numCycles                        99766889                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   892528135                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               83165664                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11035938                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3141657                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3469165                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                765655                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 2039                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23069075                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              18733521                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           12879876                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6550571                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2168861                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                207732                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6186287                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 1843938                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23069063                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31070                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               868                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6494111                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           863                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   116961095                       # The number of ROB reads
system.cpu3.rob.rob_writes                   36340228                       # The number of ROB writes
system.cpu3.timesIdled                           2281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3413913                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                46119                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3518579                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 79915                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4685511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9321372                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       311973                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        88924                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25907478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2180961                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     51942262                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2269885                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3500945                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1599152                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3036598                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              949                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            594                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1182827                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1182788                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3500945                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           296                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14005094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14005094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    402104640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               402104640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1432                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4685611                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4685611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4685611                       # Request fanout histogram
system.membus.respLayer1.occupancy        24130894397                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16711053449                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3508937428.571429                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20949700936.546387                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          123     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 203585817000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    54029031500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 442126116000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2980477                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2980477                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2980477                       # number of overall hits
system.cpu2.icache.overall_hits::total        2980477                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5801                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5801                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5801                       # number of overall misses
system.cpu2.icache.overall_misses::total         5801                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    247226000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    247226000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    247226000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    247226000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2986278                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2986278                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2986278                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2986278                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001943                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001943                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001943                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001943                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 42617.824513                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42617.824513                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 42617.824513                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42617.824513                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    36.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5153                       # number of writebacks
system.cpu2.icache.writebacks::total             5153                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          616                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          616                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          616                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          616                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5185                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5185                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5185                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5185                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    222905000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    222905000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    222905000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    222905000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001736                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001736                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001736                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001736                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 42990.356798                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 42990.356798                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 42990.356798                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 42990.356798                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5153                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2980477                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2980477                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5801                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5801                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    247226000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    247226000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2986278                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2986278                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001943                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001943                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 42617.824513                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42617.824513                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          616                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          616                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5185                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5185                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    222905000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    222905000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001736                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001736                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 42990.356798                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 42990.356798                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.980438                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2917800                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5153                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           566.233262                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        301315000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.980438                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999389                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999389                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5977741                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5977741                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4756633                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4756633                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4756633                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4756633                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1136502                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1136502                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1136502                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1136502                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 105158151249                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 105158151249                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 105158151249                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 105158151249                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5893135                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5893135                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5893135                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5893135                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.192852                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.192852                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.192852                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.192852                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 92527.906901                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92527.906901                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 92527.906901                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92527.906901                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       963309                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        34560                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            13378                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            309                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.006952                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   111.844660                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       532624                       # number of writebacks
system.cpu2.dcache.writebacks::total           532624                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       809757                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       809757                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       809757                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       809757                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326745                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326745                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326745                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326745                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  30597955945                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  30597955945                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  30597955945                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  30597955945                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055445                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055445                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055445                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055445                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 93644.756446                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93644.756446                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 93644.756446                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93644.756446                       # average overall mshr miss latency
system.cpu2.dcache.replacements                532624                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4269547                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4269547                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       631416                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       631416                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  51652880500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  51652880500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4900963                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4900963                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.128835                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.128835                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81804.833105                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81804.833105                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       475461                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       475461                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155955                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155955                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  11541492500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11541492500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031821                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031821                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 74005.273957                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 74005.273957                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       487086                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        487086                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       505086                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       505086                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  53505270749                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  53505270749                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992172                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992172                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.509071                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.509071                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 105932.991112                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 105932.991112                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       334296                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       334296                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170790                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170790                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  19056463445                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  19056463445                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.172137                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.172137                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 111578.332719                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 111578.332719                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          312                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          206                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5353000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5353000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.397683                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.397683                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25985.436893                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25985.436893                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           60                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           60                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       361500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       361500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.115830                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.115830                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         6025                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6025                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1070000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1070000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.459239                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.459239                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6331.360947                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6331.360947                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       929000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       929000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.453804                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.453804                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5562.874251                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5562.874251                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       401000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       401000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       375000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       375000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284779                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284779                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224387                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224387                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21065291000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21065291000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509166                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509166                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440695                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440695                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93879.284451                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93879.284451                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224387                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224387                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20840904000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20840904000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440695                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440695                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92879.284451                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92879.284451                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.808762                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5590983                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550965                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.147619                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        301326500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.808762                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.900274                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.900274                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13357367                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13357367                       # Number of data accesses
system.cpu3.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3685663376.033058                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21367045599.321491                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          118     97.52%     97.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 203585775000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    50189879000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 445965268500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2995170                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2995170                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2995170                       # number of overall hits
system.cpu3.icache.overall_hits::total        2995170                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2974                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2974                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2974                       # number of overall misses
system.cpu3.icache.overall_misses::total         2974                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    154594499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    154594499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    154594499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    154594499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2998144                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2998144                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2998144                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2998144                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000992                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000992                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000992                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000992                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 51982.010424                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51982.010424                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 51982.010424                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51982.010424                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          220                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2757                       # number of writebacks
system.cpu3.icache.writebacks::total             2757                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          185                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          185                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          185                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          185                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2789                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2789                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2789                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2789                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    142336499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    142336499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    142336499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    142336499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000930                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000930                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000930                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000930                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 51034.958408                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 51034.958408                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 51034.958408                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 51034.958408                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2757                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2995170                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2995170                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2974                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2974                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    154594499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    154594499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2998144                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2998144                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000992                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000992                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 51982.010424                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51982.010424                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          185                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          185                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2789                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2789                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    142336499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    142336499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000930                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000930                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 51034.958408                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 51034.958408                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.980139                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2940959                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2757                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1066.724338                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        306509000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.980139                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999379                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999379                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5999077                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5999077                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4569742                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4569742                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4569742                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4569742                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1092614                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1092614                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1092614                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1092614                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 100473909585                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 100473909585                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 100473909585                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 100473909585                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5662356                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5662356                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5662356                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5662356                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.192961                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.192961                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.192961                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.192961                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 91957.369744                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91957.369744                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 91957.369744                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 91957.369744                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       908780                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        18933                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11983                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            178                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    75.839105                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   106.365169                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495907                       # number of writebacks
system.cpu3.dcache.writebacks::total           495907                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       786619                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       786619                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       786619                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       786619                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305995                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305995                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305995                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305995                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  27760982979                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  27760982979                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  27760982979                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  27760982979                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.054040                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.054040                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.054040                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.054040                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90723.649011                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90723.649011                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90723.649011                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90723.649011                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495907                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4128319                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4128319                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       614830                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       614830                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  50577086500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  50577086500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4743149                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4743149                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.129625                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.129625                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82261.904104                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82261.904104                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       464570                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       464570                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150260                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150260                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  11228860000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  11228860000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031679                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031679                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 74729.535472                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 74729.535472                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       441423                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        441423                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       477784                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       477784                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  49896823085                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  49896823085                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919207                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919207                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.519778                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.519778                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 104433.851039                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 104433.851039                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       322049                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       322049                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155735                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155735                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  16532122979                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16532122979                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169423                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169423                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 106155.475513                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 106155.475513                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          345                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          345                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          211                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          211                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5540500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5540500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.379496                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.379496                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26258.293839                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26258.293839                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          139                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           72                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       582500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       582500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.129496                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.129496                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8090.277778                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8090.277778                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          199                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1044500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1044500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.472149                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.472149                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5867.977528                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5867.977528                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       903500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       903500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.458886                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.458886                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5222.543353                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5222.543353                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       557500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       557500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       525500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       525500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305606                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305606                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203556                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203556                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19192972000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19192972000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509162                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509162                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399786                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399786                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94288.412034                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94288.412034                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203556                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203556                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18989416000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18989416000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399786                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399786                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93288.412034                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93288.412034                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.820822                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5383958                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509337                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.570522                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        306520500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.820822                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.869401                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.869401                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12854266                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12854266                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       658593500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   949252219.746391                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        82000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2541659500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   488910619000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7244528500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88995522                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88995522                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88995522                       # number of overall hits
system.cpu0.icache.overall_hits::total       88995522                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13821039                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13821039                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13821039                       # number of overall misses
system.cpu0.icache.overall_misses::total     13821039                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 179769581496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 179769581496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 179769581496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 179769581496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102816561                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102816561                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102816561                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102816561                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134424                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134424                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134424                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134424                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13006.951322                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13006.951322                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13006.951322                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13006.951322                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1689                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    27.241935                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12804590                       # number of writebacks
system.cpu0.icache.writebacks::total         12804590                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1016416                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1016416                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1016416                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1016416                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12804623                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12804623                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12804623                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12804623                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157632501996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157632501996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157632501996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157632501996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.124539                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.124539                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.124539                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.124539                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12310.592978                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12310.592978                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12310.592978                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12310.592978                       # average overall mshr miss latency
system.cpu0.icache.replacements              12804590                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88995522                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88995522                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13821039                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13821039                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 179769581496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 179769581496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102816561                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102816561                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134424                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134424                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13006.951322                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13006.951322                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1016416                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1016416                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12804623                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12804623                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157632501996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157632501996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.124539                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.124539                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12310.592978                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12310.592978                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999923                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101798720                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12804590                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.950174                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999923                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        218437744                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       218437744                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237332689                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237332689                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237332689                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237332689                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15134787                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15134787                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15134787                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15134787                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 382196692753                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 382196692753                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 382196692753                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 382196692753                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252467476                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252467476                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252467476                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252467476                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059947                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059947                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059947                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059947                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25252.862346                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25252.862346                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25252.862346                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25252.862346                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3509907                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        90623                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            73063                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            968                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.039459                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.618802                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11532130                       # number of writebacks
system.cpu0.dcache.writebacks::total         11532130                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3773935                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3773935                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3773935                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3773935                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11360852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11360852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11360852                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11360852                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 201176649166                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 201176649166                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 201176649166                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 201176649166                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044999                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044999                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044999                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044999                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17707.883983                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17707.883983                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17707.883983                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17707.883983                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11532130                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171101226                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171101226                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11563250                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11563250                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 256544149000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 256544149000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182664476                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182664476                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063303                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063303                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22186.162973                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22186.162973                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2125273                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2125273                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9437977                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9437977                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 153068525000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 153068525000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051668                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051668                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16218.361732                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16218.361732                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66231463                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66231463                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3571537                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3571537                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 125652543753                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 125652543753                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69803000                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69803000                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.051166                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.051166                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 35181.644136                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35181.644136                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1648662                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1648662                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1922875                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1922875                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  48108124166                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  48108124166                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027547                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027547                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25018.851546                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25018.851546                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          894                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          894                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9565500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9565500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.430429                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.430429                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10699.664430                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10699.664430                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          865                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          865                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1464500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1464500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013962                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013962                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        50500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1706                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1706                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          288                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          288                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2385500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2385500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1994                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1994                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.144433                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.144433                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8282.986111                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8282.986111                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          283                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          283                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2103500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2103500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.141926                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.141926                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7432.862191                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7432.862191                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318289                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318289                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191088                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191088                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  15274701000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  15274701000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509377                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509377                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375141                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375141                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 79935.427656                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 79935.427656                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191088                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191088                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15083613000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15083613000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375141                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375141                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 78935.427656                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 78935.427656                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.840180                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249206195                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11551655                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.573203                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.840180                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995006                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995006                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        517513535                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       517513535                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12772890                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10939810                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              148527                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3435                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              126856                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1617                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              130974                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24133346                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12772890                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10939810                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9237                       # number of overall hits
system.l2.overall_hits::.cpu1.data             148527                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3435                       # number of overall hits
system.l2.overall_hits::.cpu2.data             126856                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1617                       # number of overall hits
system.l2.overall_hits::.cpu3.data             130974                       # number of overall hits
system.l2.overall_hits::total                24133346                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             31731                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            589852                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5011                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            397402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1750                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            406551                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1172                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            365778                       # number of demand (read+write) misses
system.l2.demand_misses::total                1799247                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            31731                       # number of overall misses
system.l2.overall_misses::.cpu0.data           589852                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5011                       # number of overall misses
system.l2.overall_misses::.cpu1.data           397402                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1750                       # number of overall misses
system.l2.overall_misses::.cpu2.data           406551                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1172                       # number of overall misses
system.l2.overall_misses::.cpu3.data           365778                       # number of overall misses
system.l2.overall_misses::total               1799247                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2982381998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  63453927468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    507964994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  48035821486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    175132499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  48929486266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    119025499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  44290180251                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     208493920461                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2982381998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  63453927468                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    507964994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  48035821486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    175132499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  48929486266                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    119025499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  44290180251                       # number of overall miss cycles
system.l2.overall_miss_latency::total    208493920461                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12804621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11529662                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14248                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          545929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5185                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          533407                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2789                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496752                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25932593                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12804621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11529662                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14248                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         545929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5185                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         533407                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2789                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496752                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25932593                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.051160                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.351698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.727937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.337512                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.762178                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.420222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.736339                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069382                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.051160                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.351698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.727937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.337512                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.762178                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.420222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.736339                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069382                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93989.536983                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107576.014777                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101369.984833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120874.634466                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 100075.713714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120352.640299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101557.593003                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121084.866370                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115878.431622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93989.536983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107576.014777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101369.984833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120874.634466                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 100075.713714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120352.640299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101557.593003                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121084.866370                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115878.431622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             279490                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4343                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      64.354133                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2457258                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1599152                       # number of writebacks
system.l2.writebacks::total                   1599152                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            159                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          98392                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            386                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          31238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            336                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          28563                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            220                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          27233                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              186527                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           159                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         98392                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           386                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         31238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           336                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         28563                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           220                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         27233                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             186527                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        31572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       491460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       366164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       377988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       338545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1612720                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        31572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       491460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       366164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       377988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       338545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3170317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4783037                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2656461498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50707126110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    430915496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  40972090854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    134618500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  41935508873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     92250499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  37792533347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 174721505177                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2656461498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50707126110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    430915496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  40972090854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    134618500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  41935508873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     92250499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  37792533347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 302244595037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 476966100214                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.042626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.324607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.670717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.272710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.708630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.341341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.681517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062189                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.042626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.324607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.670717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.272710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.708630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.341341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.681517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184441                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84139.791524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103176.506959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93170.918054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111895.464475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95204.031117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110944.021696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 96901.784664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111632.230123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108339.640593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84139.791524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103176.506959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93170.918054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111895.464475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95204.031117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110944.021696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 96901.784664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111632.230123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95335.764542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99720.345089                       # average overall mshr miss latency
system.l2.replacements                        6795514                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3364217                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3364217                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3364217                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3364217                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22457515                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22457515                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22457515                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22457515                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3170317                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3170317                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 302244595037                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 302244595037                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95335.764542                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95335.764542                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  121                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1591500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1591500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.100000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.051282                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.048780                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.423810                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19648.148148                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17882.022472                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1622000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        81500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        41500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        42000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1787000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.100000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.051282                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.048780                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.423810                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20024.691358                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        21000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20078.651685                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            156                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.269231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.357143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.346154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       553500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       141500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       206500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       203500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1105000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.269231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.357143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.346154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20650                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20350                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20462.962963                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1734722                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            67856                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            56905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            64453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1923936                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         362632                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         306247                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         321026                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         282622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1272527                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  41147283643                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37101631151                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38484811401                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  34101516413                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  150835242608                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2097354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       374103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3196463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.172900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.818617                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.849430                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.814297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.398105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113468.429821                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121149.370120                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119880.668236                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120661.223871                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118532.056772                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        50455                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        14591                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        13545                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        13371                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91962                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       312177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       291656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       307481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       269251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1180565                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  33728919191                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  32503669939                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  33825144939                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  29855947948                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 129913682017                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.148843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.779614                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.813590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.775772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.369335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108044.215913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111445.229788                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110007.268543                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110885.188720                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110043.650300                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12772890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3435                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12787179                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        31731                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1750                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1172                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2982381998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    507964994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    175132499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    119025499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3784504990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12804621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14248                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5185                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12826843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.351698                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.337512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.420222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93989.536983                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101369.984833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 100075.713714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101557.593003                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95414.103217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          159                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          386                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          336                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          220                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1101                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        31572                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4625                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2656461498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    430915496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    134618500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     92250499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3314245993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.324607                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.272710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.341341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003006                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84139.791524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93170.918054                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95204.031117                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 96901.784664                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85943.676400                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9205088                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        80671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        69951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        66521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9422231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       227220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        91155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        85525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        83156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          487056                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  22306643825                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  10934190335                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  10444674865                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  10188663838                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53874172863                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9432308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       171826                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9909287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.530508                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.550085                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.555570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049151                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98172.008736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119951.624541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122124.231102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122524.698615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110611.865705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        47937                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16647                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        15018                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        13862                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        93464                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       179283                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        74508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        70507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        69294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       393592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  16978206919                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   8468420915                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   8110363934                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   7936585399                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41493577167                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.019007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.433625                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.453491                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.462957                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039720                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94700.595812                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113657.874524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115029.201838                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114534.958279                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105422.816437                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          461                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               487                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          382                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             463                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7595494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1531993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1367494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1048496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11543477                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          843                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           45                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           950                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.453144                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.650000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.954545                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.755556                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.487368                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19883.492147                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 58922.807692                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 65118.761905                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 30838.117647                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24931.915767                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          134                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          174                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          248                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          289                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4987991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       248499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       167998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       466243                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5870731                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.294187                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.300000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.363636                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.466667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.304211                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20112.866935                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20708.250000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20999.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 22202.047619                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20313.948097                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999860                       # Cycle average of tags in use
system.l2.tags.total_refs                    54639504                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6796168                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.039752                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.357598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.645663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.871365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.023261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.412194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.433597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.403915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.844655                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.427462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.154240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.325698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 420841384                       # Number of tag accesses
system.l2.tags.data_accesses                420841384                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2020608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      31540224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        296000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      23471296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         90496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      24221824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         60928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      21697472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    196360064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          299758912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2020608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       296000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        90496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        60928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2468032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102345728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102345728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          31572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         492816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         366739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         378466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         339023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3068126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4683733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1599152                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1599152                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4072533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         63569277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           596588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         47306364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           182395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         48819052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           122800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         43731224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    395763432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             604163664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4072533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       596588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       182395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       122800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4974315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206277670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206277670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206277670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4072533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        63569277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          596588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        47306364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          182395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        48819052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          122800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        43731224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    395763432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            810441335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1592022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     31571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    477932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    361864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    372224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    332208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3052982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002136292750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        98058                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        98058                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7704465                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1503748                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4683733                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1599152                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4683733                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1599152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  47961                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7130                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            213365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            226781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            288021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            297587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            350623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            327384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            291689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            349117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            378405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           422253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           280727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           285111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           241951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           233538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           230979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            115674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            134213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            114966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            135163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            145468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           123918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75853                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 225478702964                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23178860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            312399427964                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48638.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67388.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3500164                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  986189                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4683733                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1599152                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  418098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  478228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  573001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  523240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  518820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  477305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  395482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  331368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  255813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  178533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 147002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 132090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  77112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  44732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  33370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  20345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  15543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  10819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  55922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  78598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  94553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 108341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 109322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 110672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 101734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     25                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1741401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.880466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.749050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.125564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       477038     27.39%     27.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       852513     48.96%     76.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       138868      7.97%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       114164      6.56%     90.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        43090      2.47%     93.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21102      1.21%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17077      0.98%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11564      0.66%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65985      3.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1741401                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        98058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.275714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.787681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    207.230326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        98053     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         98058                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        98058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.788565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88770     90.53%     90.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              576      0.59%     91.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5463      5.57%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2091      2.13%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              735      0.75%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              258      0.26%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              114      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               34      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         98058                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              296689408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3069504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101887744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               299758912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102345728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       597.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    604.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  496155139500                       # Total gap between requests
system.mem_ctrls.avgGap                      78969.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2020544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     30587648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       296000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     23159296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        90496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     23822336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        60928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     21261312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    195390848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101887744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4072403.582187968772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 61649361.402624569833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 596587.582516212831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 46677528.423707425594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 182394.560362794582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 48013884.608543738723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 122800.298066039919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 42852144.348658598959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 393809978.561191856861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 205354604.327671527863                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        31572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       492816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       366739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       378466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       339023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3068126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1599152                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1345365858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30275299458                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    235250271                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25649280715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     74726619                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26135838704                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     51972322                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  23653425268                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 204978268749                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11908618561219                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42612.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61433.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50864.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69938.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52847.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69057.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     54592.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69769.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66808.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7446833.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6727193760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3575561715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17293658340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4410106560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39165475440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      70748308230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130946053920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       272866357965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.961760                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 339662733240                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16567460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 139924954260                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5706509340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3033055080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15805753740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3900112560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39165475440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     114955587330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      93718871520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       276285365010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.852763                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 242398379196                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16567460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 237189308304                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      3533506140                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21024806248.309486                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          122     97.60%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 203585861000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    54466880000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 441688267500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3528309                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3528309                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3528309                       # number of overall hits
system.cpu1.icache.overall_hits::total        3528309                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16207                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16207                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16207                       # number of overall misses
system.cpu1.icache.overall_misses::total        16207                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    712774999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    712774999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    712774999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    712774999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3544516                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3544516                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3544516                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3544516                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004572                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004572                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004572                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004572                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 43979.453261                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43979.453261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 43979.453261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43979.453261                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    17.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14217                       # number of writebacks
system.cpu1.icache.writebacks::total            14217                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1958                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1958                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1958                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1958                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14249                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14249                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14249                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14249                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    635018500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    635018500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    635018500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    635018500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004020                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004020                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004020                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004020                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 44565.829181                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44565.829181                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 44565.829181                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44565.829181                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14217                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3528309                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3528309                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16207                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16207                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    712774999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    712774999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3544516                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3544516                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004572                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004572                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 43979.453261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43979.453261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1958                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1958                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14249                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14249                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    635018500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    635018500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004020                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004020                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 44565.829181                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44565.829181                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980734                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3462452                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14217                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           243.543082                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        295690000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980734                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999398                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999398                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7103281                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7103281                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5661621                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5661621                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5661621                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5661621                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1236505                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1236505                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1236505                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1236505                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 109977001261                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 109977001261                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 109977001261                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 109977001261                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6898126                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6898126                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6898126                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6898126                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.179252                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.179252                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.179252                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.179252                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88941.816864                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88941.816864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88941.816864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88941.816864                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1037167                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        46813                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            15421                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            479                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.256793                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    97.730689                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       545797                       # number of writebacks
system.cpu1.dcache.writebacks::total           545797                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       886743                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       886743                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       886743                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       886743                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       349762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       349762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       349762                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       349762                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  31908086681                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  31908086681                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  31908086681                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  31908086681                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050704                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050704                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050704                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050704                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91227.996984                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91227.996984                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91227.996984                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91227.996984                       # average overall mshr miss latency
system.cpu1.dcache.replacements                545797                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4940289                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4940289                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       699507                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       699507                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  54739997500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  54739997500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5639796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5639796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.124031                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.124031                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78255.110385                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78255.110385                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       527171                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       527171                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       172336                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       172336                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  12186384000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12186384000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030557                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030557                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70712.932875                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70712.932875                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       721332                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        721332                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       536998                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       536998                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  55237003761                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  55237003761                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1258330                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1258330                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426755                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426755                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 102862.587498                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102862.587498                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       359572                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       359572                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19721702681                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19721702681                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111154.524596                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111154.524596                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          242                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          242                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6446500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6446500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.437613                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.437613                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26638.429752                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26638.429752                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           80                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           80                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       613000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       613000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.144665                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.144665                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7662.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7662.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          156                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       935000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       935000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5993.589744                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5993.589744                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       803000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       803000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.423077                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.423077                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5214.285714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5214.285714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       371500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       371500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       349500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       349500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292239                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292239                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216931                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216931                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19147614000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19147614000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509170                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509170                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426048                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426048                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88265.918656                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88265.918656                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216931                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216931                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18930683000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18930683000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426048                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426048                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87265.918656                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87265.918656                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.534865                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6519811                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           566530                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.508324                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        295701500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.534865                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.922965                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922965                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15382984                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15382984                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 496155147500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22738496                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4963369                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22568944                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5196362                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5124601                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              31                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1063                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           696                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1759                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           81                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           81                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3265918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3265918                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12826846                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9911653                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          950                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          950                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38413833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34615063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        42714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1658771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        15523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1617487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77874307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1638989440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1475955456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1821760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69870592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       661632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68225792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       354944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63530560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3319410176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11993444                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106949632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37928268                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077749                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325920                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35373167     93.26%     93.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2367218      6.24%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36873      0.10%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  96114      0.25%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  54887      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37928268                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        51905230369                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         827663412                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           7956544                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         765097693                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4304201                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17328943524                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19227789701                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         851063760                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          21596455                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            46519                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               535318403500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 450974                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747188                       # Number of bytes of host memory used
host_op_rate                                   452397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1593.55                       # Real time elapsed on the host
host_tick_rate                               24576087                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718650818                       # Number of instructions simulated
sim_ops                                     720917327                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039163                       # Number of seconds simulated
sim_ticks                                 39163256000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            94.945859                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                6982027                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7353693                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1316513                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         12701565                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33623                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          55393                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21770                       # Number of indirect misses.
system.cpu0.branchPred.lookups               13661310                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12135                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4145                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1110569                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5961191                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1376017                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140940                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       20755283                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27402692                       # Number of instructions committed
system.cpu0.commit.committedOps              27468293                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     63595816                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.431920                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.411825                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     53300734     83.81%     83.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5701159      8.96%     92.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1423594      2.24%     95.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       764255      1.20%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       361582      0.57%     96.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       166431      0.26%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       173746      0.27%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       328298      0.52%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1376017      2.16%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     63595816                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69532                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27028730                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6778935                       # Number of loads committed
system.cpu0.commit.membars                      98769                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        99453      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19516045     71.05%     71.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6906      0.03%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6782506     24.69%     96.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1058239      3.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27468293                       # Class of committed instruction
system.cpu0.commit.refs                       7841628                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27402692                       # Number of Instructions Simulated
system.cpu0.committedOps                     27468293                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.749441                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.749441                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             30453766                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               207751                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6086594                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              53488647                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7491086                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 27243137                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1113301                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               635596                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               973159                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   13661310                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3693704                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     59225309                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                83412                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          875                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      60711031                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 582                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           72                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2638510                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.181324                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6728356                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7015650                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.805805                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          67274449                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.907287                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.053764                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30728444     45.68%     45.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                19417099     28.86%     74.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11237002     16.70%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5172390      7.69%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  254150      0.38%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  292927      0.44%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  107701      0.16%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16362      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   48374      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            67274449                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2823                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2044                       # number of floating regfile writes
system.cpu0.idleCycles                        8067644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1228760                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9037596                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.565870                       # Inst execution rate
system.cpu0.iew.exec_refs                    12285551                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1152184                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                8929705                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             11953169                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             69957                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           571906                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1242202                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           48183357                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11133367                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1322853                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             42633853                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 57931                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3587875                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1113301                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3684513                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       105070                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           22147                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          245                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5174234                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       179509                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           245                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       440204                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        788556                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 29767328                       # num instructions consuming a value
system.cpu0.iew.wb_count                     40947677                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824681                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 24548535                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.543490                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      41203149                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                54801690                       # number of integer regfile reads
system.cpu0.int_regfile_writes               31000575                       # number of integer regfile writes
system.cpu0.ipc                              0.363710                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.363710                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101995      0.23%      0.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             31018367     70.57%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7277      0.02%     70.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1992      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1385      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            11664296     26.54%     97.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1159418      2.64%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            632      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              43956706                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3441                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6822                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3301                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3476                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     224695                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005112                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 120414     53.59%     53.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    53      0.02%     53.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     52      0.02%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 90939     40.47%     94.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                13157      5.86%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               62      0.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              44075965                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         155473084                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     40944376                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         68895181                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  47975888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 43956706                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             207469                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       20715066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            67350                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         66529                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8361233                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     67274449                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.653394                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.132001                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           43544478     64.73%     64.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12630241     18.77%     83.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5869343      8.72%     92.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2742321      4.08%     96.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1676099      2.49%     98.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             412484      0.61%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             235562      0.35%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             130740      0.19%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              33181      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       67274449                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.583428                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           148184                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11170                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            11953169                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1242202                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6078                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        75342093                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2984428                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               17942540                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20420541                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                339177                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8779110                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7601939                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               248381                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             66410062                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              51261029                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           38532739                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26681902                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                413207                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1113301                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              8616004                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                18112202                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2893                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        66407169                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4141592                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             63754                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2266521                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         63746                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   110413397                       # The number of ROB reads
system.cpu0.rob.rob_writes                  100132593                       # The number of ROB writes
system.cpu0.timesIdled                         108903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2530                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.423839                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7035963                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7148637                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1322472                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12659444                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12132                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16353                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4221                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13527044                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2104                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3962                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1123771                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5715914                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1274574                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         128519                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21175227                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26053458                       # Number of instructions committed
system.cpu1.commit.committedOps              26114723                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     60091375                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.434584                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.406919                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     50123906     83.41%     83.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5610973      9.34%     92.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1385828      2.31%     95.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       709296      1.18%     96.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       333909      0.56%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       163800      0.27%     97.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       170645      0.28%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       318444      0.53%     97.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1274574      2.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     60091375                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20372                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25694086                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6514825                       # Number of loads committed
system.cpu1.commit.membars                      92103                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92103      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18754883     71.82%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            209      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6518787     24.96%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        748387      2.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26114723                       # Class of committed instruction
system.cpu1.commit.refs                       7267174                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26053458                       # Number of Instructions Simulated
system.cpu1.committedOps                     26114723                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.520462                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.520462                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29107001                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               199701                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6127322                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              52672100                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5585291                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27046261                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1125299                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               627700                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               957656                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13527044                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3502880                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     57977087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                60169                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      59795636                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2648000                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.205995                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4520306                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7048095                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.910592                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          63821508                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.942392                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.050940                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27721706     43.44%     43.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19172412     30.04%     73.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11132200     17.44%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5147664      8.07%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  211754      0.33%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  275663      0.43%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  114522      0.18%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12053      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   33534      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            63821508                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1845254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1246219                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8870573                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.632834                       # Inst execution rate
system.cpu1.iew.exec_refs                    11731900                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    860161                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                8928589                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11733782                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             60238                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           580377                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              993045                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           47254013                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10871739                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1330501                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             41556139                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 55990                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3114990                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1125299                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3209154                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        82296                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           12696                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5218957                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       240696                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            87                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       448353                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        797866                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 29227325                       # num instructions consuming a value
system.cpu1.iew.wb_count                     39915386                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825591                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 24129818                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.607848                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40196265                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                53376793                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30430192                       # number of integer regfile writes
system.cpu1.ipc                              0.396753                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.396753                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93563      0.22%      0.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30527806     71.18%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 246      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11397740     26.58%     97.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             866931      2.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              42886640                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     185453                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004324                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 111543     60.15%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 73036     39.38%     99.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  874      0.47%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              42978530                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         149850081                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     39915386                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         68393385                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  47069441                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 42886640                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             184572                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21139290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            69840                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         56053                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8554197                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     63821508                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.671978                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.137280                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           40682924     63.74%     63.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12171742     19.07%     82.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5861622      9.18%     92.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2716972      4.26%     96.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1640094      2.57%     98.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             386414      0.61%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             213084      0.33%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             119460      0.19%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29196      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       63821508                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.653095                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           131269                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9201                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11733782                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             993045                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1460                       # number of misc regfile reads
system.cpu1.numCycles                        65666762                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    12591337                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17528764                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19600505                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                318032                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6887103                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7645394                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               251244                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             65347460                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              50394893                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           38023858                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 26449187                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 79356                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1125299                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8306574                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18423353                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        65347460                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3524581                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             55778                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2110913                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         55757                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   106098171                       # The number of ROB reads
system.cpu1.rob.rob_writes                   98316597                       # The number of ROB writes
system.cpu1.timesIdled                          22203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.807338                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7071473                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7304687                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1336760                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12606998                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12938                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17060                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4122                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13482712                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2040                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3975                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1140203                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5690868                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1217129                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115179                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       21524263                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25928188                       # Number of instructions committed
system.cpu2.commit.committedOps              25982744                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     59712265                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.435132                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.393239                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     49572230     83.02%     83.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5779327      9.68%     92.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1424996      2.39%     95.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       721618      1.21%     96.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       331316      0.55%     96.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       179359      0.30%     97.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       174550      0.29%     97.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       311740      0.52%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1217129      2.04%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     59712265                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20439                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25570259                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6469818                       # Number of loads committed
system.cpu2.commit.membars                      82028                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82028      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18698132     71.96%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            215      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6473793     24.92%     97.20% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        728222      2.80%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25982744                       # Class of committed instruction
system.cpu2.commit.refs                       7202015                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25928188                       # Number of Instructions Simulated
system.cpu2.committedOps                     25982744                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.518423                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.518423                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             28357563                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               197550                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6179774                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52924532                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5705078                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 27332904                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1141773                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               625057                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               954502                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13482712                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3602393                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     57534305                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                61172                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          123                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      60067835                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2676660                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.206479                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4619053                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7084411                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.919901                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          63491820                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.950655                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.044372                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                27123216     42.72%     42.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19384294     30.53%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11215401     17.66%     90.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5142461      8.10%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  214705      0.34%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  279324      0.44%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   93819      0.15%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   10842      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27758      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            63491820                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1806327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1265377                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8870731                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.637710                       # Inst execution rate
system.cpu2.iew.exec_refs                    11716381                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    854821                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                8954397                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11724742                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             53322                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           575417                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1018075                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47472237                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10861560                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1354534                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             41641308                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 56442                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2941473                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1141773                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3037008                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        81227                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           12555                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5254924                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       285878                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            88                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       463316                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        802061                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 29132341                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39997701                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.824512                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24019975                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.612540                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40287709                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                53469318                       # number of integer regfile reads
system.cpu2.int_regfile_writes               30533154                       # number of integer regfile writes
system.cpu2.ipc                              0.397074                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.397074                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83533      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             30665385     71.32%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 257      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11389509     26.49%     98.01% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             856804      1.99%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              42995842                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     177962                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004139                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 105515     59.29%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     59.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 71445     40.15%     99.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1002      0.56%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43090271                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         149733550                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39997701                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         68961807                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47309753                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 42995842                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             162484                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       21489493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            72084                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         47305                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      8741108                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     63491820                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.677187                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.134111                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           40243822     63.38%     63.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12184547     19.19%     82.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5954840      9.38%     91.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2736682      4.31%     96.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1661971      2.62%     98.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             376756      0.59%     99.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             198100      0.31%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             109511      0.17%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              25591      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       63491820                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.658454                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           128333                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            9039                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11724742                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1018075                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1505                       # number of misc regfile reads
system.cpu2.numCycles                        65298147                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12959629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               17345662                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19520535                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                313170                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7016390                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               7491516                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               261050                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             65674342                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50627257                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38243469                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 26719101                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 59037                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1141773                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8120603                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                18722934                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        65674342                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3148291                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             48392                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2093031                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         48381                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   105992809                       # The number of ROB reads
system.cpu2.rob.rob_writes                   98800252                       # The number of ROB writes
system.cpu2.timesIdled                          22295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.713078                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                6883445                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7117388                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1311184                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         12350261                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12604                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16777                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4173                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13213065                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1852                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          4069                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1110658                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5654299                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1234866                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98830                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       21187459                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25850314                       # Number of instructions committed
system.cpu3.commit.committedOps              25896646                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     58259147                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.444508                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.410905                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     48232692     82.79%     82.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5681414      9.75%     92.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1388506      2.38%     94.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       744752      1.28%     96.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       328181      0.56%     96.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       175689      0.30%     97.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       177462      0.30%     97.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       295585      0.51%     97.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1234866      2.12%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     58259147                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20349                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25497399                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6423701                       # Number of loads committed
system.cpu3.commit.membars                      69697                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69697      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18666672     72.08%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            207      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6427770     24.82%     97.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        731946      2.83%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25896646                       # Class of committed instruction
system.cpu3.commit.refs                       7159716                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25850314                       # Number of Instructions Simulated
system.cpu3.committedOps                     25896646                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.466575                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.466575                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             27306534                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               201485                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6049705                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              52391260                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5624980                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 26976901                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1112257                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               639145                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               946283                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13213065                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3516954                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     56133703                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                57432                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          175                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      59363673                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2625566                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.207226                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4520277                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           6896049                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.931023                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          61966955                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.961554                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.042664                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                26088849     42.10%     42.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19066998     30.77%     72.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11061736     17.85%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5144386      8.30%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  225451      0.36%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279628      0.45%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   64866      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8537      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26504      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            61966955                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1794793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1231456                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 8769942                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.647825                       # Inst execution rate
system.cpu3.iew.exec_refs                    11565689                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    840806                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                8856944                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11605348                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             45585                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           551517                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              990859                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           47051911                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10724883                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1337559                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             41306423                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 57139                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2645591                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1112257                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2742420                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        75964                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           12809                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5181647                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       254844                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            65                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       450172                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        781284                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 28954392                       # num instructions consuming a value
system.cpu3.iew.wb_count                     39714971                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824346                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 23868438                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.622865                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      39991849                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                53044594                       # number of integer regfile reads
system.cpu3.int_regfile_writes               30359966                       # number of integer regfile writes
system.cpu3.ipc                              0.405420                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.405420                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71247      0.17%      0.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             30484002     71.48%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 228      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11247209     26.37%     98.03% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             840942      1.97%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              42643982                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     177172                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004155                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 108409     61.19%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     61.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 67762     38.25%     99.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1001      0.56%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              42749907                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         147501034                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     39714971                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         68207236                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  46915708                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 42643982                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             136203                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       21155265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            68943                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         37373                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8574245                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     61966955                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.688173                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.143171                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           39003084     62.94%     62.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           11953677     19.29%     82.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5916376      9.55%     91.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2739071      4.42%     96.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1637186      2.64%     98.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             377655      0.61%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             202553      0.33%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             110821      0.18%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26532      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       61966955                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.668802                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           106804                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           10083                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11605348                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             990859                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1550                       # number of misc regfile reads
system.cpu3.numCycles                        63761748                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    14494834                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               16891493                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19475408                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                314553                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6904847                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               7460343                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               246826                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             65046040                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              50161104                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           37979028                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 26392090                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 78253                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1112257                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8098404                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                18503620                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        65046040                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2567864                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             40145                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2024842                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         40149                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   104099247                       # The number of ROB reads
system.cpu3.rob.rob_writes                   97882621                       # The number of ROB writes
system.cpu3.timesIdled                          22026                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3155746                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                34774                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3271867                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              27435                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 69863                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3707229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7121578                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       728523                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       391384                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2554673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2159773                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5569100                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2551157                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3619708                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       379207                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3036533                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13796                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21039                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51215                       # Transaction distribution
system.membus.trans_dist::ReadExResp            50708                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3619711                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            75                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10791994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10791994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    259175872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               259175872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            31050                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3705838                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3705838    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3705838                       # Request fanout histogram
system.membus.respLayer1.occupancy        18853237682                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             48.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9468169828                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1594                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          798                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8163635.338346                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12063040.712366                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          798    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    123242000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            798                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    32648675000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6514581000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3577287                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3577287                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3577287                       # number of overall hits
system.cpu2.icache.overall_hits::total        3577287                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25106                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25106                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25106                       # number of overall misses
system.cpu2.icache.overall_misses::total        25106                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1526234000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1526234000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1526234000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1526234000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3602393                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3602393                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3602393                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3602393                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006969                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006969                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006969                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006969                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 60791.603601                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60791.603601                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 60791.603601                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60791.603601                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4251                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               84                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    50.607143                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23438                       # number of writebacks
system.cpu2.icache.writebacks::total            23438                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1668                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1668                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1668                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1668                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23438                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23438                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23438                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23438                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1400982500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1400982500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1400982500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1400982500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006506                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006506                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006506                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006506                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 59773.978155                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59773.978155                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 59773.978155                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59773.978155                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23438                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3577287                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3577287                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25106                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25106                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1526234000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1526234000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3602393                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3602393                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006969                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006969                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 60791.603601                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60791.603601                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1668                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1668                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23438                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23438                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1400982500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1400982500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006506                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006506                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 59773.978155                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59773.978155                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3668587                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23470                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           156.309629                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7228224                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7228224                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8655727                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8655727                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8655727                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8655727                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2462757                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2462757                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2462757                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2462757                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 168902216534                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 168902216534                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 168902216534                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 168902216534                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11118484                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11118484                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11118484                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11118484                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.221501                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.221501                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.221501                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.221501                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 68582.574949                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 68582.574949                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 68582.574949                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 68582.574949                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4784576                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        70647                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            87629                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            926                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.600372                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.292657                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       618750                       # number of writebacks
system.cpu2.dcache.writebacks::total           618750                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1831219                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1831219                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1831219                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1831219                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       631538                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       631538                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       631538                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       631538                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  46060161865                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  46060161865                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  46060161865                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  46060161865                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.056801                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056801                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.056801                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056801                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 72933.318130                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 72933.318130                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 72933.318130                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 72933.318130                       # average overall mshr miss latency
system.cpu2.dcache.replacements                618747                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8079134                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8079134                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2338799                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2338799                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 160823468500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 160823468500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10417933                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10417933                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.224497                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.224497                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 68763.270593                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 68763.270593                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1736580                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1736580                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       602219                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       602219                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  44498498000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  44498498000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.057806                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.057806                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 73890.890191                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 73890.890191                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       576593                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        576593                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       123958                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       123958                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   8078748034                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   8078748034                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       700551                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       700551                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.176944                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.176944                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 65173.268639                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65173.268639                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        94639                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        94639                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29319                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29319                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1561663865                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1561663865                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041851                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041851                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 53264.567857                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 53264.567857                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27103                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27103                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1672                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1672                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     40721500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     40721500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.058106                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.058106                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24354.964115                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24354.964115                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          462                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          462                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1210                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1210                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16934000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16934000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.042050                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.042050                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13995.041322                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13995.041322                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21665                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21665                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5707                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5707                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     41511000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     41511000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.208498                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.208498                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7273.698966                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7273.698966                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5511                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5511                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     36155000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     36155000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.201337                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.201337                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6560.515333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6560.515333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2285000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2285000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1086                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1086                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2889                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2889                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     24877000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     24877000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3975                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3975                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.726792                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.726792                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  8610.938041                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  8610.938041                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2888                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2888                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     21988000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     21988000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.726541                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.726541                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  7613.573407                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  7613.573407                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.973984                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9350526                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           632437                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.784913                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.973984                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.967937                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.967937                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         22989621                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        22989621                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1698                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          850                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8568007.647059                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   16060445.591404                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          850    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    243404500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            850                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    31880449500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7282806500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3492215                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3492215                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3492215                       # number of overall hits
system.cpu3.icache.overall_hits::total        3492215                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24739                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24739                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24739                       # number of overall misses
system.cpu3.icache.overall_misses::total        24739                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1510980999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1510980999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1510980999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1510980999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3516954                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3516954                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3516954                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3516954                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007034                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61076.882614                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61076.882614                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61076.882614                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61076.882614                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3771                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               78                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.346154                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        22978                       # number of writebacks
system.cpu3.icache.writebacks::total            22978                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1761                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1761                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1761                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1761                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        22978                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22978                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        22978                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22978                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1381243000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1381243000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1381243000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1381243000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006533                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006533                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006533                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006533                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 60111.541474                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60111.541474                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 60111.541474                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60111.541474                       # average overall mshr miss latency
system.cpu3.icache.replacements                 22978                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3492215                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3492215                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24739                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24739                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1510980999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1510980999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3516954                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3516954                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61076.882614                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61076.882614                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1761                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1761                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        22978                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22978                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1381243000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1381243000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006533                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006533                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 60111.541474                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60111.541474                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3572193                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23010                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           155.245241                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7056886                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7056886                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8571307                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8571307                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8571307                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8571307                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2450553                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2450553                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2450553                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2450553                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 167437312694                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 167437312694                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 167437312694                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 167437312694                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11021860                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11021860                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11021860                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11021860                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.222336                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.222336                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.222336                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.222336                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 68326.338053                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68326.338053                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 68326.338053                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68326.338053                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4412725                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        75497                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            81709                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            950                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.005373                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    79.470526                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       604758                       # number of writebacks
system.cpu3.dcache.writebacks::total           604758                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1833215                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1833215                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1833215                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1833215                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       617338                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       617338                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       617338                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       617338                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  44712973373                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  44712973373                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  44712973373                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  44712973373                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.056010                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.056010                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.056010                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.056010                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 72428.675009                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 72428.675009                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 72428.675009                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 72428.675009                       # average overall mshr miss latency
system.cpu3.dcache.replacements                604757                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7992335                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7992335                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2321093                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2321093                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 159215001000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 159215001000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10313428                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10313428                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.225055                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.225055                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 68594.839156                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68594.839156                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1733500                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1733500                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       587593                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       587593                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43160730500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43160730500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.056974                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.056974                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 73453.445667                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 73453.445667                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       578972                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        578972                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       129460                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       129460                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   8222311694                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8222311694                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       708432                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       708432                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.182742                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.182742                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 63512.372115                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 63512.372115                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        99715                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        99715                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29745                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29745                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1552242873                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1552242873                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.041987                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041987                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 52185.001614                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 52185.001614                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        22958                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22958                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1645                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1645                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     44929500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     44929500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.066862                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.066862                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27312.765957                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27312.765957                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          502                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          502                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1143                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1143                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     15303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     15303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.046458                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.046458                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13388.451444                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13388.451444                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17981                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17981                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5163                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5163                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     34381500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     34381500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23144                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23144                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.223082                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.223082                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6659.209762                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6659.209762                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5045                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5045                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     29483500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     29483500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.217983                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.217983                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5844.103072                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5844.103072                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2250500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2250500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2103500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2103500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1095                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1095                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2974                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2974                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     24556500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     24556500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         4069                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         4069                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.730892                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.730892                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  8257.061197                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  8257.061197                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2972                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2972                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     21582500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     21582500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.730401                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.730401                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  7261.944818                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  7261.944818                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.748630                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9243050                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           618214                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.951214                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.748630                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.960895                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960895                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22765539                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22765539                       # Number of data accesses
system.cpu0.numPwrStateTransitions                470                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          235                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6350346.808511                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12423964.002534                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          235    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     96983500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            235                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    37670924500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1492331500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3576975                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3576975                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3576975                       # number of overall hits
system.cpu0.icache.overall_hits::total        3576975                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116723                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116723                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116723                       # number of overall misses
system.cpu0.icache.overall_misses::total       116723                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6642166972                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6642166972                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6642166972                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6642166972                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3693698                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3693698                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3693698                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3693698                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031601                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031601                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031601                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031601                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 56905.382590                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56905.382590                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 56905.382590                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56905.382590                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        18042                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              391                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.143223                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109460                       # number of writebacks
system.cpu0.icache.writebacks::total           109460                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7262                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7262                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7262                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7262                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109461                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109461                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109461                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109461                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6191216472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6191216472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6191216472                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6191216472                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029635                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029635                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029635                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029635                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 56560.934689                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56560.934689                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 56560.934689                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56560.934689                       # average overall mshr miss latency
system.cpu0.icache.replacements                109460                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3576975                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3576975                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6642166972                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6642166972                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3693698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3693698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031601                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031601                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 56905.382590                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56905.382590                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7262                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7262                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109461                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109461                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6191216472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6191216472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029635                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029635                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 56560.934689                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56560.934689                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3687859                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109492                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            33.681538                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7496856                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7496856                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8908381                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8908381                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8908381                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8908381                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2715131                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2715131                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2715131                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2715131                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 184862421692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 184862421692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 184862421692                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 184862421692                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11623512                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11623512                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11623512                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11623512                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.233590                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.233590                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.233590                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.233590                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68086.004577                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68086.004577                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68086.004577                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68086.004577                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6025593                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        74489                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           115324                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            940                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.249254                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.243617                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       697001                       # number of writebacks
system.cpu0.dcache.writebacks::total           697001                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2005463                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2005463                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2005463                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2005463                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       709668                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       709668                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       709668                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       709668                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  51761308223                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  51761308223                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  51761308223                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  51761308223                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.061055                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061055                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.061055                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061055                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 72937.356937                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72937.356937                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 72937.356937                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72937.356937                       # average overall mshr miss latency
system.cpu0.dcache.replacements                696998                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8175778                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8175778                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2423997                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2423997                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 167036812500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 167036812500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10599775                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10599775                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.228684                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.228684                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68909.661398                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68909.661398                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1774304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1774304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       649693                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       649693                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  48250216000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  48250216000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.061293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.061293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 74266.178026                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74266.178026                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       732603                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        732603                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       291134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       291134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  17825609192                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  17825609192                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1023737                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1023737                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.284384                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.284384                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61228.194550                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61228.194550                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       231159                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       231159                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59975                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59975                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3511092223                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3511092223                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058584                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058584                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58542.596465                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58542.596465                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32889                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32889                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2873                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2873                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     71552500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     71552500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.080337                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.080337                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24905.151410                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24905.151410                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2101                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2101                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          772                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          772                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7691500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7691500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021587                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021587                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9963.082902                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9963.082902                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         7045                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7045                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     60041500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     60041500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34639                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34639                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.203383                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.203383                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8522.569198                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8522.569198                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6866                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6866                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     53232500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     53232500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.198216                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.198216                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7753.058549                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7753.058549                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       839500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       839500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       782500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       782500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2040                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2040                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2105                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2105                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     23251498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     23251498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4145                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4145                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.507841                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.507841                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11045.842280                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11045.842280                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2105                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2105                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     21146498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     21146498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.507841                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.507841                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10045.842280                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10045.842280                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.732739                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9691704                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           708358                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.681929                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.732739                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991648                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991648                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         24104442                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        24104442                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               51669                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              254224                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10921                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              239414                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               11382                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              238816                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               11202                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              236192                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1053820                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              51669                       # number of overall hits
system.l2.overall_hits::.cpu0.data             254224                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10921                       # number of overall hits
system.l2.overall_hits::.cpu1.data             239414                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              11382                       # number of overall hits
system.l2.overall_hits::.cpu2.data             238816                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              11202                       # number of overall hits
system.l2.overall_hits::.cpu3.data             236192                       # number of overall hits
system.l2.overall_hits::total                 1053820                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             57791                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            440610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            385554                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             12056                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            380974                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             11776                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            369722                       # number of demand (read+write) misses
system.l2.demand_misses::total                1670865                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            57791                       # number of overall misses
system.l2.overall_misses::.cpu0.data           440610                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12382                       # number of overall misses
system.l2.overall_misses::.cpu1.data           385554                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            12056                       # number of overall misses
system.l2.overall_misses::.cpu2.data           380974                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            11776                       # number of overall misses
system.l2.overall_misses::.cpu3.data           369722                       # number of overall misses
system.l2.overall_misses::total               1670865                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5454268865                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  47357631285                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1246805900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  42484062418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1222153916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  41995210464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1206184886                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  40718682744                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     181685000478                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5454268865                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  47357631285                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1246805900                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  42484062418                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1222153916                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  41995210464                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1206184886                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  40718682744                       # number of overall miss cycles
system.l2.overall_miss_latency::total    181685000478                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          694834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23303                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          624968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23438                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          619790                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           22978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          605914                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2724685                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         694834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23303                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         624968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23438                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         619790                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          22978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         605914                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2724685                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.527965                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.634123                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.531348                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.616918                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.514378                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.614682                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.512490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.610189                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.613232                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.527965                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.634123                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.531348                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.616918                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.514378                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.614682                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.512490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.610189                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.613232                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94379.208960                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107481.971097                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100695.033113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110189.655452                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101373.085269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 110231.171849                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102427.385020                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 110133.242663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108737.091553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94379.208960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107481.971097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100695.033113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110189.655452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101373.085269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 110231.171849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102427.385020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 110133.242663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108737.091553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1107963                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     57986                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.107422                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1601795                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              379207                       # number of writebacks
system.l2.writebacks::total                    379207                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            786                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          71637                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          58373                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4136                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          56404                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3889                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          54992                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              254389                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           786                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         71637                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4172                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         58373                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4136                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         56404                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3889                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         54992                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             254389                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        57005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       368973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       327181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       324570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       314730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1416476                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        57005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       368973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       327181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       324570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       314730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2577474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3993950                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4826473878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  38896856110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    782009448                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  35181075717                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    766389448                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  34901948827                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    772413438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  33848491556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 149975658422                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4826473878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  38896856110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    782009448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  35181075717                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    766389448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  34901948827                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    772413438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  33848491556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 207283692079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 357259350501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.520784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.531023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.352315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.523516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.337913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.523677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.343241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.519430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.519868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.520784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.531023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.352315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.523516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.337913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.523677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.343241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.519430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.465839                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84667.553337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105419.247777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95250.846285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107527.869030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 96766.344444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107532.886055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 97935.011792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 107547.712503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105879.420775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84667.553337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105419.247777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95250.846285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107527.869030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 96766.344444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107532.886055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 97935.011792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 107547.712503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80421.254328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89450.130948                       # average overall mshr miss latency
system.l2.replacements                        5613389                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       446405                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           446405                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       446405                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       446405                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1833210                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1833210                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1833210                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1833210                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2577474                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2577474                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 207283692079                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 207283692079                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80421.254328                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80421.254328                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             161                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             287                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             328                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             336                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1112                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           763                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           367                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           356                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           353                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1839                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10090500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       623000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       715500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       683500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12112500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          924                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          654                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          684                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          689                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2951                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.825758                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.561162                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.520468                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.512337                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.623179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13224.770642                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1697.547684                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2009.831461                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1936.260623                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6586.460033                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          763                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          365                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          356                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          352                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1836                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     15304992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      7434498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7184496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7102498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     37026484                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.825758                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.558104                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.520468                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.510885                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.622162                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20058.967235                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20368.487671                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20181.168539                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20177.551136                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20166.930283                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           593                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           426                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           363                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           296                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1678                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          916                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          578                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          559                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          402                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2455                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     14328493                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     10323496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      9972996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5403998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     40028983                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1509                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1004                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          922                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          698                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.607025                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.575697                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.606291                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.575931                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.594000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 15642.459607                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 17860.719723                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 17840.779964                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 13442.781095                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16305.084725                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          914                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          577                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          557                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          402                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2450                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     18451999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     11651000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     11279999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8063500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     49446498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.605699                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.574701                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.604121                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.575931                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.592790                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20188.182713                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20192.374350                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20251.344704                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20058.457711                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20182.244082                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18449                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            14458                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            14906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            15156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 62969                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          37300                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          12742                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          12169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          12337                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               74548                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3156300924                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1339114439                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1321992929                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1309740440                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7127148732                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        27075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.669070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.468456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.449455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.448732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.542100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84619.327721                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105094.525114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 108636.118744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 106163.608657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95604.828191                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16508                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3049                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2096                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         2457                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            24110                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        20792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9693                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        10073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         9880                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1952340951                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1050730448                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1088373945                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1057104951                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5148550295                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.372957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.356360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.372041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.359364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.366776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93898.660591                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108400.954091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108048.639432                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106994.428239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102076.813018                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         51669                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10921                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         11382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         11202                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              85174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        57791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        12056                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        11776                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5454268865                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1246805900                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1222153916                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1206184886                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9129413567                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23303                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        22978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179179                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.527965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.531348                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.514378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.512490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.524643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94379.208960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100695.033113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101373.085269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102427.385020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97116.255167                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          786                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4172                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4136                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3889                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         12983                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        57005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8210                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7920                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81022                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4826473878                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    782009448                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    766389448                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    772413438                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7147286212                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.520784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.352315                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.337913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.343241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.452185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84667.553337                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95250.846285                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 96766.344444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 97935.011792                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88214.141986                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       235775                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       224956                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       223910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       221036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            905677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       403310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       372812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       368805                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       357385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1502312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  44201330361                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  41144947979                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  40673217535                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  39408942304                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 165428438179                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       639085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       597768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       592715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       578421                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2407989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.631074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.623673                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.622230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.617863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.623887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109596.415564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110363.797246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 110283.801833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 110270.275205                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110115.900145                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        55129                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        55324                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        54308                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        52535                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       217296                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       348181                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       317488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       314497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       304850                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1285016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  36944515159                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  34130345269                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  33813574882                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  32791386605                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 137679821915                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.544812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.531122                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.530604                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.527038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.533647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 106107.211936                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107501.213492                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 107516.367031                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 107565.644104                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107142.496214                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           39                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                72                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           65                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             121                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2373498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       255999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       251000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       358999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3239496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          104                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           193                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.625000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.628571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.692308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.571429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.626943                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 36515.353846                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11636.318182                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 13944.444444                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 22437.437500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 26772.694215                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           47                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       503999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       419498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       293500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       234500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1451497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.576923                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.428571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.383420                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19384.576923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19976.095238                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19566.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19541.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19614.824324                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999867                       # Cycle average of tags in use
system.l2.tags.total_refs                     7008546                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5613571                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.248500                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.532198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.338076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.892628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.182959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.061432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.175766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.006027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.153302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.884641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.772838                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.320816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.060822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.047835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.046969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.045073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.449576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45707971                       # Number of tag accesses
system.l2.tags.data_accesses                 45707971                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3648320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      23664384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        525440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      20976512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        506880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      20810432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        504832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      20172032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    144097792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          234906624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3648320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       525440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       506880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       504832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5185472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24269248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24269248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          57005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         369756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         327758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         325163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         315188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2251528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3670416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       379207                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             379207                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         93156708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        604249657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13416658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        535617161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         12942744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        531376451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         12890450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        515075457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3679412968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5998138255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     93156708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13416658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     12942744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     12890450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        132406560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      619694338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            619694338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      619694338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        93156708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       604249657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13416658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       535617161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        12942744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       531376451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        12890450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       515075457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3679412968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6617832593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    370963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     57005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    362229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    323858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    321246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    311725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2241990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000178041250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22774                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22774                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5233805                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             351540                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3670419                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     379207                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3670419                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   379207                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  28348                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8244                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            126641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            154870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            147847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            152824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            234743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            217074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            215080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            188963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            203328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            157746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           245298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           143900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           146293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           273647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           468365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           565452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26945                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 158614626839                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18210355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            226903458089                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43550.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62300.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3093427                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  336911                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3670419                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               379207                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  169708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  216365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  275761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  281076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  299137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  301669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  289264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  274736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  252918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  235223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 254238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 319227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 223585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  97232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  65713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  42139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       582694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    440.768266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   313.487524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.546797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        50619      8.69%      8.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       204046     35.02%     43.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77719     13.34%     57.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55875      9.59%     66.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29710      5.10%     71.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17880      3.07%     74.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15630      2.68%     77.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11538      1.98%     79.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119677     20.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       582694                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     159.915474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     96.392596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.950448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17721     77.81%     77.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4318     18.96%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          555      2.44%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          110      0.48%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           42      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           10      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            5      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            5      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22774                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.288794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.256451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.140497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20721     90.99%     90.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              342      1.50%     92.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              718      3.15%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              359      1.58%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              211      0.93%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              145      0.64%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              106      0.47%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               64      0.28%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               34      0.15%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               25      0.11%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               24      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22774                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              233092544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1814272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23741504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               234906816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24269248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5951.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       606.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5998.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    619.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        51.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    46.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   39163232000                       # Total gap between requests
system.mem_ctrls.avgGap                       9670.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3648320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     23182656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       525440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     20726912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       506880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     20559744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       504832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     19950400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    143487360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23741504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 93156707.910087957978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 591949147.435545206070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13416657.695672698319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 529243840.195513844490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 12942744.086446745321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 524975349.342761456966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 12890450.170945949852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 509416275.296415567398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3663826112.925850868225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 606218849.627824664116                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        57006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       369756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       327758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       325163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       315188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2251530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       379207                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2455313812                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  23475106927                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    436057336                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  21473744593                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    432374568                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  21303937127                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    439930830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  20665732635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 136221260261                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1010860674680                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43071.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63488.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53112.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65517.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     54592.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     65517.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     55772.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65566.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60501.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2665722.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2530737300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1345122570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15736767060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          963491940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3091639200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17643348510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        181133760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41492240340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1059.468609                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    323535733                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1307800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37531920267                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1629697860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            866201160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10267619880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          972924480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3091639200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17142153780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        603192480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34573428840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        882.802718                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1422414502                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1307800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36433041498                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1608                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          805                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7863698.136646                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10203573.534317                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          805    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69277500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            805                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    32832979000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6330277000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3477895                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3477895                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3477895                       # number of overall hits
system.cpu1.icache.overall_hits::total        3477895                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24985                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24985                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24985                       # number of overall misses
system.cpu1.icache.overall_misses::total        24985                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1548765999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1548765999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1548765999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1548765999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3502880                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3502880                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3502880                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3502880                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007133                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007133                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61987.832660                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61987.832660                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61987.832660                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61987.832660                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3288                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    53.901639                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23303                       # number of writebacks
system.cpu1.icache.writebacks::total            23303                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1682                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1682                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1682                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1682                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23303                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23303                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23303                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23303                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1419901999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1419901999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1419901999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1419901999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006653                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006653                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006653                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006653                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60932.154615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60932.154615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60932.154615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60932.154615                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23303                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3477895                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3477895                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24985                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24985                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1548765999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1548765999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3502880                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3502880                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007133                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007133                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61987.832660                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61987.832660                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1682                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1682                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23303                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23303                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1419901999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1419901999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006653                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006653                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60932.154615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60932.154615                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3581304                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23335                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           153.473495                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7029063                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7029063                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8647802                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8647802                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8647802                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8647802                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2494519                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2494519                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2494519                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2494519                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 171510301527                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 171510301527                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 171510301527                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 171510301527                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11142321                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11142321                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11142321                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11142321                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.223878                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.223878                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.223878                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.223878                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68754.858763                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68754.858763                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68754.858763                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68754.858763                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4841599                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        70916                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            88891                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            907                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.466695                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.187431                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       623907                       # number of writebacks
system.cpu1.dcache.writebacks::total           623907                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1857469                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1857469                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1857469                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1857469                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637050                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637050                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637050                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637050                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  46566620884                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  46566620884                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  46566620884                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  46566620884                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.057174                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.057174                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.057174                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.057174                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73097.277897                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73097.277897                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73097.277897                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73097.277897                       # average overall mshr miss latency
system.cpu1.dcache.replacements                623906                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8064680                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8064680                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2360248                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2360248                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 162617503500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 162617503500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10424928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10424928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.226404                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.226404                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68898.481643                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68898.481643                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1752602                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1752602                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       607646                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       607646                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  44992451000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  44992451000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.058288                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.058288                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74043.852835                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74043.852835                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       583122                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        583122                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       134271                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       134271                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   8892798027                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   8892798027                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       717393                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717393                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.187165                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.187165                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66230.221172                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66230.221172                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       104867                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       104867                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29404                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29404                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1574169884                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1574169884                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040987                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040987                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 53535.909536                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53535.909536                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30395                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30395                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1687                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1687                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     43338500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43338500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.052584                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.052584                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25689.685833                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25689.685833                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          410                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          410                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1277                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1277                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     18035000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     18035000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.039804                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.039804                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14122.944401                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14122.944401                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24681                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24681                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5960                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5960                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     43965500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     43965500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30641                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30641                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.194511                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.194511                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7376.761745                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7376.761745                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5795                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5795                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     38310500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     38310500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.189126                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.189126                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6610.957722                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6610.957722                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2007500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2007500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1867500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1867500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1044                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1044                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2918                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2918                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     23987000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     23987000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3962                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3962                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.736497                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.736497                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  8220.356408                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  8220.356408                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2917                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2917                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     21069000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     21069000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.736244                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.736244                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  7222.831676                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  7222.831676                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.056740                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9353855                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637967                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.661973                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.056740                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.970523                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.970523                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23055951                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23055951                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  39163256000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2630048                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           12                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       825612                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2277178                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5234182                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3868640                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14907                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22718                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37625                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          499                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           145296                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          145296                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179179                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2450881                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          193                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          193                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2113881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1897699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        70314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1881418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        68934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1838689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8269224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14010880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     89077056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2982784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     79928064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3000064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79266432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2941184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77483072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348689536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9563746                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27544512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12314253                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333290                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.678676                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9219257     74.87%     74.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2465418     20.02%     94.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 328880      2.67%     97.56% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 221751      1.80%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  78947      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12314253                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5523886928                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         959246513                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37208397                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         937605309                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36385284                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1073942077                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164569038                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         967839146                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37028787                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
