

================================================================
== Vitis HLS Report for 'fp2mul503_mont_4_Pipeline_VITIS_LOOP_349_1167'
================================================================
* Date:           Tue May 20 14:32:59 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_349_1  |       17|       17|         3|          2|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_211 = alloca i32 1" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:197]   --->   Operation 6 'alloca' 'i_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 7 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 0, i4 %i_211" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:197]   --->   Operation 8 'store' 'store_ln347' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i.i38"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i4 %i_211" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln349 = icmp_eq  i4 %i, i4 8" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 11 'icmp' 'icmp_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln349 = add i4 %i, i4 1" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 12 'add' 'add_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %icmp_ln349, void %for.inc.i.i38.split, void %for.inc.i.i53.preheader.exitStub" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 13 'br' 'br_ln349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i4 %i" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 14 'trunc' 'trunc_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 15 'zext' 'zext_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln350_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %zext_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 16 'bitconcatenate' 'zext_ln350_s' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln350_83 = zext i5 %zext_ln350_s" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 17 'zext' 'zext_ln350_83' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln350_83" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 18 'getelementptr' 'PKB_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 19 'load' 'PKB_load' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln350_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 20 'bitconcatenate' 'or_ln350_4' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln350 = sext i4 %or_ln350_4" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 21 'sext' 'sext_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln350_85 = zext i5 %sext_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 22 'zext' 'zext_ln350_85' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%PKB_addr_12 = getelementptr i64 %PKB, i32 0, i32 %zext_ln350_85" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 23 'getelementptr' 'PKB_addr_12' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%PKB_load_8 = load i6 %PKB_addr_12" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 24 'load' 'PKB_load_8' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 %add_ln349, i4 %i_211" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:197]   --->   Operation 25 'store' 'store_ln347' <Predicate = (!icmp_ln349)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%carry = phi i1 %tmp, void %for.inc.i.i38.split, i1 0, void %newFuncRoot" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 26 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 28 'load' 'PKB_load' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln350_84 = zext i1 %carry" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 29 'zext' 'zext_ln350_84' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.52ns)   --->   "%tempReg = add i64 %PKB_load, i64 %zext_ln350_84" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 30 'add' 'tempReg' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load_8 = load i6 %PKB_addr_12" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 31 'load' 'PKB_load_8' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln349)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln347 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:197]   --->   Operation 32 'specpipeline' 'specpipeline_ln347' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 33 'specloopname' 'specloopname_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.52ns)   --->   "%add_ln350 = add i64 %PKB_load_8, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 34 'add' 'add_ln350' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln350_86 = zext i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 35 'zext' 'zext_ln350_86' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%t2_addr = getelementptr i64 %t2, i32 0, i32 %zext_ln350_86" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 36 'getelementptr' 't2_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln350 = store i64 %add_ln350, i3 %t2_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 37 'store' 'store_ln350' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_115)   --->   "%xor_ln350 = xor i64 %add_ln350, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 38 'xor' 'xor_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_115)   --->   "%xor_ln350_113 = xor i64 %PKB_load_8, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 39 'xor' 'xor_ln350_113' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_115)   --->   "%or_ln350 = or i64 %xor_ln350, i64 %xor_ln350_113" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 40 'or' 'or_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_45)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 41 'bitselect' 'bit_sel1' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_45)   --->   "%xor_ln350_114 = xor i1 %bit_sel1, i1 1" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 42 'xor' 'xor_ln350_114' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_45)   --->   "%trunc_ln350_55 = trunc i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 43 'trunc' 'trunc_ln350_55' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_45)   --->   "%xor_ln350_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln350_114, i63 %trunc_ln350_55" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 44 'bitconcatenate' 'xor_ln350_s' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_45)   --->   "%and_ln350 = and i64 %PKB_load, i64 %xor_ln350_s" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 45 'and' 'and_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln350_115 = xor i64 %or_ln350, i64 %add_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 46 'xor' 'xor_ln350_115' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln350_45 = or i64 %xor_ln350_115, i64 %and_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:197]   --->   Operation 47 'or' 'or_ln350_45' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln350_45, i32 63" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 48 'bitselect' 'tmp' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln349 = br void %for.inc.i.i38" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:197]   --->   Operation 49 'br' 'br_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ t2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_211                      (alloca                ) [ 0100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
store_ln347                (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0111]
i                          (load                  ) [ 0000]
icmp_ln349                 (icmp                  ) [ 0111]
add_ln349                  (add                   ) [ 0000]
br_ln349                   (br                    ) [ 0000]
trunc_ln350                (trunc                 ) [ 0111]
zext_ln350                 (zext                  ) [ 0000]
zext_ln350_s               (bitconcatenate        ) [ 0000]
zext_ln350_83              (zext                  ) [ 0000]
PKB_addr                   (getelementptr         ) [ 0010]
or_ln350_4                 (bitconcatenate        ) [ 0000]
sext_ln350                 (sext                  ) [ 0000]
zext_ln350_85              (zext                  ) [ 0000]
PKB_addr_12                (getelementptr         ) [ 0010]
store_ln347                (store                 ) [ 0000]
carry                      (phi                   ) [ 0010]
speclooptripcount_ln0      (speclooptripcount     ) [ 0000]
PKB_load                   (load                  ) [ 0101]
zext_ln350_84              (zext                  ) [ 0000]
tempReg                    (add                   ) [ 0101]
PKB_load_8                 (load                  ) [ 0101]
specpipeline_ln347         (specpipeline          ) [ 0000]
specloopname_ln349         (specloopname          ) [ 0000]
add_ln350                  (add                   ) [ 0000]
zext_ln350_86              (zext                  ) [ 0000]
t2_addr                    (getelementptr         ) [ 0000]
store_ln350                (store                 ) [ 0000]
xor_ln350                  (xor                   ) [ 0000]
xor_ln350_113              (xor                   ) [ 0000]
or_ln350                   (or                    ) [ 0000]
bit_sel1                   (bitselect             ) [ 0000]
xor_ln350_114              (xor                   ) [ 0000]
trunc_ln350_55             (trunc                 ) [ 0000]
xor_ln350_s                (bitconcatenate        ) [ 0000]
and_ln350                  (and                   ) [ 0000]
xor_ln350_115              (xor                   ) [ 0000]
or_ln350_45                (or                    ) [ 0000]
tmp                        (bitselect             ) [ 0111]
br_ln349                   (br                    ) [ 0111]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="PKB">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_211_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_211/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="PKB_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="6" slack="0"/>
<pin id="61" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="0"/>
<pin id="64" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="65" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="66" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="64" slack="1"/>
<pin id="67" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/1 PKB_load_8/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="PKB_addr_12_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="5" slack="0"/>
<pin id="73" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr_12/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="t2_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="3" slack="0"/>
<pin id="81" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t2_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln350_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/3 "/>
</bind>
</comp>

<comp id="90" class="1005" name="carry_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="carry_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln347_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln349_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="4" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln349_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="trunc_ln350_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln350_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln350_s_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="3" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln350_s/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln350_83_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_83/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="or_ln350_4_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln350_4/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sext_ln350_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln350/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln350_85_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_85/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln347_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln350_84_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_84/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tempReg_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln350_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="0" index="1" bw="64" slack="1"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln350_86_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="2"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_86/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="xor_ln350_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="1"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="xor_ln350_113_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="0" index="1" bw="64" slack="1"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_113/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="or_ln350_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="bit_sel1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="1"/>
<pin id="201" dir="0" index="2" bw="7" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="xor_ln350_114_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_114/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln350_55_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350_55/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln350_s_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="63" slack="0"/>
<pin id="218" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln350_s/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="and_ln350_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="1"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln350/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="xor_ln350_115_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_115/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln350_45_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350_45/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_211_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_211 "/>
</bind>
</comp>

<comp id="254" class="1005" name="icmp_ln349_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln349 "/>
</bind>
</comp>

<comp id="258" class="1005" name="trunc_ln350_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="2"/>
<pin id="260" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln350 "/>
</bind>
</comp>

<comp id="263" class="1005" name="PKB_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="1"/>
<pin id="265" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="268" class="1005" name="PKB_addr_12_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="1"/>
<pin id="270" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr_12 "/>
</bind>
</comp>

<comp id="273" class="1005" name="PKB_load_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="PKB_load "/>
</bind>
</comp>

<comp id="278" class="1005" name="tempReg_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="287" class="1005" name="PKB_load_8_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="PKB_load_8 "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="52" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="106" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="121" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="163"><net_src comp="115" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="94" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="59" pin="7"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="174" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="187"><net_src comp="174" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="196"><net_src comp="183" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="205" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="192" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="174" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="222" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="233" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="48" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="257"><net_src comp="109" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="121" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="266"><net_src comp="52" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="271"><net_src comp="69" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="276"><net_src comp="59" pin="7"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="281"><net_src comp="168" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="290"><net_src comp="59" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="296"><net_src comp="239" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="94" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t2 | {3 }
 - Input state : 
	Port: fp2mul503_mont.4_Pipeline_VITIS_LOOP_349_1167 : PKB | {1 2 }
  - Chain level:
	State 1
		store_ln347 : 1
		i : 1
		icmp_ln349 : 2
		add_ln349 : 2
		br_ln349 : 3
		trunc_ln350 : 2
		zext_ln350 : 3
		zext_ln350_s : 4
		zext_ln350_83 : 5
		PKB_addr : 6
		PKB_load : 7
		or_ln350_4 : 3
		sext_ln350 : 4
		zext_ln350_85 : 5
		PKB_addr_12 : 6
		PKB_load_8 : 7
		store_ln347 : 3
	State 2
		zext_ln350_84 : 1
		tempReg : 2
	State 3
		t2_addr : 1
		store_ln350 : 2
		xor_ln350 : 1
		or_ln350 : 1
		xor_ln350_114 : 1
		xor_ln350_s : 1
		and_ln350 : 2
		xor_ln350_115 : 1
		or_ln350_45 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    xor_ln350_fu_183   |    0    |    64   |
|    xor   |  xor_ln350_113_fu_188 |    0    |    64   |
|          |  xor_ln350_114_fu_205 |    0    |    2    |
|          |  xor_ln350_115_fu_227 |    0    |    64   |
|----------|-----------------------|---------|---------|
|          |    add_ln349_fu_115   |    0    |    13   |
|    add   |     tempReg_fu_168    |    0    |    71   |
|          |    add_ln350_fu_174   |    0    |    71   |
|----------|-----------------------|---------|---------|
|    or    |    or_ln350_fu_192    |    0    |    64   |
|          |   or_ln350_45_fu_233  |    0    |    64   |
|----------|-----------------------|---------|---------|
|    and   |    and_ln350_fu_222   |    0    |    64   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln349_fu_109   |    0    |    13   |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln350_fu_121  |    0    |    0    |
|          | trunc_ln350_55_fu_211 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln350_fu_125   |    0    |    0    |
|          |  zext_ln350_83_fu_137 |    0    |    0    |
|   zext   |  zext_ln350_85_fu_154 |    0    |    0    |
|          |  zext_ln350_84_fu_164 |    0    |    0    |
|          |  zext_ln350_86_fu_179 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  zext_ln350_s_fu_129  |    0    |    0    |
|bitconcatenate|   or_ln350_4_fu_142   |    0    |    0    |
|          |   xor_ln350_s_fu_214  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln350_fu_150   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|    bit_sel1_fu_198    |    0    |    0    |
|          |       tmp_fu_239      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   554   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|PKB_addr_12_reg_268|    6   |
|  PKB_addr_reg_263 |    6   |
| PKB_load_8_reg_287|   64   |
|  PKB_load_reg_273 |   64   |
|    carry_reg_90   |    1   |
|   i_211_reg_247   |    4   |
| icmp_ln349_reg_254|    1   |
|  tempReg_reg_278  |   64   |
|    tmp_reg_293    |    1   |
|trunc_ln350_reg_258|    3   |
+-------------------+--------+
|       Total       |   214  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_59 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   554  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   214  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   214  |   572  |
+-----------+--------+--------+--------+
