/* sd2snes - SD card based universal cartridge for the SNES
   Copyright (C) 2009-2010 Maximilian Rehkopf <otakon@gmx.net>
   AVR firmware portion

   Inspired by and based on code from sd2iec, written by Ingo Korb et al.
   See sdcard.c|h, config.h.

   FAT file system access based on code by ChaN, Jim Brain, Ingo Korb,
   see ff.c|h.

   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; version 2 of the License only.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA

   smc.c: SMC file related operations
*/

#include "fileops.h"
#include "config.h"
#include "uart.h"
#include "smc.h"
#include "string.h"
#include "fpga_spi.h"
#include "snes.h"
#include "fpga.h"
#include "cfg.h"
#include "memory.h"
#include "sufami.h"

extern cfg_t CFG;
snes_romprops_t romprops;

uint32_t hdr_addr[6] = {0xffb0, 0x101b0, 0x7fb0, 0x81b0, 0x40ffb0, 0x4101b0};

/* When smc_src_active is set, smc_id()/smc_headerscore() read the ROM header
   from SDRAM at smc_src_base (with smc_src_size standing in for the file size)
   instead of the open file, so the cartridge type can be re-derived from a PATCHED
   image.  In the default file mode (smc_src_active == 0) every access is
   byte-identical to the original code path.
   NOTE: a separate active flag is required because the SDRAM base is
   SRAM_ROM_ADDR == 0x000000, so `smc_src_base != 0` would wrongly fall back to
   file mode. */
uint8_t  smc_src_active = 0;
uint32_t smc_src_base = 0;
uint32_t smc_src_size = 0;
uint32_t smc_src_valid = 0;

/* Logical size of the currently opened ROM image.
   Normally this equals file_handle.fsize.
   SFROM overrides it with the embedded SNES ROM size. */
static uint32_t smc_file_span = 0;

void smc_set_file_span(uint32_t rom_size) {
  smc_file_span = rom_size;
}

#define SMC_FSIZE() \
  (smc_src_active ? smc_src_size : (smc_file_span ? smc_file_span : file_handle.fsize))
static UINT smc_readblock(void* buf, uint32_t addr, uint16_t size, uint32_t file_offset) {
  if(smc_src_active) { sram_readblock(buf, smc_src_base + addr, size); return size; }
  return file_readblock(buf, addr + file_offset, size);
}

static uint8_t isFixed(uint8_t* data, int size, uint8_t value) {
  uint8_t res = 1;
  do {
    size--;
    if(data[size] != value) {
      res = 0;
    }
  } while (size);
  return res;
}

static uint8_t checkChksum(uint16_t cchk, uint16_t chk) {
  uint32_t sum = cchk + chk;
  uint8_t res = 0;
  if(sum==0x0000ffff) {
    res = 1;
  }
  return res;
}

/* Carts needing the $80-$9F -> upper-1MB boot remap (FEAT_BSLOROM) -- they run code
   there and must boot with no pack, so it can't be auto-detected (a normal >2MB LoROM
   RPG has the same header).  Derby (reset JML $80:854D), Sound Novel (SPC driver from
   $8C:FE00).  The pack itself is auto-detected at load (memory.c), no list. */
static int smc_needs_bslorom(const uint8_t *name) {
  static const char *const tbl[] = {
    "DERBY STALLION 96",
    "SOUND NOVEL-TCOOL",
  };
  for(unsigned t = 0; t < sizeof(tbl) / sizeof(tbl[0]); t++) {
    const char *want = tbl[t];
    unsigned i;
    for(i = 0; want[i]; i++) {
      if((uint8_t)want[i] != name[i]) break;
    }
    if(!want[i]) return 1; /* whole prefix matched */
  }
  return 0;
}

int smc_is_sufami_minicart(const uint8_t *hdr) {
  return !memcmp(hdr, "BANDAI SFC-ADX", 14)
      &&  memcmp(hdr + 0x10, "SFC-ADX BACKUP", 14);
}

void smc_id(snes_romprops_t* props, uint32_t file_offset) {
  uint8_t score, maxscore=1, score_idx=2; /* assume LoROM */
  uint8_t ext_coprocessor=0;
  snes_header_t* header = &(props->header);

  props->load_address = 0;
  props->has_dspx = 0;
  props->has_st0010 = 0;
  props->has_st0011 = 0;
  props->has_st0018 = 0;
  props->has_msu1 = 0;
  props->has_spc7110 = 0;
  props->has_spc7110_rtc = 0;
  props->has_cx4 = 0;
  props->has_obc1 = 0;
  props->has_obc1 = 0;
  props->has_col20 = 0;
  props->has_gsu = 0;
  props->has_fx3 = 0;
  props->has_sa1 = 0;
  props->has_sdd1 = 0;
  props->has_combo = 0;
  props->has_sufami = 0;
  props->srambase = 0;
  props->sramsize_bytes = 0;
  props->fpga_features = 0;
  props->fpga_dspfeat = 0;
  props->fpga_conf = NULL;
  /* romprops is a persistent global: clear the error latch each id so a stale
     MENU_ERR_NOIMPL from a previous unsupported-chip ROM can't reject the next
     valid game (the prereq check in load_rom reads romprops.error). */
  props->error = MENU_ERR_OK;
  props->error_param = NULL;

  /* Sufami Turbo minicart, tested before the header scoring below (which would score
     garbage on a 512 KB minicart).  Header per fullsnes: 0x36 = ROM in 128 KB units,
     0x37 = SRAM in 2 KB units.
     BARE dumps only.  The combined images that circulate (BIOS mirrored across a
     megabyte, cart appended at +0x100000) are plain LoROM to the console and already
     boot on stock firmware; they just cannot carry a second slot. */
  {
    uint8_t st_hdr[0x38];
    uint32_t st_base = ((SMC_FSIZE() & 0xffff) == 0x200) ? 0x200 : 0;  /* copier header */

    smc_readblock(st_hdr, st_base, sizeof(st_hdr), file_offset);
    if(smc_is_sufami_minicart(st_hdr)) {
      uint32_t sz = 1;
      memset(header, 0, sizeof(snes_header_t));  /* romprops is global: no stale SNES header */
      props->has_sufami   = 1;
      props->mapper_id    = 5;                   /* FPGA Sufami Turbo map (address.v) */
      props->load_address = SUFAMI_SLOTA_ROM_ADDR;
      props->offset       = st_base;
      props->header_address = 0;
      while(sz < SMC_FSIZE() - st_base) sz <<= 1;
      if(sz > SUFAMI_ROM_MASK_MAX + 1) sz = SUFAMI_ROM_MASK_MAX + 1;
      props->romsize_bytes = sz;
      /* 0 = no battery at all: the 8 KB the ST BIOS scribbles in stay mapped
         (see load_rom), but no file is ever written. */
      props->sramsize_bytes = props->ramsize_bytes = (uint32_t)st_hdr[0x37] * 2048;
      props->region = 0;                         /* Japan only -> 60 Hz */
      DBG_SUFAMI printf("Sufami Turbo: ROM=%ldKB SRAM=%ldKB\n", sz >> 10, props->sramsize_bytes >> 10);
      return;
    }
  }
  /* Korean "Super 20 in 1" LoROM pirate multicart: 32 banks of 32KB, no valid
   header on bank 0 (menu/launcher code). Detected by the embedded LoROM
   header MAME's sns_rom_20col_device documents on bank 6 (Spartan X),
   byte-identical across the known dump. Needs its own FPGA core
   (sd2snes_col20) because the bank-select register at $808000 is live,
   write-triggered state the base LoROM decode has no room for -- see
   verilog/sd2snes_col20/col20.v. */
{
  static const uint8_t col20_bank6_hdr[32] = {
    0x53, 0x70, 0x61, 0x72, 0x74, 0x61, 0x6e, 0x20,   /* "Spartan " */
    0x58, 0x20, 0x53, 0x66, 0x63, 0x20, 0x20, 0x20,   /* "X Sfc   " */
    0x20, 0x20, 0x20, 0x20, 0x20, 0x00, 0x00, 0x08,
    0x00, 0x0d, 0x01, 0x01, 0xff, 0xff, 0x00, 0x00
  };
  uint8_t col20_hdr[32];
  smc_readblock(col20_hdr, 0x37fc0, sizeof(col20_hdr), file_offset);
  if(!memcmp(col20_hdr, col20_bank6_hdr, sizeof(col20_hdr))) {
    memset(header, 0, sizeof(snes_header_t));
    props->mapper_id        = 1;             /* LoROM -- MAPPER input to the core is still 3'b001 */
    props->offset           = 0;
    props->header_address   = 0;
	props->has_col20        = 1;
    props->fpga_conf        = FPGA_COL20;
    props->fpga_features    = 0;             /* this core doesn't consume featurebits */
    props->romsize_bytes    = 0x100000;      /* fixed -- this cart is always exactly 1MB */
    props->ramsize_bytes    = 0;
    props->expramsize_bytes = 0;
    props->sramsize_bytes   = 0;
    props->srambase         = 0;
	return;
  }
}
  /* Nintendo event carts (Campus Challenge '92 / PowerFest '94), also tested
     before header scoring: the 256 KB multi-game menu chip carries no valid SNES
     header ($7FC0 is code, and one PowerFest score hack even has a donor game's
     header there).  Instead they are matched on the menu program's own boot code
     at file offset $20 -- the status-poll / SRAM-init sequence that encodes the
     board's register map ($C00000/$700420 long accesses on CC'92, $106000/$306420
     on PF'94).  That window is byte-identical across every known dump and score
     hack of each cart (the hacks patch data, not the boot), so one fingerprint
     per cart covers them all. */
  {
    static const uint8_t cc92_boot[64] = {
      0xc4, 0x81, 0x20, 0xdc, 0x81, 0xa9, 0x01, 0x8f,
      0x23, 0x04, 0x70, 0xaf, 0x00, 0x00, 0xc0, 0x29,
      0x0e, 0xc9, 0x0e, 0xd0, 0x1a, 0xa9, 0x03, 0x8f,
      0x21, 0x04, 0x70, 0xcf, 0x21, 0x04, 0x70, 0xd0,
      0xf6, 0xa9, 0x09, 0x8f, 0x20, 0x04, 0x70, 0xcf,
      0x20, 0x04, 0x70, 0xd0, 0xf6, 0x80, 0x2f, 0xaf,
      0x00, 0x00, 0xc0, 0x29, 0x10, 0xf0, 0x27, 0xa9,
      0x01, 0x8f, 0x25, 0x04, 0x70, 0x80, 0x1f, 0x78
    };
    static const uint8_t pf94_boot[64] = {
      0xf2, 0x81, 0x20, 0xda, 0x81, 0xa9, 0x01, 0x8f,
      0x23, 0x64, 0x30, 0xaf, 0x00, 0x60, 0x10, 0x29,
      0x0e, 0xc9, 0x0e, 0xd0, 0x1a, 0xa9, 0x03, 0x8f,
      0x21, 0x64, 0x30, 0xcf, 0x21, 0x64, 0x30, 0xd0,
      0xf6, 0xa9, 0x09, 0x8f, 0x20, 0x64, 0x30, 0xcf,
      0x20, 0x64, 0x30, 0xd0, 0xf6, 0x80, 0x2f, 0xaf,
      0x00, 0x60, 0x10, 0x29, 0x10, 0xf0, 0x27, 0xa9,
      0x01, 0x8f, 0x25, 0x64, 0x30, 0x80, 0x1f, 0x78
    };
    uint8_t cc_hdr[64];
    uint32_t cc_base = ((SMC_FSIZE() & 0xffff) == 0x200) ? 0x200 : 0;  /* copier header */

    smc_readblock(cc_hdr, cc_base + 0x20, sizeof(cc_hdr), file_offset);
    uint8_t is_cc92 = !memcmp(cc_hdr, cc92_boot, sizeof(cc92_boot));
    if(is_cc92 || !memcmp(cc_hdr, pf94_boot, sizeof(pf94_boot))) {
      memset(header, 0, sizeof(snes_header_t));  /* romprops is global: no stale SNES header */
      header->ramsize       = 3;    /* 8 KB.  load_rom derives rammask from
                                       header.ramsize (0 would leave the SRAM
                                       unmapped and the menu spins forever in
                                       its SRAM write-verify loop) */
      props->mapper_id      = 1;    /* LoROM base map; the event-board game select,
                                       menu mirror and PF'94 SRAM window key on
                                       FEAT_CC92/FEAT_PF94 in the dsp core */
      props->offset         = cc_base;
      props->header_address = 0;
      props->has_dspx       = 1;    /* Pilotwings resp. Super Mario Kart */
      props->dsp_fw         = DSPFW_DSP1B;
      props->fpga_conf      = FPGA_DSP;
      props->fpga_features  = FEAT_DSPX | (is_cc92 ? FEAT_CC92 : FEAT_PF94);
      /* dsp_feat[3:0] = uPD77C25 waitstates (as for any DSP1 game);
         dsp_feat[12:8] = round timer in minutes.  The physical carts set the
         time with a 4-bit DIP bank, 3 + 0..15 minutes; the event setting was 6. */
      props->fpga_dspfeat   = 4 | ((uint16_t)(3 + (CFG.cc_time_limit & 15)) << 8);
      /* image = 256 KB menu + 3 game chips staged linearly; round the PSRAM
         claim up to a power of two for ROM_MASK */
      props->romsize_bytes  = is_cc92 ? 0x200000 : 0x400000;
      props->sramsize_bytes = props->ramsize_bytes = 8192;
      props->region         = 0;
      printf("%s event cart detected\n", is_cc92 ? "Campus Challenge '92" : "PowerFest '94");
      return;
    }
  }

  for(uint8_t num = 0; num < 6; num++) {
    score = smc_headerscore(hdr_addr[num], header, file_offset);
    //printf("%d: offset = %lX; score = %d\n", num, hdr_addr[num], score);
    if(score>=maxscore) {
      score_idx=num;
      maxscore=score;
    }
  }
  if(score_idx & 1) {
    props->offset = 0x200;
  } else {
    props->offset = 0;
  }

  /* restore the chosen one */
  smc_readblock(header, hdr_addr[score_idx], sizeof(snes_header_t), file_offset);

  if(header->name[0x13] == 0x00 || header->name[0x13] == 0xff) {
    if(header->name[0x14] == 0x00) {
      const uint8_t n15 = header->map;
      if(n15 == 0x00 || n15 == 0x80 || n15 == 0x84 || n15 == 0x8c
        || n15 == 0x9c || n15 == 0xbc || n15 == 0xfc) {
        if(header->licensee == 0x33 || header->licensee == 0xff) {
          props->mapper_id = 0;
/*XXX do this properly */
          props->ramsize_bytes  = 0x8000;
          props->sramsize_bytes = props->ramsize_bytes;
          props->romsize_bytes  = 0x100000;
          props->expramsize_bytes = 0;
          props->mapper_id = 3; /* BS-X Memory Map */
          props->region = 0; /* BS-X only existed in Japan */
          uint8_t alloc = header->name[0x10];
          if(alloc) {
            while(!(alloc & 0x01)) {
              props->load_address += 0x20000;
              alloc >>= 1;
            }
          }
          printf("load address: %lx\n", props->load_address);
          return;
        }
      }
    }
  }

  ext_coprocessor = ((header->carttype & 0xf0) == 0xf0);

  switch(header->map & 0xef) {
    case 0x20: /* LoROM */
      props->mapper_id = 1;
      /* Cx4 LoROM */
      if (header->map == 0x20 && ext_coprocessor && header->carttype2 == 0x10) {
        props->has_cx4 = 1;
        props->fpga_conf = FPGA_CX4;
        props->fpga_dspfeat = CFG.cx4_speed;
      }
      /* DSP1/1B LoROM */
      else if ((header->map == 0x20 && header->carttype == 0x03) ||
          (header->map == 0x30 && header->carttype == 0x05 && header->licensee != 0xb2)) {
        props->has_dspx = 1;
        props->fpga_conf = FPGA_DSP;
        props->fpga_features |= FEAT_DSPX;
        /* Pilotwings uses DSP1 instead of DSP1B */
        if(!memcmp(header->name, "PILOTWINGS", 10)) {
          props->dsp_fw = DSPFW_DSP1;
        } else {
          props->dsp_fw = DSPFW_DSP1B;
        }
      }
      /* DSP2 LoROM */
      else if (header->map == 0x20 && header->carttype == 0x05) {
        props->has_dspx = 1;
        props->dsp_fw = DSPFW_DSP2;
        props->fpga_conf = FPGA_DSP;
        props->fpga_features |= FEAT_DSPX;
      }
      /* DSP3 LoROM */
      else if (header->map == 0x30 && header->carttype == 0x05 && header->licensee == 0xb2) {
        props->has_dspx = 1;
        props->dsp_fw = DSPFW_DSP3;
        props->fpga_conf = FPGA_DSP;
        props->fpga_features |= FEAT_DSPX;
      }
      /* DSP4 LoROM */
      else if (header->map == 0x30 && header->carttype == 0x03) {
        props->has_dspx = 1;
        props->dsp_fw = DSPFW_DSP4;
        props->fpga_conf = FPGA_DSP;
        props->fpga_features |= FEAT_DSPX;
      }
      /* ST0010 LoROM */
      else if (header->map == 0x30 && header->carttype == 0xf6 && header->romsize >= 0xa) {
        props->has_dspx = 1;
        props->has_st0010 = 1;
        props->dsp_fw = DSPFW_ST0010;
        props->fpga_conf = FPGA_DSP;
        props->fpga_features |= FEAT_ST0010;
        header->ramsize = 2;
      }
      /* ST0011 LoROM */
      else if (header->map == 0x30 && header->carttype == 0xf6 && header->romsize < 0xa) {
        props->has_dspx = 1;
        /* uPD96050 family: identical FPGA-side bus decode, external-fetch
           path, SaveRAM sizing and savestate limitations as ST0010 (see
           savestate.c's dsp_ok check, which gates on has_st0010) -- only
           the firmware filename and the core differ.
           FEAT_ST0010 is the "uPD96050 present" bit and ST011 sets it too;
           the ST010/ST011 split is by CORE (fpga_dsp vs fpga_st0011), not
           by featurebit. There is no free bit to split them with -- see
           the note in fpga_spi.h. ST010 keeps fpga_dsp and is untouched. */
        props->has_st0011 = 1;
        props->dsp_fw = DSPFW_ST0011;
        props->fpga_conf = FPGA_ST0011;
        props->fpga_features |= FEAT_ST0010;
        header->ramsize = 2;
      }
      /* ST0018 LoROM */
      else if (header->map == 0x30 && header->carttype == 0xf5) {
        /* ST0018 is an ARM core, unrelated to the uPD96050 -- it must not
           set has_st0011 or has_dspx (those select the uPD96050 core and
           its word-oriented firmware loader). It gets its own core,
           fpga_st0018, which carries an ARMv3 CPU and runs the 160 KB
           st018.rom out of the Bus 2 SRAM (loaded by load_st018()).
           No featurebit: the core alone identifies the chip -- all 16
           bits are allocated (see fpga_spi.h), the same reason ST010 and
           ST011 are told apart by core. Savestates stay off automatically:
           FPGA_ST0018 is not in savestate.c's core_has_snapshot list. */
        props->has_st0018 = 1;
        props->dsp_fw = DSPFW_ST0018;
        props->fpga_conf = FPGA_ST0018;
      }
      /* OBC1 LoROM */
      else if (header->map == 0x30 && header->carttype == 0x25) {
        props->has_obc1 = 1;
        props->fpga_conf = FPGA_OBC1;
      }
      /* SuperFX LoROM */
      else if (header->map == 0x20 && ((header->carttype >= 0x13 && header->carttype <= 0x15) ||
          header->carttype == 0x1a)) {
        props->has_gsu = 1;
        props->fpga_conf = FPGA_GSU;
        /* dsp_feat bit 0 is the speed toggle; bit 1 selects FX3 mode in the
           core, so a stray GSUSpeed value from config.yml must never leak
           past bit 0 here (cfg_load clamps new writes, but a value already
           on the card is only rewritten on the next cfg_save). */
        props->fpga_dspfeat = CFG.gsu_speed & 1;
        header->ramsize = header->expramsize & 0x7;
      }
      /* Super FX 3 carts identify as LoROM with cart type $17 (or $18 when a
         battery backs the cart RAM) and may declare FastROM (map $30).  The
         GSU core is told to behave as an FX3 through dsp_feat bit 1: MMIO
         moves to $7000, the 65816 sees a flat 4MB image, cart RAM shrinks to
         banks $70-$71, and the RON/RAN bus handover stops applying. */
      else if ((header->map & 0xef) == 0x20 &&
          (header->carttype == 0x17 || header->carttype == 0x18)) {
        props->has_gsu = 1;
        props->has_fx3 = 1;
#ifdef CONFIG_MK2
        /* The full GSU core with FX3 overmaps the Spartan-3, so the Mk.II
           ships a dedicated variant with the MSU-1 audio DAC traded for the
           FX3 logic (same move as the SPC7110 core).  Classic GSU carts keep
           fpga_gsu.bit (and their MSU-1). */
        props->fpga_conf = FPGA_GSU3;
#else
        props->fpga_conf = FPGA_GSU;
#endif
        /* FX3 always runs at the fast GSU timing: the real chip is far
           quicker than a stock GSU, and games sized for it (DOOM) hold the
           screen in forced blank while they wait for the render -- at the
           slow timing that wait spills across whole frames and the picture
           strobes.  The GSUSpeed toggle stays a classic-GSU affair. */
        props->fpga_dspfeat = 0x01 | 0x02;
        header->ramsize = header->expramsize & 0x7;
      }
      break;

    case 0x21: /* HiROM */
      props->mapper_id = 0;
      /* DSP1B HiROM */
      if((header->map & 0xef) == 0x21 && (header->carttype == 0x03 || header->carttype == 0x05)) {
        props->has_dspx = 1;
        props->dsp_fw = DSPFW_DSP1B;
        props->fpga_conf = FPGA_DSP;
        props->fpga_features |= FEAT_DSPX;
      }
      else if (header->carttype == 0xcb) {
        // custom combo type
        props->has_combo = 1;
        props->fpga_features |= FEAT_COMBO;
      }
      break;

    case 0x22: /* ExLoROM */
      /* S-DD1 */
      if(header->carttype == 0x43 || header->carttype == 0x45) {
        /* Not really S-DD1 but Star Ocean 96MBit */
        if(SMC_FSIZE() >= 0xc00000) {
          props->mapper_id = 6;
        }
        /* actual S-DD1 */
        else {
          props->mapper_id = 4;
          props->has_sdd1 = 1;
          props->fpga_conf = FPGA_SDD1;
        }
      }
      /* Standard LoROM */
      else {
        props->mapper_id = 1;
      }
      break;

    case 0x23: /* SA1 */
      if(header->carttype == 0x32 || header->carttype == 0x34 || header->carttype == 0x35 || header->carttype == 0x36) {
        props->has_sa1 = 1;
        props->fpga_conf = FPGA_SA1;
      }
      break;

    case 0x25: /* ExHiROM */
      props->mapper_id = 2;
      break;

    case 0x2a: /* SPC7110 */
      if(header->carttype == 0xf5 || header->carttype == 0xf9) {
        props->has_spc7110 = 1;
        props->has_spc7110_rtc = (header->carttype == 0xf9);
        props->fpga_conf = FPGA_SPC7110;
        props->mapper_id = 5;
      }
      break;

    default: /* invalid/unsupported mapper, use header location */
      switch(score_idx) {
        case 0:
        case 1:
          props->mapper_id = 0;
          break;
        case 2:
        case 3:
          if(SMC_FSIZE() > 0x800200) {
            props->mapper_id = 6; /* SO96 interleaved */
          } else {
            props->mapper_id = 1; /* (Ex)LoROM */
          }
          break;
        case 4:
        case 5:
          props->mapper_id = 2;
          break;
        default:
          props->mapper_id = 1; // whatever
      }
  }
  
  if(header->carttype == 0xcb) {
    // custom combo type.  supports all base mappers.  consider moving this to another field to support remaining mappers.
    props->has_combo = 1;
    props->fpga_features |= FEAT_COMBO;
  }

  /*
   * Gamars Puzzle / Gamars Super DISK.
   *
   * The ROM itself is a normal 1 MiB LoROM image, but the original
   * Gamars hardware provides a non-standard writable memory window.
   *
   * Software explicitly uses $31:6000-$31:61ff and also accesses the
   * same storage through $41:6000-$41:61ff.
   *
   * Use mapper 4 in the BASE core.  Mapper 4 is otherwise unused by
   * sd2snes_base (S-DD1 uses mapper_id 4 with its own FPGA core).
   *
   * Match the actual internal header rather than the bogus SRAM-size
   * byte alone.  The original header contains:
   *
   *   name       "(C)GAMARS PUZZLE"
   *   map        $20
   *   carttype   $00
   *   romsize    $0a (1 MiB)
   *   ramsize    $20 (non-standard / invalid as Nintendo SRAM size)
   *   checksum   $9e4d
   *   complement $61b2
   */
  if(!props->fpga_conf
     && SMC_FSIZE() == 0x100000
     && !memcmp(header->name, "(C)GAMARS PUZZLE", 16)
     && header->map == 0x20
     && header->carttype == 0x00
     && header->romsize == 0x0a
     && header->ramsize == 0x20
     && header->chk == 0x9e4d
     && header->cchk == 0x61b2) {
    props->mapper_id = 4;
  }

  /* $80-$9F boot remap for the listed LoROM slot carts (see smc_needs_bslorom).
     The pack window itself is auto-detected at load in memory.c. */
  if(props->mapper_id == 1 && !props->fpga_conf && smc_needs_bslorom(header->name)) {
    props->fpga_features |= FEAT_BSLOROM;
  }

  if(header->romsize == 0 || header->romsize > 13) {
    props->romsize_bytes = 1024;
    header->romsize = 0;
    if(SMC_FSIZE() >= 1024) {
      while(props->romsize_bytes < SMC_FSIZE()-1) {
        header->romsize++;
        props->romsize_bytes <<= 1;
      }
    }
  }
  /* clamp shift counts from the (possibly corrupt) header: a raw byte >= 32
     would be undefined behavior and could yield a bogus ramsize/sram_memset len */
  if(header->ramsize > 13) header->ramsize = 0;
  if(header->expramsize > 13) header->expramsize = 0;
  props->ramsize_bytes = (uint32_t)1024 << header->ramsize;
  props->romsize_bytes = (uint32_t)1024 << header->romsize;
  props->expramsize_bytes = (uint32_t)1024 << header->expramsize;
/*dprintf("ramsize_bytes: %ld\n", props->ramsize_bytes); */
  if(props->ramsize_bytes < 2048) {
    props->ramsize_bytes = 0;
  }

  /*
   * Gamars Puzzle's header SRAM byte ($20) is not a Nintendo SRAM-size
   * value.  The executable code demonstrably requires at least $200
   * bytes at its special $31/$41:$6000 window.
   */
  if(props->mapper_id == 4 && !props->fpga_conf) {
  props->ramsize_bytes = 0x200;
  }

  props->region = (header->destcode <= 1 || header->destcode >= 13) ? 0 : 1;

  // adjust sram size for special cart types
  if (  (props->has_gsu && (header->carttype != 0x15 && header->carttype != 0x1a
                            && header->carttype != 0x18))
     || (props->has_sa1 && (header->carttype == 0x34)                            )
     ) {
    // no sram in ram
    props->sramsize_bytes = 0;
  }
  else {
    props->sramsize_bytes = props->ramsize_bytes;
  }

  if(header->carttype == 0x55) {
    props->fpga_features |= FEAT_SRTC;
  }

  /* ~12.5MHz for ST0010, 8MHz for DSPx */
  if(props->has_dspx) {
    if(props->has_st0010 || props->has_st0011) {
      /* uPD96050 family. Both want zero extra waitstates -- ST011's host
         protocol is DMA-paced with no handshake and the core is already
         slower than the real chip, so throttling it only loses bytes. */
      props->fpga_dspfeat = 0;
    } else {
      props->fpga_dspfeat = 4; /* 4 extra waitstates */
    }
  }

  props->header_address = hdr_addr[score_idx] - props->offset;
}

/* Re-identify a (possibly patched) ROM image already streamed into SDRAM at
   sram_base (length rom_size).  Fills *props exactly as smc_id() would for
   that image, reading the header from SDRAM instead of the file. Used to
   detect when a patch changed the cartridge type / required FPGA core. */
void smc_id_sdram(snes_romprops_t* props, uint32_t sram_base, uint32_t rom_size) {
  smc_id_sdram_window(props, sram_base, rom_size, rom_size);
}

/* Like smc_id_sdram, but only the first `valid_bytes` from sram_base are
   materialized/safe to read (the rest of `rom_size` is the logical size used by
   the fsize-dependent branches).  Used by the BPS header probe, which only
   materializes a small window covering the SNES internal header. */
void smc_id_sdram_window(snes_romprops_t* props, uint32_t sram_base,
                         uint32_t rom_size, uint32_t valid_bytes) {
  smc_src_active = 1;
  smc_src_base = sram_base;
  smc_src_size = rom_size;
  smc_src_valid = valid_bytes;
  smc_id(props, 0);
  smc_src_active = 0;
  smc_src_base = 0;
  smc_src_size = 0;
  smc_src_valid = 0;
}

uint8_t smc_headerscore(uint32_t addr, snes_header_t* header, uint32_t file_offset) {
  int score=0;
  uint8_t reset_inst;
  uint16_t header_offset;
  if((addr & 0xfff) == 0x1b0) {
    header_offset = 0x200;
  } else {
    header_offset = 0;
  }
  /* When scoring a patched image in SDRAM, the MCU read path is not ROM-masked,
     so a header slot past the streamed image (e.g. 0x40ffb0 for a 4MB image)
     would read stale data left by a previous load and could win a bogus score.
     Reject any slot that does not fit within the image. */
  if(smc_src_active && (addr + sizeof(snes_header_t)) > smc_src_valid) {
    return 0;
  }
  if((smc_readblock(header, addr, sizeof(snes_header_t), file_offset) < sizeof(snes_header_t))
     || (!smc_src_active && file_res)) {
    return 0;
  }
  uint8_t mapper = header->map & ~0x10;
  uint8_t bsxmapper = header->ramsize & ~0x10;

  uint16_t resetvector = header->vect_reset; /* not endian safe! */
  uint32_t file_addr = (((addr - header_offset) & ~0x7fff) | (resetvector & 0x7fff)) + header_offset;
  uint8_t bsx_bytecode_adjust = 0;

  score += 2*isFixed(&header->licensee, sizeof(header->licensee), 0x33);
  score += 4*checkChksum(header->cchk, header->chk);
  if(header->carttype < 0x08) score++;
  if(header->romsize < 0x10) score++;
  if(header->ramsize < 0x08) score++;
  if(header->destcode < 0x0e) score++;
  /* BS-X ROM type / run flags */
  if(!(header->destcode & 0x40) && !(header->destcode & 0xf)) score++;
  /* BS-X bytecode instead of 65c816 binary - vectors will be invalid */
  if(header->gamecode[0] == 0x00 && header->gamecode[1] == 0x01
     && header->gamecode[2] == 0x00 && header->gamecode[3] == 0x00) {
    score++;
    bsx_bytecode_adjust = 2;
  }

  /* short-circuit on invalid reset vector except for BS-X bytecode */
  if((!bsx_bytecode_adjust) && (resetvector < 0x8000)) {
    return 0;
  }

  if((addr-header_offset) == 0x007fb0 && (mapper == 0x20 || bsxmapper == 0x20)) score += 2;
  if((addr-header_offset) == 0x00ffb0 && (mapper == 0x21 || bsxmapper == 0x21)) score += 2;
  if((addr-header_offset) == 0x007fb0 && mapper == 0x22) score += 2;
  if((addr-header_offset) == 0x40ffb0 && mapper == 0x25) score += 2;

  smc_readblock(&reset_inst, file_addr, 1, file_offset);
  switch(reset_inst) {
    case 0x78: /* sei */
    case 0x18: /* clc */
    case 0x38: /* sec */
    case 0x9c: /* stz abs */
    case 0x4c: /* jmp abs */
    case 0x5c: /* jml abs */
      score += 8;
      break;

    case 0xc2: /* rep */
    case 0xe2: /* sep */
    case 0xad: /* lda abs */
    case 0xae: /* ldx abs */
    case 0xac: /* ldy abs */
    case 0xaf: /* lda abs long */
    case 0xa9: /* lda imm */
    case 0xa2: /* ldx imm */
    case 0xa0: /* ldy imm */
    case 0x20: /* jsr abs */
    case 0x22: /* jsl abs */
      score += 4;
      break;

    case 0x40: /* rti */
    case 0x60: /* rts */
    case 0x6b: /* rtl */
    case 0xcd: /* cmp abs */
    case 0xec: /* cpx abs */
    case 0xcc: /* cpy abs */
      score -= (4 - bsx_bytecode_adjust);
      break;

    case 0x00: /* brk */
    case 0x02: /* cop */
    case 0xdb: /* stp */
    case 0x42: /* wdm */
    case 0xff: /* sbc abs long indexed */
      score -= (8 - bsx_bytecode_adjust);
      break;
  }

  /* prefer header in upper area for big ROMs */
  if(score && addr > 0x400000) score += 4;
  if(score < 0) score = 0;
  return score;
}

