--
-- Definition of a dual port ROM for KCPSM3 program defined by testprg.psm with JTAG
-- interface for subsequent in circuit modifications.
--
-- Generated by KCPSM3 Assembler {timestamp}. 
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--  
library unisim;
use unisim.vcomponents.all;
--
--
entity testprg is
    Port (      address : in std_logic_vector(9 downto 0);
            instruction : out std_logic_vector(17 downto 0);
             proc_reset : out std_logic;
                    clk : in std_logic);
    end testprg;
--
architecture low_level_definition of testprg is

--
-- Declare signals internal to this module
--
signal jaddr     : std_logic_vector(10 downto 0);
signal jparity   : std_logic_vector(0 downto 0);
signal jdata     : std_logic_vector(7 downto 0);
signal doa       : std_logic_vector(7 downto 0);
signal dopa      : std_logic_vector(0 downto 0);
signal tdo1      : std_logic;
signal tdo2      : std_logic;
signal update    : std_logic;
signal shift     : std_logic;
signal reset     : std_logic;
signal tdi       : std_logic;
signal sel1      : std_logic;
signal drck1     : std_logic;
signal drck1_buf : std_logic;
signal sel2      : std_logic;
signal drck2     : std_logic;
signal capture   : std_logic;
signal tap5      : std_logic;
signal tap11     : std_logic;
signal tap17     : std_logic;
--
-- Attributes to define ROM contents during implementation synthesis. 
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string; 
attribute INIT_01 : string; 
attribute INIT_02 : string; 
attribute INIT_03 : string; 
attribute INIT_04 : string; 
attribute INIT_05 : string; 
attribute INIT_06 : string; 
attribute INIT_07 : string; 
attribute INIT_08 : string; 
attribute INIT_09 : string; 
attribute INIT_0A : string; 
attribute INIT_0B : string; 
attribute INIT_0C : string; 
attribute INIT_0D : string; 
attribute INIT_0E : string; 
attribute INIT_0F : string; 
attribute INIT_10 : string; 
attribute INIT_11 : string; 
attribute INIT_12 : string; 
attribute INIT_13 : string; 
attribute INIT_14 : string; 
attribute INIT_15 : string; 
attribute INIT_16 : string; 
attribute INIT_17 : string; 
attribute INIT_18 : string; 
attribute INIT_19 : string; 
attribute INIT_1A : string; 
attribute INIT_1B : string; 
attribute INIT_1C : string; 
attribute INIT_1D : string; 
attribute INIT_1E : string; 
attribute INIT_1F : string; 
attribute INIT_20 : string; 
attribute INIT_21 : string; 
attribute INIT_22 : string; 
attribute INIT_23 : string; 
attribute INIT_24 : string; 
attribute INIT_25 : string; 
attribute INIT_26 : string; 
attribute INIT_27 : string; 
attribute INIT_28 : string; 
attribute INIT_29 : string; 
attribute INIT_2A : string; 
attribute INIT_2B : string; 
attribute INIT_2C : string; 
attribute INIT_2D : string; 
attribute INIT_2E : string; 
attribute INIT_2F : string; 
attribute INIT_30 : string; 
attribute INIT_31 : string; 
attribute INIT_32 : string; 
attribute INIT_33 : string; 
attribute INIT_34 : string; 
attribute INIT_35 : string; 
attribute INIT_36 : string; 
attribute INIT_37 : string; 
attribute INIT_38 : string; 
attribute INIT_39 : string; 
attribute INIT_3A : string; 
attribute INIT_3B : string; 
attribute INIT_3C : string; 
attribute INIT_3D : string; 
attribute INIT_3E : string; 
attribute INIT_3F : string; 
attribute INITP_00 : string;
attribute INITP_01 : string;
attribute INITP_02 : string;
attribute INITP_03 : string;
attribute INITP_04 : string;
attribute INITP_05 : string;
attribute INITP_06 : string;
attribute INITP_07 : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_1024_x_18 : label is  "0600CA140A00C9130900C3030300C4040400C5050500C2070200C1060100C001";
attribute INIT_01 of ram_1024_x_18 : label is  "E60CE60BE60AE609E608E607E6060600E605060CE604E6030601E602E601E600";
attribute INIT_02 of ram_1024_x_18 : label is  "C001109E4100CC096C13C20711E24002C10611DD400155D540004002003BE60D";
attribute INIT_03 of ram_1024_x_18 : label is  "A000C9130900C913090140210040C1061107410410EA410310D1410210B54101";
attribute INIT_04 of ram_1024_x_18 : label is  "443CE40184016401E5000500B400E500453C85016500A000CA140A00CA140A01";
attribute INIT_05 of ram_1024_x_18 : label is  "538083010159650564046303E3020300B4004318E30283016302E4010400B400";
attribute INIT_06 of ram_1024_x_18 : label is  "0500B4004564E5058501017AE4040401B400440DE4048401E3030301B400E303";
attribute INIT_07 of ram_1024_x_18 : label is  "0300B40043FF83FF043BB40044FF84FF053BB40045FF85FFB4004E01A000E505";
attribute INIT_08 of ram_1024_x_18 : label is  "640CE50B0500B4004564E50B8501650BB4004D01A000EC130C010E0005000400";
attribute INIT_09 of ram_1024_x_18 : label is  "64016500A000E30D0300B400433CE30D8301630DE40C0400B400443CE40C8401";
attribute INIT_0A of ram_1024_x_18 : label is  "40041126400311E240024002003B0040C000B0004200C505C404C303C2076302";
attribute INIT_0B of ram_1024_x_18 : label is  "003B0040B0004200C505C404C303C207630364046505409EE302E401E500113E";
attribute INIT_0C of ram_1024_x_18 : label is  "E303E404E505016B54B54200E303E404E505119D40041185400311E240024002";
attribute INIT_0D of ram_1024_x_18 : label is  "4002003B0040B0004200CB086B11C505C404C303C207630764066506004040B5";
attribute INIT_0E of ram_1024_x_18 : label is  "C404C303C207630A6409650840D1E307E406E506113E40041126400311E24002";
attribute INIT_0F of ram_1024_x_18 : label is  "40EAE30AE409E508113E40041126400311E240024002003B004051004200C505";
attribute INIT_10 of ram_1024_x_18 : label is  "4002C505C404C303C207630D640C650B0200A0000E00B0004E018E01B4004003";
attribute INIT_11 of ram_1024_x_18 : label is  "04000500A0000D00B0004D018D01A000E30DE40CE50B11224004111E40031119";
attribute INIT_12 of ram_1024_x_18 : label is  "B40043188301A0001137420311324202112D4201A000C312C411C510A0000300";
attribute INIT_13 of ram_1024_x_18 : label is  "11454201A0000500B400453C850151B94102A0000400B400443C8401A0000300";
attribute INIT_14 of ram_1024_x_18 : label is  "043BA00084FF514F4400A0000317A00083FF51494300A00011514203114B4202";
attribute INIT_15 of ram_1024_x_18 : label is  "B0004406B0004404081F51664402A000053BA00085FF5157450051B94102A000";
attribute INIT_16 of ram_1024_x_18 : label is  "53808801517653800159A000081EB4004700081DA0000820B000440BB0004409";
attribute INIT_17 of ram_1024_x_18 : label is  "4700A0000700B40047048701A00083FEA00083FFA00083FDB400538088015178";
attribute INIT_18 of ram_1024_x_18 : label is  "B400538083010159A0001197420311924202118C4201A0000703A00087FF5183";
attribute INIT_19 of ram_1024_x_18 : label is  "420211A44201A0000500B4004564017A8501A0000401B400440D8401A0000301";
attribute INIT_1A of ram_1024_x_18 : label is  "A00084FF51B04401A000138088FFA00083FF51A943010159A00011B2420311AC";
attribute INIT_1B of ram_1024_x_18 : label is  "EB110B00B400EB114B028B016B11A0000563A00085FF51B74500017FA000040C";
attribute INIT_1C of ram_1024_x_18 : label is  "0C010B00B4004B016C136B11B40053B06B07B40054C06C06630264016500A000";
attribute INIT_1D of ram_1024_x_18 : label is  "B400410581014021EC13CC090C0054254C016C130040A000EC13EB11CB08CC09";
attribute INIT_1E of ram_1024_x_18 : label is  "466486016510640F630E0086E510E40FE30EA0000200B40042048201A0000100";
attribute INIT_1F of ram_1024_x_18 : label is  "640F630E060001C10045E30AE409E5080072630A64096508E510E40FE30EB400";
attribute INIT_20 of ram_1024_x_18 : label is  "000000000000000000000000000000000000000000000000800101E7A0006510";
attribute INIT_21 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_22 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_23 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_24 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_25 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_26 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_27 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_28 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_29 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_2A of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_2B of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_2C of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_2D of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_2E of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_2F of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_30 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_31 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_32 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_33 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_34 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_35 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_36 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_37 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_38 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_39 of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_3A of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_3B of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_3C of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_3D of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_3E of ram_1024_x_18 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
attribute INIT_3F of ram_1024_x_18 : label is  "4202000000000000000000000000000000000000000000000000000000000000";
attribute INITP_00 of ram_1024_x_18 : label is "2525259A2678998A5C089922648A5288A23EDDDDF62DB74EAAA88A2A22222223";
attribute INITP_01 of ram_1024_x_18 : label is "EADDD3F6A80EADDD3E62A80FABDAB774F9AA03AB774FE6A80A26489922649A00";
attribute INITP_02 of ram_1024_x_18 : label is "625999975DE2489999362776276276DDD897625896DDDAA80896AB776A802259";
attribute INITP_03 of ram_1024_x_18 : label is "03EAC0AA503AA25897A34EAA090924028A5227789D8677B77627625897B77627";
attribute INITP_04 of ram_1024_x_18 : label is "00000000000000000000000000000000000000000000000000000000000000F8";
attribute INITP_05 of ram_1024_x_18 : label is "0000000000000000000000000000000000000000000000000000000000000000";
attribute INITP_06 of ram_1024_x_18 : label is "0000000000000000000000000000000000000000000000000000000000000000";
attribute INITP_07 of ram_1024_x_18 : label is "C000000000000000000000000000000000000000000000000000000000000000";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_1024_x_18: RAMB16_S9_S18
  --synthesis translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"0600CA140A00C9130900C3030300C4040400C5050500C2070200C1060100C001",
               INIT_01 => X"E60CE60BE60AE609E608E607E6060600E605060CE604E6030601E602E601E600",
               INIT_02 => X"C001109E4100CC096C13C20711E24002C10611DD400155D540004002003BE60D",
               INIT_03 => X"A000C9130900C913090140210040C1061107410410EA410310D1410210B54101",
               INIT_04 => X"443CE40184016401E5000500B400E500453C85016500A000CA140A00CA140A01",
               INIT_05 => X"538083010159650564046303E3020300B4004318E30283016302E4010400B400",
               INIT_06 => X"0500B4004564E5058501017AE4040401B400440DE4048401E3030301B400E303",
               INIT_07 => X"0300B40043FF83FF043BB40044FF84FF053BB40045FF85FFB4004E01A000E505",
               INIT_08 => X"640CE50B0500B4004564E50B8501650BB4004D01A000EC130C010E0005000400",
               INIT_09 => X"64016500A000E30D0300B400433CE30D8301630DE40C0400B400443CE40C8401",
               INIT_0A => X"40041126400311E240024002003B0040C000B0004200C505C404C303C2076302",
               INIT_0B => X"003B0040B0004200C505C404C303C207630364046505409EE302E401E500113E",
               INIT_0C => X"E303E404E505016B54B54200E303E404E505119D40041185400311E240024002",
               INIT_0D => X"4002003B0040B0004200CB086B11C505C404C303C207630764066506004040B5",
               INIT_0E => X"C404C303C207630A6409650840D1E307E406E506113E40041126400311E24002",
               INIT_0F => X"40EAE30AE409E508113E40041126400311E240024002003B004051004200C505",
               INIT_10 => X"4002C505C404C303C207630D640C650B0200A0000E00B0004E018E01B4004003",
               INIT_11 => X"04000500A0000D00B0004D018D01A000E30DE40CE50B11224004111E40031119",
               INIT_12 => X"B40043188301A0001137420311324202112D4201A000C312C411C510A0000300",
               INIT_13 => X"11454201A0000500B400453C850151B94102A0000400B400443C8401A0000300",
               INIT_14 => X"043BA00084FF514F4400A0000317A00083FF51494300A00011514203114B4202",
               INIT_15 => X"B0004406B0004404081F51664402A000053BA00085FF5157450051B94102A000",
               INIT_16 => X"53808801517653800159A000081EB4004700081DA0000820B000440BB0004409",
               INIT_17 => X"4700A0000700B40047048701A00083FEA00083FFA00083FDB400538088015178",
               INIT_18 => X"B400538083010159A0001197420311924202118C4201A0000703A00087FF5183",
               INIT_19 => X"420211A44201A0000500B4004564017A8501A0000401B400440D8401A0000301",
               INIT_1A => X"A00084FF51B04401A000138088FFA00083FF51A943010159A00011B2420311AC",
               INIT_1B => X"EB110B00B400EB114B028B016B11A0000563A00085FF51B74500017FA000040C",
               INIT_1C => X"0C010B00B4004B016C136B11B40053B06B07B40054C06C06630264016500A000",
               INIT_1D => X"B400410581014021EC13CC090C0054254C016C130040A000EC13EB11CB08CC09",
               INIT_1E => X"466486016510640F630E0086E510E40FE30EA0000200B40042048201A0000100",
               INIT_1F => X"640F630E060001C10045E30AE409E5080072630A64096508E510E40FE30EB400",
               INIT_20 => X"000000000000000000000000000000000000000000000000800101E7A0006510",
               INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
               INIT_3F => X"4202000000000000000000000000000000000000000000000000000000000000",    
               INITP_00 => X"2525259A2678998A5C089922648A5288A23EDDDDF62DB74EAAA88A2A22222223",
               INITP_01 => X"EADDD3F6A80EADDD3E62A80FABDAB774F9AA03AB774FE6A80A26489922649A00",
               INITP_02 => X"625999975DE2489999362776276276DDD897625896DDDAA80896AB776A802259",
               INITP_03 => X"03EAC0AA503AA25897A34EAA090924028A5227789D8677B77627625897B77627",
               INITP_04 => X"00000000000000000000000000000000000000000000000000000000000000F8",
               INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
               INITP_07 => X"C000000000000000000000000000000000000000000000000000000000000000")
  --synthesis translate_on
  port map(    DIB => "0000000000000000",
              DIPB => "00",
               ENB => '1',
               WEB => '0',
              SSRB => '0',
              CLKB => clk,
             ADDRB => address,
               DOB => instruction(15 downto 0),
              DOPB => instruction(17 downto 16),
               DIA => jdata,
              DIPA => jparity,
               ENA => sel1,
               WEA => '1',
              SSRA => '0',
              CLKA => update,
             ADDRA => jaddr,
               DOA => doa(7 downto 0),
              DOPA => dopa); 


  v2_bscan: BSCAN_VIRTEX2 
  port map(   TDO1 => tdo1,
	        TDO2 => tdo2,
            UPDATE => update,
             SHIFT => shift,
             RESET => reset,
               TDI => tdi,
              SEL1 => sel1,
             DRCK1 => drck1,
              SEL2 => sel2,
             DRCK2 => drck2,
	     CAPTURE => capture);

  --buffer signal used as a clock
  upload_clock: BUFG
  port map( I => drck1,
            O => drck1_buf);

  -- Assign the reset to be active whenever the uploading subsystem is active
  proc_reset <= sel1;

  srlC1: SRLC16E
  --synthesis translate_off
  generic map (INIT => X"0000")
  --synthesis translate_on
  port map(   D => tdi,
             CE => '1',
            CLK => drck1_buf,
             A0 => '1',
             A1 => '0',
             A2 => '1',
             A3 => '1',
              Q => jaddr(10),
            Q15 => jaddr(8));
  flop1: FD
  port map ( D => jaddr(10),
             Q => jaddr(9),
             C => drck1_buf);

  srlC2: SRLC16E
  --synthesis translate_off
  generic map (INIT => X"0000")
  --synthesis translate_on
  port map(   D => jaddr(8),
             CE => '1',
            CLK => drck1_buf,
             A0 => '1',
             A1 => '0',
             A2 => '1',
             A3 => '1',
              Q => jaddr(7),
            Q15 => tap5);
  flop2: FD
  port map ( D => jaddr(7),
             Q => jaddr(6),
             C => drck1_buf);

  srlC3: SRLC16E
  --synthesis translate_off
  generic map (INIT => X"0000")
  --synthesis translate_on
  port map(   D => tap5,
             CE => '1',
            CLK => drck1_buf,
             A0 => '1',
             A1 => '0',
             A2 => '1',
             A3 => '1',
              Q => jaddr(5),
            Q15 => jaddr(3));
  flop3: FD
  port map ( D => jaddr(5),
             Q => jaddr(4),
             C => drck1_buf);

  srlC4: SRLC16E
  --synthesis translate_off
  generic map (INIT => X"0000")
  --synthesis translate_on
  port map(   D => jaddr(3),
             CE => '1',
            CLK => drck1_buf,
             A0 => '1',
             A1 => '0',
             A2 => '1',
             A3 => '1',
              Q => jaddr(2),
            Q15 => tap11);
  flop4: FD
  port map ( D => jaddr(2),
             Q => jaddr(1),
             C => drck1_buf);

  srlC5: SRLC16E
  --synthesis translate_off
  generic map (INIT => X"0000")
  --synthesis translate_on
  port map(   D => tap11,
             CE => '1',
            CLK => drck1_buf,
             A0 => '1',
             A1 => '0',
             A2 => '1',
             A3 => '1',
              Q => jaddr(0),
            Q15 => jdata(7));
  flop5: FD
  port map ( D => jaddr(0),
             Q => jparity(0),
             C => drck1_buf);

  srlC6: SRLC16E
  --synthesis translate_off
  generic map (INIT => X"0000")
  --synthesis translate_on
  port map(   D => jdata(7),
             CE => '1',
            CLK => drck1_buf,
             A0 => '1',
             A1 => '0',
             A2 => '1',
             A3 => '1',
              Q => jdata(6),
            Q15 => tap17);
  flop6: FD
  port map ( D => jdata(6),
             Q => jdata(5),
             C => drck1_buf);

  srlC7: SRLC16E
  --synthesis translate_off
  generic map (INIT => X"0000")
  --synthesis translate_on
  port map(   D => tap17,
             CE => '1',
            CLK => drck1_buf,
             A0 => '1',
             A1 => '0',
             A2 => '1',
             A3 => '1',
              Q => jdata(4),
            Q15 => jdata(2));
  flop7: FD
  port map ( D => jdata(4),
             Q => jdata(3),
             C => drck1_buf);

  srlC8: SRLC16E
  --synthesis translate_off
  generic map (INIT => X"0000")
  --synthesis translate_on
  port map(   D => jdata(2),
             CE => '1',
            CLK => drck1_buf,
             A0 => '1',
             A1 => '0',
             A2 => '1',
             A3 => '1',
              Q => jdata(1),
            Q15 => tdo1);

  flop8: FD
  port map ( D => jdata(1),
             Q => jdata(0),
             C => drck1_buf);

end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE testprg.vhd
--
------------------------------------------------------------------------------------
