rad_x_origin	,	V_57
bnlm_lut	,	V_1
power_of_2	,	V_53
sad_norm_lut	,	V_22
ISP_VEC_ELEMBITS	,	V_54
lut	,	V_2
size_t	,	T_4
mu_root_lut	,	V_19
rad_y_origin	,	V_58
nl_1_lut_val	,	V_39
exp_exponent	,	V_64
u32	,	T_3
"BNLM:\n"	,	L_1
max_min_th	,	V_60
bnlm_lut_encode	,	F_1
ISP_VEC_NELEMS	,	V_10
from	,	V_17
sad_norm_lut_val	,	V_24
div_lut	,	V_48
"rad_y_origin"	,	L_5
sig_detail_lut_val	,	V_27
lut_thr	,	V_3
ia_css_bnlm_encode	,	F_3
int32_t	,	T_1
val	,	V_12
exp_coeff_a	,	V_61
div_lut_intercepts	,	V_52
exp_coeff_c	,	V_63
exp_coeff_b	,	V_62
bnlm_vmem_params	,	V_14
BNLM_DIV_LUT_SIZE	,	V_51
IA_CSS_NO_DEBUG	,	F_5
level	,	V_66
mu_root_lut_val	,	V_21
rad_pow_lut_val	,	V_33
nl_2_lut_thr	,	V_41
"exp_coeff_a"	,	L_8
rad_pow_lut	,	V_31
lut_size	,	V_5
sig_rad_lut_val	,	V_30
ia_css_bnlm_config	,	V_16
ia_css_bnlm_vmem_encode	,	F_2
size	,	V_18
nl_0_lut_thr	,	V_35
sad_norm_lut_thr	,	V_23
lut_val	,	V_4
nl_3_lut_val	,	V_45
sig_detail_lut_thr	,	V_26
sig_detail_lut	,	V_25
nl_3_lut	,	V_43
"rad_x_origin"	,	L_4
sig_rad_lut_thr	,	V_29
nl_2_lut_val	,	V_42
mu_root_lut_thr	,	V_20
total_blocks	,	V_9
"exp_coeff_b"	,	L_9
rad_pow_lut_thr	,	V_32
nl_0_lut_val	,	V_36
nl_2_lut	,	V_40
"avg_min_th"	,	L_6
nl_th	,	V_46
bnlm_dmem_params	,	V_55
"max_min_th"	,	L_7
block_size	,	V_8
sig_rad_lut	,	V_28
blk	,	V_6
nl_1_lut	,	V_37
ia_css_debug_dtrace	,	F_6
"exp_exponent"	,	L_11
nl_3_lut_thr	,	V_44
uint32_t	,	T_2
i	,	V_7
nl_1_lut_thr	,	V_38
avg_min_th	,	V_59
"rad_enable"	,	L_3
"exp_coeff_c"	,	L_10
blk_offset	,	V_13
rad_enable	,	V_56
nl_0_lut	,	V_34
div_lut_slopes	,	V_50
ia_css_bnlm_debug_trace	,	F_4
to	,	V_15
match_quality_max_idx	,	V_47
div_lut_nearests	,	V_49
config	,	V_65
"\t%-32s = %d\n"	,	L_2
thr	,	V_11
