read_verilog top.v
logger -expect error "Design has no top module, use the 'hierarchy' command to specify one." 1
proc
sim
