#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16b2600 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16b2790 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x16a5040 .functor NOT 1, L_0x16e6b70, C4<0>, C4<0>, C4<0>;
L_0x16a5640 .functor XOR 8, L_0x16e68a0, L_0x16e6940, C4<00000000>, C4<00000000>;
L_0x16a5940 .functor XOR 8, L_0x16a5640, L_0x16e6a30, C4<00000000>, C4<00000000>;
v0x16e44f0_0 .net *"_ivl_10", 7 0, L_0x16e6a30;  1 drivers
v0x16e45f0_0 .net *"_ivl_12", 7 0, L_0x16a5940;  1 drivers
v0x16e46d0_0 .net *"_ivl_2", 7 0, L_0x16e6800;  1 drivers
v0x16e4790_0 .net *"_ivl_4", 7 0, L_0x16e68a0;  1 drivers
v0x16e4870_0 .net *"_ivl_6", 7 0, L_0x16e6940;  1 drivers
v0x16e49a0_0 .net *"_ivl_8", 7 0, L_0x16a5640;  1 drivers
v0x16e4a80_0 .var "clk", 0 0;
v0x16e4b20_0 .net "in", 7 0, v0x16e1d60_0;  1 drivers
v0x16e4bc0_0 .net "out_dut", 7 0, L_0x16e63a0;  1 drivers
v0x16e4d10_0 .net "out_ref", 7 0, L_0x16e52e0;  1 drivers
v0x16e4de0_0 .var/2u "stats1", 159 0;
v0x16e4ea0_0 .var/2u "strobe", 0 0;
v0x16e4f60_0 .net "tb_match", 0 0, L_0x16e6b70;  1 drivers
v0x16e5020_0 .net "tb_mismatch", 0 0, L_0x16a5040;  1 drivers
v0x16e50e0_0 .net "wavedrom_enable", 0 0, v0x16e1e20_0;  1 drivers
v0x16e51b0_0 .net "wavedrom_title", 511 0, v0x16e1ec0_0;  1 drivers
L_0x16e6800 .concat [ 8 0 0 0], L_0x16e52e0;
L_0x16e68a0 .concat [ 8 0 0 0], L_0x16e52e0;
L_0x16e6940 .concat [ 8 0 0 0], L_0x16e63a0;
L_0x16e6a30 .concat [ 8 0 0 0], L_0x16e52e0;
L_0x16e6b70 .cmp/eeq 8, L_0x16e6800, L_0x16a5940;
S_0x16b6f00 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x16b2790;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
L_0x16a5340 .functor BUFZ 8, v0x16e1d60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x16a5150_0 .net *"_ivl_0", 0 0, L_0x16e5520;  1 drivers
v0x16a5450_0 .net *"_ivl_10", 0 0, L_0x16e5ad0;  1 drivers
v0x16a5750_0 .net *"_ivl_12", 0 0, L_0x16e5bc0;  1 drivers
v0x16a5a50_0 .net *"_ivl_14", 0 0, L_0x16e5d00;  1 drivers
v0x16a5d50_0 .net *"_ivl_2", 0 0, L_0x16e5610;  1 drivers
v0x16aa1e0_0 .net *"_ivl_27", 7 0, L_0x16a5340;  1 drivers
v0x16a9b80_0 .net *"_ivl_4", 0 0, L_0x16e5750;  1 drivers
v0x16e1140_0 .net *"_ivl_6", 0 0, L_0x16e5870;  1 drivers
v0x16e1220_0 .net *"_ivl_8", 0 0, L_0x16e59f0;  1 drivers
v0x16e1300_0 .net "in", 7 0, v0x16e1d60_0;  alias, 1 drivers
v0x16e13e0_0 .net "out", 7 0, L_0x16e52e0;  alias, 1 drivers
LS_0x16e52e0_0_0 .concat8 [ 1 1 1 1], L_0x16e5520, L_0x16e5610, L_0x16e5750, L_0x16e5870;
LS_0x16e52e0_0_4 .concat8 [ 1 1 1 1], L_0x16e59f0, L_0x16e5ad0, L_0x16e5bc0, L_0x16e5d00;
L_0x16e52e0 .concat8 [ 4 4 0 0], LS_0x16e52e0_0_0, LS_0x16e52e0_0_4;
L_0x16e5520 .part L_0x16a5340, 7, 1;
L_0x16e5610 .part L_0x16a5340, 6, 1;
L_0x16e5750 .part L_0x16a5340, 5, 1;
L_0x16e5870 .part L_0x16a5340, 4, 1;
L_0x16e59f0 .part L_0x16a5340, 3, 1;
L_0x16e5ad0 .part L_0x16a5340, 2, 1;
L_0x16e5bc0 .part L_0x16a5340, 1, 1;
L_0x16e5d00 .part L_0x16a5340, 0, 1;
S_0x16e1520 .scope module, "stim1" "stimulus_gen" 3 91, 3 14 0, S_0x16b2790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x16e1ca0_0 .net "clk", 0 0, v0x16e4a80_0;  1 drivers
v0x16e1d60_0 .var "in", 7 0;
v0x16e1e20_0 .var "wavedrom_enable", 0 0;
v0x16e1ec0_0 .var "wavedrom_title", 511 0;
E_0x16b1690/0 .event negedge, v0x16e1ca0_0;
E_0x16b1690/1 .event posedge, v0x16e1ca0_0;
E_0x16b1690 .event/or E_0x16b1690/0, E_0x16b1690/1;
E_0x16b1300 .event negedge, v0x16e1ca0_0;
E_0x16b16d0 .event posedge, v0x16e1ca0_0;
S_0x16e17a0 .scope task, "wavedrom_start" "wavedrom_start" 3 26, 3 26 0, S_0x16e1520;
 .timescale -12 -12;
v0x16e19a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16e1aa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 29, 3 29 0, S_0x16e1520;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16e2000 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x16b2790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
v0x16e4080_0 .net "in", 7 0, v0x16e1d60_0;  alias, 1 drivers
v0x16e41b0_0 .net "out", 7 0, L_0x16e63a0;  alias, 1 drivers
L_0x16e5df0 .part v0x16e1d60_0, 7, 1;
L_0x16e5e90 .part v0x16e1d60_0, 6, 1;
L_0x16e5f30 .part v0x16e1d60_0, 5, 1;
L_0x16e5fd0 .part v0x16e1d60_0, 4, 1;
L_0x16e6180 .part v0x16e1d60_0, 3, 1;
L_0x16e6220 .part v0x16e1d60_0, 2, 1;
L_0x16e6300 .part v0x16e1d60_0, 1, 1;
LS_0x16e63a0_0_0 .concat8 [ 1 1 1 1], L_0x16e5df0, L_0x16e5e90, L_0x16e5f30, L_0x16e5fd0;
LS_0x16e63a0_0_4 .concat8 [ 1 1 1 1], L_0x16e6180, L_0x16e6220, L_0x16e6300, L_0x16e6710;
L_0x16e63a0 .concat8 [ 4 4 0 0], LS_0x16e63a0_0_0, LS_0x16e63a0_0_4;
L_0x16e6710 .part v0x16e1d60_0, 0, 1;
S_0x16e2230 .scope generate, "genblk1[0]" "genblk1[0]" 4 8, 4 8 0, S_0x16e2000;
 .timescale 0 0;
P_0x16e2450 .param/l "i" 1 4 8, +C4<00>;
v0x16e2530_0 .net *"_ivl_0", 0 0, L_0x16e5df0;  1 drivers
S_0x16e2610 .scope generate, "genblk1[1]" "genblk1[1]" 4 8, 4 8 0, S_0x16e2000;
 .timescale 0 0;
P_0x16e2830 .param/l "i" 1 4 8, +C4<01>;
v0x16e28f0_0 .net *"_ivl_0", 0 0, L_0x16e5e90;  1 drivers
S_0x16e29d0 .scope generate, "genblk1[2]" "genblk1[2]" 4 8, 4 8 0, S_0x16e2000;
 .timescale 0 0;
P_0x16e2bd0 .param/l "i" 1 4 8, +C4<010>;
v0x16e2c90_0 .net *"_ivl_0", 0 0, L_0x16e5f30;  1 drivers
S_0x16e2d70 .scope generate, "genblk1[3]" "genblk1[3]" 4 8, 4 8 0, S_0x16e2000;
 .timescale 0 0;
P_0x16e2f70 .param/l "i" 1 4 8, +C4<011>;
v0x16e3050_0 .net *"_ivl_0", 0 0, L_0x16e5fd0;  1 drivers
S_0x16e3130 .scope generate, "genblk1[4]" "genblk1[4]" 4 8, 4 8 0, S_0x16e2000;
 .timescale 0 0;
P_0x16e3380 .param/l "i" 1 4 8, +C4<0100>;
v0x16e3460_0 .net *"_ivl_0", 0 0, L_0x16e6180;  1 drivers
S_0x16e3540 .scope generate, "genblk1[5]" "genblk1[5]" 4 8, 4 8 0, S_0x16e2000;
 .timescale 0 0;
P_0x16e3740 .param/l "i" 1 4 8, +C4<0101>;
v0x16e3820_0 .net *"_ivl_0", 0 0, L_0x16e6220;  1 drivers
S_0x16e3900 .scope generate, "genblk1[6]" "genblk1[6]" 4 8, 4 8 0, S_0x16e2000;
 .timescale 0 0;
P_0x16e3b00 .param/l "i" 1 4 8, +C4<0110>;
v0x16e3be0_0 .net *"_ivl_0", 0 0, L_0x16e6300;  1 drivers
S_0x16e3cc0 .scope generate, "genblk1[7]" "genblk1[7]" 4 8, 4 8 0, S_0x16e2000;
 .timescale 0 0;
P_0x16e3ec0 .param/l "i" 1 4 8, +C4<0111>;
v0x16e3fa0_0 .net *"_ivl_0", 0 0, L_0x16e6710;  1 drivers
S_0x16e42f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_0x16b2790;
 .timescale -12 -12;
E_0x169c9f0 .event anyedge, v0x16e4ea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16e4ea0_0;
    %nor/r;
    %assign/vec4 v0x16e4ea0_0, 0;
    %wait E_0x169c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16e1520;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x16e1d60_0, 0;
    %wait E_0x16b1300;
    %wait E_0x16b16d0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x16e1d60_0, 0;
    %wait E_0x16b16d0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x16e1d60_0, 0;
    %wait E_0x16b16d0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x16e1d60_0, 0;
    %wait E_0x16b16d0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x16e1d60_0, 0;
    %wait E_0x16b16d0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x16e1d60_0, 0;
    %wait E_0x16b16d0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x16e1d60_0, 0;
    %wait E_0x16b16d0;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0x16e1d60_0, 0;
    %wait E_0x16b16d0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x16e1d60_0, 0;
    %wait E_0x16b1300;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16e1aa0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16b1690;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x16e1d60_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x16b2790;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16e4a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16e4ea0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16b2790;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x16e4a80_0;
    %inv;
    %store/vec4 v0x16e4a80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x16b2790;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16e1ca0_0, v0x16e5020_0, v0x16e4b20_0, v0x16e4d10_0, v0x16e4bc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x16b2790;
T_7 ;
    %load/vec4 v0x16e4de0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x16e4de0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16e4de0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x16e4de0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16e4de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16e4de0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16e4de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x16b2790;
T_8 ;
    %wait E_0x16b1690;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16e4de0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e4de0_0, 4, 32;
    %load/vec4 v0x16e4f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x16e4de0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e4de0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16e4de0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e4de0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x16e4d10_0;
    %load/vec4 v0x16e4d10_0;
    %load/vec4 v0x16e4bc0_0;
    %xor;
    %load/vec4 v0x16e4d10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x16e4de0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e4de0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x16e4de0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e4de0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vectorr/vectorr_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/vectorr/iter0/response1/top_module.sv";
