Classic Timing Analyzer report for EE342exp6top
Tue May 25 12:17:52 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                       ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.157 ns                                       ; tDin[0]                    ; EE342exp6FSM:FSM1|State[3] ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.501 ns                                       ; EE342exp6FSM:FSM1|Cntr[0]  ; Cntr[0]                    ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -5.284 ns                                      ; tDin[0]                    ; EE342exp6FSM:FSM1|State[1] ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[2] ; EE342exp6FSM:FSM1|State[3] ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                            ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+----------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[2] ; EE342exp6FSM:FSM1|State[3] ; Clk        ; Clk      ; None                        ; None                      ; 3.200 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[1] ; EE342exp6FSM:FSM1|State[3] ; Clk        ; Clk      ; None                        ; None                      ; 3.015 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[3] ; EE342exp6FSM:FSM1|State[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.955 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[2] ; EE342exp6FSM:FSM1|Cntr[2]  ; Clk        ; Clk      ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|Cntr[1]  ; EE342exp6FSM:FSM1|Cntr[1]  ; Clk        ; Clk      ; None                        ; None                      ; 2.736 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[2] ; EE342exp6FSM:FSM1|State[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.634 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[1] ; EE342exp6FSM:FSM1|Cntr[2]  ; Clk        ; Clk      ; None                        ; None                      ; 2.629 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[0] ; EE342exp6FSM:FSM1|State[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.615 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[2] ; EE342exp6FSM:FSM1|Cntr[0]  ; Clk        ; Clk      ; None                        ; None                      ; 2.530 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[2] ; EE342exp6FSM:FSM1|Cntr[1]  ; Clk        ; Clk      ; None                        ; None                      ; 2.530 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[0] ; EE342exp6FSM:FSM1|Cntr[2]  ; Clk        ; Clk      ; None                        ; None                      ; 2.505 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[3] ; EE342exp6FSM:FSM1|Cntr[2]  ; Clk        ; Clk      ; None                        ; None                      ; 2.477 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[1] ; EE342exp6FSM:FSM1|Cntr[0]  ; Clk        ; Clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[1] ; EE342exp6FSM:FSM1|Cntr[1]  ; Clk        ; Clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[2] ; EE342exp6FSM:FSM1|State[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.293 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[1] ; EE342exp6FSM:FSM1|State[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[0] ; EE342exp6FSM:FSM1|Cntr[0]  ; Clk        ; Clk      ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[0] ; EE342exp6FSM:FSM1|Cntr[1]  ; Clk        ; Clk      ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[3] ; EE342exp6FSM:FSM1|Cntr[0]  ; Clk        ; Clk      ; None                        ; None                      ; 2.193 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[3] ; EE342exp6FSM:FSM1|Cntr[1]  ; Clk        ; Clk      ; None                        ; None                      ; 2.193 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[0] ; EE342exp6FSM:FSM1|State[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|Cntr[0]  ; EE342exp6FSM:FSM1|Cntr[1]  ; Clk        ; Clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[0] ; EE342exp6FSM:FSM1|State[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[0] ; EE342exp6FSM:FSM1|State[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|Cntr[1]  ; EE342exp6FSM:FSM1|Cntr[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[1] ; EE342exp6FSM:FSM1|State[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|Cntr[0]  ; EE342exp6FSM:FSM1|Cntr[0]  ; Clk        ; Clk      ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|Cntr[0]  ; EE342exp6FSM:FSM1|Cntr[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[1] ; EE342exp6FSM:FSM1|State[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.158 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|Cntr[2]  ; EE342exp6FSM:FSM1|Cntr[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; EE342exp6FSM:FSM1|State[2] ; EE342exp6FSM:FSM1|State[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.081 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------+
; tsu                                                                                 ;
+-------+--------------+------------+---------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                         ; To Clock ;
+-------+--------------+------------+---------+----------------------------+----------+
; N/A   ; None         ; 7.157 ns   ; tDin[0] ; EE342exp6FSM:FSM1|State[3] ; Clk      ;
; N/A   ; None         ; 6.425 ns   ; tDin[0] ; EE342exp6FSM:FSM1|State[2] ; Clk      ;
; N/A   ; None         ; 6.411 ns   ; tDin[0] ; EE342exp6FSM:FSM1|State[1] ; Clk      ;
; N/A   ; None         ; 6.189 ns   ; tDin[1] ; EE342exp6FSM:FSM1|State[2] ; Clk      ;
; N/A   ; None         ; 6.178 ns   ; tDin[1] ; EE342exp6FSM:FSM1|State[1] ; Clk      ;
; N/A   ; None         ; 6.108 ns   ; tDin[1] ; EE342exp6FSM:FSM1|State[0] ; Clk      ;
; N/A   ; None         ; 6.055 ns   ; tDin[0] ; EE342exp6FSM:FSM1|State[0] ; Clk      ;
; N/A   ; None         ; 5.776 ns   ; tDin[1] ; EE342exp6FSM:FSM1|State[3] ; Clk      ;
+-------+--------------+------------+---------+----------------------------+----------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+---------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To      ; From Clock ;
+-------+--------------+------------+---------------------------+---------+------------+
; N/A   ; None         ; 8.501 ns   ; EE342exp6FSM:FSM1|Cntr[0] ; Cntr[0] ; Clk        ;
; N/A   ; None         ; 7.636 ns   ; EE342exp6FSM:FSM1|Cntr[2] ; Cntr[2] ; Clk        ;
; N/A   ; None         ; 7.266 ns   ; EE342exp6FSM:FSM1|Cntr[1] ; Cntr[1] ; Clk        ;
+-------+--------------+------------+---------------------------+---------+------------+


+-------------------------------------------------------------------------------------------+
; th                                                                                        ;
+---------------+-------------+-----------+---------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                         ; To Clock ;
+---------------+-------------+-----------+---------+----------------------------+----------+
; N/A           ; None        ; -5.284 ns ; tDin[0] ; EE342exp6FSM:FSM1|State[1] ; Clk      ;
; N/A           ; None        ; -5.370 ns ; tDin[0] ; EE342exp6FSM:FSM1|State[3] ; Clk      ;
; N/A           ; None        ; -5.724 ns ; tDin[1] ; EE342exp6FSM:FSM1|State[3] ; Clk      ;
; N/A           ; None        ; -5.808 ns ; tDin[0] ; EE342exp6FSM:FSM1|State[0] ; Clk      ;
; N/A           ; None        ; -5.854 ns ; tDin[1] ; EE342exp6FSM:FSM1|State[0] ; Clk      ;
; N/A           ; None        ; -6.126 ns ; tDin[1] ; EE342exp6FSM:FSM1|State[1] ; Clk      ;
; N/A           ; None        ; -6.137 ns ; tDin[1] ; EE342exp6FSM:FSM1|State[2] ; Clk      ;
; N/A           ; None        ; -6.373 ns ; tDin[0] ; EE342exp6FSM:FSM1|State[2] ; Clk      ;
+---------------+-------------+-----------+---------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue May 25 12:17:52 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EE342exp6 -c EE342exp6top --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 275.03 MHz between source register "EE342exp6FSM:FSM1|State[2]" and destination register "EE342exp6FSM:FSM1|State[3]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 3.200 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y9_N9; Fanout = 10; REG Node = 'EE342exp6FSM:FSM1|State[2]'
            Info: 2: + IC(0.597 ns) + CELL(0.590 ns) = 1.187 ns; Loc. = LC_X12_Y9_N3; Fanout = 2; COMB Node = 'EE342exp6FSM:FSM1|Mux0~3'
            Info: 3: + IC(0.771 ns) + CELL(0.292 ns) = 2.250 ns; Loc. = LC_X12_Y9_N7; Fanout = 1; COMB Node = 'EE342exp6FSM:FSM1|Mux0~5'
            Info: 4: + IC(0.472 ns) + CELL(0.478 ns) = 3.200 ns; Loc. = LC_X12_Y9_N8; Fanout = 4; REG Node = 'EE342exp6FSM:FSM1|State[3]'
            Info: Total cell delay = 1.360 ns ( 42.50 % )
            Info: Total interconnect delay = 1.840 ns ( 57.50 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
                Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y9_N8; Fanout = 4; REG Node = 'EE342exp6FSM:FSM1|State[3]'
                Info: Total cell delay = 2.180 ns ( 78.76 % )
                Info: Total interconnect delay = 0.588 ns ( 21.24 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
                Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y9_N9; Fanout = 10; REG Node = 'EE342exp6FSM:FSM1|State[2]'
                Info: Total cell delay = 2.180 ns ( 78.76 % )
                Info: Total interconnect delay = 0.588 ns ( 21.24 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "EE342exp6FSM:FSM1|State[3]" (data pin = "tDin[0]", clock pin = "Clk") is 7.157 ns
    Info: + Longest pin to register delay is 9.888 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_26; Fanout = 8; PIN Node = 'tDin[0]'
        Info: 2: + IC(6.114 ns) + CELL(0.292 ns) = 7.875 ns; Loc. = LC_X12_Y9_N3; Fanout = 2; COMB Node = 'EE342exp6FSM:FSM1|Mux0~3'
        Info: 3: + IC(0.771 ns) + CELL(0.292 ns) = 8.938 ns; Loc. = LC_X12_Y9_N7; Fanout = 1; COMB Node = 'EE342exp6FSM:FSM1|Mux0~5'
        Info: 4: + IC(0.472 ns) + CELL(0.478 ns) = 9.888 ns; Loc. = LC_X12_Y9_N8; Fanout = 4; REG Node = 'EE342exp6FSM:FSM1|State[3]'
        Info: Total cell delay = 2.531 ns ( 25.60 % )
        Info: Total interconnect delay = 7.357 ns ( 74.40 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y9_N8; Fanout = 4; REG Node = 'EE342exp6FSM:FSM1|State[3]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
Info: tco from clock "Clk" to destination pin "Cntr[0]" through register "EE342exp6FSM:FSM1|Cntr[0]" is 8.501 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y9_N2; Fanout = 4; REG Node = 'EE342exp6FSM:FSM1|Cntr[0]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y9_N2; Fanout = 4; REG Node = 'EE342exp6FSM:FSM1|Cntr[0]'
        Info: 2: + IC(3.401 ns) + CELL(2.108 ns) = 5.509 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'Cntr[0]'
        Info: Total cell delay = 2.108 ns ( 38.26 % )
        Info: Total interconnect delay = 3.401 ns ( 61.74 % )
Info: th for register "EE342exp6FSM:FSM1|State[1]" (data pin = "tDin[0]", clock pin = "Clk") is -5.284 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y9_N5; Fanout = 8; REG Node = 'EE342exp6FSM:FSM1|State[1]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 8.067 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_26; Fanout = 8; PIN Node = 'tDin[0]'
        Info: 2: + IC(6.120 ns) + CELL(0.478 ns) = 8.067 ns; Loc. = LC_X12_Y9_N5; Fanout = 8; REG Node = 'EE342exp6FSM:FSM1|State[1]'
        Info: Total cell delay = 1.947 ns ( 24.14 % )
        Info: Total interconnect delay = 6.120 ns ( 75.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Tue May 25 12:17:52 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


