m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/home/Documents/Fpga_proj/q_5_28/simulation/modelsim
vd_ff
Z1 !s110 1571504913
!i10b 1
!s100 H9D0XF;=dn0R0Q3:XHZ`Q1
Io>d?lnUKR86_CINHheWP;2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1571504773
Z4 8C:/Users/home/Documents/Fpga_proj/q_5_28/q_5_28_str.v
Z5 FC:/Users/home/Documents/Fpga_proj/q_5_28/q_5_28_str.v
L0 19
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1571504913.000000
Z8 !s107 C:/Users/home/Documents/Fpga_proj/q_5_28/q_5_28_str.v|
Z9 !s90 -##implicit##push_minusfile_path##|C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/home/Documents/Fpga_proj/q_5_28|C:/Users/home/Documents/Fpga_proj/q_5_28/q_5_28_str.v|
!s101 -O0
!i113 1
Z10 o-O0 -vlog01compat -work work
Z11 !s92 -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_28
Z12 tDisableOpt 1 CvgOpt 0
vq_5_28_beh
!s110 1571505016
!i10b 1
!s100 <jUJ?8oiceLe8EZLK5K`;1
ImbFzhR;4E4A3Qi7Ckl4nZ0
R2
R0
w1571504809
8C:/Users/home/Documents/Fpga_proj/q_5_28/q_5_28_beh.v
FC:/Users/home/Documents/Fpga_proj/q_5_28/q_5_28_beh.v
L0 1
R6
r1
!s85 0
31
!s108 1571505016.000000
!s107 C:/Users/home/Documents/Fpga_proj/q_5_28/q_5_28_beh.v|
!s90 -##implicit##push_minusfile_path##|C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|C:/Users/home/Documents/Fpga_proj/q_5_28/q_5_28_beh.v|
!s101 -O0
!i113 1
Z13 o-O0 -work work
R12
vq_5_28_str
R1
!i10b 1
!s100 zQH6UYN1NZznU0N<nEU=V2
IKYe]Mc_QHVL:e;9L?34[K0
R2
R0
R3
R4
R5
L0 1
R6
r1
!s85 0
31
R7
R8
R9
!s101 -O0
!i113 1
R10
R11
R12
vq_5_28_tb
!s110 1571505019
!i10b 1
!s100 ::@4<SG>E8T23;_NgD^l53
IP3oR:RG<DFAc2R__4fBH02
R2
R0
w1571504872
8C:/Users/home/Documents/Fpga_proj/q_5_28/q_5_28_tb.v
FC:/Users/home/Documents/Fpga_proj/q_5_28/q_5_28_tb.v
L0 1
R6
r1
!s85 0
31
!s108 1571505019.000000
!s107 C:/Users/home/Documents/Fpga_proj/q_5_28/q_5_28_tb.v|
!s90 -##implicit##push_minusfile_path##|C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|C:/Users/home/Documents/Fpga_proj/q_5_28/q_5_28_tb.v|
!s101 -O0
!i113 1
R13
R12
