<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcspi200_ctrl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcspi200_ctrl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcspi200_ctrl')">atcspi200_ctrl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.80</td>
<td class="s4 cl rt"><a href="mod895.html#Line" > 46.44</a></td>
<td class="s3 cl rt"><a href="mod895.html#Cond" > 32.73</a></td>
<td class="s0 cl rt"><a href="mod895.html#Toggle" >  2.87</a></td>
<td class="s0 cl rt"><a href="mod895.html#FSM" >  1.18</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/atcspi200/hdl/atcspi200_ctrl.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/atcspi200/hdl/atcspi200_ctrl.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod895.html#inst_tag_257521"  onclick="showContent('inst_tag_257521')">config_ss_tb.DUT.config_ss.qspi.u_spi_ctrl</a></td>
<td class="s2 cl rt"> 20.80</td>
<td class="s4 cl rt"><a href="mod895.html#Line" > 46.44</a></td>
<td class="s3 cl rt"><a href="mod895.html#Cond" > 32.73</a></td>
<td class="s0 cl rt"><a href="mod895.html#Toggle" >  2.87</a></td>
<td class="s0 cl rt"><a href="mod895.html#FSM" >  1.18</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_atcspi200_ctrl'>
<hr>
<a name="inst_tag_257521"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_257521" >config_ss_tb.DUT.config_ss.qspi.u_spi_ctrl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.80</td>
<td class="s4 cl rt"><a href="mod895.html#Line" > 46.44</a></td>
<td class="s3 cl rt"><a href="mod895.html#Cond" > 32.73</a></td>
<td class="s0 cl rt"><a href="mod895.html#Toggle" >  2.87</a></td>
<td class="s0 cl rt"><a href="mod895.html#FSM" >  1.18</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.80</td>
<td class="s4 cl rt"> 46.44</td>
<td class="s3 cl rt"> 32.73</td>
<td class="s0 cl rt">  2.87</td>
<td class="s0 cl rt">  1.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod169.html#inst_tag_27974" >qspi</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcspi200_ctrl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod895.html" >atcspi200_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>295</td><td>137</td><td>46.44</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>238</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>266</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>279</td><td>15</td><td>3</td><td>20.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>343</td><td>27</td><td>7</td><td>25.93</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>388</td><td>63</td><td>10</td><td>15.87</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>525</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>534</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>544</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>565</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>575</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>587</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>607</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>621</td><td>16</td><td>8</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>645</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>653</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>667</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>682</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>694</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>712</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>722</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>735</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>746</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>763</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>775</td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>809</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>831</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>845</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>855</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>878</td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>903</td><td>6</td><td>5</td><td>83.33</td></tr>
</table>
<pre class="code"><br clear=all>
237                     begin
238        1/1          	if (!spi_rstn)
239        1/1          		arb_req_invalid &lt;= 1'b0;
240        1/1          	else if (spi_reset_sclk | ~arb_req_sclk)
241        1/1          		arb_req_invalid &lt;= 1'b0;
242        <font color = "red">0/1     ==>  	else if ((ctrl_cs_r != ctrl_ns) &amp; (ctrl_ns == SPI_CTRL_IDLE))</font>
243        <font color = "red">0/1     ==>  		arb_req_invalid &lt;= 1'b1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
244                     end
245                     
246                     assign ctrl_req = arb_req_sclk &amp; ~arb_req_invalid;
247                     
248                     `ifdef ATCSPI200_SLAVE_SUPPORT
249                     	assign arb_trans_end_sclk = (ctrl_cs_r != SPI_CTRL_IDLE) &amp; (ctrl_ns == SPI_CTRL_IDLE) &amp; ~slave_read_status;
250                     `else
251                     	assign arb_trans_end_sclk = (ctrl_cs_r != SPI_CTRL_IDLE) &amp; (ctrl_ns == SPI_CTRL_IDLE);
252                     `endif
253                     
254                     `ifdef ATCSPI200_SLAVE_SUPPORT
255                      	parameter	SLAVE_RSTATUS1  = 8'h05,
256                     			SLAVE_RSTATUS2  = 8'h15,
257                     			SLAVE_RSTATUS4  = 8'h25,
258                     			SLAVE_RDATA1    = 8'h0b,
259                     			SLAVE_RDATA2    = 8'h0c,
260                     			SLAVE_RDATA4    = 8'h0e,
261                     			SLAVE_WDATA1    = 8'h51,
262                     			SLAVE_WDATA2    = 8'h52,
263                     			SLAVE_WDATA4    = 8'h54;
264                     
265                     	always@(negedge spi_rstn or posedge spi_clock) begin
266        1/1          		if (!spi_rstn)
267        1/1          			slave_cmd &lt;= 8'h0;
268        1/1          		else if (spi_reset_sclk | spi_master | spi_cs_deassert)
269        1/1          			slave_cmd &lt;= 8'h0;
270        1/1          		else if (slave_cmd_wr_sclk) begin
271        <font color = "red">0/1     ==>  			slave_cmd &lt;= rx_shift_reg_r[7:0];</font>
272                     		end
                        MISSING_ELSE
273                     	end
274                     
275                     	assign slave_read_status = (slave_cmd == SLAVE_RSTATUS1) | (slave_cmd == SLAVE_RSTATUS2) | (slave_cmd == SLAVE_RSTATUS4);
276                     
277                     	always @(*)
278                     	begin
279        1/1          		case(slave_cmd)
280                     			SLAVE_RSTATUS1, SLAVE_RDATA1: begin
281        <font color = "red">0/1     ==>  				slave_trans_mode = SPI_TRA_WO;</font>
282        <font color = "red">0/1     ==>  				slave_data_dq = 2'h0;</font>
283                     			end
284                     			SLAVE_WDATA1: begin
285        <font color = "red">0/1     ==>  				slave_trans_mode = SPI_TRA_RO;</font>
286        <font color = "red">0/1     ==>  				slave_data_dq = 2'h0;</font>
287                     			end
288                     			`ifdef ATCSPI200_QUADDUAL_SUPPORT
289                     				SLAVE_RSTATUS2, SLAVE_RDATA2: begin
290        <font color = "red">0/1     ==>  					slave_trans_mode = SPI_TRA_WO;</font>
291        <font color = "red">0/1     ==>  					slave_data_dq = 2'h1;</font>
292                     				end
293                     				SLAVE_WDATA2: begin
294        <font color = "red">0/1     ==>  					slave_trans_mode = SPI_TRA_RO;</font>
295        <font color = "red">0/1     ==>  					slave_data_dq = 2'h1;</font>
296                     				end
297                     
298                     			`endif
299                     			`ifdef ATCSPI200_QUADSPI_SUPPORT
300                     				SLAVE_RSTATUS4, SLAVE_RDATA4: begin
301        <font color = "red">0/1     ==>  					slave_trans_mode = SPI_TRA_WO;</font>
302        <font color = "red">0/1     ==>  					slave_data_dq = 2'h2;</font>
303                     				end
304                     				SLAVE_WDATA4: begin
305        <font color = "red">0/1     ==>  					slave_trans_mode = SPI_TRA_RO;</font>
306        <font color = "red">0/1     ==>  					slave_data_dq = 2'h2;</font>
307                     				end
308                     			`endif
309                     			default: begin
310        1/1          				slave_trans_mode = arb_trans_mode;
311        1/1          				slave_data_dq = arb_data_dq;
312                     			end
313                     		endcase
314                     	end
315                     `endif
316                     
317                     assign arb_cmd_en	= arb_trans_ctrl[30];
318                     assign arb_addr_en	= arb_trans_ctrl[29];
319                     assign arb_trans_mode	= arb_trans_ctrl[27:24];
320                     assign arb_token_en	= arb_trans_ctrl[21];
321                     assign arb_token_val	= arb_trans_ctrl[11];
322                     assign arb_dummy_num	= arb_trans_ctrl[10:9];
323                     assign arb_addr_dq	= arb_trans_ctrl[28];
324                     assign arb_data_dq	= arb_trans_ctrl[23:22];
325                     
326                     `ifdef ATCSPI200_SLAVE_SUPPORT
327                     	assign spi_trans_mode = spi_master ? arb_trans_mode : slave_trans_mode;
328                     	assign spi_data_dq = spi_master ? arb_data_dq : slave_data_dq;
329                     	assign undefined_length_rd_cmd = !spi_master &amp;&amp; ((slave_cmd == SLAVE_RDATA1) || (slave_cmd == SLAVE_RDATA2) || (slave_cmd == SLAVE_RDATA4));
330                     	assign undefined_length_wr_cmd = !spi_master &amp;&amp; ((slave_cmd == SLAVE_WDATA1) || (slave_cmd == SLAVE_WDATA2) || (slave_cmd == SLAVE_WDATA4));
331                     	assign arb_wr_num = undefined_length_wr_cmd ? 9'h1ff : arb_trans_ctrl[20:12];
332                     	assign arb_rd_num = undefined_length_rd_cmd ? 9'h1ff : arb_trans_ctrl[8:0];
333                     	assign slv_data_only = slv_data_only_sclk;
334                     `else
335                     	assign spi_trans_mode = arb_trans_mode;
336                     	assign spi_data_dq = arb_data_dq;
337                     	assign arb_wr_num = arb_trans_ctrl[20:12];
338                     	assign arb_rd_num = arb_trans_ctrl[8:0];
339                     `endif
340                     
341                     always @(*)
342                     begin
343        1/1          	case(ctrl_cs_r)
344                     		SPI_CTRL_W_ONLY: begin
345        <font color = "red">0/1     ==>  			if (spi_trans_mode == SPI_TRA_W_R)</font>
346        <font color = "red">0/1     ==>  				trans_mode_ns = SPI_CTRL_R_ONLY;</font>
347        <font color = "red">0/1     ==>  			else if (spi_trans_mode == SPI_TRA_W_D_R)</font>
348        <font color = "red">0/1     ==>  				trans_mode_ns = SPI_CTRL_DUMMY;</font>
349        <font color = "red">0/1     ==>  			else if (spi_master)</font>
350        <font color = "red">0/1     ==>  				trans_mode_ns = SPI_CTRL_W_END;</font>
351                     			else
352        <font color = "red">0/1     ==>  				trans_mode_ns = ctrl_cs_r;</font>
353                     		end
354                     		SPI_CTRL_R_ONLY: begin
355        <font color = "red">0/1     ==>  			if ((spi_trans_mode == SPI_TRA_R_W))</font>
356        <font color = "red">0/1     ==>  				trans_mode_ns = SPI_CTRL_W_ONLY;</font>
357        <font color = "red">0/1     ==>  			else if ((spi_trans_mode == SPI_TRA_R_D_W))</font>
358        <font color = "red">0/1     ==>  				trans_mode_ns = SPI_CTRL_DUMMY;</font>
359        <font color = "red">0/1     ==>  			else if (spi_master)</font>
360        <font color = "red">0/1     ==>  				trans_mode_ns = SPI_CTRL_R_END;</font>
361                     			else
362        <font color = "red">0/1     ==>  				trans_mode_ns = ctrl_cs_r;</font>
363                     		end
364                     		SPI_CTRL_DUMMY: begin
365        <font color = "red">0/1     ==>  			if ((spi_trans_mode == SPI_TRA_W_D_R)|(spi_trans_mode == SPI_TRA_D_R))</font>
366        <font color = "red">0/1     ==>  				trans_mode_ns = SPI_CTRL_R_ONLY;</font>
367                     			else
368        <font color = "red">0/1     ==>  				trans_mode_ns = SPI_CTRL_W_ONLY;</font>
369                     		end
370                     		default: begin
371        1/1          			if (spi_trans_mode == SPI_TRA_WR)
372        1/1          				trans_mode_ns = SPI_CTRL_RW;
373        1/1          			else if ((spi_trans_mode == SPI_TRA_WO) | (spi_trans_mode == SPI_TRA_W_R) | (spi_trans_mode == SPI_TRA_W_D_R))
374        <font color = "red">0/1     ==>  				trans_mode_ns = SPI_CTRL_W_ONLY;</font>
375        1/1          			else if ((spi_trans_mode == SPI_TRA_RO) | (spi_trans_mode == SPI_TRA_R_W) | (spi_trans_mode == SPI_TRA_R_D_W))
376        <font color = "red">0/1     ==>  				trans_mode_ns = SPI_CTRL_R_ONLY;</font>
377        1/1          			else if ((spi_trans_mode == SPI_TRA_D_W) | (spi_trans_mode == SPI_TRA_D_R))
378        <font color = "red">0/1     ==>  				trans_mode_ns = SPI_CTRL_DUMMY;</font>
379                     			else
380        1/1          				trans_mode_ns = SPI_CTRL_NODATA;
381                     		end
382                     	endcase
383                     end
384                     
385                     
386                     always @(*)
387                     begin
388        1/1          	if ((~spi_master &amp; spi_cs_deassert) | (arb_mem_req_sclk &amp; ~ctrl_req))
389        <font color = "red">0/1     ==>  		ctrl_ns = SPI_CTRL_IDLE;</font>
390                     	else
391        1/1          	case(ctrl_cs_r)
392                     		SPI_CTRL_CMD: begin
393        <font color = "red">0/1     ==>  			if (spi_trans_cmd_end) begin</font>
394        <font color = "red">0/1     ==>  				if (arb_addr_en)</font>
395        <font color = "red">0/1     ==>  					ctrl_ns = SPI_CTRL_ADDR;</font>
396        <font color = "red">0/1     ==>  				else if (arb_token_en)</font>
397        <font color = "red">0/1     ==>  					ctrl_ns = SPI_CTRL_TOKEN;</font>
398                     				else
399        <font color = "red">0/1     ==>  					ctrl_ns = trans_mode_ns;</font>
400                     			end
401                     			else
402        <font color = "red">0/1     ==>  				ctrl_ns = ctrl_cs_r;</font>
403                     		end
404                     		SPI_CTRL_ADDR: begin
405        <font color = "red">0/1     ==>  			if (spi_trans_addr_end)	begin</font>
406        <font color = "red">0/1     ==>  				if (arb_token_en)</font>
407        <font color = "red">0/1     ==>  					ctrl_ns = SPI_CTRL_TOKEN;</font>
408                     				else
409        <font color = "red">0/1     ==>  					ctrl_ns = trans_mode_ns;</font>
410                     			end
411                     			else
412        <font color = "red">0/1     ==>  				ctrl_ns = ctrl_cs_r;</font>
413                     		end
414                     		SPI_CTRL_TOKEN: begin
415        <font color = "red">0/1     ==>  			if (spi_trans_token_end)</font>
416        <font color = "red">0/1     ==>  				ctrl_ns = trans_mode_ns;</font>
417                     			else
418        <font color = "red">0/1     ==>  				ctrl_ns = ctrl_cs_r;</font>
419                     		end
420                     		SPI_CTRL_NODATA: begin
421        <font color = "red">0/1     ==>  			if (spi_master)</font>
422        <font color = "red">0/1     ==>  				ctrl_ns = SPI_CTRL_IDLE;</font>
423                     			else
424        <font color = "red">0/1     ==>  				ctrl_ns = ctrl_cs_r;</font>
425                     		end
426                     		`ifdef ATCSPI200_SLAVE_SUPPORT
427                     			SPI_CTRL_S_CMD: begin
428        1/1          				if (spi_master)
429        <font color = "red">0/1     ==>  					ctrl_ns = SPI_CTRL_IDLE;</font>
430        1/1          				else if (spi_trans_s_cmd_end)
431        <font color = "red">0/1     ==>  					ctrl_ns = SPI_CTRL_S_DUMMY;</font>
432                     				else
433        1/1          					ctrl_ns = ctrl_cs_r;
434                     			end
435                     			SPI_CTRL_S_DUMMY: begin
436        <font color = "red">0/1     ==>  				if (spi_trans_s_dummy_end)</font>
437        <font color = "red">0/1     ==>  					ctrl_ns = trans_mode_ns;</font>
438                     				else
439        <font color = "red">0/1     ==>  					ctrl_ns = ctrl_cs_r;</font>
440                     			end
441                     		`endif
442                     		SPI_CTRL_W_ONLY: begin
443        <font color = "red">0/1     ==>  			if (spi_trans_w_end)</font>
444        <font color = "red">0/1     ==>  				ctrl_ns = trans_mode_ns;</font>
445                     			else
446        <font color = "red">0/1     ==>  				ctrl_ns = ctrl_cs_r;</font>
447                     		end
448                     		SPI_CTRL_R_ONLY: begin
449        <font color = "red">0/1     ==>  			if (spi_trans_r_end)</font>
450        <font color = "red">0/1     ==>  				ctrl_ns = trans_mode_ns;</font>
451                     			else
452        <font color = "red">0/1     ==>  				ctrl_ns = ctrl_cs_r;</font>
453                     		end
454                     		SPI_CTRL_DUMMY: begin
455        <font color = "red">0/1     ==>  			if (spi_trans_d_end)</font>
456        <font color = "red">0/1     ==>  				ctrl_ns = trans_mode_ns;</font>
457                     			else
458        <font color = "red">0/1     ==>  				ctrl_ns = ctrl_cs_r;</font>
459                     		end
460                     		SPI_CTRL_RW: begin
461        <font color = "red">0/1     ==>  			if (spi_trans_w_end &amp; spi_master)</font>
462        <font color = "red">0/1     ==>  				ctrl_ns = SPI_CTRL_R_END;</font>
463                     			else
464        <font color = "red">0/1     ==>  				ctrl_ns = ctrl_cs_r;</font>
465                     		end
466                     		SPI_CTRL_W_END: begin
467        <font color = "red">0/1     ==>  			if (spi_wait_r_end)</font>
468        <font color = "red">0/1     ==>  				ctrl_ns = SPI_CTRL_R_END2;</font>
469                     			else
470        <font color = "red">0/1     ==>  				ctrl_ns = ctrl_cs_r;</font>
471                     		end
472                     		SPI_CTRL_R_END: begin
473        <font color = "red">0/1     ==>  			if (spi_wait_r_end)</font>
474        <font color = "red">0/1     ==>  				ctrl_ns = SPI_CTRL_R_END2;</font>
475                     			else
476        <font color = "red">0/1     ==>  				ctrl_ns = ctrl_cs_r;</font>
477                     		end
478                      		SPI_CTRL_R_END2: begin
479        <font color = "red">0/1     ==>  			if (~rx_shift_reg_full_r)</font>
480        <font color = "red">0/1     ==>  				ctrl_ns = SPI_CTRL_IDLE;</font>
481                     			else
482        <font color = "red">0/1     ==>  				ctrl_ns = ctrl_cs_r;</font>
483                     		end
484                     		default: begin
485        1/1          			if (ctrl_req) begin
486        <font color = "red">0/1     ==>  				if (arb_cmd_en)</font>
487        <font color = "red">0/1     ==>  					ctrl_ns = SPI_CTRL_CMD;</font>
488        <font color = "red">0/1     ==>  				else if (arb_addr_en)</font>
489        <font color = "red">0/1     ==>  					ctrl_ns = SPI_CTRL_ADDR;</font>
490        <font color = "red">0/1     ==>  				else if (arb_token_en)</font>
491        <font color = "red">0/1     ==>  					ctrl_ns = SPI_CTRL_TOKEN;</font>
492                     				else
493        <font color = "red">0/1     ==>  					ctrl_ns = trans_mode_ns;</font>
494                     			end
495                     		`ifdef ATCSPI200_SLAVE_SUPPORT
496        1/1          			else if (spi_slave_cs_assert &amp; slv_data_only)
497        <font color = "red">0/1     ==>  				ctrl_ns = SPI_CTRL_RW;</font>
498                             `endif
499        1/1          			else if (spi_slave_cs_assert)
500        1/1          				ctrl_ns = SPI_CTRL_S_CMD;
501                     			else
502        1/1          				ctrl_ns = ctrl_cs_r;
503                     		end
504                     	endcase
505                     end
506                     assign spi_trans_cmd_end	= spi_txdata_rd &amp; tx_unit_hit;
507                     assign spi_trans_addr_end	= spi_txdata_rd &amp; tx_word_hit;
508                     assign spi_trans_token_end	= spi_txdata_rd &amp; tx_unit_hit;
509                     `ifdef ATCSPI200_SLAVE_SUPPORT
510                     	assign spi_trans_s_cmd_end   = spi_txdata_rd &amp; tx_unit_hit;
511                     	assign spi_trans_s_dummy_end = spi_txdata_rd &amp; tx_unit_hit;
512                     `endif
513                     
514                     assign spi_trans_w_end    = arb_mem_req_sclk ? ~ctrl_req : (spi_txdata_rd &amp; tx_unit_hit &amp; (data_cnt_r == arb_wr_num));
515                     assign spi_trans_r_end    = arb_mem_req_sclk ? ~ctrl_req : (spi_txdata_rd &amp; tx_unit_hit &amp; (data_cnt_r == arb_rd_num));
516                     assign spi_trans_d_end    = spi_txdata_rd &amp; tx_unit_hit &amp; (data_cnt_r[1:0] == arb_dummy_num);
517                     assign spi_wait_r_end     = spi_rxdata_wr &amp; (rx_mask_cnt_r == 2'h1) | (rx_mask_cnt_r == 2'h0);
518                     
519                     `ifdef ATCSPI200_MEM_SUPPORT
520                     assign arb_addr_latched_sclk = (ctrl_cs_r != ctrl_ns) &amp; (ctrl_ns == SPI_CTRL_ADDR);
521                     `endif
522                     
523                     always @(negedge spi_rstn or posedge spi_clock)
524                     begin
525        1/1          	if (!spi_rstn)
526        1/1          		ctrl_cs_r &lt;= SPI_CTRL_IDLE;
527        1/1          	else if (spi_reset_sclk)
528        <font color = "red">0/1     ==>  		ctrl_cs_r &lt;= SPI_CTRL_IDLE;</font>
529                     	else
530        1/1          		ctrl_cs_r &lt;= ctrl_ns;
531                     end
532                     
533                     always @(negedge spi_rstn or posedge spi_clock)
534        1/1          	if (~spi_rstn)
535        1/1          		arb_busy_sclk &lt;= 1'b0;
536        1/1          	else if (spi_master)
537        1/1          		arb_busy_sclk &lt;= (spi_busy | (ctrl_ns != SPI_CTRL_IDLE));
538                     	else
539        1/1          		arb_busy_sclk &lt;= spi_busy;
540                     
541                     
542                     always @(negedge spi_rstn or posedge spi_clock)
543                     begin
544        1/1          	if (!spi_rstn)
545        1/1          		data_cnt_r &lt;= 9'h0;
546        1/1          	else if ((spi_reset_sclk | data_cnt_clr | (ctrl_cs_r == SPI_CTRL_IDLE)))
547        1/1          		data_cnt_r &lt;= 9'h0;
548        1/1          	else if ((ctrl_cs_r == SPI_CTRL_RW) | (ctrl_cs_r == SPI_CTRL_R_ONLY) | (ctrl_cs_r == SPI_CTRL_W_ONLY) | (ctrl_cs_r == SPI_CTRL_DUMMY)) begin
549        <font color = "red">0/1     ==>  		if (spi_txdata_rd &amp; tx_unit_hit) begin</font>
550        <font color = "red">0/1     ==>  			data_cnt_r &lt;= data_cnt_r + 9'h1;</font>
551                     		end
                   <font color = "red">==>  MISSING_ELSE</font>
552                     	end
                        MISSING_ELSE
553                     end
554                     
555                     `ifdef ATCSPI200_SLAVE_SUPPORT
556                     	assign tx_bit_cnt_clr = (ctrl_cs_r != ctrl_ns) | spi_cs_deassert;
557                     `else
558                     	assign tx_bit_cnt_clr = ctrl_cs_r != ctrl_ns;
559                     `endif
560                     
561                     assign data_cnt_clr = tx_bit_cnt_clr | ((((ctrl_cs_r == SPI_CTRL_W_ONLY) &amp; (data_cnt_r == arb_wr_num)) | ((ctrl_cs_r == SPI_CTRL_R_ONLY) &amp; (data_cnt_r == arb_rd_num))) &amp; arb_mem_req_sclk &amp; spi_txdata_rd &amp; tx_unit_hit);
562                     
563                     always @(negedge spi_rstn or posedge spi_clock)
564                     begin
565        1/1          	if (!spi_rstn)
566        1/1          		first_slv_tx_word &lt;= 1'b0;
567        1/1          	else if (spi_slave_cs_assert &amp; ~spi_mode[0])
568        <font color = "red">0/1     ==>  		first_slv_tx_word &lt;= 1'b1;</font>
569        1/1          	else if (spi_txdata_rd)
570        <font color = "red">0/1     ==>  		first_slv_tx_word &lt;= 1'b0;</font>
                        MISSING_ELSE
571                     end
572                     
573                     always @(negedge spi_rstn or posedge spi_clock)
574                     begin
575        1/1          	if (!spi_rstn)
576        1/1          		first_slv_tx_bit &lt;= 1'b0;
577        1/1          	else if (first_slv_tx_word)
578        <font color = "red">0/1     ==>  		first_slv_tx_bit &lt;= tx_mux_r[(spi_lsb ? 5'h0 : ctrl_word_len)];</font>
579        1/1          	else if (spi_txdata_rd)
580        <font color = "red">0/1     ==>  		first_slv_tx_bit &lt;= 1'b0;</font>
                        MISSING_ELSE
581                     end
582                     
583                     
584                     
585                     always @(negedge spi_rstn or posedge spi_clock)
586                     begin
587        1/1          	if (!spi_rstn)
588        1/1          		tx_bit_cnt_r &lt;= 5'h0;
589        1/1          	else if (spi_slave_cs_assert)
590        1/1          		tx_bit_cnt_r &lt;= spi_mode[0] ? 5'h0 : 5'h1;
591        1/1          	else if (spi_reset_sclk | tx_bit_cnt_clr)
592        <font color = "red">0/1     ==>  		tx_bit_cnt_r &lt;= 5'h0;</font>
593        1/1          	else if (spi_txdata_rd) begin
594        <font color = "red">0/1     ==>  		if (tx_word_hit)</font>
595        <font color = "red">0/1     ==>  			tx_bit_cnt_r &lt;= 5'h0;</font>
596                     		else
597        <font color = "red">0/1     ==>  			tx_bit_cnt_r &lt;= tx_bit_cnt_r + (spi_quad ? 5'h4 : spi_dual ? 5'h2 : 5'h1);</font>
598                     	end
                        MISSING_ELSE
599                     end
600                     
601                     
602                     wire [1:0] tx_rx_diff_cnt_nx;
603                     assign tx_rx_diff_cnt_nx = tx_rx_diff_cnt_r + (spi_txdata_rd ? 2'b1 : 2'b0) - (spi_rxdata_wr ? 2'b1 : 2'b0);
604                     
605                     always @(negedge spi_rstn or posedge spi_clock)
606                     begin
607        1/1          	if (!spi_rstn)
608        1/1          		tx_rx_diff_cnt_r &lt;= 2'h0;
609        1/1          	else if (spi_reset_sclk)
610        <font color = "red">0/1     ==>  		tx_rx_diff_cnt_r &lt;= 2'h0;</font>
611        1/1          	else if (spi_cs_deassert)
612        <font color = "red">0/1     ==>  		tx_rx_diff_cnt_r &lt;= 2'h0;</font>
613        1/1          	else if (spi_slave_cs_assert)
614        1/1          		tx_rx_diff_cnt_r &lt;= spi_mode[0] ? 2'h0 : 2'h1;
615                     	else
616        1/1          		tx_rx_diff_cnt_r &lt;= tx_rx_diff_cnt_nx;
617                     end
618                     
619                     always @(negedge spi_rstn or posedge spi_clock)
620                     begin
621        1/1          	if (!spi_rstn)
622        1/1          		rx_mask_cnt_r &lt;= 2'h0;
623        1/1          	else if (spi_reset_sclk)
624        <font color = "red">0/1     ==>  		rx_mask_cnt_r &lt;= 2'h0;</font>
625        1/1          	else if (ctrl_cs_r != ctrl_ns) begin
626        1/1          		if ((ctrl_ns == SPI_CTRL_RW) | (ctrl_ns == SPI_CTRL_R_ONLY))
627        <font color = "red">0/1     ==>  			rx_mask_cnt_r &lt;= tx_rx_diff_cnt_nx;</font>
628                     		`ifdef ATCSPI200_SLAVE_SUPPORT
629        1/1          			else if (ctrl_ns == SPI_CTRL_S_CMD)
630        1/1          				rx_mask_cnt_r &lt;= 2'b0;
631        <font color = "red">0/1     ==>  			else if (ctrl_cs_r == SPI_CTRL_S_CMD)</font>
632        <font color = "red">0/1     ==>  				rx_mask_cnt_r &lt;= tx_rx_diff_cnt_nx;</font>
633                     		`endif
634        <font color = "red">0/1     ==>  		else if ((ctrl_cs_r == SPI_CTRL_RW) | (ctrl_cs_r == SPI_CTRL_R_ONLY))</font>
635        <font color = "red">0/1     ==>  			rx_mask_cnt_r &lt;= tx_rx_diff_cnt_nx;</font>
636                     		else
637        <font color = "red">0/1     ==>  			rx_mask_cnt_r &lt;= 2'h0;</font>
638                     	end
639        1/1          	else if (spi_rxdata_wr &amp; (rx_mask_cnt_r != 2'h0))
640        <font color = "red">0/1     ==>  		rx_mask_cnt_r &lt;= rx_mask_cnt_r - 2'h1;</font>
                        MISSING_ELSE
641                     end
642                     
643                     always @(*)
644                     begin
645        1/1          	if ((ctrl_cs_r == SPI_CTRL_RW) | (ctrl_cs_r == SPI_CTRL_R_ONLY) | (ctrl_cs_r == SPI_CTRL_S_CMD))
646        1/1          		rx_mask = rx_mask_cnt_r != 2'h0;
647                     	else
648        1/1          		rx_mask = rx_mask_cnt_r == 2'h0;
649                     end
650                     
651                     always @(negedge spi_rstn or posedge spi_clock)
652                     begin
653        1/1          	if (!spi_rstn)
654        1/1          		rx_bit_cnt_r &lt;= 5'h0;
655        1/1          	else if (spi_reset_sclk | rx_mask | spi_slave_cs_assert)
656        1/1          		rx_bit_cnt_r &lt;= 5'h0;
657        1/1          	else if (spi_rxdata_wr) begin
658        <font color = "red">0/1     ==>  		if (rx_word_hit)</font>
659        <font color = "red">0/1     ==>  			rx_bit_cnt_r &lt;= 5'h0;</font>
660                     		else
661        <font color = "red">0/1     ==>  			rx_bit_cnt_r &lt;= rx_bit_cnt_r + (spi_quad ? 5'h4 : spi_dual ? 5'h2 : 5'h1);</font>
662                     	end
                        MISSING_ELSE
663                     end
664                     
665                     always @(*)
666                     begin
667        1/1          	case (ctrl_cs_r)
668        <font color = "red">0/1     ==>  		SPI_CTRL_CMD:	ctrl_word_len = 5'h7;</font>
669        <font color = "red">0/1     ==>  		SPI_CTRL_TOKEN: ctrl_word_len = 5'h7;</font>
670                     `ifdef ATCSPI200_SLAVE_SUPPORT
671        <font color = "red">0/1     ==>  		SPI_CTRL_S_DUMMY: ctrl_word_len = 5'h7;</font>
672        1/1          		SPI_CTRL_S_CMD:	ctrl_word_len = 5'h7;
673        <font color = "red">0/1     ==>  		SPI_CTRL_W_ONLY: ctrl_word_len = (slave_read_status | arb_data_merge) ? 5'd31 : spi_data_len;</font>
674                     `endif
675        <font color = "red">0/1     ==>  		SPI_CTRL_ADDR:	ctrl_word_len = {arb_addr_len, 3'b111};</font>
676        1/1          		default:	ctrl_word_len = arb_data_merge ? 5'd31 : spi_data_len;
677                     	endcase
678                     end
679                     
680                     always @(*)
681                     begin
682        1/1          	if (spi_quad)
683        <font color = "red">0/1     ==>  		tx_byte_hit = tx_bit_cnt_r[2] == ctrl_word_len[2];</font>
684        1/1          	else if (spi_dual)
685        <font color = "red">0/1     ==>  		tx_byte_hit = tx_bit_cnt_r[2:1] == ctrl_word_len[2:1];</font>
686                     	else
687        1/1          		tx_byte_hit = tx_bit_cnt_r[2:0] == ctrl_word_len[2:0];
688                     end
689                     
690                     assign tx_unit_hit = (tx_byte_hit &amp; arb_data_merge) | tx_word_hit;
691                     
692                     always @(*)
693                     begin
694        1/1          	if (tx_byte_hit) begin
695        <font color = "red">0/1     ==>  		if (arb_data_merge) begin</font>
696        <font color = "red">0/1     ==>  			if ((ctrl_cs_r == SPI_CTRL_CMD) | (ctrl_cs_r == SPI_CTRL_TOKEN) | (ctrl_cs_r == SPI_CTRL_DUMMY) | (ctrl_cs_r == SPI_CTRL_S_DUMMY))</font>
697        <font color = "red">0/1     ==>  				tx_word_hit = 1'b1;</font>
698        <font color = "red">0/1     ==>  			else if (ctrl_cs_r == SPI_CTRL_ADDR)</font>
699        <font color = "red">0/1     ==>  				tx_word_hit = tx_bit_cnt_r[4:3] == arb_addr_len;</font>
700                     			else
701        <font color = "red">0/1     ==>  				tx_word_hit = (tx_bit_cnt_r[4:3] == 2'h3) | ((ctrl_cs_r == SPI_CTRL_W_ONLY) &amp; arb_mem_req_sclk &amp; (data_cnt_r == arb_wr_num));</font>
702                     		end
703                     		else
704        <font color = "red">0/1     ==>  			tx_word_hit = tx_bit_cnt_r[4:3] == ctrl_word_len[4:3];</font>
705                     	end
706                     	else
707        1/1          		tx_word_hit = 1'b0;
708                     end
709                     
710                     always @(*)
711                     begin
712        1/1          	if (spi_quad)
713        <font color = "red">0/1     ==>  		rx_byte_hit = rx_bit_cnt_r[2] == ctrl_word_len[2];</font>
714        1/1          	else if (spi_dual)
715        <font color = "red">0/1     ==>  		rx_byte_hit = rx_bit_cnt_r[2:1] == ctrl_word_len[2:1];</font>
716                     	else
717        1/1          		rx_byte_hit = rx_bit_cnt_r[2:0] == ctrl_word_len[2:0];
718                     end
719                     
720                     always @(*)
721                     begin
722        1/1          	if (rx_byte_hit) begin
723        <font color = "red">0/1     ==>  		if (arb_data_merge)</font>
724        <font color = "red">0/1     ==>  			rx_word_hit = (rx_bit_cnt_r[4:3] == 2'h3) | ((ctrl_cs_r != SPI_CTRL_RW) &amp; (ctrl_cs_r != SPI_CTRL_R_ONLY) &amp; rx_mask_cnt_r == 2'h1);</font>
725                     		else
726        <font color = "red">0/1     ==>  			rx_word_hit = rx_bit_cnt_r[4:3] == ctrl_word_len[4:3];</font>
727                     	end
728                     	else
729        1/1          		rx_word_hit = 1'b0;
730                     end
731                     
732                     `ifdef ATCSPI200_QUADDUAL_SUPPORT
733                     	always @(*)
734                     	begin
735        1/1          		if ((ctrl_cs_r == SPI_CTRL_CMD) | (ctrl_cs_r == SPI_CTRL_S_CMD) | (ctrl_cs_r == SPI_CTRL_S_DUMMY))
736        1/1          			spi_dual = 1'b0;
737        1/1          		else if ((ctrl_cs_r == SPI_CTRL_ADDR) | (ctrl_cs_r == SPI_CTRL_TOKEN))
738        <font color = "red">0/1     ==>  			spi_dual = arb_addr_dq &amp; (spi_data_dq == 2'h1);</font>
739                     		else
740        1/1          			spi_dual = (spi_data_dq == 2'h1);
741                     	end
742                     `endif
743                     `ifdef ATCSPI200_QUADSPI_SUPPORT
744                     	always @(*)
745                     	begin
746        1/1          		if ((ctrl_cs_r == SPI_CTRL_CMD) | (ctrl_cs_r == SPI_CTRL_S_CMD) | (ctrl_cs_r == SPI_CTRL_S_DUMMY))
747        1/1          			spi_quad = 1'b0;
748        1/1          		else if ((ctrl_cs_r == SPI_CTRL_ADDR) | (ctrl_cs_r == SPI_CTRL_TOKEN))
749        <font color = "red">0/1     ==>  			spi_quad = arb_addr_dq &amp; (spi_data_dq == 2'h2);</font>
750                     		else
751        1/1          			spi_quad = (spi_data_dq == 2'h2);
752                     	end
753                     `endif
754                     
755                     `ifdef ATCSPI200_SLAVE_SUPPORT
756                     	assign txf_rd = ~txf_empty &amp; ((spi_txdata_rd &amp; tx_word_hit) | ~tx_ready) &amp; ((ctrl_ns == SPI_CTRL_RW) | (ctrl_ns == SPI_CTRL_W_ONLY)) &amp; ~slave_read_status;
757                     `else
758                     	assign txf_rd = ~txf_empty &amp; ((spi_txdata_rd &amp; tx_word_hit) | ~tx_ready) &amp; ((ctrl_ns == SPI_CTRL_RW) | (ctrl_ns == SPI_CTRL_W_ONLY));
759                     `endif
760                     
761                     always @(negedge spi_rstn or posedge spi_clock)
762                     begin
763        1/1          	if (!spi_rstn)
764        1/1          		tx_ready &lt;= 1'b0;
765        1/1          	else if (spi_reset_sclk | spi_cs_deassert)
766        <font color = "red">0/1     ==>  		tx_ready &lt;= 1'b0;</font>
767        1/1          	else if (txf_rd)
768        <font color = "red">0/1     ==>  		tx_ready &lt;= 1'b1;</font>
769        1/1          	else if (spi_txdata_rd &amp; tx_word_hit)
770        <font color = "red">0/1     ==>  		tx_ready &lt;= 1'b0;</font>
                        MISSING_ELSE
771                     end
772                     
773                     always @(negedge spi_rstn or posedge spi_clock)
774                     begin
775        1/1          	if (!spi_rstn)
776        1/1          		tx_mux_r &lt;= 32'h0;
777        1/1          	else if (txf_rd)
778        <font color = "red">0/1     ==>  		tx_mux_r &lt;= (arb_data_merge &amp; ~spi_lsb) ? {txf_rd_data[7:0], txf_rd_data[15:8], txf_rd_data[23:16], txf_rd_data[31:24]} : txf_rd_data;</font>
779        1/1          	else if (ctrl_cs_r != ctrl_ns) begin
780        1/1          		if (ctrl_ns == SPI_CTRL_CMD)
781        <font color = "red">0/1     ==>  			tx_mux_r &lt;= {24'h0, arb_opcode};</font>
782                     		`ifdef ATCSPI200_SLAVE_SUPPORT
783        1/1          			else if ((ctrl_ns == SPI_CTRL_W_ONLY) &amp; slave_read_status)
784        <font color = "red">0/1     ==>  				tx_mux_r &lt;= (arb_data_merge &amp; ~spi_lsb) ? {slave_status[7:0], slave_status[15:8], slave_status[23:16], slave_status[31:24]} : slave_status;</font>
785                     		`endif
786        1/1          		else if (ctrl_ns == SPI_CTRL_ADDR)
787        <font color = "red">0/1     ==>  			tx_mux_r &lt;= arb_addr;</font>
788        1/1          		else if (ctrl_ns == SPI_CTRL_TOKEN)
789        <font color = "red">0/1     ==>  			tx_mux_r &lt;= arb_token_val ? 32'h69696969 : 32'h0;</font>
790                     		else
791        1/1          			tx_mux_r &lt;= 32'h0;
792                     	end
                        MISSING_ELSE
793                     end
794                     
795                     wire	[4:0]	tx_ptr;
796                     wire	[3:0]	quad_txdata, dual_txdata, sngl_txdata;
797                     
798                     assign tx_ptr = spi_lsb ? tx_bit_cnt_r : ctrl_word_len - tx_bit_cnt_r;
799                     
800                     assign quad_txdata = spi_lsb ?	{tx_mux_r[{tx_ptr[4:2], 2'h0}], tx_mux_r[{tx_ptr[4:2], 2'h1}], tx_mux_r[{tx_ptr[4:2], 2'h2}], tx_mux_r[{tx_ptr[4:2], 2'h3}]} :
801                     				{tx_mux_r[{tx_ptr[4:2], 2'h3}], tx_mux_r[{tx_ptr[4:2], 2'h2}], tx_mux_r[{tx_ptr[4:2], 2'h1}], tx_mux_r[{tx_ptr[4:2], 2'h0}]};
802                     assign dual_txdata = spi_lsb ?	{2'b11, tx_mux_r[{tx_ptr[4:1], 1'h0}], tx_mux_r[{tx_ptr[4:1], 1'h1}]} :
803                     				{2'b11, tx_mux_r[{tx_ptr[4:1], 1'h1}], tx_mux_r[{tx_ptr[4:1], 1'h0}]};
804                     assign sngl_txdata = 		{3'b111, tx_mux_r[tx_ptr]};
805                     
806                     
807                     always @(*)
808                     begin
809        1/1          	spi_txdata[3:0] = spi_quad ? quad_txdata : spi_dual ? dual_txdata : sngl_txdata;
810                     end
811                     
812                     wire	[4:0]	rx_ptr;
813                     wire	[3:0]	quad_rxdata, dual_rxdata, sngl_rxdata;
814                     
815                     assign rx_ptr = spi_lsb ? rx_bit_cnt_r : (ctrl_word_len - rx_bit_cnt_r);
816                     
817                     assign quad_rxdata[3:0] = spi_lsb ? {spi_rxdata[0], spi_rxdata[1], spi_rxdata[2], spi_rxdata[3]} : spi_rxdata;
818                     
819                     assign dual_rxdata[0] = (rx_ptr[1] == 1'b0) ? spi_lsb ? spi_rxdata[1] : spi_rxdata[0] : rx_shift_reg_r[{rx_ptr[4:2], 2'h0}];
820                     assign dual_rxdata[1] = (rx_ptr[1] == 1'b0) ? spi_lsb ? spi_rxdata[0] : spi_rxdata[1] : rx_shift_reg_r[{rx_ptr[4:2], 2'h1}];
821                     assign dual_rxdata[2] = (rx_ptr[1] == 1'b1) ? spi_lsb ? spi_rxdata[1] : spi_rxdata[0] : rx_shift_reg_r[{rx_ptr[4:2], 2'h2}];
822                     assign dual_rxdata[3] = (rx_ptr[1] == 1'b1) ? spi_lsb ? spi_rxdata[0] : spi_rxdata[1] : rx_shift_reg_r[{rx_ptr[4:2], 2'h3}];
823                     
824                     assign sngl_rxdata[0] = (rx_ptr[1:0] == 2'h0) ? spi_rxdata[0] : rx_shift_reg_r[{rx_ptr[4:2], 2'h0}];
825                     assign sngl_rxdata[1] = (rx_ptr[1:0] == 2'h1) ? spi_rxdata[0] : rx_shift_reg_r[{rx_ptr[4:2], 2'h1}];
826                     assign sngl_rxdata[2] = (rx_ptr[1:0] == 2'h2) ? spi_rxdata[0] : rx_shift_reg_r[{rx_ptr[4:2], 2'h2}];
827                     assign sngl_rxdata[3] = (rx_ptr[1:0] == 2'h3) ? spi_rxdata[0] : rx_shift_reg_r[{rx_ptr[4:2], 2'h3}];
828                     
829                     always @(*) begin
830                     	`ifdef ATCSPI200_SLAVE_SUPPORT
831        1/1          		rx_shift_reg_nx = (rxf_wr | slave_cmd_wr_sclk) ? 32'h0 : rx_shift_reg_r;
832                     	`else
833                     		rx_shift_reg_nx = rxf_wr ? 32'h0 : rx_shift_reg_r;
834                     	`endif
835        1/1          	if (spi_rxdata_wr &amp; ~rx_mask) begin
836        <font color = "red">0/1     ==>  		rx_shift_reg_nx[{rx_ptr[4:2], 2'h3}] = spi_quad ? quad_rxdata[3] : spi_dual ? dual_rxdata[3] : sngl_rxdata[3];</font>
837        <font color = "red">0/1     ==>  		rx_shift_reg_nx[{rx_ptr[4:2], 2'h2}] = spi_quad ? quad_rxdata[2] : spi_dual ? dual_rxdata[2] : sngl_rxdata[2];</font>
838        <font color = "red">0/1     ==>  		rx_shift_reg_nx[{rx_ptr[4:2], 2'h1}] = spi_quad ? quad_rxdata[1] : spi_dual ? dual_rxdata[1] : sngl_rxdata[1];</font>
839        <font color = "red">0/1     ==>  		rx_shift_reg_nx[{rx_ptr[4:2], 2'h0}] = spi_quad ? quad_rxdata[0] : spi_dual ? dual_rxdata[0] : sngl_rxdata[0];</font>
840                     	end
                        MISSING_ELSE
841                     end
842                     
843                     always@(negedge spi_rstn or posedge spi_clock)
844                     begin
845        1/1          	if (!spi_rstn)
846        1/1          		rx_shift_reg_r &lt;= 32'h0;
847                     	else
848        1/1          		rx_shift_reg_r &lt;= rx_shift_reg_nx;
849                     end
850                     
851                     assign rxf_wr_data = (arb_data_merge &amp; ~spi_lsb) ? {rx_shift_reg_r[7:0], rx_shift_reg_r[15:8], rx_shift_reg_r[23:16], rx_shift_reg_r[31:24]} : rx_shift_reg_r;
852                     
853                     always @(negedge spi_rstn or posedge spi_clock)
854                     begin
855        1/1          	if (!spi_rstn)
856        1/1          		rx_shift_reg_full_r &lt;= 1'b0;
857        1/1          	else if (spi_reset_sclk | (arb_mem_req_sclk &amp; ~ctrl_req))
858        <font color = "red">0/1     ==>  		rx_shift_reg_full_r &lt;= 1'b0;</font>
859        1/1          	else if ((spi_rxdata_wr &amp; ~rx_mask &amp; rx_word_hit) | (~spi_master &amp; ((rx_bit_cnt_r != 5'h0) &amp; spi_cs_deassert)))
860        <font color = "red">0/1     ==>  		rx_shift_reg_full_r &lt;= 1'b1;</font>
861                     `ifdef ATCSPI200_SLAVE_SUPPORT
862        1/1          	else if (rxf_wr | slave_cmd_wr_sclk)
863                     `else
864                     	else if (rxf_wr)
865                     `endif
866        <font color = "red">0/1     ==>  		rx_shift_reg_full_r &lt;= 1'b0;</font>
                        MISSING_ELSE
867                     end
868                     
869                     `ifdef ATCSPI200_SLAVE_SUPPORT
870                     	assign slave_cmd_wr_sclk = ~spi_master &amp; rx_shift_reg_full_r &amp; (((ctrl_cs_r == SPI_CTRL_S_DUMMY) &amp; ~slave_read_status) | (ctrl_cs_r == SPI_CTRL_S_CMD));
871                     	assign rxf_wr = ~rxf_full &amp; rx_shift_reg_full_r &amp; ~slave_cmd_wr_sclk;
872                     `else
873                     	assign rxf_wr = ~rxf_full &amp; rx_shift_reg_full_r;
874                     `endif
875                     
876                     always @(*)
877                     begin
878        1/1          	if ((ctrl_cs_r == SPI_CTRL_ADDR) | (ctrl_cs_r == SPI_CTRL_TOKEN)) begin
879        <font color = "red">0/1     ==>  		spi_oe[2] = spi_master ? 1'b1 : 1'b0;</font>
880        <font color = "red">0/1     ==>  		spi_oe[1] = spi_master ? (spi_quad | spi_dual) : 1'b0;</font>
881        <font color = "red">0/1     ==>  		spi_oe[0] = spi_master ? 1'b1 : ~(spi_quad | spi_dual);</font>
882                     	end
883        1/1          	else if (ctrl_cs_r == SPI_CTRL_W_ONLY) begin
884        <font color = "red">0/1     ==>  		spi_oe[2] = spi_master ? 1'b1 : spi_quad;</font>
885        <font color = "red">0/1     ==>  		spi_oe[1] = spi_quad | spi_dual;</font>
886        <font color = "red">0/1     ==>  		spi_oe[0] = 1'b1;</font>
887                     	end
888        1/1          	else if ((ctrl_cs_r == SPI_CTRL_R_ONLY) | (ctrl_cs_r == SPI_CTRL_DUMMY) | (ctrl_cs_r == SPI_CTRL_R_END)) begin
889        <font color = "red">0/1     ==>  		spi_oe[2] = spi_master ? ~spi_quad : 1'b0;</font>
890        <font color = "red">0/1     ==>  		spi_oe[1] = 1'b0;</font>
891        <font color = "red">0/1     ==>  		spi_oe[0] = ~(spi_quad | spi_dual | spi_3line);</font>
892                     	end
893                     	else begin
894        1/1          		spi_oe[2] = spi_master ? 1'b1 : 1'b0;
895        1/1          		spi_oe[1] = 1'b0;
896        1/1          		spi_oe[0] = 1'b1;
897                     	end
898                     end
899                     
900                     `ifdef ATCSPI200_SLAVE_SUPPORT
901                     	always @(negedge spi_rstn or posedge spi_clock)
902                     	begin
903        1/1          		if (~spi_rstn)
904        1/1          			txf_underrun_flag_r &lt;= 1'b0;
905        1/1          		else if (spi_master | spi_reset_sclk | spi_slave_cs_assert | txf_underrun_sclk)
906        1/1          			txf_underrun_flag_r &lt;= 1'b0;
907        1/1          		else if (spi_tx_hold &amp; spi_txdata_rd &amp; ~slave_read_status &amp; (tx_bit_cnt_r == 5'h0))
908        <font color = "red">0/1     ==>  			txf_underrun_flag_r &lt;= 1'b1;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod895.html" >atcspi200_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>110</td><td>36</td><td>32.73</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>110</td><td>36</td><td>32.73</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       327
 EXPRESSION (spi_master ? arb_trans_mode : slave_trans_mode)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       328
 EXPRESSION (spi_master ? arb_data_dq : slave_data_dq)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       329
 EXPRESSION (((!spi_master)) &amp;&amp; ((slave_cmd == SLAVE_RDATA1) || (slave_cmd == SLAVE_RDATA2) || (slave_cmd == SLAVE_RDATA4)))
             -------1-------    ---------------------------------------------2---------------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       329
 SUB-EXPRESSION ((slave_cmd == SLAVE_RDATA1) || (slave_cmd == SLAVE_RDATA2) || (slave_cmd == SLAVE_RDATA4))
                 -------------1-------------    -------------2-------------    -------------3-------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       330
 EXPRESSION (((!spi_master)) &amp;&amp; ((slave_cmd == SLAVE_WDATA1) || (slave_cmd == SLAVE_WDATA2) || (slave_cmd == SLAVE_WDATA4)))
             -------1-------    ---------------------------------------------2---------------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       330
 SUB-EXPRESSION ((slave_cmd == SLAVE_WDATA1) || (slave_cmd == SLAVE_WDATA2) || (slave_cmd == SLAVE_WDATA4))
                 -------------1-------------    -------------2-------------    -------------3-------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 EXPRESSION (undefined_length_wr_cmd ? 9'h1ff : arb_trans_ctrl[20:12])
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       332
 EXPRESSION (undefined_length_rd_cmd ? 9'h1ff : arb_trans_ctrl[8:0])
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       514
 EXPRESSION (arb_mem_req_sclk ? ((~ctrl_req)) : (((spi_txdata_rd &amp; tx_unit_hit) &amp; (data_cnt_r == arb_wr_num))))
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       515
 EXPRESSION (arb_mem_req_sclk ? ((~ctrl_req)) : (((spi_txdata_rd &amp; tx_unit_hit) &amp; (data_cnt_r == arb_rd_num))))
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       590
 EXPRESSION (spi_mode[0] ? 5'b0 : 5'b1)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       614
 EXPRESSION (spi_mode[0] ? 2'b0 : 2'b1)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       673
 EXPRESSION (((slave_read_status | arb_data_merge)) ? 5'd31 : spi_data_len)
             -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       676
 EXPRESSION (arb_data_merge ? 5'd31 : spi_data_len)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       778
 EXPRESSION (((arb_data_merge &amp; (~spi_lsb))) ? ({txf_rd_data[7:0], txf_rd_data[15:8], txf_rd_data[23:16], txf_rd_data[31:24]}) : txf_rd_data)
             ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       784
 EXPRESSION (((arb_data_merge &amp; (~spi_lsb))) ? ({slave_status[7:0], slave_status[15:8], slave_status[23:16], slave_status[31:24]}) : slave_status)
             ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       789
 EXPRESSION (arb_token_val ? 32'h69696969 : 32'b0)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       798
 EXPRESSION (spi_lsb ? tx_bit_cnt_r : ((ctrl_word_len - tx_bit_cnt_r)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       800
 EXPRESSION 
 Number  Term
      1  spi_lsb ? ({tx_mux_r[{tx_ptr[4:2], 2'b0}], tx_mux_r[{tx_ptr[4:2], 2'b1}], tx_mux_r[{tx_ptr[4:2], 2'h2}], tx_mux_r[{tx_ptr[4:2], 2'h3}]}) : ({tx_mux_r[{tx_ptr[4:2], 2'h3}], tx_mux_r[{tx_ptr[4:2], 2'h2}], tx_mux_r[{tx_ptr[4:2], 2'b1}], tx_mux_r[{tx_ptr[4:2], 2'b0}]}))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       802
 EXPRESSION 
 Number  Term
      1  spi_lsb ? ({2'b11, tx_mux_r[{tx_ptr[4:1], 1'b0}], tx_mux_r[{tx_ptr[4:1], 1'b1}]}) : ({2'b11, tx_mux_r[{tx_ptr[4:1], 1'b1}], tx_mux_r[{tx_ptr[4:1], 1'b0}]}))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       809
 EXPRESSION (spi_quad ? quad_txdata : (spi_dual ? dual_txdata : sngl_txdata))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       809
 SUB-EXPRESSION (spi_dual ? dual_txdata : sngl_txdata)
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       815
 EXPRESSION (spi_lsb ? rx_bit_cnt_r : ((ctrl_word_len - rx_bit_cnt_r)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       817
 EXPRESSION (spi_lsb ? ({spi_rxdata[0], spi_rxdata[1], spi_rxdata[2], spi_rxdata[3]}) : spi_rxdata)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       819
 EXPRESSION ((rx_ptr[1] == 1'b0) ? (spi_lsb ? spi_rxdata[1] : spi_rxdata[0]) : rx_shift_reg_r[{rx_ptr[4:2], 2'b0}])
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       819
 SUB-EXPRESSION (spi_lsb ? spi_rxdata[1] : spi_rxdata[0])
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       820
 EXPRESSION ((rx_ptr[1] == 1'b0) ? (spi_lsb ? spi_rxdata[0] : spi_rxdata[1]) : rx_shift_reg_r[{rx_ptr[4:2], 2'b1}])
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       820
 SUB-EXPRESSION (spi_lsb ? spi_rxdata[0] : spi_rxdata[1])
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       821
 EXPRESSION ((rx_ptr[1] == 1'b1) ? (spi_lsb ? spi_rxdata[1] : spi_rxdata[0]) : rx_shift_reg_r[{rx_ptr[4:2], 2'h2}])
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       821
 SUB-EXPRESSION (spi_lsb ? spi_rxdata[1] : spi_rxdata[0])
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       822
 EXPRESSION ((rx_ptr[1] == 1'b1) ? (spi_lsb ? spi_rxdata[0] : spi_rxdata[1]) : rx_shift_reg_r[{rx_ptr[4:2], 2'h3}])
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       822
 SUB-EXPRESSION (spi_lsb ? spi_rxdata[0] : spi_rxdata[1])
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       824
 EXPRESSION ((rx_ptr[1:0] == 2'b0) ? spi_rxdata[0] : rx_shift_reg_r[{rx_ptr[4:2], 2'b0}])
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       825
 EXPRESSION ((rx_ptr[1:0] == 2'b1) ? spi_rxdata[0] : rx_shift_reg_r[{rx_ptr[4:2], 2'b1}])
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       826
 EXPRESSION ((rx_ptr[1:0] == 2'h2) ? spi_rxdata[0] : rx_shift_reg_r[{rx_ptr[4:2], 2'h2}])
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       827
 EXPRESSION ((rx_ptr[1:0] == 2'h3) ? spi_rxdata[0] : rx_shift_reg_r[{rx_ptr[4:2], 2'h3}])
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       831
 EXPRESSION (((rxf_wr | slave_cmd_wr_sclk)) ? 32'b0 : rx_shift_reg_r)
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       836
 EXPRESSION (spi_quad ? quad_rxdata[3] : (spi_dual ? dual_rxdata[3] : sngl_rxdata[3]))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       836
 SUB-EXPRESSION (spi_dual ? dual_rxdata[3] : sngl_rxdata[3])
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       837
 EXPRESSION (spi_quad ? quad_rxdata[2] : (spi_dual ? dual_rxdata[2] : sngl_rxdata[2]))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       837
 SUB-EXPRESSION (spi_dual ? dual_rxdata[2] : sngl_rxdata[2])
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       838
 EXPRESSION (spi_quad ? quad_rxdata[1] : (spi_dual ? dual_rxdata[1] : sngl_rxdata[1]))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       838
 SUB-EXPRESSION (spi_dual ? dual_rxdata[1] : sngl_rxdata[1])
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       839
 EXPRESSION (spi_quad ? quad_rxdata[0] : (spi_dual ? dual_rxdata[0] : sngl_rxdata[0]))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       839
 SUB-EXPRESSION (spi_dual ? dual_rxdata[0] : sngl_rxdata[0])
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       851
 EXPRESSION (((arb_data_merge &amp; (~spi_lsb))) ? ({rx_shift_reg_r[7:0], rx_shift_reg_r[15:8], rx_shift_reg_r[23:16], rx_shift_reg_r[31:24]}) : rx_shift_reg_r)
             ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       879
 EXPRESSION (spi_master ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       880
 EXPRESSION (spi_master ? ((spi_quad | spi_dual)) : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       881
 EXPRESSION (spi_master ? 1'b1 : ((~(spi_quad | spi_dual))))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       884
 EXPRESSION (spi_master ? 1'b1 : spi_quad)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       889
 EXPRESSION (spi_master ? ((~spi_quad)) : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       894
 EXPRESSION (spi_master ? 1'b1 : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod895.html" >atcspi200_ctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">109</td>
<td class="rt">4</td>
<td class="rt">3.67  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">942</td>
<td class="rt">27</td>
<td class="rt">2.87  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">471</td>
<td class="rt">13</td>
<td class="rt">2.76  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">471</td>
<td class="rt">14</td>
<td class="rt">2.97  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">48</td>
<td class="rt">2</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">460</td>
<td class="rt">12</td>
<td class="rt">2.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">230</td>
<td class="rt">7</td>
<td class="rt">3.04  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">230</td>
<td class="rt">5</td>
<td class="rt">2.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">3.28  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">482</td>
<td class="rt">15</td>
<td class="rt">3.11  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">241</td>
<td class="rt">6</td>
<td class="rt">2.49  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">241</td>
<td class="rt">9</td>
<td class="rt">3.73  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>spi_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_reset_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_master</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slave_cmd[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slave_cmd_wr_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slave_status[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slave_rcnt_inc_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slave_wcnt_inc_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxf_overrun_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>txf_underrun_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_slave_cs_assert</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv_data_only_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>first_slv_tx_word</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>first_slv_tx_bit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_mode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arb_addr_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_data_len[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_3line</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_busy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arb_busy_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_trans_ctrl[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arb_data_merge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arb_req_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arb_trans_end_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_opcode[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arb_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txf_empty</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxf_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txf_rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxf_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>txf_rd_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxf_wr_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_mem_req_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arb_addr_latched_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_quad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_dual</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_cs_deassert</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_txdata_rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_rxdata_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_txdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_oe[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_oe[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_rxdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_tx_hold</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_rx_hold</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_intf_idle_clr_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ctrl_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>arb_req_invalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_trans_mode[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_data_dq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>arb_addr_dq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>arb_data_dq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>arb_cmd_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>arb_addr_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>arb_trans_mode[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>arb_token_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>arb_token_val</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>arb_wr_num[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>arb_dummy_num[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>arb_rd_num[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ctrl_cs_r[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ctrl_cs_r[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ctrl_ns[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ctrl_ns[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>trans_mode_ns[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tx_bit_cnt_r[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rx_bit_cnt_r[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>data_cnt_r[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tx_rx_diff_cnt_r[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rx_mask_cnt_r[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rx_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rx_shift_reg_full_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rx_shift_reg_r[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rx_shift_reg_nx[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tx_mux_r[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>slave_trans_mode[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>slave_data_dq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>slave_read_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_trans_s_cmd_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_trans_s_dummy_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>txf_underrun_flag_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>undefined_length_rd_cmd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>undefined_length_wr_cmd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>slv_data_only</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_trans_cmd_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_trans_addr_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_trans_token_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_trans_w_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_trans_d_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_trans_r_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_wait_r_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tx_bit_cnt_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_cnt_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tx_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tx_byte_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tx_unit_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rx_byte_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tx_word_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rx_word_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ctrl_word_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ctrl_word_len[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tx_rx_diff_cnt_nx[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tx_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>tx_ptr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>quad_txdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dual_txdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>sngl_txdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rx_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rx_ptr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>quad_rxdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dual_rxdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>sngl_rxdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod895.html" >atcspi200_ctrl</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: ctrl_cs_r</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">85</td>
<td class="rt">1</td>
<td class="rt">1.18  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: ctrl_cs_r</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>SPI_CTRL_ADDR</td>
<td class="rt">395</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_CMD</td>
<td class="rt">487</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_DUMMY</td>
<td class="rt">348</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_NODATA</td>
<td class="rt">380</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_RW</td>
<td class="rt">372</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END</td>
<td class="rt">360</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END2</td>
<td class="rt">468</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_ONLY</td>
<td class="rt">346</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>SPI_CTRL_S_CMD</td>
<td class="rt">500</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_DUMMY</td>
<td class="rt">431</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_TOKEN</td>
<td class="rt">397</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_W_END</td>
<td class="rt">350</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_W_ONLY</td>
<td class="rt">356</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>SPI_CTRL_ADDR->SPI_CTRL_DUMMY</td>
<td class="rt">378</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_ADDR->SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_ADDR->SPI_CTRL_NODATA</td>
<td class="rt">380</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_ADDR->SPI_CTRL_RW</td>
<td class="rt">372</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_ADDR->SPI_CTRL_R_ONLY</td>
<td class="rt">376</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_ADDR->SPI_CTRL_TOKEN</td>
<td class="rt">407</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_ADDR->SPI_CTRL_W_ONLY</td>
<td class="rt">374</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_CMD->SPI_CTRL_ADDR</td>
<td class="rt">395</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_CMD->SPI_CTRL_DUMMY</td>
<td class="rt">378</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_CMD->SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_CMD->SPI_CTRL_NODATA</td>
<td class="rt">380</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_CMD->SPI_CTRL_RW</td>
<td class="rt">372</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_CMD->SPI_CTRL_R_ONLY</td>
<td class="rt">376</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_CMD->SPI_CTRL_TOKEN</td>
<td class="rt">397</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_CMD->SPI_CTRL_W_ONLY</td>
<td class="rt">374</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_DUMMY->SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_DUMMY->SPI_CTRL_R_ONLY</td>
<td class="rt">366</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_DUMMY->SPI_CTRL_W_ONLY</td>
<td class="rt">368</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_IDLE->SPI_CTRL_ADDR</td>
<td class="rt">489</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_IDLE->SPI_CTRL_CMD</td>
<td class="rt">487</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_IDLE->SPI_CTRL_DUMMY</td>
<td class="rt">378</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_IDLE->SPI_CTRL_NODATA</td>
<td class="rt">380</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_IDLE->SPI_CTRL_RW</td>
<td class="rt">372</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_IDLE->SPI_CTRL_R_ONLY</td>
<td class="rt">376</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>SPI_CTRL_IDLE->SPI_CTRL_S_CMD</td>
<td class="rt">500</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_IDLE->SPI_CTRL_TOKEN</td>
<td class="rt">491</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_IDLE->SPI_CTRL_W_ONLY</td>
<td class="rt">374</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_NODATA->SPI_CTRL_DUMMY</td>
<td class="rt">378</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_NODATA->SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_NODATA->SPI_CTRL_RW</td>
<td class="rt">372</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_NODATA->SPI_CTRL_R_ONLY</td>
<td class="rt">376</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_NODATA->SPI_CTRL_W_ONLY</td>
<td class="rt">374</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_RW->SPI_CTRL_DUMMY</td>
<td class="rt">378</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_RW->SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_RW->SPI_CTRL_NODATA</td>
<td class="rt">380</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_RW->SPI_CTRL_R_END</td>
<td class="rt">462</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_RW->SPI_CTRL_R_ONLY</td>
<td class="rt">376</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_RW->SPI_CTRL_W_ONLY</td>
<td class="rt">374</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END->SPI_CTRL_DUMMY</td>
<td class="rt">378</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END->SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END->SPI_CTRL_NODATA</td>
<td class="rt">380</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END->SPI_CTRL_RW</td>
<td class="rt">372</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END->SPI_CTRL_R_END2</td>
<td class="rt">474</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END->SPI_CTRL_R_ONLY</td>
<td class="rt">376</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END->SPI_CTRL_W_ONLY</td>
<td class="rt">374</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END2->SPI_CTRL_DUMMY</td>
<td class="rt">378</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END2->SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END2->SPI_CTRL_NODATA</td>
<td class="rt">380</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END2->SPI_CTRL_RW</td>
<td class="rt">372</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END2->SPI_CTRL_R_ONLY</td>
<td class="rt">376</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_END2->SPI_CTRL_W_ONLY</td>
<td class="rt">374</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_ONLY->SPI_CTRL_DUMMY</td>
<td class="rt">358</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_ONLY->SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_ONLY->SPI_CTRL_R_END</td>
<td class="rt">360</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_R_ONLY->SPI_CTRL_W_ONLY</td>
<td class="rt">356</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_CMD->SPI_CTRL_DUMMY</td>
<td class="rt">378</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_CMD->SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_CMD->SPI_CTRL_NODATA</td>
<td class="rt">380</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_CMD->SPI_CTRL_RW</td>
<td class="rt">372</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_CMD->SPI_CTRL_R_ONLY</td>
<td class="rt">376</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_CMD->SPI_CTRL_S_DUMMY</td>
<td class="rt">431</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_CMD->SPI_CTRL_W_ONLY</td>
<td class="rt">374</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_DUMMY->SPI_CTRL_DUMMY</td>
<td class="rt">378</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_DUMMY->SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_DUMMY->SPI_CTRL_NODATA</td>
<td class="rt">380</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_DUMMY->SPI_CTRL_RW</td>
<td class="rt">372</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_DUMMY->SPI_CTRL_R_ONLY</td>
<td class="rt">376</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_S_DUMMY->SPI_CTRL_W_ONLY</td>
<td class="rt">374</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_TOKEN->SPI_CTRL_DUMMY</td>
<td class="rt">378</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_TOKEN->SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_TOKEN->SPI_CTRL_NODATA</td>
<td class="rt">380</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_TOKEN->SPI_CTRL_RW</td>
<td class="rt">372</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_TOKEN->SPI_CTRL_R_ONLY</td>
<td class="rt">376</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_TOKEN->SPI_CTRL_W_ONLY</td>
<td class="rt">374</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_W_END->SPI_CTRL_DUMMY</td>
<td class="rt">378</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_W_END->SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_W_END->SPI_CTRL_NODATA</td>
<td class="rt">380</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_W_END->SPI_CTRL_RW</td>
<td class="rt">372</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_W_END->SPI_CTRL_R_END2</td>
<td class="rt">468</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_W_END->SPI_CTRL_R_ONLY</td>
<td class="rt">376</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_W_END->SPI_CTRL_W_ONLY</td>
<td class="rt">374</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_W_ONLY->SPI_CTRL_DUMMY</td>
<td class="rt">348</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_W_ONLY->SPI_CTRL_IDLE</td>
<td class="rt">526</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_W_ONLY->SPI_CTRL_R_ONLY</td>
<td class="rt">346</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_CTRL_W_ONLY->SPI_CTRL_W_END</td>
<td class="rt">350</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_257521">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
  </ul>
  <ul name="tag_atcspi200_ctrl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
