A 54 instructions MIPS CPU implemented in Verilog HDL.
