results.xml
sim_build
*.vcd
formal/raid
formal/raid0
formal/raid0_write
formal/sync_fifo
formal/raid1
formal/raid5
test/__pycache__
ac_check.err
xt2
*.bin
fpga/*.log
fpga/*.json
