<?xml version="1.0"?>
<device_data lib="dnx_data" device="jer2_a0"  module="pll">
    <includes>
        <include>soc/dnx/pll/pll.h</include>
    </includes>

    <sub_module name="general"  doc="PLL general configurations.">
        <defines>
            <define name="pll1_ts_ch_0_mdiv" value="6"></define>
            <define name="pll1_bs_ch_0_mdiv" value="60"></define>
            <define name="pll1_ts_refclk_source_sel" value="0"></define> <!-- FIXME JIRA SDK-150189 -->
            <define name="pll1_bs_refclk_source_sel" value="0"></define>
            <define name="pll1_ndiv_int" value="120"></define>
            <define name="pll1_ch_1_mdiv" value="12"></define>
            <define name="pll1_pdiv" value="1"></define>
            <define name="pll1_output_cml_en" value="1"></define>
            <define name="pll1_frefeff" value="25"></define>
            <define name="pll3_vco_clock" value="6250"></define>
            <define name="pll3_kp" value="5"></define>
            <define name="pll3_ki" value="3"></define>
            <define name="pll3_en_ctrl" value="29"></define>
            <define name="pll3_en_ctrl_byp" value="93"></define>
            <define name="pll3_route_ctr_byp" value="252"></define>
            <define name="pll3_ref_clock_125" value="125"></define>
            <define name="pll3_ref_clock_156_25" value="156"></define>
            <define name="pll3_ref_clock_312_5" value="312"></define>
            <define name="nif_pll_ch_1_mdiv" value="4"></define>
            <define name="nif_pll_ch_2_mdiv" value="5"></define>
            <define name="nif_pll_ch_3_mdiv" value="0"></define>
            <define name="nif_pll_ch_4_mdiv" value="20"></define>
            <define name="nif_pll_ch_5_mdiv" value="11"></define>
            <define name="fabric_pll_ch_1_mdiv" value="0"></define>
            <define name="fabric_pll_ch_2_mdiv" value="20"></define>
            <define name="fabric_pll_ch_3_mdiv" value="7"></define>
            <define name="fabric_pll_ch_4_mdiv" value="40"></define>
            <define name="fabric_pll_ch_5_mdiv" value="5"></define>
        </defines>
        <features>
            <feature name="ts_freq_lock" value="1">
                <property name="phy_1588_dpll_frequency_lock" method="enable">
                    <doc>
                        IEEE1588 DPLL mode
                        Supported values: 0 - phase lock, 1 - frequency lock
                    </doc>
                </property>
            </feature>

            <feature name="bs_enable" value="0">
                <property name="broadsync_enable_clk" method="enable">
                    <doc>
                        Broadsync clock enable.
                        Supported values: 0,1 (disable/enable)
                    </doc>
                </property>
            </feature>
        </features>

        <numerics>
            <numeric name="ts_phase_initial_lo" value="0x40000000">
                <property name="phy_1588_dpll_phase_initial_lo" method="range" range_min="0" range_max="4294967295">
                    <doc>
                        Initial phase values for the IEEE1588 DPLL, lower 32 bits
                    </doc>
                </property>
            </numeric>

            <numeric name="ts_phase_initial_hi" value="0x10000000">
                <property name="phy_1588_dpll_phase_initial_hi" method="range" range_min="0" range_max="4294967295">
                    <doc>
                        Initial phase values for the IEEE1588 DPLL, higher 32 bits
                    </doc>
                </property>
            </numeric>
        </numerics>
 
        <tables>
            <table name="nif_pll_cfg">
                <key name="pll_index" size="2"></key>
                <value name="in_freq" type="int" default="DNX_SERDES_REF_CLOCK_312_5">
                    <property name="serdes_nif_clk_freq" method="suffix_direct_map" suffix="in">
                        <map name="-1" value="DNX_SERDES_REF_CLOCK_DISABLE"></map>
                        <map name="0" value="DNX_SERDES_REF_CLOCK_125"></map>
                        <map name="1" value="DNX_SERDES_REF_CLOCK_156_25"></map>
                        <map name="2" value="DNX_SERDES_REF_CLOCK_312_5"></map>
                        <doc>
                            Reference clock frequency for the NIF SerDeses.
                            Supported values:
                            -1= disabled, 0=125MHz, 1=156.25MHz, 2=312.5MHz
                        </doc>
                    </property>
                </value>
                <value name="out_freq" type="int" default="DNX_SERDES_REF_CLOCK_156_25">
                    <property name="serdes_nif_clk_freq" method="suffix_direct_map" suffix="out">
                        <map name="bypass" value="DNX_SERDES_REF_CLOCK_BYPASS"></map>
                        <map name="-1" value="DNX_SERDES_REF_CLOCK_DISABLE"></map>
                        <map name="0" value="DNX_SERDES_REF_CLOCK_125"></map>
                        <map name="1" value="DNX_SERDES_REF_CLOCK_156_25"></map>
                        <map name="2" value="DNX_SERDES_REF_CLOCK_312_5"></map>
                        <doc>
                            Output clock frequency for the NIF SerDeses.
                            Supported values:
                            -1= disabled, 0=125MHz, 1=156.25MHz, 2=312.5MHz or 'bypass'=PLL bypassed(input ref clock == output ref clock)
                        </doc>
                    </property>
                </value>
            </table>
            <table name="fabric_pll_cfg">
                <key name="pll_index" size="2"></key>
                <value name="in_freq" type="int" default="DNX_SERDES_REF_CLOCK_312_5">
                    <property name="serdes_fabric_clk_freq" method="suffix_direct_map" suffix="in">
                        <map name="-1" value="DNX_SERDES_REF_CLOCK_DISABLE"></map>
                        <map name="0" value="DNX_SERDES_REF_CLOCK_125"></map>
                        <map name="1" value="DNX_SERDES_REF_CLOCK_156_25"></map>
                        <map name="2" value="DNX_SERDES_REF_CLOCK_312_5"></map>
                        <doc>
                            Reference clock frequency for the Fabric SerDeses.
                            Supported values:
                            -1= disabled, 0=125MHz, 1=156.25MHz, 2=312.5MHz
                        </doc>
                    </property>
                </value>
                <value name="out_freq" type="int" default="DNX_SERDES_REF_CLOCK_312_5">
                    <property name="serdes_fabric_clk_freq" method="suffix_direct_map" suffix="out">
                        <map name="bypass" value="DNX_SERDES_REF_CLOCK_BYPASS"></map>
                        <map name="-1" value="DNX_SERDES_REF_CLOCK_DISABLE"></map>
                        <map name="0" value="DNX_SERDES_REF_CLOCK_125"></map>
                        <map name="1" value="DNX_SERDES_REF_CLOCK_156_25"></map>
                        <map name="2" value="DNX_SERDES_REF_CLOCK_312_5"></map>
                        <doc>
                            Output clock frequency for the Fabric SerDeses.
                            Supported values:
                            -1= disabled, 0=125MHz, 1=156.25MHz, 2=312.5MHz or 'bypass'=PLL bypassed(input ref clock == output ref clock)
                        </doc>
                    </property>
                </value>
            </table>
        </tables>
    </sub_module>
</device_data>
