#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jul 18 15:17:55 2021
# Process ID: 16308
# Current directory: C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15212 C:\Users\k\Dev\Projects\PRESENT_Cipher_Verilog\decrypt\decrypt.xpr
# Log file: C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/vivado.log
# Journal file: C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/k/Dev/Tools/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sources_1/new/decryption.v w ]
add_files C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sources_1/new/decryption.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/k/Dev/Tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim/input_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sources_1/new/decryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim'
"xelab -wto 65598607ee394d29b3065e492d425ffc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/k/Dev/Tools/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 65598607ee394d29b3065e492d425ffc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 144 differs from formal bit length 1 for port 'addra' [C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sources_1/imports/new/top.v:17]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'addra' [C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sources_1/imports/new/top.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sources_1/new/decryption.v" Line 1. Module decrypt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sources_1/new/decryption.v" Line 1. Module decrypt doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_round_keyz
Compiling module xil_defaultlib.p_layer_dec
Compiling module xil_defaultlib.sbox_layer_dec
Compiling module xil_defaultlib.decrypt
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sources_1/new/decrypt.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.160 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sim_1/new/decrypt_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sim_1/new/decrypt_tb.v
file delete -force C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sim_1/new/decrypt_tb.v
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/k/Dev/Tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim/input_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim'
"xelab -wto 65598607ee394d29b3065e492d425ffc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/k/Dev/Tools/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 65598607ee394d29b3065e492d425ffc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 144 differs from formal bit length 1 for port 'addra' [C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sources_1/imports/new/top.v:17]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'addra' [C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sources_1/imports/new/top.v:18]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/k/Dev/Projects/PRESENT_Cipher_Verilog/decrypt/decrypt.srcs/sources_1/new/decrypt.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.160 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 18 15:21:43 2021...
