Return-Path: <SRS0=nj+O=ET=lists.infradead.org=linux-riscv-bounces+linux-riscv=archiver.kernel.org@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.8 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH,
	DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,
	SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=no
	autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id 57DE0C4742C
	for <linux-riscv@archiver.kernel.org>; Fri, 13 Nov 2020 22:58:10 +0000 (UTC)
Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by mail.kernel.org (Postfix) with ESMTPS id F3B9F22256
	for <linux-riscv@archiver.kernel.org>; Fri, 13 Nov 2020 22:58:09 +0000 (UTC)
Authentication-Results: mail.kernel.org;
	dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="XULMvYup";
	dkim=fail reason="signature verification failed" (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="Ct1AIFE+"
DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org F3B9F22256
Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=chromium.org
Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;
	d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding:
	Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive:
	List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:Message-ID:
	Subject:To:From:Date:Reply-To:Content-ID:Content-Description:Resent-Date:
	Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner;
	 bh=eBel5fdcYy+0/8SzoMtX2awElEeOO3y3mSCjqlbvM4E=; b=XULMvYupfgBR04BtL+8/L1NAO
	Xzrx1WTvji+byGG6lMLu6dj2x2kQ/QtsJbLhzlSfJBlMhW6bV3wgAgiu1cu/es61TN8A4RAa34zJd
	DJrC1zTXZXkRsqkKF3nIHieTBcmB6jTGyvOAOQAua4MVB5KH1GINyKU8Qi6OAlosx2cMou6Nen+t+
	dQCTaSwFftypHNvAUfWEFcYDhOpgATwxzGqTpq3SZf5RPRjpw40Gi4TW5znuCBoKhZkEHDBRMoEZL
	2/lpSDLJqL3FULUvtLcATqKLEERFJ3FKiVVc8x7YJMCLtJ1t4OnGnxpcAoi7PYq2nPp138kIMxVza
	KbCElLmbQ==;
Received: from localhost ([::1] helo=merlin.infradead.org)
	by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux))
	id 1kdi15-00076s-Fa; Fri, 13 Nov 2020 22:58:03 +0000
Received: from mail-pf1-x442.google.com ([2607:f8b0:4864:20::442])
 by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux))
 id 1kdi12-00075r-1P
 for linux-riscv@lists.infradead.org; Fri, 13 Nov 2020 22:58:00 +0000
Received: by mail-pf1-x442.google.com with SMTP id x15so7548909pfm.9
 for <linux-riscv@lists.infradead.org>; Fri, 13 Nov 2020 14:57:59 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google;
 h=date:from:to:cc:subject:message-id:references:mime-version
 :content-disposition:in-reply-to;
 bh=c8GixgWnF9JvI3p9D4QQqxEMTJGIS0uxRmnIsQ5izgo=;
 b=Ct1AIFE+vuR87KAbOc13resi7UCdNJ2/997/1bagYm67ZTq5HMzjWgz/Aboq3SNmC1
 +G5Nca7aODmzMkFhMFTgCcjb0egQRrRalhViOgy52gdKuN6fdnUkLg68wXd3rxxwL4GK
 YWimqfxXlMCzxWbgjBQSBYgR5V0wpsxJ5WxIA=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:date:from:to:cc:subject:message-id:references
 :mime-version:content-disposition:in-reply-to;
 bh=c8GixgWnF9JvI3p9D4QQqxEMTJGIS0uxRmnIsQ5izgo=;
 b=qkcJRQSaiMHLBPhCaN2LatrU4cZefVjAx0NSFwOfKOcRmHe488SqANQtd3cu/28oqe
 1sok4YrIxoPpPmojCiMYQzDQNpoU2F9xNtnJzYxdwTKawmohZtgnn4psZakayV5B8cI+
 4yjd4Kmz53Hxvvp7L2Vn3+aTSK/yqLUJRppjjeQ4Q0pHp4qzIxrGQuSLDgopLjnx0QfX
 5+U/aF6HEs/DI+34EQ6+ThcVmLy1OZfyzvsM5eDe2SruMLU08awo7YeeMB4yhcZTY/H+
 k9XsoeAC2dVaL8MHHNZ3TmuU2G6Ui382GfyGsBxcW86AAEp0/zRpwmeZqjzjFq5rgPof
 +qxQ==
X-Gm-Message-State: AOAM530JXQY+pGOCAUtaW41SVXxW3cTG+di+hOJedoAOLIlwGrhh9P8S
 MwDOYzWo5pd5jkrw9st0FFLGLUia2bp2R0kH
X-Google-Smtp-Source: ABdhPJwRJwTtnFY/6BjYKPSK+PmsQ0FoNu6LYAYkFl4fSh9ptNzAoTCp10JrrkbeynhU2uHt526eDg==
X-Received: by 2002:a17:90a:a602:: with SMTP id
 c2mr5297821pjq.224.1605308277714; 
 Fri, 13 Nov 2020 14:57:57 -0800 (PST)
Received: from www.outflux.net (smtp.outflux.net. [198.145.64.163])
 by smtp.gmail.com with ESMTPSA id z7sm11158701pfq.214.2020.11.13.14.57.56
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 13 Nov 2020 14:57:56 -0800 (PST)
Date: Fri, 13 Nov 2020 14:57:55 -0800
From: Kees Cook <keescook@chromium.org>
To: guoren@kernel.org
Subject: Re: [PATCH v4] riscv: Enable per-task stack canaries
Message-ID: <202011131457.63270B286@keescook>
References: <1603024697-30080-1-git-send-email-guoren@kernel.org>
MIME-Version: 1.0
Content-Disposition: inline
In-Reply-To: <1603024697-30080-1-git-send-email-guoren@kernel.org>
X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 
X-CRM114-CacheID: sfid-20201113_175800_222952_AE61979C 
X-CRM114-Status: GOOD (  18.61  )
X-BeenThere: linux-riscv@lists.infradead.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <linux-riscv.lists.infradead.org>
List-Unsubscribe: <http://lists.infradead.org/mailman/options/linux-riscv>,
 <mailto:linux-riscv-request@lists.infradead.org?subject=unsubscribe>
List-Archive: <http://lists.infradead.org/pipermail/linux-riscv/>
List-Post: <mailto:linux-riscv@lists.infradead.org>
List-Help: <mailto:linux-riscv-request@lists.infradead.org?subject=help>
List-Subscribe: <http://lists.infradead.org/mailman/listinfo/linux-riscv>,
 <mailto:linux-riscv-request@lists.infradead.org?subject=subscribe>
Cc: Guo Ren <guoren@linux.alibaba.com>, anup@brainfault.org,
 palmerdabbelt@google.com, linux-kernel@vger.kernel.org,
 linux-csky@vger.kernel.org, paul.walmsley@sifive.com, atish.patra@wdc.com,
 zong.li@sifive.com, bjorn.topel@gmail.com, cooper.qu@linux.alibaba.com,
 greentime.hu@sifive.com, linux-riscv@lists.infradead.org
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: "linux-riscv" <linux-riscv-bounces@lists.infradead.org>
Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org

On Sun, Oct 18, 2020 at 12:38:17PM +0000, guoren@kernel.org wrote:
> From: Guo Ren <guoren@linux.alibaba.com>
> 
> This enables the use of per-task stack canary values if GCC has
> support for emitting the stack canary reference relative to the
> value of tp, which holds the task struct pointer in the riscv
> kernel.
> 
> After compare arm64 and x86 implementations, seems arm64's is more
> flexible and readable. The key point is how gcc get the offset of
> stack_canary from gs/el0_sp.
> 
> x86: Use a fix offset from gs, not flexible.
> 
> struct fixed_percpu_data {
> 	/*
> 	 * GCC hardcodes the stack canary as %gs:40.  Since the
> 	 * irq_stack is the object at %gs:0, we reserve the bottom
> 	 * 48 bytes of the irq stack for the canary.
> 	 */
> 	char            gs_base[40]; // :(
> 	unsigned long   stack_canary;
> };
> 
> arm64: Use -mstack-protector-guard-offset & guard-reg
> 	gcc options:
> 	-mstack-protector-guard=sysreg
> 	-mstack-protector-guard-reg=sp_el0
> 	-mstack-protector-guard-offset=xxx
> 
> riscv: Use -mstack-protector-guard-offset & guard-reg
> 	gcc options:
> 	-mstack-protector-guard=tls
> 	-mstack-protector-guard-reg=tp
> 	-mstack-protector-guard-offset=xxx
> 
>  GCC's implementation has been merged:
>  commit c931e8d5a96463427040b0d11f9c4352ac22b2b0
>  Author: Cooper Qu <cooper.qu@linux.alibaba.com>
>  Date:   Mon Jul 13 16:15:08 2020 +0800
> 
>      RISC-V: Add support for TLS stack protector canary access
> 
> In the end, these codes are inserted by gcc before return:
> 
> *  0xffffffe00020b396 <+120>:   ld      a5,1008(tp) # 0x3f0
> *  0xffffffe00020b39a <+124>:   xor     a5,a5,a4
> *  0xffffffe00020b39c <+126>:   mv      a0,s5
> *  0xffffffe00020b39e <+128>:   bnez    a5,0xffffffe00020b61c <_do_fork+766>
>    0xffffffe00020b3a2 <+132>:   ld      ra,136(sp)
>    0xffffffe00020b3a4 <+134>:   ld      s0,128(sp)
>    0xffffffe00020b3a6 <+136>:   ld      s1,120(sp)
>    0xffffffe00020b3a8 <+138>:   ld      s2,112(sp)
>    0xffffffe00020b3aa <+140>:   ld      s3,104(sp)
>    0xffffffe00020b3ac <+142>:   ld      s4,96(sp)
>    0xffffffe00020b3ae <+144>:   ld      s5,88(sp)
>    0xffffffe00020b3b0 <+146>:   ld      s6,80(sp)
>    0xffffffe00020b3b2 <+148>:   ld      s7,72(sp)
>    0xffffffe00020b3b4 <+150>:   addi    sp,sp,144
>    0xffffffe00020b3b6 <+152>:   ret
>    ...
> *  0xffffffe00020b61c <+766>:   auipc   ra,0x7f8
> *  0xffffffe00020b620 <+770>:   jalr    -1764(ra) # 0xffffffe000a02f38 <__stack_chk_fail>
> 
> Signed-off-by: Guo Ren <guoren@linux.alibaba.com>

Thanks for getting this working! It looks good to me. :)

Reviewed-by: Kees Cook <keescook@chromium.org>

-- 
Kees Cook

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
