{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/bram_buffer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/controller.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/freq_gen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/sample_rate_divider.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/sampler.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/startup_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/trigger.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/uart_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/uart_tx.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}