Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 11:00:22 2019
| Host         : DESKTOP-52MUKO7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ClockDivider_timing_summary_routed.rpt -pb ClockDivider_timing_summary_routed.pb -rpx ClockDivider_timing_summary_routed.rpx -warn_on_violation
| Design       : ClockDivider
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.621        0.000                      0                   17        0.209        0.000                      0                   17        3.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.621        0.000                      0                   17        0.209        0.000                      0                   17        3.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 clk_div_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.934ns (29.387%)  route 2.244ns (70.613%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.883     5.957    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     6.413 f  clk_div_int_reg[2]/Q
                         net (fo=2, routed)           0.879     7.292    clk_div_int_reg_n_0_[2]
    SLICE_X110Y49        LUT4 (Prop_lut4_I2_O)        0.152     7.444 r  clk_div_int[15]_i_3/O
                         net (fo=16, routed)          1.365     8.809    clk_div_int[15]_i_3_n_0
    SLICE_X110Y52        LUT5 (Prop_lut5_I1_O)        0.326     9.135 r  clk_div_int[15]_i_1/O
                         net (fo=1, routed)           0.000     9.135    clk_div_int[15]
    SLICE_X110Y52        FDCE                                         r  clk_div_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.687    13.451    sysclk_IBUF_BUFG
    SLICE_X110Y52        FDCE                                         r  clk_div_int_reg[15]/C
                         clock pessimism              0.309    13.760    
                         clock uncertainty           -0.035    13.725    
    SLICE_X110Y52        FDCE (Setup_fdce_C_D)        0.031    13.756    clk_div_int_reg[15]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 clk_div_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 1.785ns (58.363%)  route 1.273ns (41.637%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.883     5.957    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     6.413 r  clk_div_int_reg[0]/Q
                         net (fo=3, routed)           0.636     7.049    clk_div_int_reg_n_0_[0]
    SLICE_X111Y49        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.629 r  clk_div_int_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.629    clk_div_int_reg[4]_i_2_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  clk_div_int_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.743    clk_div_int_reg[8]_i_2_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  clk_div_int_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    clk_div_int_reg[12]_i_2_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.079 r  clk_div_int_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.637     8.716    data0[13]
    SLICE_X110Y52        LUT5 (Prop_lut5_I4_O)        0.299     9.015 r  clk_div_int[13]_i_1/O
                         net (fo=1, routed)           0.000     9.015    clk_div_int[13]
    SLICE_X110Y52        FDCE                                         r  clk_div_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.687    13.451    sysclk_IBUF_BUFG
    SLICE_X110Y52        FDCE                                         r  clk_div_int_reg[13]/C
                         clock pessimism              0.309    13.760    
                         clock uncertainty           -0.035    13.725    
    SLICE_X110Y52        FDCE (Setup_fdce_C_D)        0.029    13.754    clk_div_int_reg[13]
  -------------------------------------------------------------------
                         required time                         13.754    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 clk_div_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.934ns (30.921%)  route 2.087ns (69.079%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.883     5.957    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     6.413 f  clk_div_int_reg[2]/Q
                         net (fo=2, routed)           0.879     7.292    clk_div_int_reg_n_0_[2]
    SLICE_X110Y49        LUT4 (Prop_lut4_I2_O)        0.152     7.444 r  clk_div_int[15]_i_3/O
                         net (fo=16, routed)          1.208     8.651    clk_div_int[15]_i_3_n_0
    SLICE_X109Y50        LUT5 (Prop_lut5_I1_O)        0.326     8.977 r  clk_div_int[8]_i_1/O
                         net (fo=1, routed)           0.000     8.977    clk_div_int[8]
    SLICE_X109Y50        FDCE                                         r  clk_div_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.684    13.448    sysclk_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  clk_div_int_reg[8]/C
                         clock pessimism              0.309    13.757    
                         clock uncertainty           -0.035    13.722    
    SLICE_X109Y50        FDCE (Setup_fdce_C_D)        0.029    13.751    clk_div_int_reg[8]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 clk_div_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tempClk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.934ns (30.931%)  route 2.086ns (69.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.883     5.957    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     6.413 f  clk_div_int_reg[2]/Q
                         net (fo=2, routed)           0.879     7.292    clk_div_int_reg_n_0_[2]
    SLICE_X110Y49        LUT4 (Prop_lut4_I2_O)        0.152     7.444 r  clk_div_int[15]_i_3/O
                         net (fo=16, routed)          1.207     8.650    clk_div_int[15]_i_3_n_0
    SLICE_X109Y50        LUT5 (Prop_lut5_I1_O)        0.326     8.976 r  tempClk_i_1/O
                         net (fo=1, routed)           0.000     8.976    tempClk_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.684    13.448    sysclk_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  tempClk_reg/C
                         clock pessimism              0.309    13.757    
                         clock uncertainty           -0.035    13.722    
    SLICE_X109Y50        FDCE (Setup_fdce_C_D)        0.031    13.753    tempClk_reg
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 clk_div_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.934ns (30.917%)  route 2.087ns (69.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.883     5.957    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     6.413 f  clk_div_int_reg[2]/Q
                         net (fo=2, routed)           0.879     7.292    clk_div_int_reg_n_0_[2]
    SLICE_X110Y49        LUT4 (Prop_lut4_I2_O)        0.152     7.444 r  clk_div_int[15]_i_3/O
                         net (fo=16, routed)          1.208     8.652    clk_div_int[15]_i_3_n_0
    SLICE_X110Y52        LUT5 (Prop_lut5_I1_O)        0.326     8.978 r  clk_div_int[14]_i_1/O
                         net (fo=1, routed)           0.000     8.978    clk_div_int[14]
    SLICE_X110Y52        FDCE                                         r  clk_div_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.687    13.451    sysclk_IBUF_BUFG
    SLICE_X110Y52        FDCE                                         r  clk_div_int_reg[14]/C
                         clock pessimism              0.309    13.760    
                         clock uncertainty           -0.035    13.725    
    SLICE_X110Y52        FDCE (Setup_fdce_C_D)        0.031    13.756    clk_div_int_reg[14]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 clk_div_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.671ns (55.730%)  route 1.327ns (44.270%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.883     5.957    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     6.413 r  clk_div_int_reg[0]/Q
                         net (fo=3, routed)           0.636     7.049    clk_div_int_reg_n_0_[0]
    SLICE_X111Y49        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.629 r  clk_div_int_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.629    clk_div_int_reg[4]_i_2_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  clk_div_int_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.743    clk_div_int_reg[8]_i_2_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.965 r  clk_div_int_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.691     8.656    data0[9]
    SLICE_X110Y51        LUT5 (Prop_lut5_I4_O)        0.299     8.955 r  clk_div_int[9]_i_1/O
                         net (fo=1, routed)           0.000     8.955    clk_div_int[9]
    SLICE_X110Y51        FDCE                                         r  clk_div_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.687    13.451    sysclk_IBUF_BUFG
    SLICE_X110Y51        FDCE                                         r  clk_div_int_reg[9]/C
                         clock pessimism              0.309    13.760    
                         clock uncertainty           -0.035    13.725    
    SLICE_X110Y51        FDCE (Setup_fdce_C_D)        0.031    13.756    clk_div_int_reg[9]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 clk_div_int_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.704ns (23.920%)  route 2.239ns (76.080%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.882     5.956    sysclk_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  clk_div_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.456     6.412 r  clk_div_int_reg[4]/Q
                         net (fo=2, routed)           0.845     7.257    clk_div_int_reg_n_0_[4]
    SLICE_X110Y50        LUT4 (Prop_lut4_I1_O)        0.124     7.381 r  clk_div_int[15]_i_2/O
                         net (fo=16, routed)          1.394     8.775    clk_div_int[15]_i_2_n_0
    SLICE_X110Y51        LUT5 (Prop_lut5_I0_O)        0.124     8.899 r  clk_div_int[10]_i_1/O
                         net (fo=1, routed)           0.000     8.899    clk_div_int[10]
    SLICE_X110Y51        FDCE                                         r  clk_div_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.687    13.451    sysclk_IBUF_BUFG
    SLICE_X110Y51        FDCE                                         r  clk_div_int_reg[10]/C
                         clock pessimism              0.309    13.760    
                         clock uncertainty           -0.035    13.725    
    SLICE_X110Y51        FDCE (Setup_fdce_C_D)        0.031    13.756    clk_div_int_reg[10]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 clk_div_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 1.691ns (58.036%)  route 1.223ns (41.964%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.883     5.957    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     6.413 r  clk_div_int_reg[0]/Q
                         net (fo=3, routed)           0.636     7.049    clk_div_int_reg_n_0_[0]
    SLICE_X111Y49        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.629 r  clk_div_int_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.629    clk_div_int_reg[4]_i_2_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  clk_div_int_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.743    clk_div_int_reg[8]_i_2_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.982 r  clk_div_int_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.586     8.568    data0[11]
    SLICE_X109Y51        LUT5 (Prop_lut5_I4_O)        0.302     8.870 r  clk_div_int[11]_i_1/O
                         net (fo=1, routed)           0.000     8.870    clk_div_int[11]
    SLICE_X109Y51        FDCE                                         r  clk_div_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.684    13.448    sysclk_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  clk_div_int_reg[11]/C
                         clock pessimism              0.309    13.757    
                         clock uncertainty           -0.035    13.722    
    SLICE_X109Y51        FDCE (Setup_fdce_C_D)        0.029    13.751    clk_div_int_reg[11]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 clk_div_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.934ns (32.529%)  route 1.937ns (67.471%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.883     5.957    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     6.413 f  clk_div_int_reg[2]/Q
                         net (fo=2, routed)           0.879     7.292    clk_div_int_reg_n_0_[2]
    SLICE_X110Y49        LUT4 (Prop_lut4_I2_O)        0.152     7.444 r  clk_div_int[15]_i_3/O
                         net (fo=16, routed)          1.058     8.502    clk_div_int[15]_i_3_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I1_O)        0.326     8.828 r  clk_div_int[5]_i_1/O
                         net (fo=1, routed)           0.000     8.828    clk_div_int[5]
    SLICE_X110Y50        FDCE                                         r  clk_div_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.687    13.451    sysclk_IBUF_BUFG
    SLICE_X110Y50        FDCE                                         r  clk_div_int_reg[5]/C
                         clock pessimism              0.309    13.760    
                         clock uncertainty           -0.035    13.725    
    SLICE_X110Y50        FDCE (Setup_fdce_C_D)        0.029    13.754    clk_div_int_reg[5]
  -------------------------------------------------------------------
                         required time                         13.754    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 clk_div_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.934ns (32.612%)  route 1.930ns (67.388%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.883     5.957    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.456     6.413 f  clk_div_int_reg[2]/Q
                         net (fo=2, routed)           0.879     7.292    clk_div_int_reg_n_0_[2]
    SLICE_X110Y49        LUT4 (Prop_lut4_I2_O)        0.152     7.444 r  clk_div_int[15]_i_3/O
                         net (fo=16, routed)          1.051     8.495    clk_div_int[15]_i_3_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I1_O)        0.326     8.821 r  clk_div_int[6]_i_1/O
                         net (fo=1, routed)           0.000     8.821    clk_div_int[6]
    SLICE_X110Y50        FDCE                                         r  clk_div_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.687    13.451    sysclk_IBUF_BUFG
    SLICE_X110Y50        FDCE                                         r  clk_div_int_reg[6]/C
                         clock pessimism              0.309    13.760    
                         clock uncertainty           -0.035    13.725    
    SLICE_X110Y50        FDCE (Setup_fdce_C_D)        0.031    13.756    clk_div_int_reg[6]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  4.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 clk_div_int_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.887%)  route 0.348ns (60.113%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.636     1.722    sysclk_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  clk_div_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  clk_div_int_reg[11]/Q
                         net (fo=2, routed)           0.130     1.993    clk_div_int_reg_n_0_[11]
    SLICE_X110Y51        LUT4 (Prop_lut4_I3_O)        0.045     2.038 r  clk_div_int[15]_i_5/O
                         net (fo=16, routed)          0.218     2.256    clk_div_int[15]_i_5_n_0
    SLICE_X110Y49        LUT5 (Prop_lut5_I3_O)        0.045     2.301 r  clk_div_int[3]_i_1/O
                         net (fo=1, routed)           0.000     2.301    clk_div_int[3]
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.914     2.256    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[3]/C
                         clock pessimism             -0.256     2.000    
    SLICE_X110Y49        FDCE (Hold_fdce_C_D)         0.092     2.092    clk_div_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 clk_div_int_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.231ns (39.635%)  route 0.352ns (60.365%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.636     1.722    sysclk_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  clk_div_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  clk_div_int_reg[11]/Q
                         net (fo=2, routed)           0.130     1.993    clk_div_int_reg_n_0_[11]
    SLICE_X110Y51        LUT4 (Prop_lut4_I3_O)        0.045     2.038 r  clk_div_int[15]_i_5/O
                         net (fo=16, routed)          0.222     2.260    clk_div_int[15]_i_5_n_0
    SLICE_X110Y49        LUT5 (Prop_lut5_I3_O)        0.045     2.305 r  clk_div_int[2]_i_1/O
                         net (fo=1, routed)           0.000     2.305    clk_div_int[2]
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.914     2.256    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[2]/C
                         clock pessimism             -0.256     2.000    
    SLICE_X110Y49        FDCE (Hold_fdce_C_D)         0.092     2.092    clk_div_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tempClk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tempClk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.636     1.722    sysclk_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  tempClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  tempClk_reg/Q
                         net (fo=2, routed)           0.123     1.986    clk_out_OBUF
    SLICE_X109Y50        LUT5 (Prop_lut5_I4_O)        0.045     2.031 r  tempClk_i_1/O
                         net (fo=1, routed)           0.000     2.031    tempClk_i_1_n_0
    SLICE_X109Y50        FDCE                                         r  tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.906     2.248    sysclk_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  tempClk_reg/C
                         clock pessimism             -0.526     1.722    
    SLICE_X109Y50        FDCE (Hold_fdce_C_D)         0.092     1.814    tempClk_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_int_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.231ns (36.184%)  route 0.407ns (63.816%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.636     1.722    sysclk_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  clk_div_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  clk_div_int_reg[11]/Q
                         net (fo=2, routed)           0.130     1.993    clk_div_int_reg_n_0_[11]
    SLICE_X110Y51        LUT4 (Prop_lut4_I3_O)        0.045     2.038 r  clk_div_int[15]_i_5/O
                         net (fo=16, routed)          0.277     2.316    clk_div_int[15]_i_5_n_0
    SLICE_X110Y49        LUT5 (Prop_lut5_I3_O)        0.045     2.361 r  clk_div_int[1]_i_1/O
                         net (fo=1, routed)           0.000     2.361    clk_div_int[1]
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.914     2.256    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[1]/C
                         clock pessimism             -0.256     2.000    
    SLICE_X110Y49        FDCE (Hold_fdce_C_D)         0.092     2.092    clk_div_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk_div_int_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.231ns (34.914%)  route 0.431ns (65.086%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.642     1.728    sysclk_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  clk_div_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.141     1.869 r  clk_div_int_reg[4]/Q
                         net (fo=2, routed)           0.296     2.165    clk_div_int_reg_n_0_[4]
    SLICE_X110Y50        LUT4 (Prop_lut4_I1_O)        0.045     2.210 r  clk_div_int[15]_i_2/O
                         net (fo=16, routed)          0.135     2.345    clk_div_int[15]_i_2_n_0
    SLICE_X110Y50        LUT5 (Prop_lut5_I0_O)        0.045     2.390 r  clk_div_int[7]_i_1/O
                         net (fo=1, routed)           0.000     2.390    clk_div_int[7]
    SLICE_X110Y50        FDCE                                         r  clk_div_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.909     2.251    sysclk_IBUF_BUFG
    SLICE_X110Y50        FDCE                                         r  clk_div_int_reg[7]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X110Y50        FDCE (Hold_fdce_C_D)         0.092     2.087    clk_div_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 clk_div_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.541ns (75.088%)  route 0.179ns (24.912%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.643     1.729    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     1.870 r  clk_div_int_reg[2]/Q
                         net (fo=2, routed)           0.064     1.934    clk_div_int_reg_n_0_[2]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.134 r  clk_div_int_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.135    clk_div_int_reg[4]_i_2_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.225 r  clk_div_int_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.115     2.340    data0[8]
    SLICE_X109Y50        LUT5 (Prop_lut5_I4_O)        0.110     2.450 r  clk_div_int[8]_i_1/O
                         net (fo=1, routed)           0.000     2.450    clk_div_int[8]
    SLICE_X109Y50        FDCE                                         r  clk_div_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.906     2.248    sysclk_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  clk_div_int_reg[8]/C
                         clock pessimism             -0.256     1.992    
    SLICE_X109Y50        FDCE (Hold_fdce_C_D)         0.091     2.083    clk_div_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 clk_div_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.539ns (74.378%)  route 0.186ns (25.622%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.643     1.729    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     1.870 r  clk_div_int_reg[2]/Q
                         net (fo=2, routed)           0.064     1.934    clk_div_int_reg_n_0_[2]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.134 r  clk_div_int_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.135    clk_div_int_reg[4]_i_2_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.226 r  clk_div_int_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.121     2.347    data0[6]
    SLICE_X110Y50        LUT5 (Prop_lut5_I4_O)        0.107     2.454 r  clk_div_int[6]_i_1/O
                         net (fo=1, routed)           0.000     2.454    clk_div_int[6]
    SLICE_X110Y50        FDCE                                         r  clk_div_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.909     2.251    sysclk_IBUF_BUFG
    SLICE_X110Y50        FDCE                                         r  clk_div_int_reg[6]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X110Y50        FDCE (Hold_fdce_C_D)         0.092     2.087    clk_div_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 clk_div_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.363%)  route 0.275ns (59.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.643     1.729    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     1.870 f  clk_div_int_reg[0]/Q
                         net (fo=3, routed)           0.275     2.145    clk_div_int_reg_n_0_[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045     2.190 r  clk_div_int[0]_i_1/O
                         net (fo=1, routed)           0.000     2.190    clk_div_int[0]
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.914     2.256    sysclk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  clk_div_int_reg[0]/C
                         clock pessimism             -0.527     1.729    
    SLICE_X110Y49        FDCE (Hold_fdce_C_D)         0.091     1.820    clk_div_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 clk_div_int_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.793%)  route 0.285ns (55.207%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.636     1.722    sysclk_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  clk_div_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  clk_div_int_reg[11]/Q
                         net (fo=2, routed)           0.130     1.993    clk_div_int_reg_n_0_[11]
    SLICE_X110Y51        LUT4 (Prop_lut4_I3_O)        0.045     2.038 r  clk_div_int[15]_i_5/O
                         net (fo=16, routed)          0.154     2.193    clk_div_int[15]_i_5_n_0
    SLICE_X110Y52        LUT5 (Prop_lut5_I3_O)        0.045     2.238 r  clk_div_int[13]_i_1/O
                         net (fo=1, routed)           0.000     2.238    clk_div_int[13]
    SLICE_X110Y52        FDCE                                         r  clk_div_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.909     2.251    sysclk_IBUF_BUFG
    SLICE_X110Y52        FDCE                                         r  clk_div_int_reg[13]/C
                         clock pessimism             -0.490     1.761    
    SLICE_X110Y52        FDCE (Hold_fdce_C_D)         0.091     1.852    clk_div_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 clk_div_int_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.231ns (30.591%)  route 0.524ns (69.409%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.636     1.722    sysclk_IBUF_BUFG
    SLICE_X109Y51        FDCE                                         r  clk_div_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  clk_div_int_reg[11]/Q
                         net (fo=2, routed)           0.130     1.993    clk_div_int_reg_n_0_[11]
    SLICE_X110Y51        LUT4 (Prop_lut4_I3_O)        0.045     2.038 r  clk_div_int[15]_i_5/O
                         net (fo=16, routed)          0.394     2.432    clk_div_int[15]_i_5_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I3_O)        0.045     2.477 r  clk_div_int[4]_i_1/O
                         net (fo=1, routed)           0.000     2.477    clk_div_int[4]
    SLICE_X109Y49        FDCE                                         r  clk_div_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.913     2.255    sysclk_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  clk_div_int_reg[4]/C
                         clock pessimism             -0.256     1.999    
    SLICE_X109Y49        FDCE (Hold_fdce_C_D)         0.091     2.090    clk_div_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.387    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y49   clk_div_int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y51   clk_div_int_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y51   clk_div_int_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y51   clk_div_int_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y52   clk_div_int_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y52   clk_div_int_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y52   clk_div_int_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y49   clk_div_int_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y49   clk_div_int_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y51   clk_div_int_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y51   clk_div_int_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y52   clk_div_int_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y52   clk_div_int_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y52   clk_div_int_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y50   clk_div_int_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y50   clk_div_int_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y50   clk_div_int_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y51   clk_div_int_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y49   clk_div_int_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y49   clk_div_int_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y49   clk_div_int_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y51   clk_div_int_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y51   clk_div_int_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y51   clk_div_int_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y51   clk_div_int_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y52   clk_div_int_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y52   clk_div_int_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y52   clk_div_int_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y49   clk_div_int_reg[1]/C



