***************************************************************************************
*                      PROJECT ARCHIVE SUMMARY REPORT
*
*                      (archive_project_summary.txt)
*
*  PLEASE READ THIS REPORT TO GET THE DETAILED INFORMATION ABOUT THE PROJECT DATA THAT
*  WAS ARCHIVED FOR THE CURRENT PROJECT
*
* The report is divided into following five sections:-
*
* Section (1) - PROJECT INFORMATION
*  This section provides the details of the current project that was archived
*
* Section (2) - INCLUDED/EXCLUDED RUNS
*  This section summarizes the list of design runs for which the results were included
*  or excluded from the archive
*
* Section (3) - ARCHIVED SOURCES
*  This section summarizes the list of files that were added to the archive
*
* Section (3.1) - INCLUDE FILES
*  This section summarizes the list of 'include' files that were added to the archive
*
* Section (3.1.1) - INCLUDE_DIRS SETTINGS
*  This section summarizes the 'verilog include directory' path settings, if any
*
* Section (3.2) - REMOTE SOURCES
*  This section summarizes the list of referenced 'remote' files that were 'imported'
*  into the archived project
*
* Section (3.3) - SOURCES SUMMARY
*  This section summarizes the list of all the files present in the archive
*
* Section (3.4) - REMOTE IP DEFINITIONS
*  This section summarizes the list of all the remote IP's present in the archive
*
* Section (4) - JOURNAL/LOG FILES
*  This section summarizes the list of journal/log files that were added to the archive
*
***************************************************************************************

Section (1) - PROJECT INFORMATION
---------------------------------
Name      = dds_test
Directory = C:/Users/piotr/Dropbox/Projects2/FPGA/motion_controller/HDL/Tests/dds_test

WARNING: Please verify the compiled library directory path for the following property in the
         current project. The path may point to an invalid location after opening this project.
         This could happen if the project was unarchived in a location where this path is not
         accessible. To resolve this issue, please set this property with the desired path
         before launching simulation:-

Property = compxlib.xsim_compiled_library_dir
Path     = 

Section (2) - Excluded Runs
---------------------------
The run results were excluded for the following runs in the archived project:-

<synth_1>
<design_1_dds_compiler_0_0_synth_1>
<design_1_clk_wiz_0_0_synth_1>
<design_1_system_ila_0_0_synth_1>
<design_1_rst_design_1_100M_0_synth_1>
<design_1_axi_gpio_0_0_synth_1>
<design_1_axi_quad_spi_0_0_synth_1>
<design_2_dds_compiler_0_0_synth_1>
<design_2_clk_wiz_0_0_synth_1>
<design_2_system_ila_0_1_synth_1>
<impl_1>
<design_1_dds_compiler_0_0_impl_1>
<design_1_clk_wiz_0_0_impl_1>
<design_1_system_ila_0_0_impl_1>
<design_1_rst_design_1_100M_0_impl_1>
<design_1_axi_gpio_0_0_impl_1>
<design_1_axi_quad_spi_0_0_impl_1>
<design_2_dds_compiler_0_0_impl_1>
<design_2_clk_wiz_0_0_impl_1>
<design_2_system_ila_0_1_impl_1>

Section (3) - ARCHIVED SOURCES
------------------------------
The following sub-sections describes the list of sources that were archived for the current project:-

Section (3.1) - INCLUDE FILES
-----------------------------
List of referenced 'RTL Include' files that were 'imported' into the archived project:-

None

Section (3.1.1) - INCLUDE_DIRS SETTINGS
---------------------------------------
List of the "INCLUDE_DIRS" fileset property settings that may or may not be applicable in the archived
project, since most the 'RTL Include' files referenced in the original project were 'imported' into the
archived project.

<sources_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

<sim_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

Section (3.2) - REMOTE SOURCES
------------------------------
List of referenced 'remote' design files that were 'imported' into the archived project:-

<design_1_axi_gpio_0_0>
None

<design_1_axi_quad_spi_0_0>
None

<design_1_clk_wiz_0_0>
None

<design_1_dds_compiler_0_0>
None

<design_1_rst_design_1_100M_0>
None

<design_1_system_ila_0_0>
None

<design_2_clk_wiz_0_0>
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_ooc.xdc
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_7s_mmcm.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_7s_pll.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_mmcm.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_pll.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_plus_pll.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_plus_mmcm.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_clk_wiz.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.dcp
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_stub.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_stub.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_sim_netlist.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_sim_netlist.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xml

<design_2_dds_compiler_0_0>
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/cmodel/dds_compiler_v6_0_bitacc_cmodel_lin64.zip
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/cmodel/dds_compiler_v6_0_bitacc_cmodel_nt64.zip
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/9836/hdl/xbip_utils_v3_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e392/hdl/axi_utils_v2_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/7a2e/hdl/xbip_bram18k_v3_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e1b5/hdl/mult_gen_v12_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e5f6/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/9cc0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0fb3/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/daca/hdl/dds_compiler_v6_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/sim/design_2_dds_compiler_0_0.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0.dcp
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_stub.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_stub.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_sim_netlist.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_sim_netlist.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/synth/design_2_dds_compiler_0_0.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_ooc.xdc
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0.xml

<design_2_system_ila_0_1>
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/bd_c78d.bd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e2ba/hdl/verilog/ltlib_v1_0_1_ver.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e2ba/hdl/verilog/ltlib_v1_0_1_lib_fn.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e2ba/hdl/ltlib_v1_0_vl_rfs.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/a29c/hdl/verilog/xsdbs_v1_0_3_i2x.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/a29c/hdl/verilog/xsdbs_v1_0_3_in.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/a29c/hdl/xsdbs_v1_0_vl_rfs.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/1a4e/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/1665/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_i2x.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_in.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_icn.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_id_map.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/xsdbm_v3_0_vl_rfs.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/3c0c/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_ver.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/ila_v6_2_syn_rfs.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_in.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_param.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_lparam.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_lib_fn.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e87a/hdl/gigantic_mux_v1_0_cntr.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/sim/design_2_system_ila_0_1.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1.dcp
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_stub.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_stub.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_sim_netlist.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_sim_netlist.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_ooc.xdc
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/synth/design_2_system_ila_0_1.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1.xml

<constrs_1>
None

<constrs_2>
None

<sim_1>
None

<sources_1>
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/cmodel/dds_compiler_v6_0_bitacc_cmodel_lin64.zip
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/cmodel/dds_compiler_v6_0_bitacc_cmodel_nt64.zip
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/9836/hdl/xbip_utils_v3_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e392/hdl/axi_utils_v2_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/7a2e/hdl/xbip_bram18k_v3_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e1b5/hdl/mult_gen_v12_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e5f6/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/9cc0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0fb3/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/daca/hdl/dds_compiler_v6_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/sim/design_2_dds_compiler_0_0.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0.dcp
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_stub.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_stub.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_sim_netlist.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_sim_netlist.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/synth/design_2_dds_compiler_0_0.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_ooc.xdc
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0.xml
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_ooc.xdc
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_7s_mmcm.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_7s_pll.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_mmcm.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_pll.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_plus_pll.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_plus_mmcm.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_clk_wiz.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.dcp
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_stub.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_stub.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_sim_netlist.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_sim_netlist.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xml
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/bd_c78d.bd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e2ba/hdl/verilog/ltlib_v1_0_1_ver.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e2ba/hdl/verilog/ltlib_v1_0_1_lib_fn.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e2ba/hdl/ltlib_v1_0_vl_rfs.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/a29c/hdl/verilog/xsdbs_v1_0_3_i2x.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/a29c/hdl/verilog/xsdbs_v1_0_3_in.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/a29c/hdl/xsdbs_v1_0_vl_rfs.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/1a4e/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/1665/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_i2x.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_in.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_icn.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_id_map.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/xsdbm_v3_0_vl_rfs.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/3c0c/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_ver.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/ila_v6_2_syn_rfs.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_in.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_param.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_lparam.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_lib_fn.vh
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/e87a/hdl/gigantic_mux_v1_0_cntr.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/sim/design_2_system_ila_0_1.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1.dcp
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_stub.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_stub.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_sim_netlist.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_sim_netlist.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_ooc.xdc
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/synth/design_2_system_ila_0_1.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1.xml
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0_board.xdc
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/sim/design_2_rst_design_2_100M_0.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0.dcp
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0_sim_netlist.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0_sim_netlist.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0_stub.v
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0_stub.vhdl
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0.xdc
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/synth/design_2_rst_design_2_100M_0.vhd
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0_ooc.xdc
c:/Users/piotr/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-32784-LAPTOP-AOF2DR8H/PrjAr/_X_/dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0.xml

<utils_1>
None

Section (3.3) - SOURCES SUMMARY
-------------------------------
List of all the source files present in the archived project:-

<sources_1>
./dds_test.srcs/sources_1/bd/design_2/design_2.bd
./dds_test.srcs/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0.xci
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/cmodel/dds_compiler_v6_0_bitacc_cmodel_lin64.zip
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/cmodel/dds_compiler_v6_0_bitacc_cmodel_nt64.zip
./dds_test.gen/sources_1/bd/design_2/ipshared/9836/hdl/xbip_utils_v3_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/e392/hdl/axi_utils_v2_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/7a2e/hdl/xbip_bram18k_v3_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/e1b5/hdl/mult_gen_v12_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/e5f6/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/9cc0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/0fb3/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/daca/hdl/dds_compiler_v6_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/sim/design_2_dds_compiler_0_0.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0.dcp
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_stub.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_stub.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_sim_netlist.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_sim_netlist.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/synth/design_2_dds_compiler_0_0.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_ooc.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0.xml
./dds_test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xci
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_ooc.xdc
./dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_7s_mmcm.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_7s_pll.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_mmcm.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_pll.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_plus_pll.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_plus_mmcm.vh
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_clk_wiz.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.dcp
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_stub.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_stub.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_sim_netlist.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_sim_netlist.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xml
./dds_test.srcs/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1.xci
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/bd_c78d.bd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/bd_c78d_ila_lib_0.xci
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/sim/bd_c78d_ila_lib_0.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/e2ba/hdl/verilog/ltlib_v1_0_1_ver.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/e2ba/hdl/verilog/ltlib_v1_0_1_lib_fn.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/e2ba/hdl/ltlib_v1_0_vl_rfs.v
./dds_test.gen/sources_1/bd/design_2/ipshared/a29c/hdl/verilog/xsdbs_v1_0_3_i2x.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/a29c/hdl/verilog/xsdbs_v1_0_3_in.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/a29c/hdl/xsdbs_v1_0_vl_rfs.v
./dds_test.gen/sources_1/bd/design_2/ipshared/1a4e/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/1665/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_i2x.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_in.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_icn.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_id_map.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/xsdbm_v3_0_vl_rfs.v
./dds_test.gen/sources_1/bd/design_2/ipshared/3c0c/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_ver.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/ila_v6_2_syn_rfs.v
./dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_in.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_param.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_lparam.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_lib_fn.vh
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/bd_c78d_ila_lib_0_ooc.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/synth/bd_c78d_ila_lib_0.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/bd_c78d_ila_lib_0.xml
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_1/bd_c78d_g_inst_0.xci
./dds_test.gen/sources_1/bd/design_2/ipshared/e87a/hdl/gigantic_mux_v1_0_cntr.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_1/bd_c78d_g_inst_0_gigantic_mux.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_1/sim/bd_c78d_g_inst_0.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_1/synth/bd_c78d_g_inst_0.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_1/bd_c78d_g_inst_0.xml
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/synth/bd_c78d.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/sim/bd_c78d.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/bd_c78d_ooc.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/hw_handoff/design_2_system_ila_0_1.hwh
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/synth/design_2_system_ila_0_1.hwdef
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/sim/bd_c78d.protoinst
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/sim/design_2_system_ila_0_1.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1.dcp
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_stub.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_stub.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_sim_netlist.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_sim_netlist.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_ooc.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/synth/design_2_system_ila_0_1.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1.xml
./dds_test.srcs/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0.xci
./dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0_board.xdc
./dds_test.gen/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/sim/design_2_rst_design_2_100M_0.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0.dcp
./dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0_sim_netlist.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0_sim_netlist.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0_stub.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0_stub.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/synth/design_2_rst_design_2_100M_0.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0_ooc.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_rst_design_2_100M_0/design_2_rst_design_2_100M_0.xml
./dds_test.gen/sources_1/bd/design_2/synth/design_2.vhd
./dds_test.gen/sources_1/bd/design_2/sim/design_2.vhd
./dds_test.gen/sources_1/bd/design_2/design_2_ooc.xdc
./dds_test.gen/sources_1/bd/design_2/hw_handoff/design_2.hwh
./dds_test.gen/sources_1/bd/design_2/design_2.bda
./dds_test.gen/sources_1/bd/design_2/synth/design_2.hwdef
./dds_test.gen/sources_1/bd/design_2/sim/design_2.protoinst
./dds_test.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
./dds_test.srcs/sources_1/new/dds_test.vhd

<constrs_1>
./dds_test.srcs/constrs_1/new/constr.xdc

<sim_1>
None

<utils_1>
./dds_test.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp

<design_1_dds_compiler_0_0>
None

<design_1_clk_wiz_0_0>
None

<design_1_system_ila_0_0>
None

<design_1_rst_design_1_100M_0>
None

<design_1_axi_gpio_0_0>
None

<design_1_axi_quad_spi_0_0>
None

<design_2_dds_compiler_0_0>
./dds_test.srcs/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0.xci
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/cmodel/dds_compiler_v6_0_bitacc_cmodel_lin64.zip
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/cmodel/dds_compiler_v6_0_bitacc_cmodel_nt64.zip
./dds_test.gen/sources_1/bd/design_2/ipshared/9836/hdl/xbip_utils_v3_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/e392/hdl/axi_utils_v2_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/7a2e/hdl/xbip_bram18k_v3_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/e1b5/hdl/mult_gen_v12_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/e5f6/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/9cc0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/0fb3/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/daca/hdl/dds_compiler_v6_0_vh_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/sim/design_2_dds_compiler_0_0.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0.dcp
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_stub.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_stub.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_sim_netlist.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_sim_netlist.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/synth/design_2_dds_compiler_0_0.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0_ooc.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_dds_compiler_0_0/design_2_dds_compiler_0_0.xml

<constrs_2>
./dds_test.srcs/constrs_2/new/constr.xdc

<design_2_clk_wiz_0_0>
./dds_test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xci
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_ooc.xdc
./dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_7s_mmcm.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_7s_pll.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_mmcm.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_pll.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_plus_pll.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/c2c6/mmcm_pll_drp_func_us_plus_mmcm.vh
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_clk_wiz.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.dcp
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_stub.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_stub.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_sim_netlist.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_sim_netlist.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xml

<design_2_system_ila_0_1>
./dds_test.srcs/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1.xci
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/bd_c78d.bd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/bd_c78d_ila_lib_0.xci
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/sim/bd_c78d_ila_lib_0.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/e2ba/hdl/verilog/ltlib_v1_0_1_ver.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/e2ba/hdl/verilog/ltlib_v1_0_1_lib_fn.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/e2ba/hdl/ltlib_v1_0_vl_rfs.v
./dds_test.gen/sources_1/bd/design_2/ipshared/a29c/hdl/verilog/xsdbs_v1_0_3_i2x.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/a29c/hdl/verilog/xsdbs_v1_0_3_in.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/a29c/hdl/xsdbs_v1_0_vl_rfs.v
./dds_test.gen/sources_1/bd/design_2/ipshared/1a4e/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/1665/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_i2x.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_in.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_icn.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_id_map.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/ae90/hdl/xsdbm_v3_0_vl_rfs.v
./dds_test.gen/sources_1/bd/design_2/ipshared/3c0c/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_ver.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/ila_v6_2_syn_rfs.v
./dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_in.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_param.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_lparam.vh
./dds_test.gen/sources_1/bd/design_2/ipshared/0e59/hdl/verilog/ila_v6_2_14_ila_lib_fn.vh
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/bd_c78d_ila_lib_0_ooc.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/synth/bd_c78d_ila_lib_0.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_0/bd_c78d_ila_lib_0.xml
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_1/bd_c78d_g_inst_0.xci
./dds_test.gen/sources_1/bd/design_2/ipshared/e87a/hdl/gigantic_mux_v1_0_cntr.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_1/bd_c78d_g_inst_0_gigantic_mux.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_1/sim/bd_c78d_g_inst_0.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_1/synth/bd_c78d_g_inst_0.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/ip/ip_1/bd_c78d_g_inst_0.xml
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/synth/bd_c78d.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/sim/bd_c78d.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/bd_c78d_ooc.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/hw_handoff/design_2_system_ila_0_1.hwh
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/synth/design_2_system_ila_0_1.hwdef
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/bd_0/sim/bd_c78d.protoinst
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/sim/design_2_system_ila_0_1.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1.dcp
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_stub.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_stub.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_sim_netlist.v
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_sim_netlist.vhdl
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1_ooc.xdc
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/synth/design_2_system_ila_0_1.vhd
./dds_test.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1.xml

Section (3.4) - REMOTE IP DEFINITIONS
-------------------------------------
List of all the remote IP's present in the archived project:-

<sources_1>
None

<design_1_dds_compiler_0_0>
None

<design_1_clk_wiz_0_0>
None

<design_1_system_ila_0_0>
None

<design_1_rst_design_1_100M_0>
None

<design_1_axi_gpio_0_0>
None

<design_1_axi_quad_spi_0_0>
None

<design_2_dds_compiler_0_0>
None

<design_2_clk_wiz_0_0>
None

<design_2_system_ila_0_1>
None

./dds_test.board/zybo

Section (4) - JOURNAL/LOG FILES
-------------------------------
List of Journal/Log files that were added to the archived project:-

Source File = C:/Users/piotr/AppData/Roaming/Xilinx/Vivado/vivado.jou
Archived Location = ./dds_test/vivado.jou

Source File = C:/Users/piotr/AppData/Roaming/Xilinx/Vivado/vivado.log
Archived Location = ./dds_test/vivado.log

