
---------- Begin Simulation Statistics ----------
final_tick                               2139567387000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59935                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702404                       # Number of bytes of host memory used
host_op_rate                                    60129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39292.75                       # Real time elapsed on the host
host_tick_rate                               54451962                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355021150                       # Number of instructions simulated
sim_ops                                    2362630081                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.139567                       # Number of seconds simulated
sim_ticks                                2139567387000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.728435                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293908967                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           338884205                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         20541218                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462723038                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38711477                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39259304                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          547827                       # Number of indirect misses.
system.cpu0.branchPred.lookups              587328161                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963558                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801874                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         14278336                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555066010                       # Number of branches committed
system.cpu0.commit.bw_lim_events             61580620                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419562                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      116517459                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224944718                       # Number of instructions committed
system.cpu0.commit.committedOps            2228751893                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3963357044                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.562339                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.314166                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2858017285     72.11%     72.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    682140223     17.21%     89.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    145983996      3.68%     93.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146914076      3.71%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     41183922      1.04%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15766944      0.40%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4703764      0.12%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7066214      0.18%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     61580620      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3963357044                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44164553                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151043015                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691575716                       # Number of loads committed
system.cpu0.commit.membars                    7608921                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608927      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238877156     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695377582     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264769946     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228751893                       # Class of committed instruction
system.cpu0.commit.refs                     960147552                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224944718                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228751893                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.921455                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.921455                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            632365114                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6281464                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291662637                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2381464028                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1672900464                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1658691698                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              14300147                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10948105                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9212571                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  587328161                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                416931229                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2307148348                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8949853                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          158                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2411702269                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           75                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               41126080                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137382                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1659758336                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         332620444                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.564123                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3987469994                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.606264                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887375                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2266878704     56.85%     56.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1272956829     31.92%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               271446427      6.81%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142410332      3.57%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14868933      0.37%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9973119      0.25%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1318525      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809071      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3808054      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3987469994                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      287662241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14467803                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567369966                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.541487                       # Inst execution rate
system.cpu0.iew.exec_refs                  1008558082                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274404622                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              540571677                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            737044549                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4818729                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5143399                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           280636765                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2345221934                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            734153460                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12754721                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2314929713                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2607501                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7955967                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              14300147                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14789371                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       200757                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33662020                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        73204                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        24083                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8673411                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     45468833                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     12064929                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         24083                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2429318                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      12038485                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                943128089                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2295123289                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.897359                       # average fanout of values written-back
system.cpu0.iew.wb_producers                846324243                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.536854                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2295275236                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2826913620                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1470017561                       # number of integer regfile writes
system.cpu0.ipc                              0.520439                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.520439                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611857      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1281996758     55.08%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18327886      0.79%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802446      0.16%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           742112100     31.88%     88.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273833341     11.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2327684435                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               268                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4526500                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001945                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 754976     16.68%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3379555     74.66%     91.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               391967      8.66%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2324599029                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8647600513                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2295123242                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2461714507                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2330859766                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2327684435                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           14362168                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      116470037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           235246                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2942606                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     53183210                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3987469994                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.583750                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798004                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2287089140     57.36%     57.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1187404489     29.78%     87.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          427459054     10.72%     97.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67073924      1.68%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11245949      0.28%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4992774      0.13%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1481096      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             482720      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             240848      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3987469994                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.544471                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39920685                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5510413                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           737044549                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          280636765                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2909                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4275132235                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4003564                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              578115008                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421429718                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              21444523                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1689486119                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17066473                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                56753                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2893267787                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2366364580                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1520507656                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1648687157                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16642397                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              14300147                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56651547                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                99077930                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2893267747                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        230016                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8911                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 48443054                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8901                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6247008518                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4714690790                       # The number of ROB writes
system.cpu0.timesIdled                       53947688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2876                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.633081                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17702392                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18906130                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1762736                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32121096                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            904190                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         911849                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7659                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35241705                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46838                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801574                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1362738                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29518991                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3103630                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405413                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13809056                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130076432                       # Number of instructions committed
system.cpu1.commit.committedOps             133878188                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    643143647                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.208162                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.893467                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    587642098     91.37%     91.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27481527      4.27%     95.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8756160      1.36%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9131371      1.42%     98.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2528643      0.39%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       701874      0.11%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3551162      0.55%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       247182      0.04%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3103630      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    643143647                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457335                       # Number of function calls committed.
system.cpu1.commit.int_insts                125282362                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891680                       # Number of loads committed
system.cpu1.commit.membars                    7603264                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603264      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457610     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693254     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123916      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133878188                       # Class of committed instruction
system.cpu1.commit.refs                      48817182                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130076432                       # Number of Instructions Simulated
system.cpu1.committedOps                    133878188                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.971602                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.971602                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            567268767                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               417695                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17090486                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153270410                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17762614                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50761604                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1363925                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1105561                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8626915                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35241705                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19556991                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    623237360                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               142021                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154042474                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3527846                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.054496                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20782541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18606582                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.238202                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         645783825                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.244424                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.687655                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               551211282     85.36%     85.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53777435      8.33%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24827459      3.84%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10183153      1.58%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5125380      0.79%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  594573      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63648      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     163      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     732      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           645783825                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         904423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1480654                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31348247                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.221824                       # Inst execution rate
system.cpu1.iew.exec_refs                    51822406                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12330898                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              490083566                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39979231                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802308                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1172968                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12637356                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147675497                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39491508                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1526423                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143451193                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2314804                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3370091                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1363925                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10341801                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        46229                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          983858                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30278                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1366                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3575                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3087551                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       711854                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1366                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       503415                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        977239                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 81550845                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142402153                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.860990                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70214425                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.220202                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142438525                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178427955                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95722289                       # number of integer regfile writes
system.cpu1.ipc                              0.201142                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.201142                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603382      5.24%      5.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85131271     58.72%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43662100     30.12%     94.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8580718      5.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144977616                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4107422                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028331                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 703330     17.12%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3083129     75.06%     92.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               320961      7.81%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141481642                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         940089073                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142402141                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        161473949                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136269694                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144977616                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405803                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13797308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           242620                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           390                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5638070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    645783825                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.224499                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.696776                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          558156616     86.43%     86.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55284295      8.56%     94.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18829094      2.92%     97.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6100684      0.94%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5238695      0.81%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             848559      0.13%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             874948      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             321654      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             129280      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      645783825                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.224185                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23532646                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2177100                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39979231                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12637356                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    118                       # number of misc regfile reads
system.cpu1.numCycles                       646688248                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3632439115                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              528069349                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331468                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25660383                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                20962045                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3555678                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                44865                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188828954                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151322872                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101620803                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53617761                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10780699                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1363925                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             41735197                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12289335                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188828942                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         35548                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               730                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 51549125                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           727                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   787726884                       # The number of ROB reads
system.cpu1.rob.rob_writes                  298022147                       # The number of ROB writes
system.cpu1.timesIdled                          15377                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4557107                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                17313                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4757818                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18647246                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10101391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20077457                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4173662                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       114597                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123866185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7127987                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247735547                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7242584                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5492542                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5580358                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4395582                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              351                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            270                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4608005                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4607998                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5492542                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           349                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30177997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30177997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1003577472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1003577472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              548                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10101517                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10101517    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10101517                       # Request fanout histogram
system.membus.respLayer1.occupancy        53421977548                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         45171347554                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    181980681.818182                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   453102161.066700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       123500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1469354500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2137565599500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2001787500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    350614987                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       350614987                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    350614987                       # number of overall hits
system.cpu0.icache.overall_hits::total      350614987                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66316241                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66316241                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66316241                       # number of overall misses
system.cpu0.icache.overall_misses::total     66316241                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 866392156996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 866392156996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 866392156996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 866392156996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    416931228                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    416931228                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    416931228                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    416931228                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.159058                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.159058                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.159058                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.159058                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13064.554684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13064.554684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13064.554684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13064.554684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3454                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          443                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.057971                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   110.750000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62530848                       # number of writebacks
system.cpu0.icache.writebacks::total         62530848                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3785360                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3785360                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3785360                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3785360                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62530881                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62530881                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62530881                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62530881                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 768113852499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 768113852499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 768113852499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 768113852499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.149979                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.149979                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.149979                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.149979                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12283.752287                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12283.752287                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12283.752287                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12283.752287                       # average overall mshr miss latency
system.cpu0.icache.replacements              62530848                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    350614987                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      350614987                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66316241                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66316241                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 866392156996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 866392156996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    416931228                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    416931228                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.159058                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.159058                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13064.554684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13064.554684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3785360                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3785360                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62530881                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62530881                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 768113852499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 768113852499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.149979                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.149979                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12283.752287                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12283.752287                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          413145613                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62530848                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.607069                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        896393336                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       896393336                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    862224663                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       862224663                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    862224663                       # number of overall hits
system.cpu0.dcache.overall_hits::total      862224663                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     93499721                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      93499721                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     93499721                       # number of overall misses
system.cpu0.dcache.overall_misses::total     93499721                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1996124676251                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1996124676251                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1996124676251                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1996124676251                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955724384                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955724384                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955724384                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955724384                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097831                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097831                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097831                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097831                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21348.990723                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21348.990723                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21348.990723                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21348.990723                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10628398                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1091707                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           220890                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12348                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.116248                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.411646                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57639141                       # number of writebacks
system.cpu0.dcache.writebacks::total         57639141                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37319753                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37319753                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37319753                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37319753                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56179968                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56179968                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56179968                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56179968                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 926510854078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 926510854078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 926510854078                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 926510854078                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058783                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058783                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058783                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058783                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16491.836629                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16491.836629                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16491.836629                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16491.836629                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57639141                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    621790122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      621790122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69170185                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69170185                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1310892702000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1310892702000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690960307                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690960307                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100107                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100107                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18951.701546                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18951.701546                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23435019                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23435019                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45735166                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45735166                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 671928068000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 671928068000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066191                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066191                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14691.715954                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14691.715954                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240434541                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240434541                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24329536                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24329536                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 685231974251                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 685231974251                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264764077                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264764077                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.091891                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.091891                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28164.613343                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28164.613343                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13884734                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13884734                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10444802                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10444802                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 254582786078                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 254582786078                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039449                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039449                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24374.113179                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24374.113179                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3215                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3215                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2736                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2736                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14660000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14660000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.459755                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.459755                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5358.187135                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5358.187135                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2720                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2720                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       757000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       757000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002689                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002689                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 47312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5736                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5736                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       730000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       730000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024987                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024987                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4965.986395                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4965.986395                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       583000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       583000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024987                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024987                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3965.986395                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3965.986395                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335072                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335072                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466802                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466802                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 131533877000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 131533877000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801874                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801874                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385810                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385810                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89673.914407                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89673.914407                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466800                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466800                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 130067072500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 130067072500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385810                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385810                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88674.033611                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88674.033611                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995238                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          922214985                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57646533                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.997753                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995238                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999851                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999851                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976722749                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976722749                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62393263                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            53824305                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9019                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1047322                       # number of demand (read+write) hits
system.l2.demand_hits::total                117273909                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62393263                       # number of overall hits
system.l2.overall_hits::.cpu0.data           53824305                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9019                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1047322                       # number of overall hits
system.l2.overall_hits::total               117273909                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            137614                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3814123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2627295                       # number of demand (read+write) misses
system.l2.demand_misses::total                6585367                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           137614                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3814123                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6335                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2627295                       # number of overall misses
system.l2.overall_misses::total               6585367                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11986455500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 376011713479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    588518000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 269350687487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     657937374466                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11986455500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 376011713479                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    588518000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 269350687487                       # number of overall miss cycles
system.l2.overall_miss_latency::total    657937374466                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62530877                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57638428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15354                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3674617                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123859276                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62530877                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57638428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15354                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3674617                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123859276                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002201                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066173                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.412596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.714985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053168                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002201                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066173                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.412596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.714985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053168                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87102.006337                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98584.055490                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92899.447514                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102520.153803                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99908.991324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87102.006337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98584.055490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92899.447514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102520.153803                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99908.991324                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              26366                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       289                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      91.231834                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1787757                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5580358                       # number of writebacks
system.l2.writebacks::total                   5580358                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          88632                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          40534                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              129213                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         88632                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         40534                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             129213                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       137585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3725491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2586761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6456154                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       137585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3725491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2586761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3667389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10123543                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10608889500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 331640177983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    524073000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 239697673489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 582470813972                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10608889500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 331640177983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    524073000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 239697673489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 309663522953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 892134336925                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.064636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.411424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.703954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052125                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.064636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.411424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.703954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081734                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77107.893302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89019.186460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82962.323888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92663.247006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90219.473385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77107.893302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89019.186460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82962.323888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92663.247006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84437.053978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88124.714532                       # average overall mshr miss latency
system.l2.replacements                       17173821                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15167472                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15167472                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15167472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15167472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108329422                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108329422                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108329422                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108329422                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3667389                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3667389                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 309663522953                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 309663522953                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84437.053978                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84437.053978                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   22                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 53                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       302000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        93000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       395000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.804878                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.588235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.706667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9151.515152                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         4650                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7452.830189                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       661500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       402500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1064000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.804878                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.588235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.706667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20045.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20075.471698                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       367500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       445500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20416.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20250                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9276827                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           437346                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9714173                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2645958                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2048095                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4694053                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 260493588487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 208107896992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  468601485479                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11922785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2485441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14408226                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.221924                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.824037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.325790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98449.630904                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101610.470702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99828.758959                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        58430                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        29033                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            87463                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2587528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2019062                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4606590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 229376471989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 184851077493                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 414227549482                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.217024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.812356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.319719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88646.952608                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91552.947603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89920.646179                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62393263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62402282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       137614                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           143949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11986455500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    588518000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12574973500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62530877                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62546231                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002201                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.412596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002301                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87102.006337                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92899.447514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87357.143850                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       137585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       143902                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10608889500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    524073000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11132962500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.411424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002301                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77107.893302                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82962.323888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77364.890689                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44547478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       609976                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          45157454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1168165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       579200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1747365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 115518124992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61242790495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 176760915487                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45715643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1189176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46904819                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.487060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98888.534575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105736.862042                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101158.553300                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        30202                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11501                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        41703                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1137963                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       567699                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1705662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 102263705994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54846595996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 157110301990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.477389                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89865.580862                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96612.106056                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92111.040751                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          308                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               321                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          385                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             407                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3458499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       371000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3829499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          693                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           728                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.555556                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.628571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.559066                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8983.114286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16863.636364                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9409.088452                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           50                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           59                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          335                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          348                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6580497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       271498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6851995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.483405                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.371429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.478022                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19643.274627                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20884.461538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19689.640805                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999953                       # Cycle average of tags in use
system.l2.tags.total_refs                   250871499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17174200                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.607463                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.154276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.030543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.222784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.018935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.565905                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.486786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.175356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.031546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.243217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1996030272                       # Number of tag accesses
system.l2.tags.data_accesses               1996030272                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8805376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     238494208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        404288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     165582592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    233148096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          646434560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8805376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       404288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9209664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    357142912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       357142912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         137584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3726472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2587228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3642939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10100540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5580358                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5580358                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4115494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        111468426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           188958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77390688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    108969737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             302133302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4115494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       188958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4304451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      166922956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            166922956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      166922956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4115494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       111468426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          188958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77390688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    108969737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            469056258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5511106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    137583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3609355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2525608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3635659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013224458250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336028                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336028                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22270420                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5189231                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10100540                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5580358                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10100540                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5580358                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 186018                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 69252                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            502370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            499534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            634044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1113247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            668540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            716720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            634532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            637490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            709764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            587028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           566867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           522063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           597454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           517725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           486274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           520870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            290218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            291107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            355350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            343135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            405352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            413606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            391601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            402472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            400220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            368394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           340572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           307055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           283984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294228                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 324039123879                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                49572610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            509936411379                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32683.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51433.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5739155                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2932556                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10100540                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5580358                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3874328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2446095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1085011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  828139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  657573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  305274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  192663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  138264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  105844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   82408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  62430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  50824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  35099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  20276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  12557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  39694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 135427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 253218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 316515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 339357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 349332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 355238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 363691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 367302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 372549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 382714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 368141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 363072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 358313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 349037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 346609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 348818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6753875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    146.173295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.801123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.457354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4515718     66.86%     66.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1160089     17.18%     84.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       479476      7.10%     91.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       245873      3.64%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        94411      1.40%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47629      0.71%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29908      0.44%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23022      0.34%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       157749      2.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6753875                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.504815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.912624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    417.758116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       336023    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336028                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.400651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.373821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.985753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           279205     83.09%     83.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7725      2.30%     85.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            30511      9.08%     94.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12216      3.64%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4101      1.22%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1391      0.41%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              533      0.16%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              192      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               95      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               37      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336028                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              634529408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11905152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352708992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               646434560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            357142912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       296.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       164.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    302.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2139567370500                       # Total gap between requests
system.mem_ctrls.avgGap                     136444.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8805312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    230998720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       404288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    161638912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    232682176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352708992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4115463.739773296285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 107965152.863867238164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 188957.825052135187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75547474.214702069759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 108751973.606335401535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 164850611.456810355186                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       137584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3726472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2587228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3642939                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5580358                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4903302101                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 177789457163                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    257653105                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 132506265526                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 194479733484                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50921711485088                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35638.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47709.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40787.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51215.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53385.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9125169.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23114936040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12285853305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32187441300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13667197140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     168895081680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     407619569070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     478335292320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1136105370855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.997704                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1239133429961                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  71444620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 828989337039                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25107831420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13345102320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         38602245780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15100630020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     168895081680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     562424322090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     347973395040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1171448608350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        547.516575                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 898351031272                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  71444620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1169771735728                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20403118174.157303                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99403690006.585358                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     94.38%     94.38% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        49000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 782916449500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   323689869500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1815877517500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19540471                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19540471                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19540471                       # number of overall hits
system.cpu1.icache.overall_hits::total       19540471                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16520                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16520                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16520                       # number of overall misses
system.cpu1.icache.overall_misses::total        16520                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    761911000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    761911000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    761911000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    761911000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19556991                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19556991                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19556991                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19556991                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000845                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000845                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000845                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000845                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 46120.520581                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46120.520581                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 46120.520581                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46120.520581                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15322                       # number of writebacks
system.cpu1.icache.writebacks::total            15322                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1166                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1166                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1166                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1166                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15354                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15354                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15354                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15354                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    711665500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    711665500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    711665500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    711665500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000785                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000785                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000785                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000785                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 46350.494985                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46350.494985                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 46350.494985                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46350.494985                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15322                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19540471                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19540471                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16520                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16520                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    761911000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    761911000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19556991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19556991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000845                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000845                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 46120.520581                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46120.520581                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1166                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1166                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15354                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15354                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    711665500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    711665500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000785                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000785                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 46350.494985                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46350.494985                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994810                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19422699                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15322                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1267.634708                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345805000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994810                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999838                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999838                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39129336                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39129336                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37805270                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37805270                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37805270                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37805270                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8652938                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8652938                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8652938                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8652938                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 592044080717                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 592044080717                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 592044080717                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 592044080717                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46458208                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46458208                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46458208                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46458208                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.186252                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.186252                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.186252                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.186252                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68421.162930                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68421.162930                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68421.162930                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68421.162930                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2802148                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       700770                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            46424                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9297                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.359900                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.375928                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3674619                       # number of writebacks
system.cpu1.dcache.writebacks::total          3674619                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6317404                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6317404                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6317404                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6317404                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2335534                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2335534                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2335534                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2335534                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 170006265719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 170006265719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 170006265719                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 170006265719                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050272                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050272                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050272                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050272                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 72791.175688                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72791.175688                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 72791.175688                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72791.175688                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3674619                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33356887                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33356887                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4977850                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4977850                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 321186654000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 321186654000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38334737                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38334737                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.129852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.129852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64523.168436                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64523.168436                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3788434                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3788434                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1189416                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1189416                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  70490122500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  70490122500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031027                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031027                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 59264.481477                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59264.481477                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4448383                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4448383                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3675088                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3675088                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 270857426717                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 270857426717                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123471                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123471                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.452404                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.452404                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73700.936336                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73700.936336                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2528970                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2528970                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1146118                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1146118                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  99516143219                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  99516143219                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86828.880812                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86828.880812                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6581000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6581000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.323829                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.323829                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41389.937107                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41389.937107                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           54                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3619000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3619000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.109980                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.109980                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 67018.518519                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67018.518519                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          322                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          322                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          129                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          129                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1040000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1040000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.286031                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.286031                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8062.015504                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8062.015504                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          128                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          128                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       913000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       913000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.283814                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.283814                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7132.812500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7132.812500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454946                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454946                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346628                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346628                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119630994500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119630994500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354229                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354229                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88837.447684                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88837.447684                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346628                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346628                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118284366500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118284366500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354229                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354229                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87837.447684                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87837.447684                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.614134                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43940795                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3682046                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.933798                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345816500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.614134                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925442                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925442                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104203520                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104203520                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2139567387000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109451815                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20747830                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108692453                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11593463                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6263625                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             368                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           274                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            642                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14422327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14422327                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62546235                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46905581                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          728                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          728                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187592605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172925241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11031667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371595543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8003950336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7377764224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1963264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    470350976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15854028800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23452855                       # Total snoops (count)
system.tol2bus.snoopTraffic                 358094464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        147313022                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078393                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.272023                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              135890657     92.25%     92.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11299235      7.67%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 120289      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2841      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          147313022                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247727747402                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86474951752                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93872083170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5526083742                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23055950                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3182267080000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149240                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704132                       # Number of bytes of host memory used
host_op_rate                                   149607                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20773.75                       # Real time elapsed on the host
host_tick_rate                               50193145                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3100283969                       # Number of instructions simulated
sim_ops                                    3107894305                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.042700                       # Number of seconds simulated
sim_ticks                                1042699693000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.855076                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              165069188                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           168687405                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6794829                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        182821591                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7520                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          11068                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3548                       # Number of indirect misses.
system.cpu0.branchPred.lookups              186362034                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1521                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           758                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6792990                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122363402                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29971714                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2821                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      155833186                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           541199550                       # Number of instructions committed
system.cpu0.commit.committedOps             541200177                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2052074004                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.263733                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.250087                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1922632137     93.69%     93.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     26509348      1.29%     94.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40919974      1.99%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5122609      0.25%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1744631      0.09%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2467838      0.12%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       548643      0.03%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     22157110      1.08%     98.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29971714      1.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2052074004                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10377                       # Number of function calls committed.
system.cpu0.commit.int_insts                538051368                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166604500                       # Number of loads committed
system.cpu0.commit.membars                        991                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1042      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       371550601     68.65%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166605202     30.78%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3041976      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        541200177                       # Class of committed instruction
system.cpu0.commit.refs                     169647272                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  541199550                       # Number of Instructions Simulated
system.cpu0.committedOps                    541200177                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.839866                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.839866                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1696818714                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1898                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           144906405                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             740086371                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                87620925                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                248952344                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6793475                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3657                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             36445492                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  186362034                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                168044821                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1898779227                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2020371                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     832966624                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13590628                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.089678                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         171056353                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         165076708                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.400824                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2076630950                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.401115                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.718834                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1464177358     70.51%     70.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               426616256     20.54%     91.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               169782099      8.18%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6293360      0.30%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5321363      0.26%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   24377      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4414422      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     439      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1276      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2076630950                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1502547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7071921                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               139256987                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.445089                       # Inst execution rate
system.cpu0.iew.exec_refs                   493340146                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3076970                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              154413265                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            214563325                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2001                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5091033                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3806769                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          692574415                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            490263176                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6086669                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            924955339                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1557129                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1076267283                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6793475                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1078437241                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     31047276                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1628                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          374                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     47958825                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       763997                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           374                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1465798                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5606123                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                531248854                       # num instructions consuming a value
system.cpu0.iew.wb_count                    619124785                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.735930                       # average fanout of values written-back
system.cpu0.iew.wb_producers                390962075                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.297923                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     620574106                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1133164830                       # number of integer regfile reads
system.cpu0.int_regfile_writes              478246624                       # number of integer regfile writes
system.cpu0.ipc                              0.260426                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.260426                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1303      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            433682125     46.58%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 984      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  249      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     46.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           494187290     53.08%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3169736      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             931042007                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   61921788                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.066508                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3905639      6.31%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      6.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              58015107     93.69%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1042      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             992962172                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4006763785                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    619124466                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        843948565                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 692571347                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                931042007                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3068                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      151374241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6127672                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           247                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     97854494                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2076630950                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.448343                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.168391                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1686131313     81.20%     81.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          173802842      8.37%     89.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75233362      3.62%     93.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34478615      1.66%     94.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           57840550      2.79%     97.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           32460636      1.56%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            9759373      0.47%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4279094      0.21%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2645165      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2076630950                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.448018                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4491129                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1265266                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           214563325                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3806769                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    585                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2078133497                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7265889                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1248428971                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            415799936                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              42178148                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107683343                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             433259598                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               454407                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            958121184                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             714911519                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          551611555                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                259696545                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3079675                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6793475                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            453934143                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               135811627                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       958120872                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         94473                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1142                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                217139301                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1130                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2719132546                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1418640769                       # The number of ROB writes
system.cpu0.timesIdled                          16541                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  261                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.090553                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               68935141                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73264678                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9017047                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        104612257                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              5557                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          39587                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           34030                       # Number of indirect misses.
system.cpu1.branchPred.lookups              108699696                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          262                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           458                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9016389                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46547540                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11517394                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2579                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      177180683                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204063269                       # Number of instructions committed
system.cpu1.commit.committedOps             204064047                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    677988772                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.300984                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.236783                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    611493233     90.19%     90.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     28115053      4.15%     94.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15086584      2.23%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4443524      0.66%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2061583      0.30%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2281770      0.34%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       276497      0.04%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2713134      0.40%     98.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11517394      1.70%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    677988772                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4160                       # Number of function calls committed.
system.cpu1.commit.int_insts                200916705                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53866678                       # Number of loads committed
system.cpu1.commit.membars                       1134                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1134      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146516615     71.80%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53867136     26.40%     98.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3678922      1.80%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204064047                       # Class of committed instruction
system.cpu1.commit.refs                      57546058                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204063269                       # Number of Instructions Simulated
system.cpu1.committedOps                    204064047                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.472102                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.472102                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            414393983                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  684                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            58835295                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             429383369                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                65064178                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                210878625                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9028444                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2314                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8915702                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  108699696                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 76114037                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    620607868                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2917372                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     498894432                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18058204                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.153416                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          78643962                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          68940698                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.704128                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         708280932                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.704377                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.030934                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               389482659     54.99%     54.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               202143958     28.54%     83.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                88427159     12.48%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8961058      1.27%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11248308      1.59%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   85460      0.01%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7931776      1.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      56      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     498      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           708280932                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         247456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9524584                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                65475232                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.451436                       # Inst execution rate
system.cpu1.iew.exec_refs                   101709663                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4130868                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              165449121                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            100424008                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1560                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12380832                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7083661                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          379428114                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             97578795                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7611597                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            319855357                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1059696                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            156151633                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9028444                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            157735746                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3067715                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          576972                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         2855                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        11904                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     46557330                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3404281                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         11904                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3984598                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5539986                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                239671383                       # num instructions consuming a value
system.cpu1.iew.wb_count                    291926863                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.733854                       # average fanout of values written-back
system.cpu1.iew.wb_producers                175883756                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.412019                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     293111743                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               413590411                       # number of integer regfile reads
system.cpu1.int_regfile_writes              223509015                       # number of integer regfile writes
system.cpu1.ipc                              0.288010                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.288010                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1319      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            222178293     67.85%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3771      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           100800018     30.78%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4483393      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             327466954                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4724251                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014427                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 896477     18.98%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3827431     81.02%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  343      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             332189886                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1369531968                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    291926863                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        554804074                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 379425324                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                327466954                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2790                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      175364067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1592877                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           211                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    118777551                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    708280932                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.462340                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.006096                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          526623917     74.35%     74.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          104677901     14.78%     89.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           41400046      5.85%     94.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15877785      2.24%     97.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12142082      1.71%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3875522      0.55%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2072892      0.29%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             913980      0.13%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             696807      0.10%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      708280932                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.462179                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14269965                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2244901                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           100424008                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7083661                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    185                       # number of misc regfile reads
system.cpu1.numCycles                       708528388                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1376756197                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              338704923                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            153839413                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               8280587                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                75291663                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              68337914                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               451976                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            551944267                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             410378152                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          313838693                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                206352657                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3081060                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9028444                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             78863651                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               159999280                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       551944267                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         39594                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1219                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 36756200                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1219                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1047715770                       # The number of ROB reads
system.cpu1.rob.rob_writes                  792819736                       # The number of ROB writes
system.cpu1.timesIdled                           2662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         38166050                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               413363                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            40350141                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             117764363                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     70352053                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     139998367                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       984902                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       547762                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47924642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     31553514                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     95850727                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       32101276                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           70263465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1145939                       # Transaction distribution
system.membus.trans_dist::CleanEvict         68500823                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1626                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            434                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86079                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86072                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      70263466                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    210347904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              210347904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4575710464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4575710464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1289                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          70351605                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                70351605    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            70351605                       # Request fanout histogram
system.membus.respLayer1.occupancy       366717470724                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        161772254140                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    172997857.142857                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   97304048.733871                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    230149500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1039066738000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3632955000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    168028005                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       168028005                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    168028005                       # number of overall hits
system.cpu0.icache.overall_hits::total      168028005                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16816                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16816                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16816                       # number of overall misses
system.cpu0.icache.overall_misses::total        16816                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1212003500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1212003500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1212003500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1212003500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    168044821                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    168044821                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    168044821                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    168044821                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000100                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000100                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72074.423168                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72074.423168                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72074.423168                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72074.423168                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1020                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.875000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15167                       # number of writebacks
system.cpu0.icache.writebacks::total            15167                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1648                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1648                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1648                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1648                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15168                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15168                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15168                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15168                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1097915500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1097915500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1097915500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1097915500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72383.669568                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72383.669568                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72383.669568                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72383.669568                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15167                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    168028005                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      168028005                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16816                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16816                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1212003500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1212003500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    168044821                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    168044821                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72074.423168                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72074.423168                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1648                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1648                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15168                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15168                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1097915500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1097915500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72383.669568                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72383.669568                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          168043426                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15199                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         11056.215935                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        336104809                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       336104809                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    130368134                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       130368134                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    130368134                       # number of overall hits
system.cpu0.dcache.overall_hits::total      130368134                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     65691301                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      65691301                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     65691301                       # number of overall misses
system.cpu0.dcache.overall_misses::total     65691301                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5000138850445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5000138850445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5000138850445                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5000138850445                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    196059435                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    196059435                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    196059435                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    196059435                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.335058                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.335058                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.335058                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.335058                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76115.692250                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76115.692250                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76115.692250                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76115.692250                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1449635703                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        70826                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         31560116                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1615                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.932521                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    43.855108                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39751913                       # number of writebacks
system.cpu0.dcache.writebacks::total         39751913                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     25935755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25935755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     25935755                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25935755                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39755546                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39755546                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39755546                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39755546                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3500827448257                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3500827448257                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3500827448257                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3500827448257                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.202773                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.202773                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.202773                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.202773                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88058.844627                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88058.844627                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88058.844627                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88058.844627                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39751913                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    128298601                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      128298601                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     64719580                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     64719580                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 4926063971500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 4926063971500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    193018181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    193018181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.335303                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.335303                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76113.966925                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76113.966925                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     25071431                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25071431                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39648149                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39648149                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3493720710500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3493720710500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.205411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.205411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88118.129058                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88118.129058                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2069533                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2069533                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       971721                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       971721                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  74074878945                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  74074878945                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3041254                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3041254                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.319513                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.319513                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76230.604201                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76230.604201                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       864324                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       864324                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       107397                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       107397                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7106737757                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7106737757                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035313                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035313                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 66172.591013                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66172.591013                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          677                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          677                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          164                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6753500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6753500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.195006                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.195006                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41179.878049                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41179.878049                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          152                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       179000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       179000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014269                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014269                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14916.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14916.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          521                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          521                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          232                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          232                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       992500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       992500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          753                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          753                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.308101                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.308101                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4278.017241                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4278.017241                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          232                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          232                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       760500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       760500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.308101                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.308101                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3278.017241                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3278.017241                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          662                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            662                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           96                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           96                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       394500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       394500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          758                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          758                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.126649                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.126649                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4109.375000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4109.375000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           95                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           95                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       298500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       298500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.125330                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.125330                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3142.105263                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3142.105263                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999604                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          170135248                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39752595                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.279853                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999604                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        431876137                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       431876137                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             6372744                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 582                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1480105                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7855664                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2233                       # number of overall hits
system.l2.overall_hits::.cpu0.data            6372744                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                582                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1480105                       # number of overall hits
system.l2.overall_hits::total                 7855664                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             12935                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          33378726                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1969                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6669660                       # number of demand (read+write) misses
system.l2.demand_misses::total               40063290                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            12935                       # number of overall misses
system.l2.overall_misses::.cpu0.data         33378726                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1969                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6669660                       # number of overall misses
system.l2.overall_misses::total              40063290                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1049571000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3350008014088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    174384500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 738728849164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4089960818752                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1049571000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3350008014088                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    174384500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 738728849164                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4089960818752                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39751470                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2551                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8149765                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             47918954                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39751470                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2551                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8149765                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            47918954                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.852782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.839685                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.771854                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.818387                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.836064                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.852782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.839685                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.771854                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.818387                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.836064                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81141.940472                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100363.567324                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88565.007618                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110759.596316                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102087.492534                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81141.940472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100363.567324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88565.007618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110759.596316                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102087.492534                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             650218                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     21469                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.286366                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  28432674                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1145939                       # number of writebacks
system.l2.writebacks::total                   1145939                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1403413                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          37085                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1440532                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1403413                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         37085                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1440532                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        12910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     31975313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6632575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          38622758                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        12910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     31975313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6632575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     31972611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         70595369                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    919677500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2953976821700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    154244500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 669953533171                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3625004276871                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    919677500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2953976821700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    154244500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 669953533171                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2587352258662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6212356535533                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.851134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.804381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.768326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.813836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.806002                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.851134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.804381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.768326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.813836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.473224                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71237.606507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92383.046311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78696.173469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101009.567652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93856.691355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71237.606507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92383.046311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78696.173469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101009.567652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80924.021459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87999.490951                       # average overall mshr miss latency
system.l2.replacements                      101475367                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1300923                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1300923                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1300923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1300923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     45640223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45640223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     45640223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45640223                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     31972611                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       31972611                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2587352258662                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2587352258662                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80924.021459                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80924.021459                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1783                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1826                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           748                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                760                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     20289000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       208000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     20497000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2531                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2586                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.295535                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.218182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.293890                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 27124.331551                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 17333.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 26969.736842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          748                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           760                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     14931500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       236000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15167500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.295535                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.218182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.293890                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19961.898396                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19957.236842                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        46000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       314000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       360000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        23000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            46109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            50654                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96763                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          58287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          55867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              114154                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6390576500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6194867000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12585443500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.558326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.524469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.541227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109639.825347                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110885.979201                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110249.693397                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        14054                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        14028                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            28082                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        44233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        41839                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86072                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4938658000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4771196000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9709854000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.423704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.392777                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.408085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111650.984559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 114037.046775                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112810.832791                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2233                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           582                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        12935                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1969                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14904                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1049571000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    174384500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1223955500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2551                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17719                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.852782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.771854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.841131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81141.940472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88565.007618                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82122.618089                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        12910                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14870                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    919677500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    154244500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1073922000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.851134                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.768326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.839212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71237.606507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78696.173469                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72220.712845                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      6326635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1429451                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7756086                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     33320439                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6613793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        39934232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3343617437588                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 732533982164                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4076151419752                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39647074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8043244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47690318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.840426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.822279                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.837366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100347.340489                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110758.528754                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102071.611638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1389359                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        23057                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1412416                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     31931080                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6590736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     38521816                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2949038163700                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 665182337171                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3614220500871                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.805383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.819413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.807749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92356.355115                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100926.867223                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93822.692598                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   125149071                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 101475431                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.233294                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.664867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.022333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.203716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.231413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.874835                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.291639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.362558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.050491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.294919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 860380319                       # Number of tag accesses
system.l2.tags.data_accesses                860380319                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        826240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2047545088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        125440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     424507904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2029365696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4502370368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       826240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       125440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        951680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     73340096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73340096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          12910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       31992892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6632936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     31708839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            70349537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1145939                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1145939                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           792405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1963695877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           120303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        407123841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1946260951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4317993376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       792405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       120303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           912708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       70336739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70336739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       70336739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          792405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1963695877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          120303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       407123841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1946260951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4388330115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1085206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     12911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  31926826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6561399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  31690927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.061203834500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        66202                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        66202                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           111572152                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1023891                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    70349538                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1145939                       # Number of write requests accepted
system.mem_ctrls.readBursts                  70349538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1145939                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 155515                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 60733                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2860944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2928833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2551671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2341077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           7617685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9527307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6805494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5918951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5097911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4864586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4308940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2651941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4170511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3482429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2459130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2606613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             78313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             63877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             71706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             57933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            78874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            63877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            66087                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2286613794630                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               350970115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3602751725880                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32575.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51325.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 49225532                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  783843                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              70349538                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1145939                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7374587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                10239679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10273942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 8959829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7556164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6486826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5223958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4003731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2993986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2260131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1664601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1278532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 808857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 490261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 294453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 164735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  82547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  32624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  53319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  68415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  73772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  77377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  68503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21269856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.475860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.070658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.578238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11620178     54.63%     54.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3760365     17.68%     72.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1965543      9.24%     81.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1211403      5.70%     87.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       693181      3.26%     90.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       440728      2.07%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       314934      1.48%     94.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       229703      1.08%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1033821      4.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21269856                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        66202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1060.300353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    114.793033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  36876.299417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        66170     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::917504-1.04858e+06            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.17965e+06           15      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.09715e+06-2.22822e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         66202                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        66202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.392299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.352790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.262706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            57441     86.77%     86.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1214      1.83%     88.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3550      5.36%     93.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1927      2.91%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              902      1.36%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              441      0.67%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              270      0.41%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              136      0.21%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               91      0.14%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               60      0.09%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               43      0.06%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               24      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               16      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               15      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               30      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               12      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         66202                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4492417472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9952960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                69452992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4502370432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73340096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4308.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        66.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4317.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     70.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1042699686000                       # Total gap between requests
system.mem_ctrls.avgGap                      14584.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       826304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2043316864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       125440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    419929536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2028219328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     69452992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 792465.947335806792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1959640803.308455467224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 120303.094785700669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 402732962.155000805855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1945161527.922306299210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 66608816.005472816527                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        12911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     31992892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6632936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     31708839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1145939                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    385519516                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1624278179366                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     72693263                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 395090911900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1582924421835                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26684503747246                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29859.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50769.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37088.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59565.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49920.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23286146.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          72007442640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38272878600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        211644315540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2813767920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82310130240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     467205158040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6960759360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       881214452340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        845.127757                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13558316199                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34818160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 994323216801                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          79859293500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          42446224920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        289541008680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2850991740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82310130240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     469602370560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4942054080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       971552073720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        931.765954                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8496900640                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34818160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 999384632360                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4302722365.625000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8634373484.276047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        62000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  22658225500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   354264114500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 688435578500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     76111302                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        76111302                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     76111302                       # number of overall hits
system.cpu1.icache.overall_hits::total       76111302                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2735                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2735                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2735                       # number of overall misses
system.cpu1.icache.overall_misses::total         2735                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    197354500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    197354500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    197354500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    197354500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     76114037                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     76114037                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     76114037                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     76114037                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72158.866545                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72158.866545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72158.866545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72158.866545                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2551                       # number of writebacks
system.cpu1.icache.writebacks::total             2551                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          184                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          184                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          184                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          184                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2551                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2551                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2551                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2551                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    185145500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    185145500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    185145500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    185145500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72577.616621                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72577.616621                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72577.616621                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72577.616621                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2551                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     76111302                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       76111302                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2735                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2735                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    197354500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    197354500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     76114037                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     76114037                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72158.866545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72158.866545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          184                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          184                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2551                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2551                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    185145500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    185145500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72577.616621                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72577.616621                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           76246979                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2583                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         29518.768486                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        152230625                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       152230625                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     61833600                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        61833600                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     61833600                       # number of overall hits
system.cpu1.dcache.overall_hits::total       61833600                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17766926                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17766926                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17766926                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17766926                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1402328447213                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1402328447213                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1402328447213                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1402328447213                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     79600526                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     79600526                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     79600526                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     79600526                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.223201                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.223201                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.223201                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.223201                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78929.154498                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78929.154498                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78929.154498                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78929.154498                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    193784074                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        19013                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3227268                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            290                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.045857                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.562069                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8148938                       # number of writebacks
system.cpu1.dcache.writebacks::total          8148938                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9614407                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9614407                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9614407                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9614407                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8152519                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8152519                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8152519                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8152519                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 772399495308                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 772399495308                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 772399495308                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 772399495308                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.102418                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102418                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102418                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102418                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94743.660862                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94743.660862                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94743.660862                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94743.660862                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8148938                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     59123326                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59123326                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16799080                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16799080                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1328628316000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1328628316000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     75922406                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     75922406                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.221266                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.221266                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79089.349893                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79089.349893                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8752971                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8752971                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8046109                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8046109                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 765449034500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 765449034500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.105978                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.105978                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95132.819416                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95132.819416                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2710274                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2710274                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       967846                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       967846                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  73700131213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  73700131213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3678120                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3678120                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.263136                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.263136                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 76148.613739                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76148.613739                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       861436                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       861436                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106410                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106410                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6950460808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6950460808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028931                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028931                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65317.740889                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65317.740889                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          683                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          683                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12909500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12909500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.174123                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.174123                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 89649.305556                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 89649.305556                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           62                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7010000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7010000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099154                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099154                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 85487.804878                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85487.804878                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          594                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          206                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          206                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1318000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1318000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.257500                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.257500                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6398.058252                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6398.058252                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          206                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          206                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1112000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1112000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.257500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.257500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5398.058252                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5398.058252                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          306                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            306                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          152                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          152                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       731500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       731500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          458                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          458                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.331878                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.331878                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4812.500000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4812.500000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          152                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          152                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       579500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       579500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.331878                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.331878                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3812.500000                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3812.500000                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.994568                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69990654                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8152421                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.585260                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.994568                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999830                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999830                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        167357617                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       167357617                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1042699693000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47711574                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2446862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46617644                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       100329428                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         54338526                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3452                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           438                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211102                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17719                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47693856                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119261806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24451735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             143766696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1941376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5088216576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       326528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1043116864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6133601344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       155818899                       # Total snoops (count)
system.tol2bus.snoopTraffic                  73578432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        203743720                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.165087                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.378431                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              170656073     83.76%     83.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1               32539885     15.97%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 547762      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          203743720                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        95846650050                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59642016935                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22767965                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12238106500                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3832488                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
