INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:02:11 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.260ns period=6.520ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.260ns period=6.520ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.520ns  (clk rise@6.520ns - clk rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.910ns (31.443%)  route 4.164ns (68.557%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.003 - 6.520 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1843, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X37Y145        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/Q
                         net (fo=32, routed)          0.387     1.111    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]
    SLICE_X36Y145        LUT5 (Prop_lut5_I3_O)        0.043     1.154 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.154    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.405 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.405    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.550 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/O[3]
                         net (fo=9, routed)           0.555     2.105    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_4
    SLICE_X38Y149        LUT3 (Prop_lut3_I1_O)        0.120     2.225 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_6/O
                         net (fo=34, routed)          0.433     2.658    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_6_n_0
    SLICE_X37Y151        LUT6 (Prop_lut6_I5_O)        0.043     2.701 r  lsq1/handshake_lsq_lsq1_core/dataReg[22]_i_3/O
                         net (fo=2, routed)           0.222     2.923    lsq1/handshake_lsq_lsq1_core/dataReg[22]_i_3_n_0
    SLICE_X39Y152        LUT6 (Prop_lut6_I4_O)        0.043     2.966 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_9/O
                         net (fo=15, routed)          0.524     3.490    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_9_n_0
    SLICE_X39Y157        LUT4 (Prop_lut4_I1_O)        0.043     3.533 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9/O
                         net (fo=1, routed)           0.337     3.870    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9_n_0
    SLICE_X39Y157        LUT6 (Prop_lut6_I0_O)        0.043     3.913 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_5/O
                         net (fo=3, routed)           0.174     4.088    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_5_n_0
    SLICE_X38Y156        LUT5 (Prop_lut5_I4_O)        0.043     4.131 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_9/O
                         net (fo=3, routed)           0.225     4.356    load1/data_tehb/control/ltOp_carry__2
    SLICE_X36Y155        LUT3 (Prop_lut3_I1_O)        0.043     4.399 r  load1/data_tehb/control/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.399    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X36Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.586 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.586    addf0/operator/ltOp_carry__2_n_0
    SLICE_X36Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.713 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.351     5.065    lsq1/handshake_lsq_lsq1_core/level5_c1_reg[9][0]
    SLICE_X36Y157        LUT2 (Prop_lut2_I0_O)        0.139     5.204 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.204    addf0/operator/p_1_in[1]
    SLICE_X36Y157        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.220     5.424 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.370     5.793    addf0/operator/RightShifterComponent/O[1]
    SLICE_X37Y158        LUT4 (Prop_lut4_I1_O)        0.118     5.911 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=8, routed)           0.184     6.095    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0
    SLICE_X37Y159        LUT5 (Prop_lut5_I0_O)        0.043     6.138 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_4/O
                         net (fo=11, routed)          0.211     6.349    lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_4_n_0
    SLICE_X39Y160        LUT3 (Prop_lut3_I1_O)        0.043     6.392 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=8, routed)           0.191     6.582    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X39Y159        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.520     6.520 r  
                                                      0.000     6.520 r  clk (IN)
                         net (fo=1843, unset)         0.483     7.003    addf0/operator/RightShifterComponent/clk
    SLICE_X39Y159        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.003    
                         clock uncertainty           -0.035     6.967    
    SLICE_X39Y159        FDRE (Setup_fdre_C_R)       -0.295     6.672    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.672    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  0.090    




