library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 14
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n5906_o : std_logic;
  signal n5907_o : std_logic;
  signal n5908_o : std_logic;
  signal n5909_o : std_logic;
  signal n5910_o : std_logic;
  signal n5911_o : std_logic;
  signal n5912_o : std_logic;
  signal n5913_o : std_logic;
  signal n5914_o : std_logic;
  signal n5915_o : std_logic_vector (2 downto 0);
begin
  o <= n5915_o;
  -- vhdl_source/peres.vhdl:13:17
  n5906_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n5907_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n5908_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n5909_o <= n5907_o xor n5908_o;
  -- vhdl_source/peres.vhdl:15:17
  n5910_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n5911_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n5912_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n5913_o <= n5911_o and n5912_o;
  -- vhdl_source/peres.vhdl:15:21
  n5914_o <= n5910_o xor n5913_o;
  n5915_o <= n5906_o & n5909_o & n5914_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n4967_o : std_logic;
  signal n4968_o : std_logic;
  signal n4969_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n4970 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4973_o : std_logic;
  signal n4974_o : std_logic;
  signal n4975_o : std_logic;
  signal n4976_o : std_logic;
  signal n4977_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n4978 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4981_o : std_logic;
  signal n4982_o : std_logic;
  signal n4983_o : std_logic;
  signal n4984_o : std_logic;
  signal n4985_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n4986 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4989_o : std_logic;
  signal n4990_o : std_logic;
  signal n4991_o : std_logic;
  signal n4992_o : std_logic;
  signal n4993_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n4994 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4997_o : std_logic;
  signal n4998_o : std_logic;
  signal n4999_o : std_logic;
  signal n5000_o : std_logic;
  signal n5001_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n5002 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5005_o : std_logic;
  signal n5006_o : std_logic;
  signal n5007_o : std_logic;
  signal n5008_o : std_logic;
  signal n5009_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n5010 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5013_o : std_logic;
  signal n5014_o : std_logic;
  signal n5015_o : std_logic;
  signal n5016_o : std_logic;
  signal n5017_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n5018 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5021_o : std_logic;
  signal n5022_o : std_logic;
  signal n5023_o : std_logic;
  signal n5024_o : std_logic;
  signal n5025_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n5026 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5029_o : std_logic;
  signal n5030_o : std_logic;
  signal n5031_o : std_logic;
  signal n5032_o : std_logic;
  signal n5033_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n5034 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5037_o : std_logic;
  signal n5038_o : std_logic;
  signal n5039_o : std_logic;
  signal n5040_o : std_logic;
  signal n5041_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n5042 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5045_o : std_logic;
  signal n5046_o : std_logic;
  signal n5047_o : std_logic;
  signal n5048_o : std_logic;
  signal n5049_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n5050 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5053_o : std_logic;
  signal n5054_o : std_logic;
  signal n5055_o : std_logic;
  signal n5056_o : std_logic;
  signal n5057_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n5058 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5061_o : std_logic;
  signal n5062_o : std_logic;
  signal n5063_o : std_logic;
  signal n5064_o : std_logic;
  signal n5065_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n5066 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5069_o : std_logic;
  signal n5070_o : std_logic;
  signal n5071_o : std_logic;
  signal n5072_o : std_logic;
  signal n5073_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n5074 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5077_o : std_logic;
  signal n5078_o : std_logic;
  signal n5079_o : std_logic;
  signal n5080_o : std_logic;
  signal n5081_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n5082 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5085_o : std_logic;
  signal n5086_o : std_logic;
  signal n5087_o : std_logic;
  signal n5088_o : std_logic;
  signal n5089_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n5090 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5093_o : std_logic;
  signal n5094_o : std_logic;
  signal n5095_o : std_logic;
  signal n5096_o : std_logic;
  signal n5097_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n5098 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5101_o : std_logic;
  signal n5102_o : std_logic;
  signal n5103_o : std_logic;
  signal n5104_o : std_logic;
  signal n5105_o : std_logic;
  signal n5106_o : std_logic;
  signal n5107_o : std_logic;
  signal n5108_o : std_logic;
  signal n5109_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n5110 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5113_o : std_logic;
  signal n5114_o : std_logic;
  signal n5115_o : std_logic;
  signal n5116_o : std_logic;
  signal n5117_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n5118 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5121_o : std_logic;
  signal n5122_o : std_logic;
  signal n5123_o : std_logic;
  signal n5124_o : std_logic;
  signal n5125_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n5126 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5129_o : std_logic;
  signal n5130_o : std_logic;
  signal n5131_o : std_logic;
  signal n5132_o : std_logic;
  signal n5133_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n5134 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5137_o : std_logic;
  signal n5138_o : std_logic;
  signal n5139_o : std_logic;
  signal n5140_o : std_logic;
  signal n5141_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n5142 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5145_o : std_logic;
  signal n5146_o : std_logic;
  signal n5147_o : std_logic;
  signal n5148_o : std_logic;
  signal n5149_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n5150 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5153_o : std_logic;
  signal n5154_o : std_logic;
  signal n5155_o : std_logic;
  signal n5156_o : std_logic;
  signal n5157_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n5158 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5161_o : std_logic;
  signal n5162_o : std_logic;
  signal n5163_o : std_logic;
  signal n5164_o : std_logic;
  signal n5165_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n5166 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5169_o : std_logic;
  signal n5170_o : std_logic;
  signal n5171_o : std_logic;
  signal n5172_o : std_logic;
  signal n5173_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n5174 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5177_o : std_logic;
  signal n5178_o : std_logic;
  signal n5179_o : std_logic;
  signal n5180_o : std_logic;
  signal n5181_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n5182 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5185_o : std_logic;
  signal n5186_o : std_logic;
  signal n5187_o : std_logic;
  signal n5188_o : std_logic;
  signal n5189_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n5190 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5193_o : std_logic;
  signal n5194_o : std_logic;
  signal n5195_o : std_logic;
  signal n5196_o : std_logic;
  signal n5197_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n5198 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5201_o : std_logic;
  signal n5202_o : std_logic;
  signal n5203_o : std_logic;
  signal n5204_o : std_logic;
  signal n5205_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n5206 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5209_o : std_logic;
  signal n5210_o : std_logic;
  signal n5211_o : std_logic;
  signal n5212_o : std_logic;
  signal n5213_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n5214 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5217_o : std_logic;
  signal n5218_o : std_logic;
  signal n5219_o : std_logic;
  signal n5220_o : std_logic;
  signal n5221_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n5222 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5225_o : std_logic;
  signal n5226_o : std_logic;
  signal n5227_o : std_logic;
  signal n5228_o : std_logic;
  signal n5229_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n5230 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5233_o : std_logic;
  signal n5234_o : std_logic;
  signal n5235_o : std_logic_vector (1 downto 0);
  signal n5236_o : std_logic;
  signal n5237_o : std_logic;
  signal n5238_o : std_logic;
  signal n5239_o : std_logic_vector (1 downto 0);
  signal n5240_o : std_logic;
  signal n5241_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n5242 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5245_o : std_logic;
  signal n5246_o : std_logic;
  signal n5247_o : std_logic;
  signal n5248_o : std_logic;
  signal n5249_o : std_logic;
  signal n5250_o : std_logic_vector (1 downto 0);
  signal n5251_o : std_logic;
  signal n5252_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n5253 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5256_o : std_logic;
  signal n5257_o : std_logic;
  signal n5258_o : std_logic;
  signal n5259_o : std_logic;
  signal n5260_o : std_logic;
  signal n5261_o : std_logic_vector (1 downto 0);
  signal n5262_o : std_logic;
  signal n5263_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n5264 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5267_o : std_logic;
  signal n5268_o : std_logic;
  signal n5269_o : std_logic;
  signal n5270_o : std_logic;
  signal n5271_o : std_logic;
  signal n5272_o : std_logic_vector (1 downto 0);
  signal n5273_o : std_logic;
  signal n5274_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n5275 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5278_o : std_logic;
  signal n5279_o : std_logic;
  signal n5280_o : std_logic;
  signal n5281_o : std_logic;
  signal n5282_o : std_logic;
  signal n5283_o : std_logic_vector (1 downto 0);
  signal n5284_o : std_logic;
  signal n5285_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n5286 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5289_o : std_logic;
  signal n5290_o : std_logic;
  signal n5291_o : std_logic;
  signal n5292_o : std_logic;
  signal n5293_o : std_logic;
  signal n5294_o : std_logic_vector (1 downto 0);
  signal n5295_o : std_logic;
  signal n5296_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n5297 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5300_o : std_logic;
  signal n5301_o : std_logic;
  signal n5302_o : std_logic;
  signal n5303_o : std_logic;
  signal n5304_o : std_logic;
  signal n5305_o : std_logic_vector (1 downto 0);
  signal n5306_o : std_logic;
  signal n5307_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n5308 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5311_o : std_logic;
  signal n5312_o : std_logic;
  signal n5313_o : std_logic;
  signal n5314_o : std_logic;
  signal n5315_o : std_logic;
  signal n5316_o : std_logic_vector (1 downto 0);
  signal n5317_o : std_logic;
  signal n5318_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n5319 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5322_o : std_logic;
  signal n5323_o : std_logic;
  signal n5324_o : std_logic;
  signal n5325_o : std_logic;
  signal n5326_o : std_logic;
  signal n5327_o : std_logic_vector (1 downto 0);
  signal n5328_o : std_logic;
  signal n5329_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n5330 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5333_o : std_logic;
  signal n5334_o : std_logic;
  signal n5335_o : std_logic;
  signal n5336_o : std_logic;
  signal n5337_o : std_logic;
  signal n5338_o : std_logic_vector (1 downto 0);
  signal n5339_o : std_logic;
  signal n5340_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n5341 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5344_o : std_logic;
  signal n5345_o : std_logic;
  signal n5346_o : std_logic;
  signal n5347_o : std_logic;
  signal n5348_o : std_logic;
  signal n5349_o : std_logic_vector (1 downto 0);
  signal n5350_o : std_logic;
  signal n5351_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n5352 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5355_o : std_logic;
  signal n5356_o : std_logic;
  signal n5357_o : std_logic;
  signal n5358_o : std_logic;
  signal n5359_o : std_logic;
  signal n5360_o : std_logic_vector (1 downto 0);
  signal n5361_o : std_logic;
  signal n5362_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n5363 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5366_o : std_logic;
  signal n5367_o : std_logic;
  signal n5368_o : std_logic;
  signal n5369_o : std_logic;
  signal n5370_o : std_logic;
  signal n5371_o : std_logic_vector (1 downto 0);
  signal n5372_o : std_logic;
  signal n5373_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n5374 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5377_o : std_logic;
  signal n5378_o : std_logic;
  signal n5379_o : std_logic;
  signal n5380_o : std_logic;
  signal n5381_o : std_logic;
  signal n5382_o : std_logic_vector (1 downto 0);
  signal n5383_o : std_logic;
  signal n5384_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n5385 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5388_o : std_logic;
  signal n5389_o : std_logic;
  signal n5390_o : std_logic;
  signal n5391_o : std_logic;
  signal n5392_o : std_logic;
  signal n5393_o : std_logic_vector (1 downto 0);
  signal n5394_o : std_logic;
  signal n5395_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n5396 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5399_o : std_logic;
  signal n5400_o : std_logic;
  signal n5401_o : std_logic;
  signal n5402_o : std_logic;
  signal n5403_o : std_logic;
  signal n5404_o : std_logic_vector (1 downto 0);
  signal n5405_o : std_logic;
  signal n5406_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n5407 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5410_o : std_logic;
  signal n5411_o : std_logic;
  signal n5412_o : std_logic;
  signal n5413_o : std_logic;
  signal n5414_o : std_logic;
  signal n5415_o : std_logic_vector (1 downto 0);
  signal n5416_o : std_logic;
  signal n5417_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n5418 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5421_o : std_logic;
  signal n5422_o : std_logic;
  signal n5423_o : std_logic;
  signal n5424_o : std_logic;
  signal n5425_o : std_logic;
  signal n5426_o : std_logic;
  signal n5427_o : std_logic;
  signal n5428_o : std_logic_vector (1 downto 0);
  signal cnot_4_n5429 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n5432_o : std_logic;
  signal n5433_o : std_logic;
  signal n5434_o : std_logic;
  signal n5435_o : std_logic;
  signal n5436_o : std_logic_vector (1 downto 0);
  signal n5437_o : std_logic;
  signal n5438_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n5439 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5442_o : std_logic;
  signal n5443_o : std_logic;
  signal n5444_o : std_logic;
  signal n5445_o : std_logic;
  signal n5446_o : std_logic;
  signal n5447_o : std_logic_vector (1 downto 0);
  signal n5448_o : std_logic;
  signal n5449_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n5450 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5453_o : std_logic;
  signal n5454_o : std_logic;
  signal n5455_o : std_logic;
  signal n5456_o : std_logic;
  signal n5457_o : std_logic;
  signal n5458_o : std_logic_vector (1 downto 0);
  signal n5459_o : std_logic;
  signal n5460_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n5461 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5464_o : std_logic;
  signal n5465_o : std_logic;
  signal n5466_o : std_logic;
  signal n5467_o : std_logic;
  signal n5468_o : std_logic;
  signal n5469_o : std_logic_vector (1 downto 0);
  signal n5470_o : std_logic;
  signal n5471_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n5472 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5475_o : std_logic;
  signal n5476_o : std_logic;
  signal n5477_o : std_logic;
  signal n5478_o : std_logic;
  signal n5479_o : std_logic;
  signal n5480_o : std_logic_vector (1 downto 0);
  signal n5481_o : std_logic;
  signal n5482_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n5483 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5486_o : std_logic;
  signal n5487_o : std_logic;
  signal n5488_o : std_logic;
  signal n5489_o : std_logic;
  signal n5490_o : std_logic;
  signal n5491_o : std_logic_vector (1 downto 0);
  signal n5492_o : std_logic;
  signal n5493_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n5494 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5497_o : std_logic;
  signal n5498_o : std_logic;
  signal n5499_o : std_logic;
  signal n5500_o : std_logic;
  signal n5501_o : std_logic;
  signal n5502_o : std_logic_vector (1 downto 0);
  signal n5503_o : std_logic;
  signal n5504_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n5505 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5508_o : std_logic;
  signal n5509_o : std_logic;
  signal n5510_o : std_logic;
  signal n5511_o : std_logic;
  signal n5512_o : std_logic;
  signal n5513_o : std_logic_vector (1 downto 0);
  signal n5514_o : std_logic;
  signal n5515_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n5516 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5519_o : std_logic;
  signal n5520_o : std_logic;
  signal n5521_o : std_logic;
  signal n5522_o : std_logic;
  signal n5523_o : std_logic;
  signal n5524_o : std_logic_vector (1 downto 0);
  signal n5525_o : std_logic;
  signal n5526_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n5527 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5530_o : std_logic;
  signal n5531_o : std_logic;
  signal n5532_o : std_logic;
  signal n5533_o : std_logic;
  signal n5534_o : std_logic;
  signal n5535_o : std_logic_vector (1 downto 0);
  signal n5536_o : std_logic;
  signal n5537_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n5538 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5541_o : std_logic;
  signal n5542_o : std_logic;
  signal n5543_o : std_logic;
  signal n5544_o : std_logic;
  signal n5545_o : std_logic;
  signal n5546_o : std_logic_vector (1 downto 0);
  signal n5547_o : std_logic;
  signal n5548_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n5549 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5552_o : std_logic;
  signal n5553_o : std_logic;
  signal n5554_o : std_logic;
  signal n5555_o : std_logic;
  signal n5556_o : std_logic;
  signal n5557_o : std_logic_vector (1 downto 0);
  signal n5558_o : std_logic;
  signal n5559_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n5560 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5563_o : std_logic;
  signal n5564_o : std_logic;
  signal n5565_o : std_logic;
  signal n5566_o : std_logic;
  signal n5567_o : std_logic;
  signal n5568_o : std_logic_vector (1 downto 0);
  signal n5569_o : std_logic;
  signal n5570_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n5571 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5574_o : std_logic;
  signal n5575_o : std_logic;
  signal n5576_o : std_logic;
  signal n5577_o : std_logic;
  signal n5578_o : std_logic;
  signal n5579_o : std_logic_vector (1 downto 0);
  signal n5580_o : std_logic;
  signal n5581_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n5582 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5585_o : std_logic;
  signal n5586_o : std_logic;
  signal n5587_o : std_logic;
  signal n5588_o : std_logic;
  signal n5589_o : std_logic;
  signal n5590_o : std_logic_vector (1 downto 0);
  signal n5591_o : std_logic;
  signal n5592_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n5593 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5596_o : std_logic;
  signal n5597_o : std_logic;
  signal n5598_o : std_logic;
  signal n5599_o : std_logic;
  signal n5600_o : std_logic;
  signal n5601_o : std_logic_vector (1 downto 0);
  signal n5602_o : std_logic;
  signal n5603_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n5604 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5607_o : std_logic;
  signal n5608_o : std_logic;
  signal n5609_o : std_logic;
  signal n5610_o : std_logic;
  signal n5611_o : std_logic;
  signal n5612_o : std_logic_vector (1 downto 0);
  signal n5613_o : std_logic;
  signal n5614_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n5615 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5618_o : std_logic;
  signal n5619_o : std_logic;
  signal n5620_o : std_logic;
  signal n5621_o : std_logic;
  signal n5622_o : std_logic_vector (1 downto 0);
  signal n5623_o : std_logic;
  signal n5624_o : std_logic;
  signal n5625_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n5626 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5629_o : std_logic;
  signal n5630_o : std_logic;
  signal n5631_o : std_logic;
  signal n5632_o : std_logic;
  signal n5633_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n5634 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5637_o : std_logic;
  signal n5638_o : std_logic;
  signal n5639_o : std_logic;
  signal n5640_o : std_logic;
  signal n5641_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n5642 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5645_o : std_logic;
  signal n5646_o : std_logic;
  signal n5647_o : std_logic;
  signal n5648_o : std_logic;
  signal n5649_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n5650 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5653_o : std_logic;
  signal n5654_o : std_logic;
  signal n5655_o : std_logic;
  signal n5656_o : std_logic;
  signal n5657_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n5658 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5661_o : std_logic;
  signal n5662_o : std_logic;
  signal n5663_o : std_logic;
  signal n5664_o : std_logic;
  signal n5665_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n5666 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5669_o : std_logic;
  signal n5670_o : std_logic;
  signal n5671_o : std_logic;
  signal n5672_o : std_logic;
  signal n5673_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n5674 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5677_o : std_logic;
  signal n5678_o : std_logic;
  signal n5679_o : std_logic;
  signal n5680_o : std_logic;
  signal n5681_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n5682 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5685_o : std_logic;
  signal n5686_o : std_logic;
  signal n5687_o : std_logic;
  signal n5688_o : std_logic;
  signal n5689_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n5690 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5693_o : std_logic;
  signal n5694_o : std_logic;
  signal n5695_o : std_logic;
  signal n5696_o : std_logic;
  signal n5697_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n5698 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5701_o : std_logic;
  signal n5702_o : std_logic;
  signal n5703_o : std_logic;
  signal n5704_o : std_logic;
  signal n5705_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n5706 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5709_o : std_logic;
  signal n5710_o : std_logic;
  signal n5711_o : std_logic;
  signal n5712_o : std_logic;
  signal n5713_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n5714 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5717_o : std_logic;
  signal n5718_o : std_logic;
  signal n5719_o : std_logic;
  signal n5720_o : std_logic;
  signal n5721_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n5722 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5725_o : std_logic;
  signal n5726_o : std_logic;
  signal n5727_o : std_logic;
  signal n5728_o : std_logic;
  signal n5729_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n5730 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5733_o : std_logic;
  signal n5734_o : std_logic;
  signal n5735_o : std_logic;
  signal n5736_o : std_logic;
  signal n5737_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n5738 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5741_o : std_logic;
  signal n5742_o : std_logic;
  signal n5743_o : std_logic;
  signal n5744_o : std_logic;
  signal n5745_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n5746 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5749_o : std_logic;
  signal n5750_o : std_logic;
  signal n5751_o : std_logic;
  signal n5752_o : std_logic;
  signal n5753_o : std_logic;
  signal n5754_o : std_logic;
  signal n5755_o : std_logic;
  signal n5756_o : std_logic;
  signal n5757_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n5758 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5761_o : std_logic;
  signal n5762_o : std_logic;
  signal n5763_o : std_logic;
  signal n5764_o : std_logic;
  signal n5765_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n5766 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5769_o : std_logic;
  signal n5770_o : std_logic;
  signal n5771_o : std_logic;
  signal n5772_o : std_logic;
  signal n5773_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n5774 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5777_o : std_logic;
  signal n5778_o : std_logic;
  signal n5779_o : std_logic;
  signal n5780_o : std_logic;
  signal n5781_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n5782 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5785_o : std_logic;
  signal n5786_o : std_logic;
  signal n5787_o : std_logic;
  signal n5788_o : std_logic;
  signal n5789_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n5790 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5793_o : std_logic;
  signal n5794_o : std_logic;
  signal n5795_o : std_logic;
  signal n5796_o : std_logic;
  signal n5797_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n5798 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5801_o : std_logic;
  signal n5802_o : std_logic;
  signal n5803_o : std_logic;
  signal n5804_o : std_logic;
  signal n5805_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n5806 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5809_o : std_logic;
  signal n5810_o : std_logic;
  signal n5811_o : std_logic;
  signal n5812_o : std_logic;
  signal n5813_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n5814 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5817_o : std_logic;
  signal n5818_o : std_logic;
  signal n5819_o : std_logic;
  signal n5820_o : std_logic;
  signal n5821_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n5822 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5825_o : std_logic;
  signal n5826_o : std_logic;
  signal n5827_o : std_logic;
  signal n5828_o : std_logic;
  signal n5829_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n5830 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5833_o : std_logic;
  signal n5834_o : std_logic;
  signal n5835_o : std_logic;
  signal n5836_o : std_logic;
  signal n5837_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n5838 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5841_o : std_logic;
  signal n5842_o : std_logic;
  signal n5843_o : std_logic;
  signal n5844_o : std_logic;
  signal n5845_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n5846 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5849_o : std_logic;
  signal n5850_o : std_logic;
  signal n5851_o : std_logic;
  signal n5852_o : std_logic;
  signal n5853_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n5854 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5857_o : std_logic;
  signal n5858_o : std_logic;
  signal n5859_o : std_logic;
  signal n5860_o : std_logic;
  signal n5861_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n5862 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5865_o : std_logic;
  signal n5866_o : std_logic;
  signal n5867_o : std_logic;
  signal n5868_o : std_logic;
  signal n5869_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n5870 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5873_o : std_logic;
  signal n5874_o : std_logic;
  signal n5875_o : std_logic;
  signal n5876_o : std_logic;
  signal n5877_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n5878 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5881_o : std_logic;
  signal n5882_o : std_logic;
  signal n5883_o : std_logic;
  signal n5884_o : std_logic;
  signal n5885_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n5886 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5889_o : std_logic;
  signal n5890_o : std_logic;
  signal n5891_o : std_logic_vector (17 downto 0);
  signal n5892_o : std_logic_vector (17 downto 0);
  signal n5893_o : std_logic_vector (17 downto 0);
  signal n5894_o : std_logic_vector (17 downto 0);
  signal n5895_o : std_logic_vector (17 downto 0);
  signal n5896_o : std_logic_vector (17 downto 0);
  signal n5897_o : std_logic_vector (17 downto 0);
  signal n5898_o : std_logic_vector (17 downto 0);
  signal n5899_o : std_logic_vector (17 downto 0);
  signal n5900_o : std_logic_vector (17 downto 0);
  signal n5901_o : std_logic_vector (17 downto 0);
  signal n5902_o : std_logic_vector (17 downto 0);
  signal n5903_o : std_logic_vector (17 downto 0);
  signal n5904_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n5891_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n5892_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n5893_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n5894_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n5895_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n5896_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n5897_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n5898_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n5899_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n5900_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n5901_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n5902_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n5903_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n5904_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n4967_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4968_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4969_o <= n4967_o & n4968_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n4970 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n4969_o,
    o => gen1_n1_cnot1_j_o);
  n4973_o <= gen1_n1_cnot1_j_n4970 (1);
  n4974_o <= gen1_n1_cnot1_j_n4970 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4975_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4976_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4977_o <= n4975_o & n4976_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n4978 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n4977_o,
    o => gen1_n2_cnot1_j_o);
  n4981_o <= gen1_n2_cnot1_j_n4978 (1);
  n4982_o <= gen1_n2_cnot1_j_n4978 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4983_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4984_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4985_o <= n4983_o & n4984_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n4986 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n4985_o,
    o => gen1_n3_cnot1_j_o);
  n4989_o <= gen1_n3_cnot1_j_n4986 (1);
  n4990_o <= gen1_n3_cnot1_j_n4986 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4991_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4992_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4993_o <= n4991_o & n4992_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n4994 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n4993_o,
    o => gen1_n4_cnot1_j_o);
  n4997_o <= gen1_n4_cnot1_j_n4994 (1);
  n4998_o <= gen1_n4_cnot1_j_n4994 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4999_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5000_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5001_o <= n4999_o & n5000_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n5002 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n5001_o,
    o => gen1_n5_cnot1_j_o);
  n5005_o <= gen1_n5_cnot1_j_n5002 (1);
  n5006_o <= gen1_n5_cnot1_j_n5002 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5007_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5008_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5009_o <= n5007_o & n5008_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n5010 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n5009_o,
    o => gen1_n6_cnot1_j_o);
  n5013_o <= gen1_n6_cnot1_j_n5010 (1);
  n5014_o <= gen1_n6_cnot1_j_n5010 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5015_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5016_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5017_o <= n5015_o & n5016_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n5018 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n5017_o,
    o => gen1_n7_cnot1_j_o);
  n5021_o <= gen1_n7_cnot1_j_n5018 (1);
  n5022_o <= gen1_n7_cnot1_j_n5018 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5023_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5024_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5025_o <= n5023_o & n5024_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n5026 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n5025_o,
    o => gen1_n8_cnot1_j_o);
  n5029_o <= gen1_n8_cnot1_j_n5026 (1);
  n5030_o <= gen1_n8_cnot1_j_n5026 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5031_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5032_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5033_o <= n5031_o & n5032_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n5034 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n5033_o,
    o => gen1_n9_cnot1_j_o);
  n5037_o <= gen1_n9_cnot1_j_n5034 (1);
  n5038_o <= gen1_n9_cnot1_j_n5034 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5039_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5040_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5041_o <= n5039_o & n5040_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n5042 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n5041_o,
    o => gen1_n10_cnot1_j_o);
  n5045_o <= gen1_n10_cnot1_j_n5042 (1);
  n5046_o <= gen1_n10_cnot1_j_n5042 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5047_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5048_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5049_o <= n5047_o & n5048_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n5050 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n5049_o,
    o => gen1_n11_cnot1_j_o);
  n5053_o <= gen1_n11_cnot1_j_n5050 (1);
  n5054_o <= gen1_n11_cnot1_j_n5050 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5055_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5056_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5057_o <= n5055_o & n5056_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n5058 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n5057_o,
    o => gen1_n12_cnot1_j_o);
  n5061_o <= gen1_n12_cnot1_j_n5058 (1);
  n5062_o <= gen1_n12_cnot1_j_n5058 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5063_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5064_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5065_o <= n5063_o & n5064_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n5066 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n5065_o,
    o => gen1_n13_cnot1_j_o);
  n5069_o <= gen1_n13_cnot1_j_n5066 (1);
  n5070_o <= gen1_n13_cnot1_j_n5066 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5071_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5072_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5073_o <= n5071_o & n5072_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n5074 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n5073_o,
    o => gen1_n14_cnot1_j_o);
  n5077_o <= gen1_n14_cnot1_j_n5074 (1);
  n5078_o <= gen1_n14_cnot1_j_n5074 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5079_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5080_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5081_o <= n5079_o & n5080_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n5082 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n5081_o,
    o => gen1_n15_cnot1_j_o);
  n5085_o <= gen1_n15_cnot1_j_n5082 (1);
  n5086_o <= gen1_n15_cnot1_j_n5082 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5087_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5088_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5089_o <= n5087_o & n5088_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n5090 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n5089_o,
    o => gen1_n16_cnot1_j_o);
  n5093_o <= gen1_n16_cnot1_j_n5090 (1);
  n5094_o <= gen1_n16_cnot1_j_n5090 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5095_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5096_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5097_o <= n5095_o & n5096_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n5098 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n5097_o,
    o => gen1_n17_cnot1_j_o);
  n5101_o <= gen1_n17_cnot1_j_n5098 (1);
  n5102_o <= gen1_n17_cnot1_j_n5098 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n5103_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n5104_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n5105_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n5106_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5107_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5108_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5109_o <= n5107_o & n5108_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n5110 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n5109_o,
    o => gen2_n17_cnot2_j_o);
  n5113_o <= gen2_n17_cnot2_j_n5110 (1);
  n5114_o <= gen2_n17_cnot2_j_n5110 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5115_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5116_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5117_o <= n5115_o & n5116_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n5118 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n5117_o,
    o => gen2_n16_cnot2_j_o);
  n5121_o <= gen2_n16_cnot2_j_n5118 (1);
  n5122_o <= gen2_n16_cnot2_j_n5118 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5123_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5124_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5125_o <= n5123_o & n5124_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n5126 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n5125_o,
    o => gen2_n15_cnot2_j_o);
  n5129_o <= gen2_n15_cnot2_j_n5126 (1);
  n5130_o <= gen2_n15_cnot2_j_n5126 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5131_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5132_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5133_o <= n5131_o & n5132_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n5134 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n5133_o,
    o => gen2_n14_cnot2_j_o);
  n5137_o <= gen2_n14_cnot2_j_n5134 (1);
  n5138_o <= gen2_n14_cnot2_j_n5134 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5139_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5140_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5141_o <= n5139_o & n5140_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n5142 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n5141_o,
    o => gen2_n13_cnot2_j_o);
  n5145_o <= gen2_n13_cnot2_j_n5142 (1);
  n5146_o <= gen2_n13_cnot2_j_n5142 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5147_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5148_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5149_o <= n5147_o & n5148_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n5150 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n5149_o,
    o => gen2_n12_cnot2_j_o);
  n5153_o <= gen2_n12_cnot2_j_n5150 (1);
  n5154_o <= gen2_n12_cnot2_j_n5150 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5155_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5156_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5157_o <= n5155_o & n5156_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n5158 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n5157_o,
    o => gen2_n11_cnot2_j_o);
  n5161_o <= gen2_n11_cnot2_j_n5158 (1);
  n5162_o <= gen2_n11_cnot2_j_n5158 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5163_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5164_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5165_o <= n5163_o & n5164_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n5166 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n5165_o,
    o => gen2_n10_cnot2_j_o);
  n5169_o <= gen2_n10_cnot2_j_n5166 (1);
  n5170_o <= gen2_n10_cnot2_j_n5166 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5171_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5172_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5173_o <= n5171_o & n5172_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n5174 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n5173_o,
    o => gen2_n9_cnot2_j_o);
  n5177_o <= gen2_n9_cnot2_j_n5174 (1);
  n5178_o <= gen2_n9_cnot2_j_n5174 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5179_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5180_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5181_o <= n5179_o & n5180_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n5182 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n5181_o,
    o => gen2_n8_cnot2_j_o);
  n5185_o <= gen2_n8_cnot2_j_n5182 (1);
  n5186_o <= gen2_n8_cnot2_j_n5182 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5187_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5188_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5189_o <= n5187_o & n5188_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n5190 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n5189_o,
    o => gen2_n7_cnot2_j_o);
  n5193_o <= gen2_n7_cnot2_j_n5190 (1);
  n5194_o <= gen2_n7_cnot2_j_n5190 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5195_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5196_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5197_o <= n5195_o & n5196_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n5198 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n5197_o,
    o => gen2_n6_cnot2_j_o);
  n5201_o <= gen2_n6_cnot2_j_n5198 (1);
  n5202_o <= gen2_n6_cnot2_j_n5198 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5203_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5204_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5205_o <= n5203_o & n5204_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n5206 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n5205_o,
    o => gen2_n5_cnot2_j_o);
  n5209_o <= gen2_n5_cnot2_j_n5206 (1);
  n5210_o <= gen2_n5_cnot2_j_n5206 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5211_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5212_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5213_o <= n5211_o & n5212_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n5214 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n5213_o,
    o => gen2_n4_cnot2_j_o);
  n5217_o <= gen2_n4_cnot2_j_n5214 (1);
  n5218_o <= gen2_n4_cnot2_j_n5214 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5219_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5220_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5221_o <= n5219_o & n5220_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n5222 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n5221_o,
    o => gen2_n3_cnot2_j_o);
  n5225_o <= gen2_n3_cnot2_j_n5222 (1);
  n5226_o <= gen2_n3_cnot2_j_n5222 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5227_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5228_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5229_o <= n5227_o & n5228_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n5230 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n5229_o,
    o => gen2_n2_cnot2_j_o);
  n5233_o <= gen2_n2_cnot2_j_n5230 (1);
  n5234_o <= gen2_n2_cnot2_j_n5230 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n5235_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n5236_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5237_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5238_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5239_o <= n5237_o & n5238_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5240_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5241_o <= n5239_o & n5240_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n5242 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n5241_o,
    o => gen3_n1_ccnot3_j_o);
  n5245_o <= gen3_n1_ccnot3_j_n5242 (2);
  n5246_o <= gen3_n1_ccnot3_j_n5242 (1);
  n5247_o <= gen3_n1_ccnot3_j_n5242 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5248_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5249_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5250_o <= n5248_o & n5249_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5251_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5252_o <= n5250_o & n5251_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n5253 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n5252_o,
    o => gen3_n2_ccnot3_j_o);
  n5256_o <= gen3_n2_ccnot3_j_n5253 (2);
  n5257_o <= gen3_n2_ccnot3_j_n5253 (1);
  n5258_o <= gen3_n2_ccnot3_j_n5253 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5259_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5260_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5261_o <= n5259_o & n5260_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5262_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5263_o <= n5261_o & n5262_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n5264 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n5263_o,
    o => gen3_n3_ccnot3_j_o);
  n5267_o <= gen3_n3_ccnot3_j_n5264 (2);
  n5268_o <= gen3_n3_ccnot3_j_n5264 (1);
  n5269_o <= gen3_n3_ccnot3_j_n5264 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5270_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5271_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5272_o <= n5270_o & n5271_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5273_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5274_o <= n5272_o & n5273_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n5275 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n5274_o,
    o => gen3_n4_ccnot3_j_o);
  n5278_o <= gen3_n4_ccnot3_j_n5275 (2);
  n5279_o <= gen3_n4_ccnot3_j_n5275 (1);
  n5280_o <= gen3_n4_ccnot3_j_n5275 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5281_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5282_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5283_o <= n5281_o & n5282_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5284_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5285_o <= n5283_o & n5284_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n5286 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n5285_o,
    o => gen3_n5_ccnot3_j_o);
  n5289_o <= gen3_n5_ccnot3_j_n5286 (2);
  n5290_o <= gen3_n5_ccnot3_j_n5286 (1);
  n5291_o <= gen3_n5_ccnot3_j_n5286 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5292_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5293_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5294_o <= n5292_o & n5293_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5295_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5296_o <= n5294_o & n5295_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n5297 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n5296_o,
    o => gen3_n6_ccnot3_j_o);
  n5300_o <= gen3_n6_ccnot3_j_n5297 (2);
  n5301_o <= gen3_n6_ccnot3_j_n5297 (1);
  n5302_o <= gen3_n6_ccnot3_j_n5297 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5303_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5304_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5305_o <= n5303_o & n5304_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5306_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5307_o <= n5305_o & n5306_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n5308 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n5307_o,
    o => gen3_n7_ccnot3_j_o);
  n5311_o <= gen3_n7_ccnot3_j_n5308 (2);
  n5312_o <= gen3_n7_ccnot3_j_n5308 (1);
  n5313_o <= gen3_n7_ccnot3_j_n5308 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5314_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5315_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5316_o <= n5314_o & n5315_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5317_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5318_o <= n5316_o & n5317_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n5319 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n5318_o,
    o => gen3_n8_ccnot3_j_o);
  n5322_o <= gen3_n8_ccnot3_j_n5319 (2);
  n5323_o <= gen3_n8_ccnot3_j_n5319 (1);
  n5324_o <= gen3_n8_ccnot3_j_n5319 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5325_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5326_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5327_o <= n5325_o & n5326_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5328_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5329_o <= n5327_o & n5328_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n5330 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n5329_o,
    o => gen3_n9_ccnot3_j_o);
  n5333_o <= gen3_n9_ccnot3_j_n5330 (2);
  n5334_o <= gen3_n9_ccnot3_j_n5330 (1);
  n5335_o <= gen3_n9_ccnot3_j_n5330 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5336_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5337_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5338_o <= n5336_o & n5337_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5339_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5340_o <= n5338_o & n5339_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n5341 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n5340_o,
    o => gen3_n10_ccnot3_j_o);
  n5344_o <= gen3_n10_ccnot3_j_n5341 (2);
  n5345_o <= gen3_n10_ccnot3_j_n5341 (1);
  n5346_o <= gen3_n10_ccnot3_j_n5341 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5347_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5348_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5349_o <= n5347_o & n5348_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5350_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5351_o <= n5349_o & n5350_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n5352 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n5351_o,
    o => gen3_n11_ccnot3_j_o);
  n5355_o <= gen3_n11_ccnot3_j_n5352 (2);
  n5356_o <= gen3_n11_ccnot3_j_n5352 (1);
  n5357_o <= gen3_n11_ccnot3_j_n5352 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5358_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5359_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5360_o <= n5358_o & n5359_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5361_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5362_o <= n5360_o & n5361_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n5363 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n5362_o,
    o => gen3_n12_ccnot3_j_o);
  n5366_o <= gen3_n12_ccnot3_j_n5363 (2);
  n5367_o <= gen3_n12_ccnot3_j_n5363 (1);
  n5368_o <= gen3_n12_ccnot3_j_n5363 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5369_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5370_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5371_o <= n5369_o & n5370_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5372_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5373_o <= n5371_o & n5372_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n5374 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n5373_o,
    o => gen3_n13_ccnot3_j_o);
  n5377_o <= gen3_n13_ccnot3_j_n5374 (2);
  n5378_o <= gen3_n13_ccnot3_j_n5374 (1);
  n5379_o <= gen3_n13_ccnot3_j_n5374 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5380_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5381_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5382_o <= n5380_o & n5381_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5383_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5384_o <= n5382_o & n5383_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n5385 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n5384_o,
    o => gen3_n14_ccnot3_j_o);
  n5388_o <= gen3_n14_ccnot3_j_n5385 (2);
  n5389_o <= gen3_n14_ccnot3_j_n5385 (1);
  n5390_o <= gen3_n14_ccnot3_j_n5385 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5391_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5392_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5393_o <= n5391_o & n5392_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5394_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5395_o <= n5393_o & n5394_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n5396 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n5395_o,
    o => gen3_n15_ccnot3_j_o);
  n5399_o <= gen3_n15_ccnot3_j_n5396 (2);
  n5400_o <= gen3_n15_ccnot3_j_n5396 (1);
  n5401_o <= gen3_n15_ccnot3_j_n5396 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5402_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5403_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5404_o <= n5402_o & n5403_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5405_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5406_o <= n5404_o & n5405_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n5407 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n5406_o,
    o => gen3_n16_ccnot3_j_o);
  n5410_o <= gen3_n16_ccnot3_j_n5407 (2);
  n5411_o <= gen3_n16_ccnot3_j_n5407 (1);
  n5412_o <= gen3_n16_ccnot3_j_n5407 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5413_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5414_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5415_o <= n5413_o & n5414_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5416_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5417_o <= n5415_o & n5416_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n5418 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n5417_o,
    o => gen3_n17_ccnot3_j_o);
  n5421_o <= gen3_n17_ccnot3_j_n5418 (2);
  n5422_o <= gen3_n17_ccnot3_j_n5418 (1);
  n5423_o <= gen3_n17_ccnot3_j_n5418 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n5424_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n5425_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n5426_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n5427_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n5428_o <= n5426_o & n5427_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n5429 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n5428_o,
    o => cnot_4_o);
  n5432_o <= cnot_4_n5429 (1);
  n5433_o <= cnot_4_n5429 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5434_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5435_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5436_o <= n5434_o & n5435_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5437_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5438_o <= n5436_o & n5437_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n5439 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n5438_o,
    o => gen4_n16_peres4_j_o);
  n5442_o <= gen4_n16_peres4_j_n5439 (2);
  n5443_o <= gen4_n16_peres4_j_n5439 (1);
  n5444_o <= gen4_n16_peres4_j_n5439 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5445_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5446_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5447_o <= n5445_o & n5446_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5448_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5449_o <= n5447_o & n5448_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n5450 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n5449_o,
    o => gen4_n15_peres4_j_o);
  n5453_o <= gen4_n15_peres4_j_n5450 (2);
  n5454_o <= gen4_n15_peres4_j_n5450 (1);
  n5455_o <= gen4_n15_peres4_j_n5450 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5456_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5457_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5458_o <= n5456_o & n5457_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5459_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5460_o <= n5458_o & n5459_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n5461 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n5460_o,
    o => gen4_n14_peres4_j_o);
  n5464_o <= gen4_n14_peres4_j_n5461 (2);
  n5465_o <= gen4_n14_peres4_j_n5461 (1);
  n5466_o <= gen4_n14_peres4_j_n5461 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5467_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5468_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5469_o <= n5467_o & n5468_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5470_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5471_o <= n5469_o & n5470_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n5472 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n5471_o,
    o => gen4_n13_peres4_j_o);
  n5475_o <= gen4_n13_peres4_j_n5472 (2);
  n5476_o <= gen4_n13_peres4_j_n5472 (1);
  n5477_o <= gen4_n13_peres4_j_n5472 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5478_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5479_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5480_o <= n5478_o & n5479_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5481_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5482_o <= n5480_o & n5481_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n5483 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n5482_o,
    o => gen4_n12_peres4_j_o);
  n5486_o <= gen4_n12_peres4_j_n5483 (2);
  n5487_o <= gen4_n12_peres4_j_n5483 (1);
  n5488_o <= gen4_n12_peres4_j_n5483 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5489_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5490_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5491_o <= n5489_o & n5490_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5492_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5493_o <= n5491_o & n5492_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n5494 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n5493_o,
    o => gen4_n11_peres4_j_o);
  n5497_o <= gen4_n11_peres4_j_n5494 (2);
  n5498_o <= gen4_n11_peres4_j_n5494 (1);
  n5499_o <= gen4_n11_peres4_j_n5494 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5500_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5501_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5502_o <= n5500_o & n5501_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5503_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5504_o <= n5502_o & n5503_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n5505 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n5504_o,
    o => gen4_n10_peres4_j_o);
  n5508_o <= gen4_n10_peres4_j_n5505 (2);
  n5509_o <= gen4_n10_peres4_j_n5505 (1);
  n5510_o <= gen4_n10_peres4_j_n5505 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5511_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5512_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5513_o <= n5511_o & n5512_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5514_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5515_o <= n5513_o & n5514_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n5516 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n5515_o,
    o => gen4_n9_peres4_j_o);
  n5519_o <= gen4_n9_peres4_j_n5516 (2);
  n5520_o <= gen4_n9_peres4_j_n5516 (1);
  n5521_o <= gen4_n9_peres4_j_n5516 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5522_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5523_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5524_o <= n5522_o & n5523_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5525_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5526_o <= n5524_o & n5525_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n5527 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n5526_o,
    o => gen4_n8_peres4_j_o);
  n5530_o <= gen4_n8_peres4_j_n5527 (2);
  n5531_o <= gen4_n8_peres4_j_n5527 (1);
  n5532_o <= gen4_n8_peres4_j_n5527 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5533_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5534_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5535_o <= n5533_o & n5534_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5536_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5537_o <= n5535_o & n5536_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n5538 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n5537_o,
    o => gen4_n7_peres4_j_o);
  n5541_o <= gen4_n7_peres4_j_n5538 (2);
  n5542_o <= gen4_n7_peres4_j_n5538 (1);
  n5543_o <= gen4_n7_peres4_j_n5538 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5544_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5545_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5546_o <= n5544_o & n5545_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5547_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5548_o <= n5546_o & n5547_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n5549 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n5548_o,
    o => gen4_n6_peres4_j_o);
  n5552_o <= gen4_n6_peres4_j_n5549 (2);
  n5553_o <= gen4_n6_peres4_j_n5549 (1);
  n5554_o <= gen4_n6_peres4_j_n5549 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5555_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5556_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5557_o <= n5555_o & n5556_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5558_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5559_o <= n5557_o & n5558_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n5560 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n5559_o,
    o => gen4_n5_peres4_j_o);
  n5563_o <= gen4_n5_peres4_j_n5560 (2);
  n5564_o <= gen4_n5_peres4_j_n5560 (1);
  n5565_o <= gen4_n5_peres4_j_n5560 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5566_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5567_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5568_o <= n5566_o & n5567_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5569_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5570_o <= n5568_o & n5569_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n5571 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n5570_o,
    o => gen4_n4_peres4_j_o);
  n5574_o <= gen4_n4_peres4_j_n5571 (2);
  n5575_o <= gen4_n4_peres4_j_n5571 (1);
  n5576_o <= gen4_n4_peres4_j_n5571 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5577_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5578_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5579_o <= n5577_o & n5578_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5580_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5581_o <= n5579_o & n5580_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n5582 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n5581_o,
    o => gen4_n3_peres4_j_o);
  n5585_o <= gen4_n3_peres4_j_n5582 (2);
  n5586_o <= gen4_n3_peres4_j_n5582 (1);
  n5587_o <= gen4_n3_peres4_j_n5582 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5588_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5589_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5590_o <= n5588_o & n5589_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5591_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5592_o <= n5590_o & n5591_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n5593 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n5592_o,
    o => gen4_n2_peres4_j_o);
  n5596_o <= gen4_n2_peres4_j_n5593 (2);
  n5597_o <= gen4_n2_peres4_j_n5593 (1);
  n5598_o <= gen4_n2_peres4_j_n5593 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5599_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5600_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5601_o <= n5599_o & n5600_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5602_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5603_o <= n5601_o & n5602_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n5604 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n5603_o,
    o => gen4_n1_peres4_j_o);
  n5607_o <= gen4_n1_peres4_j_n5604 (2);
  n5608_o <= gen4_n1_peres4_j_n5604 (1);
  n5609_o <= gen4_n1_peres4_j_n5604 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5610_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5611_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5612_o <= n5610_o & n5611_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5613_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5614_o <= n5612_o & n5613_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n5615 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n5614_o,
    o => gen4_n0_peres4_j_o);
  n5618_o <= gen4_n0_peres4_j_n5615 (2);
  n5619_o <= gen4_n0_peres4_j_n5615 (1);
  n5620_o <= gen4_n0_peres4_j_n5615 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n5621_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n5622_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5623_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5624_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5625_o <= n5623_o & n5624_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n5626 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n5625_o,
    o => gen5_n1_cnot5_j_o);
  n5629_o <= gen5_n1_cnot5_j_n5626 (1);
  n5630_o <= gen5_n1_cnot5_j_n5626 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5631_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5632_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5633_o <= n5631_o & n5632_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n5634 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n5633_o,
    o => gen5_n2_cnot5_j_o);
  n5637_o <= gen5_n2_cnot5_j_n5634 (1);
  n5638_o <= gen5_n2_cnot5_j_n5634 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5639_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5640_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5641_o <= n5639_o & n5640_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n5642 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n5641_o,
    o => gen5_n3_cnot5_j_o);
  n5645_o <= gen5_n3_cnot5_j_n5642 (1);
  n5646_o <= gen5_n3_cnot5_j_n5642 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5647_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5648_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5649_o <= n5647_o & n5648_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n5650 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n5649_o,
    o => gen5_n4_cnot5_j_o);
  n5653_o <= gen5_n4_cnot5_j_n5650 (1);
  n5654_o <= gen5_n4_cnot5_j_n5650 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5655_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5656_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5657_o <= n5655_o & n5656_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n5658 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n5657_o,
    o => gen5_n5_cnot5_j_o);
  n5661_o <= gen5_n5_cnot5_j_n5658 (1);
  n5662_o <= gen5_n5_cnot5_j_n5658 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5663_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5664_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5665_o <= n5663_o & n5664_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n5666 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n5665_o,
    o => gen5_n6_cnot5_j_o);
  n5669_o <= gen5_n6_cnot5_j_n5666 (1);
  n5670_o <= gen5_n6_cnot5_j_n5666 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5671_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5672_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5673_o <= n5671_o & n5672_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n5674 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n5673_o,
    o => gen5_n7_cnot5_j_o);
  n5677_o <= gen5_n7_cnot5_j_n5674 (1);
  n5678_o <= gen5_n7_cnot5_j_n5674 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5679_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5680_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5681_o <= n5679_o & n5680_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n5682 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n5681_o,
    o => gen5_n8_cnot5_j_o);
  n5685_o <= gen5_n8_cnot5_j_n5682 (1);
  n5686_o <= gen5_n8_cnot5_j_n5682 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5687_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5688_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5689_o <= n5687_o & n5688_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n5690 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n5689_o,
    o => gen5_n9_cnot5_j_o);
  n5693_o <= gen5_n9_cnot5_j_n5690 (1);
  n5694_o <= gen5_n9_cnot5_j_n5690 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5695_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5696_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5697_o <= n5695_o & n5696_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n5698 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n5697_o,
    o => gen5_n10_cnot5_j_o);
  n5701_o <= gen5_n10_cnot5_j_n5698 (1);
  n5702_o <= gen5_n10_cnot5_j_n5698 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5703_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5704_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5705_o <= n5703_o & n5704_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n5706 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n5705_o,
    o => gen5_n11_cnot5_j_o);
  n5709_o <= gen5_n11_cnot5_j_n5706 (1);
  n5710_o <= gen5_n11_cnot5_j_n5706 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5711_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5712_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5713_o <= n5711_o & n5712_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n5714 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n5713_o,
    o => gen5_n12_cnot5_j_o);
  n5717_o <= gen5_n12_cnot5_j_n5714 (1);
  n5718_o <= gen5_n12_cnot5_j_n5714 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5719_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5720_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5721_o <= n5719_o & n5720_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n5722 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n5721_o,
    o => gen5_n13_cnot5_j_o);
  n5725_o <= gen5_n13_cnot5_j_n5722 (1);
  n5726_o <= gen5_n13_cnot5_j_n5722 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5727_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5728_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5729_o <= n5727_o & n5728_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n5730 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n5729_o,
    o => gen5_n14_cnot5_j_o);
  n5733_o <= gen5_n14_cnot5_j_n5730 (1);
  n5734_o <= gen5_n14_cnot5_j_n5730 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5735_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5736_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5737_o <= n5735_o & n5736_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n5738 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n5737_o,
    o => gen5_n15_cnot5_j_o);
  n5741_o <= gen5_n15_cnot5_j_n5738 (1);
  n5742_o <= gen5_n15_cnot5_j_n5738 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5743_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5744_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5745_o <= n5743_o & n5744_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n5746 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n5745_o,
    o => gen5_n16_cnot5_j_o);
  n5749_o <= gen5_n16_cnot5_j_n5746 (1);
  n5750_o <= gen5_n16_cnot5_j_n5746 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n5751_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n5752_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n5753_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n5754_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5755_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5756_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5757_o <= n5755_o & n5756_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n5758 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n5757_o,
    o => gen6_n1_cnot1_j_o);
  n5761_o <= gen6_n1_cnot1_j_n5758 (1);
  n5762_o <= gen6_n1_cnot1_j_n5758 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5763_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5764_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5765_o <= n5763_o & n5764_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n5766 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n5765_o,
    o => gen6_n2_cnot1_j_o);
  n5769_o <= gen6_n2_cnot1_j_n5766 (1);
  n5770_o <= gen6_n2_cnot1_j_n5766 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5771_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5772_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5773_o <= n5771_o & n5772_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n5774 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n5773_o,
    o => gen6_n3_cnot1_j_o);
  n5777_o <= gen6_n3_cnot1_j_n5774 (1);
  n5778_o <= gen6_n3_cnot1_j_n5774 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5779_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5780_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5781_o <= n5779_o & n5780_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n5782 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n5781_o,
    o => gen6_n4_cnot1_j_o);
  n5785_o <= gen6_n4_cnot1_j_n5782 (1);
  n5786_o <= gen6_n4_cnot1_j_n5782 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5787_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5788_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5789_o <= n5787_o & n5788_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n5790 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n5789_o,
    o => gen6_n5_cnot1_j_o);
  n5793_o <= gen6_n5_cnot1_j_n5790 (1);
  n5794_o <= gen6_n5_cnot1_j_n5790 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5795_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5796_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5797_o <= n5795_o & n5796_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n5798 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n5797_o,
    o => gen6_n6_cnot1_j_o);
  n5801_o <= gen6_n6_cnot1_j_n5798 (1);
  n5802_o <= gen6_n6_cnot1_j_n5798 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5803_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5804_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5805_o <= n5803_o & n5804_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n5806 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n5805_o,
    o => gen6_n7_cnot1_j_o);
  n5809_o <= gen6_n7_cnot1_j_n5806 (1);
  n5810_o <= gen6_n7_cnot1_j_n5806 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5811_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5812_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5813_o <= n5811_o & n5812_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n5814 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n5813_o,
    o => gen6_n8_cnot1_j_o);
  n5817_o <= gen6_n8_cnot1_j_n5814 (1);
  n5818_o <= gen6_n8_cnot1_j_n5814 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5819_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5820_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5821_o <= n5819_o & n5820_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n5822 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n5821_o,
    o => gen6_n9_cnot1_j_o);
  n5825_o <= gen6_n9_cnot1_j_n5822 (1);
  n5826_o <= gen6_n9_cnot1_j_n5822 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5827_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5828_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5829_o <= n5827_o & n5828_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n5830 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n5829_o,
    o => gen6_n10_cnot1_j_o);
  n5833_o <= gen6_n10_cnot1_j_n5830 (1);
  n5834_o <= gen6_n10_cnot1_j_n5830 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5835_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5836_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5837_o <= n5835_o & n5836_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n5838 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n5837_o,
    o => gen6_n11_cnot1_j_o);
  n5841_o <= gen6_n11_cnot1_j_n5838 (1);
  n5842_o <= gen6_n11_cnot1_j_n5838 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5843_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5844_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5845_o <= n5843_o & n5844_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n5846 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n5845_o,
    o => gen6_n12_cnot1_j_o);
  n5849_o <= gen6_n12_cnot1_j_n5846 (1);
  n5850_o <= gen6_n12_cnot1_j_n5846 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5851_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5852_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5853_o <= n5851_o & n5852_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n5854 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n5853_o,
    o => gen6_n13_cnot1_j_o);
  n5857_o <= gen6_n13_cnot1_j_n5854 (1);
  n5858_o <= gen6_n13_cnot1_j_n5854 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5859_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5860_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5861_o <= n5859_o & n5860_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n5862 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n5861_o,
    o => gen6_n14_cnot1_j_o);
  n5865_o <= gen6_n14_cnot1_j_n5862 (1);
  n5866_o <= gen6_n14_cnot1_j_n5862 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5867_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5868_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5869_o <= n5867_o & n5868_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n5870 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n5869_o,
    o => gen6_n15_cnot1_j_o);
  n5873_o <= gen6_n15_cnot1_j_n5870 (1);
  n5874_o <= gen6_n15_cnot1_j_n5870 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5875_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5876_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5877_o <= n5875_o & n5876_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n5878 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n5877_o,
    o => gen6_n16_cnot1_j_o);
  n5881_o <= gen6_n16_cnot1_j_n5878 (1);
  n5882_o <= gen6_n16_cnot1_j_n5878 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5883_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5884_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5885_o <= n5883_o & n5884_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n5886 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n5885_o,
    o => gen6_n17_cnot1_j_o);
  n5889_o <= gen6_n17_cnot1_j_n5886 (1);
  n5890_o <= gen6_n17_cnot1_j_n5886 (0);
  n5891_o <= n5101_o & n5093_o & n5085_o & n5077_o & n5069_o & n5061_o & n5053_o & n5045_o & n5037_o & n5029_o & n5021_o & n5013_o & n5005_o & n4997_o & n4989_o & n4981_o & n4973_o & n5103_o;
  n5892_o <= n5102_o & n5094_o & n5086_o & n5078_o & n5070_o & n5062_o & n5054_o & n5046_o & n5038_o & n5030_o & n5022_o & n5014_o & n5006_o & n4998_o & n4990_o & n4982_o & n4974_o & n5104_o;
  n5893_o <= n5106_o & n5113_o & n5121_o & n5129_o & n5137_o & n5145_o & n5153_o & n5161_o & n5169_o & n5177_o & n5185_o & n5193_o & n5201_o & n5209_o & n5217_o & n5225_o & n5233_o & n5105_o;
  n5894_o <= n5114_o & n5122_o & n5130_o & n5138_o & n5146_o & n5154_o & n5162_o & n5170_o & n5178_o & n5186_o & n5194_o & n5202_o & n5210_o & n5218_o & n5226_o & n5234_o & n5235_o;
  n5895_o <= n5423_o & n5412_o & n5401_o & n5390_o & n5379_o & n5368_o & n5357_o & n5346_o & n5335_o & n5324_o & n5313_o & n5302_o & n5291_o & n5280_o & n5269_o & n5258_o & n5247_o & n5236_o;
  n5896_o <= n5424_o & n5422_o & n5411_o & n5400_o & n5389_o & n5378_o & n5367_o & n5356_o & n5345_o & n5334_o & n5323_o & n5312_o & n5301_o & n5290_o & n5279_o & n5268_o & n5257_o & n5246_o;
  n5897_o <= n5425_o & n5421_o & n5410_o & n5399_o & n5388_o & n5377_o & n5366_o & n5355_o & n5344_o & n5333_o & n5322_o & n5311_o & n5300_o & n5289_o & n5278_o & n5267_o & n5256_o & n5245_o;
  n5898_o <= n5432_o & n5442_o & n5453_o & n5464_o & n5475_o & n5486_o & n5497_o & n5508_o & n5519_o & n5530_o & n5541_o & n5552_o & n5563_o & n5574_o & n5585_o & n5596_o & n5607_o & n5618_o;
  n5899_o <= n5444_o & n5455_o & n5466_o & n5477_o & n5488_o & n5499_o & n5510_o & n5521_o & n5532_o & n5543_o & n5554_o & n5565_o & n5576_o & n5587_o & n5598_o & n5609_o & n5620_o & n5621_o;
  n5900_o <= n5433_o & n5443_o & n5454_o & n5465_o & n5476_o & n5487_o & n5498_o & n5509_o & n5520_o & n5531_o & n5542_o & n5553_o & n5564_o & n5575_o & n5586_o & n5597_o & n5608_o & n5619_o;
  n5901_o <= n5750_o & n5742_o & n5734_o & n5726_o & n5718_o & n5710_o & n5702_o & n5694_o & n5686_o & n5678_o & n5670_o & n5662_o & n5654_o & n5646_o & n5638_o & n5630_o & n5622_o;
  n5902_o <= n5752_o & n5749_o & n5741_o & n5733_o & n5725_o & n5717_o & n5709_o & n5701_o & n5693_o & n5685_o & n5677_o & n5669_o & n5661_o & n5653_o & n5645_o & n5637_o & n5629_o & n5751_o;
  n5903_o <= n5889_o & n5881_o & n5873_o & n5865_o & n5857_o & n5849_o & n5841_o & n5833_o & n5825_o & n5817_o & n5809_o & n5801_o & n5793_o & n5785_o & n5777_o & n5769_o & n5761_o & n5753_o;
  n5904_o <= n5890_o & n5882_o & n5874_o & n5866_o & n5858_o & n5850_o & n5842_o & n5834_o & n5826_o & n5818_o & n5810_o & n5802_o & n5794_o & n5786_o & n5778_o & n5770_o & n5762_o & n5754_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n4958_o : std_logic_vector (1 downto 0);
  signal n4959_o : std_logic;
  signal n4960_o : std_logic;
  signal n4961_o : std_logic;
  signal n4962_o : std_logic;
  signal n4963_o : std_logic;
  signal n4964_o : std_logic_vector (2 downto 0);
begin
  o <= n4964_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n4958_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n4959_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n4960_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n4961_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n4962_o <= n4960_o and n4961_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n4963_o <= n4959_o xor n4962_o;
  n4964_o <= n4958_o & n4963_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n4952_o : std_logic;
  signal n4953_o : std_logic;
  signal n4954_o : std_logic;
  signal n4955_o : std_logic;
  signal n4956_o : std_logic_vector (1 downto 0);
begin
  o <= n4956_o;
  -- vhdl_source/cnot.vhdl:24:17
  n4952_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n4953_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n4954_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n4955_o <= n4953_o xor n4954_o;
  -- vhdl_source/cnot_reg.vhdl:15:16
  n4956_o <= n4952_o & n4955_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_13 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_13;

architecture rtl of angleh_lookup_17_13 is
  signal n4932_o : std_logic;
  signal n4933_o : std_logic;
  signal n4934_o : std_logic;
  signal n4935_o : std_logic;
  signal n4936_o : std_logic;
  signal n4937_o : std_logic;
  signal n4938_o : std_logic;
  signal n4939_o : std_logic;
  signal n4940_o : std_logic;
  signal n4941_o : std_logic;
  signal n4942_o : std_logic;
  signal n4943_o : std_logic;
  signal n4944_o : std_logic;
  signal n4945_o : std_logic;
  signal n4946_o : std_logic;
  signal n4947_o : std_logic;
  signal n4948_o : std_logic;
  signal n4949_o : std_logic;
  signal n4950_o : std_logic_vector (16 downto 0);
begin
  o <= n4950_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4932_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4933_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4934_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4935_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4936_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4937_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4938_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4939_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4940_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4941_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4942_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4943_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4944_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4945_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4946_o <= not n4945_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4947_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4948_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4949_o <= i (0);
  n4950_o <= n4932_o & n4933_o & n4934_o & n4935_o & n4936_o & n4937_o & n4938_o & n4939_o & n4940_o & n4941_o & n4942_o & n4943_o & n4944_o & n4946_o & n4947_o & n4948_o & n4949_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_13 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (12 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (12 downto 0));
end entity cnot_reg_13;

architecture rtl of cnot_reg_13 is
  signal ctrl_prop : std_logic_vector (13 downto 0);
  signal n4824_o : std_logic;
  signal n4825_o : std_logic;
  signal n4826_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4827 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4830_o : std_logic;
  signal n4831_o : std_logic;
  signal n4832_o : std_logic;
  signal n4833_o : std_logic;
  signal n4834_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4835 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4838_o : std_logic;
  signal n4839_o : std_logic;
  signal n4840_o : std_logic;
  signal n4841_o : std_logic;
  signal n4842_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4843 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4846_o : std_logic;
  signal n4847_o : std_logic;
  signal n4848_o : std_logic;
  signal n4849_o : std_logic;
  signal n4850_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4851 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4854_o : std_logic;
  signal n4855_o : std_logic;
  signal n4856_o : std_logic;
  signal n4857_o : std_logic;
  signal n4858_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4859 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4862_o : std_logic;
  signal n4863_o : std_logic;
  signal n4864_o : std_logic;
  signal n4865_o : std_logic;
  signal n4866_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4867 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4870_o : std_logic;
  signal n4871_o : std_logic;
  signal n4872_o : std_logic;
  signal n4873_o : std_logic;
  signal n4874_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4875 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4878_o : std_logic;
  signal n4879_o : std_logic;
  signal n4880_o : std_logic;
  signal n4881_o : std_logic;
  signal n4882_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4883 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4886_o : std_logic;
  signal n4887_o : std_logic;
  signal n4888_o : std_logic;
  signal n4889_o : std_logic;
  signal n4890_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4891 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4894_o : std_logic;
  signal n4895_o : std_logic;
  signal n4896_o : std_logic;
  signal n4897_o : std_logic;
  signal n4898_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4899 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4902_o : std_logic;
  signal n4903_o : std_logic;
  signal n4904_o : std_logic;
  signal n4905_o : std_logic;
  signal n4906_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4907 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4910_o : std_logic;
  signal n4911_o : std_logic;
  signal n4912_o : std_logic;
  signal n4913_o : std_logic;
  signal n4914_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n4915 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n4918_o : std_logic;
  signal n4919_o : std_logic;
  signal n4920_o : std_logic;
  signal n4921_o : std_logic;
  signal n4922_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n4923 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n4926_o : std_logic;
  signal n4927_o : std_logic;
  signal n4928_o : std_logic;
  signal n4929_o : std_logic_vector (12 downto 0);
  signal n4930_o : std_logic_vector (13 downto 0);
begin
  ctrl_out <= n4928_o;
  o <= n4929_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4930_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4824_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4825_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4826_o <= n4824_o & n4825_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4827 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4826_o,
    o => gen1_n0_cnot0_o);
  n4830_o <= gen1_n0_cnot0_n4827 (1);
  n4831_o <= gen1_n0_cnot0_n4827 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4832_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4833_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4834_o <= n4832_o & n4833_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4835 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4834_o,
    o => gen1_n1_cnot0_o);
  n4838_o <= gen1_n1_cnot0_n4835 (1);
  n4839_o <= gen1_n1_cnot0_n4835 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4840_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4841_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4842_o <= n4840_o & n4841_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4843 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4842_o,
    o => gen1_n2_cnot0_o);
  n4846_o <= gen1_n2_cnot0_n4843 (1);
  n4847_o <= gen1_n2_cnot0_n4843 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4848_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4849_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4850_o <= n4848_o & n4849_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4851 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4850_o,
    o => gen1_n3_cnot0_o);
  n4854_o <= gen1_n3_cnot0_n4851 (1);
  n4855_o <= gen1_n3_cnot0_n4851 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4856_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4857_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4858_o <= n4856_o & n4857_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4859 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4858_o,
    o => gen1_n4_cnot0_o);
  n4862_o <= gen1_n4_cnot0_n4859 (1);
  n4863_o <= gen1_n4_cnot0_n4859 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4864_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4865_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4866_o <= n4864_o & n4865_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4867 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4866_o,
    o => gen1_n5_cnot0_o);
  n4870_o <= gen1_n5_cnot0_n4867 (1);
  n4871_o <= gen1_n5_cnot0_n4867 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4872_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4873_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4874_o <= n4872_o & n4873_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4875 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4874_o,
    o => gen1_n6_cnot0_o);
  n4878_o <= gen1_n6_cnot0_n4875 (1);
  n4879_o <= gen1_n6_cnot0_n4875 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4880_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4881_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4882_o <= n4880_o & n4881_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4883 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4882_o,
    o => gen1_n7_cnot0_o);
  n4886_o <= gen1_n7_cnot0_n4883 (1);
  n4887_o <= gen1_n7_cnot0_n4883 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4888_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4889_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4890_o <= n4888_o & n4889_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4891 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4890_o,
    o => gen1_n8_cnot0_o);
  n4894_o <= gen1_n8_cnot0_n4891 (1);
  n4895_o <= gen1_n8_cnot0_n4891 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4896_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4897_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4898_o <= n4896_o & n4897_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4899 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4898_o,
    o => gen1_n9_cnot0_o);
  n4902_o <= gen1_n9_cnot0_n4899 (1);
  n4903_o <= gen1_n9_cnot0_n4899 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4904_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4905_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4906_o <= n4904_o & n4905_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4907 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4906_o,
    o => gen1_n10_cnot0_o);
  n4910_o <= gen1_n10_cnot0_n4907 (1);
  n4911_o <= gen1_n10_cnot0_n4907 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4912_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4913_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4914_o <= n4912_o & n4913_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n4915 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n4914_o,
    o => gen1_n11_cnot0_o);
  n4918_o <= gen1_n11_cnot0_n4915 (1);
  n4919_o <= gen1_n11_cnot0_n4915 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4920_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4921_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4922_o <= n4920_o & n4921_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n4923 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n4922_o,
    o => gen1_n12_cnot0_o);
  n4926_o <= gen1_n12_cnot0_n4923 (1);
  n4927_o <= gen1_n12_cnot0_n4923 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4928_o <= ctrl_prop (13);
  n4929_o <= n4927_o & n4919_o & n4911_o & n4903_o & n4895_o & n4887_o & n4879_o & n4871_o & n4863_o & n4855_o & n4847_o & n4839_o & n4831_o;
  n4930_o <= n4926_o & n4918_o & n4910_o & n4902_o & n4894_o & n4886_o & n4878_o & n4870_o & n4862_o & n4854_o & n4846_o & n4838_o & n4830_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_12 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_12;

architecture rtl of angleh_lookup_17_12 is
  signal n4803_o : std_logic;
  signal n4804_o : std_logic;
  signal n4805_o : std_logic;
  signal n4806_o : std_logic;
  signal n4807_o : std_logic;
  signal n4808_o : std_logic;
  signal n4809_o : std_logic;
  signal n4810_o : std_logic;
  signal n4811_o : std_logic;
  signal n4812_o : std_logic;
  signal n4813_o : std_logic;
  signal n4814_o : std_logic;
  signal n4815_o : std_logic;
  signal n4816_o : std_logic;
  signal n4817_o : std_logic;
  signal n4818_o : std_logic;
  signal n4819_o : std_logic;
  signal n4820_o : std_logic;
  signal n4821_o : std_logic_vector (16 downto 0);
begin
  o <= n4821_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4803_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4804_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4805_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4806_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4807_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4808_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4809_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4810_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4811_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4812_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4813_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4814_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4815_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4816_o <= not n4815_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4817_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4818_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4819_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4820_o <= i (0);
  n4821_o <= n4803_o & n4804_o & n4805_o & n4806_o & n4807_o & n4808_o & n4809_o & n4810_o & n4811_o & n4812_o & n4813_o & n4814_o & n4816_o & n4817_o & n4818_o & n4819_o & n4820_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_12 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (11 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (11 downto 0));
end entity cnot_reg_12;

architecture rtl of cnot_reg_12 is
  signal ctrl_prop : std_logic_vector (12 downto 0);
  signal n4703_o : std_logic;
  signal n4704_o : std_logic;
  signal n4705_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4706 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4709_o : std_logic;
  signal n4710_o : std_logic;
  signal n4711_o : std_logic;
  signal n4712_o : std_logic;
  signal n4713_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4714 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4717_o : std_logic;
  signal n4718_o : std_logic;
  signal n4719_o : std_logic;
  signal n4720_o : std_logic;
  signal n4721_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4722 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4725_o : std_logic;
  signal n4726_o : std_logic;
  signal n4727_o : std_logic;
  signal n4728_o : std_logic;
  signal n4729_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4730 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4733_o : std_logic;
  signal n4734_o : std_logic;
  signal n4735_o : std_logic;
  signal n4736_o : std_logic;
  signal n4737_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4738 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4741_o : std_logic;
  signal n4742_o : std_logic;
  signal n4743_o : std_logic;
  signal n4744_o : std_logic;
  signal n4745_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4746 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4749_o : std_logic;
  signal n4750_o : std_logic;
  signal n4751_o : std_logic;
  signal n4752_o : std_logic;
  signal n4753_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4754 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4757_o : std_logic;
  signal n4758_o : std_logic;
  signal n4759_o : std_logic;
  signal n4760_o : std_logic;
  signal n4761_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4762 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4765_o : std_logic;
  signal n4766_o : std_logic;
  signal n4767_o : std_logic;
  signal n4768_o : std_logic;
  signal n4769_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4770 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4773_o : std_logic;
  signal n4774_o : std_logic;
  signal n4775_o : std_logic;
  signal n4776_o : std_logic;
  signal n4777_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4778 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4781_o : std_logic;
  signal n4782_o : std_logic;
  signal n4783_o : std_logic;
  signal n4784_o : std_logic;
  signal n4785_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4786 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4789_o : std_logic;
  signal n4790_o : std_logic;
  signal n4791_o : std_logic;
  signal n4792_o : std_logic;
  signal n4793_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n4794 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n4797_o : std_logic;
  signal n4798_o : std_logic;
  signal n4799_o : std_logic;
  signal n4800_o : std_logic_vector (11 downto 0);
  signal n4801_o : std_logic_vector (12 downto 0);
begin
  ctrl_out <= n4799_o;
  o <= n4800_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4801_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4703_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4704_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4705_o <= n4703_o & n4704_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4706 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4705_o,
    o => gen1_n0_cnot0_o);
  n4709_o <= gen1_n0_cnot0_n4706 (1);
  n4710_o <= gen1_n0_cnot0_n4706 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4711_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4712_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4713_o <= n4711_o & n4712_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4714 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4713_o,
    o => gen1_n1_cnot0_o);
  n4717_o <= gen1_n1_cnot0_n4714 (1);
  n4718_o <= gen1_n1_cnot0_n4714 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4719_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4720_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4721_o <= n4719_o & n4720_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4722 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4721_o,
    o => gen1_n2_cnot0_o);
  n4725_o <= gen1_n2_cnot0_n4722 (1);
  n4726_o <= gen1_n2_cnot0_n4722 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4727_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4728_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4729_o <= n4727_o & n4728_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4730 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4729_o,
    o => gen1_n3_cnot0_o);
  n4733_o <= gen1_n3_cnot0_n4730 (1);
  n4734_o <= gen1_n3_cnot0_n4730 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4735_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4736_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4737_o <= n4735_o & n4736_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4738 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4737_o,
    o => gen1_n4_cnot0_o);
  n4741_o <= gen1_n4_cnot0_n4738 (1);
  n4742_o <= gen1_n4_cnot0_n4738 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4743_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4744_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4745_o <= n4743_o & n4744_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4746 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4745_o,
    o => gen1_n5_cnot0_o);
  n4749_o <= gen1_n5_cnot0_n4746 (1);
  n4750_o <= gen1_n5_cnot0_n4746 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4751_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4752_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4753_o <= n4751_o & n4752_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4754 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4753_o,
    o => gen1_n6_cnot0_o);
  n4757_o <= gen1_n6_cnot0_n4754 (1);
  n4758_o <= gen1_n6_cnot0_n4754 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4759_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4760_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4761_o <= n4759_o & n4760_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4762 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4761_o,
    o => gen1_n7_cnot0_o);
  n4765_o <= gen1_n7_cnot0_n4762 (1);
  n4766_o <= gen1_n7_cnot0_n4762 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4767_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4768_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4769_o <= n4767_o & n4768_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4770 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4769_o,
    o => gen1_n8_cnot0_o);
  n4773_o <= gen1_n8_cnot0_n4770 (1);
  n4774_o <= gen1_n8_cnot0_n4770 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4775_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4776_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4777_o <= n4775_o & n4776_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4778 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4777_o,
    o => gen1_n9_cnot0_o);
  n4781_o <= gen1_n9_cnot0_n4778 (1);
  n4782_o <= gen1_n9_cnot0_n4778 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4783_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4784_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4785_o <= n4783_o & n4784_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4786 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4785_o,
    o => gen1_n10_cnot0_o);
  n4789_o <= gen1_n10_cnot0_n4786 (1);
  n4790_o <= gen1_n10_cnot0_n4786 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4791_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4792_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4793_o <= n4791_o & n4792_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n4794 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n4793_o,
    o => gen1_n11_cnot0_o);
  n4797_o <= gen1_n11_cnot0_n4794 (1);
  n4798_o <= gen1_n11_cnot0_n4794 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4799_o <= ctrl_prop (12);
  n4800_o <= n4798_o & n4790_o & n4782_o & n4774_o & n4766_o & n4758_o & n4750_o & n4742_o & n4734_o & n4726_o & n4718_o & n4710_o;
  n4801_o <= n4797_o & n4789_o & n4781_o & n4773_o & n4765_o & n4757_o & n4749_o & n4741_o & n4733_o & n4725_o & n4717_o & n4709_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_11 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_11;

architecture rtl of angleh_lookup_17_11 is
  signal n4682_o : std_logic;
  signal n4683_o : std_logic;
  signal n4684_o : std_logic;
  signal n4685_o : std_logic;
  signal n4686_o : std_logic;
  signal n4687_o : std_logic;
  signal n4688_o : std_logic;
  signal n4689_o : std_logic;
  signal n4690_o : std_logic;
  signal n4691_o : std_logic;
  signal n4692_o : std_logic;
  signal n4693_o : std_logic;
  signal n4694_o : std_logic;
  signal n4695_o : std_logic;
  signal n4696_o : std_logic;
  signal n4697_o : std_logic;
  signal n4698_o : std_logic;
  signal n4699_o : std_logic;
  signal n4700_o : std_logic_vector (16 downto 0);
begin
  o <= n4700_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4682_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4683_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4684_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4685_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4686_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4687_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4688_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4689_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4690_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4691_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4692_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4693_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4694_o <= not n4693_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4695_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4696_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4697_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4698_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4699_o <= i (0);
  n4700_o <= n4682_o & n4683_o & n4684_o & n4685_o & n4686_o & n4687_o & n4688_o & n4689_o & n4690_o & n4691_o & n4692_o & n4694_o & n4695_o & n4696_o & n4697_o & n4698_o & n4699_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_11 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (10 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (10 downto 0));
end entity cnot_reg_11;

architecture rtl of cnot_reg_11 is
  signal ctrl_prop : std_logic_vector (11 downto 0);
  signal n4590_o : std_logic;
  signal n4591_o : std_logic;
  signal n4592_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4593 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4596_o : std_logic;
  signal n4597_o : std_logic;
  signal n4598_o : std_logic;
  signal n4599_o : std_logic;
  signal n4600_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4601 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4604_o : std_logic;
  signal n4605_o : std_logic;
  signal n4606_o : std_logic;
  signal n4607_o : std_logic;
  signal n4608_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4609 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4612_o : std_logic;
  signal n4613_o : std_logic;
  signal n4614_o : std_logic;
  signal n4615_o : std_logic;
  signal n4616_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4617 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4620_o : std_logic;
  signal n4621_o : std_logic;
  signal n4622_o : std_logic;
  signal n4623_o : std_logic;
  signal n4624_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4625 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4628_o : std_logic;
  signal n4629_o : std_logic;
  signal n4630_o : std_logic;
  signal n4631_o : std_logic;
  signal n4632_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4633 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4636_o : std_logic;
  signal n4637_o : std_logic;
  signal n4638_o : std_logic;
  signal n4639_o : std_logic;
  signal n4640_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4641 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4644_o : std_logic;
  signal n4645_o : std_logic;
  signal n4646_o : std_logic;
  signal n4647_o : std_logic;
  signal n4648_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4649 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4652_o : std_logic;
  signal n4653_o : std_logic;
  signal n4654_o : std_logic;
  signal n4655_o : std_logic;
  signal n4656_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4657 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4660_o : std_logic;
  signal n4661_o : std_logic;
  signal n4662_o : std_logic;
  signal n4663_o : std_logic;
  signal n4664_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4665 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4668_o : std_logic;
  signal n4669_o : std_logic;
  signal n4670_o : std_logic;
  signal n4671_o : std_logic;
  signal n4672_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4673 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4676_o : std_logic;
  signal n4677_o : std_logic;
  signal n4678_o : std_logic;
  signal n4679_o : std_logic_vector (10 downto 0);
  signal n4680_o : std_logic_vector (11 downto 0);
begin
  ctrl_out <= n4678_o;
  o <= n4679_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4680_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4590_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4591_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4592_o <= n4590_o & n4591_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4593 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4592_o,
    o => gen1_n0_cnot0_o);
  n4596_o <= gen1_n0_cnot0_n4593 (1);
  n4597_o <= gen1_n0_cnot0_n4593 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4598_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4599_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4600_o <= n4598_o & n4599_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4601 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4600_o,
    o => gen1_n1_cnot0_o);
  n4604_o <= gen1_n1_cnot0_n4601 (1);
  n4605_o <= gen1_n1_cnot0_n4601 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4606_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4607_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4608_o <= n4606_o & n4607_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4609 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4608_o,
    o => gen1_n2_cnot0_o);
  n4612_o <= gen1_n2_cnot0_n4609 (1);
  n4613_o <= gen1_n2_cnot0_n4609 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4614_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4615_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4616_o <= n4614_o & n4615_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4617 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4616_o,
    o => gen1_n3_cnot0_o);
  n4620_o <= gen1_n3_cnot0_n4617 (1);
  n4621_o <= gen1_n3_cnot0_n4617 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4622_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4623_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4624_o <= n4622_o & n4623_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4625 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4624_o,
    o => gen1_n4_cnot0_o);
  n4628_o <= gen1_n4_cnot0_n4625 (1);
  n4629_o <= gen1_n4_cnot0_n4625 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4630_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4631_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4632_o <= n4630_o & n4631_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4633 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4632_o,
    o => gen1_n5_cnot0_o);
  n4636_o <= gen1_n5_cnot0_n4633 (1);
  n4637_o <= gen1_n5_cnot0_n4633 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4638_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4639_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4640_o <= n4638_o & n4639_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4641 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4640_o,
    o => gen1_n6_cnot0_o);
  n4644_o <= gen1_n6_cnot0_n4641 (1);
  n4645_o <= gen1_n6_cnot0_n4641 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4646_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4647_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4648_o <= n4646_o & n4647_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4649 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4648_o,
    o => gen1_n7_cnot0_o);
  n4652_o <= gen1_n7_cnot0_n4649 (1);
  n4653_o <= gen1_n7_cnot0_n4649 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4654_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4655_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4656_o <= n4654_o & n4655_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4657 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4656_o,
    o => gen1_n8_cnot0_o);
  n4660_o <= gen1_n8_cnot0_n4657 (1);
  n4661_o <= gen1_n8_cnot0_n4657 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4662_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4663_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4664_o <= n4662_o & n4663_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4665 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4664_o,
    o => gen1_n9_cnot0_o);
  n4668_o <= gen1_n9_cnot0_n4665 (1);
  n4669_o <= gen1_n9_cnot0_n4665 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4670_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4671_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4672_o <= n4670_o & n4671_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4673 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4672_o,
    o => gen1_n10_cnot0_o);
  n4676_o <= gen1_n10_cnot0_n4673 (1);
  n4677_o <= gen1_n10_cnot0_n4673 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4678_o <= ctrl_prop (11);
  n4679_o <= n4677_o & n4669_o & n4661_o & n4653_o & n4645_o & n4637_o & n4629_o & n4621_o & n4613_o & n4605_o & n4597_o;
  n4680_o <= n4676_o & n4668_o & n4660_o & n4652_o & n4644_o & n4636_o & n4628_o & n4620_o & n4612_o & n4604_o & n4596_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_10 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_10;

architecture rtl of angleh_lookup_17_10 is
  signal n4569_o : std_logic;
  signal n4570_o : std_logic;
  signal n4571_o : std_logic;
  signal n4572_o : std_logic;
  signal n4573_o : std_logic;
  signal n4574_o : std_logic;
  signal n4575_o : std_logic;
  signal n4576_o : std_logic;
  signal n4577_o : std_logic;
  signal n4578_o : std_logic;
  signal n4579_o : std_logic;
  signal n4580_o : std_logic;
  signal n4581_o : std_logic;
  signal n4582_o : std_logic;
  signal n4583_o : std_logic;
  signal n4584_o : std_logic;
  signal n4585_o : std_logic;
  signal n4586_o : std_logic;
  signal n4587_o : std_logic_vector (16 downto 0);
begin
  o <= n4587_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4569_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4570_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4571_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4572_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4573_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4574_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4575_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4576_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4577_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4578_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4579_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4580_o <= not n4579_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4581_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4582_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4583_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4584_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4585_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4586_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n4587_o <= n4569_o & n4570_o & n4571_o & n4572_o & n4573_o & n4574_o & n4575_o & n4576_o & n4577_o & n4578_o & n4580_o & n4581_o & n4582_o & n4583_o & n4584_o & n4585_o & n4586_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n4485_o : std_logic;
  signal n4486_o : std_logic;
  signal n4487_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4488 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4491_o : std_logic;
  signal n4492_o : std_logic;
  signal n4493_o : std_logic;
  signal n4494_o : std_logic;
  signal n4495_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4496 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4499_o : std_logic;
  signal n4500_o : std_logic;
  signal n4501_o : std_logic;
  signal n4502_o : std_logic;
  signal n4503_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4504 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4507_o : std_logic;
  signal n4508_o : std_logic;
  signal n4509_o : std_logic;
  signal n4510_o : std_logic;
  signal n4511_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4512 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4515_o : std_logic;
  signal n4516_o : std_logic;
  signal n4517_o : std_logic;
  signal n4518_o : std_logic;
  signal n4519_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4520 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4523_o : std_logic;
  signal n4524_o : std_logic;
  signal n4525_o : std_logic;
  signal n4526_o : std_logic;
  signal n4527_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4528 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4531_o : std_logic;
  signal n4532_o : std_logic;
  signal n4533_o : std_logic;
  signal n4534_o : std_logic;
  signal n4535_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4536 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4539_o : std_logic;
  signal n4540_o : std_logic;
  signal n4541_o : std_logic;
  signal n4542_o : std_logic;
  signal n4543_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4544 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4547_o : std_logic;
  signal n4548_o : std_logic;
  signal n4549_o : std_logic;
  signal n4550_o : std_logic;
  signal n4551_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4552 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4555_o : std_logic;
  signal n4556_o : std_logic;
  signal n4557_o : std_logic;
  signal n4558_o : std_logic;
  signal n4559_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4560 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4563_o : std_logic;
  signal n4564_o : std_logic;
  signal n4565_o : std_logic;
  signal n4566_o : std_logic_vector (9 downto 0);
  signal n4567_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n4565_o;
  o <= n4566_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4567_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4485_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4486_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4487_o <= n4485_o & n4486_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4488 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4487_o,
    o => gen1_n0_cnot0_o);
  n4491_o <= gen1_n0_cnot0_n4488 (1);
  n4492_o <= gen1_n0_cnot0_n4488 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4493_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4494_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4495_o <= n4493_o & n4494_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4496 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4495_o,
    o => gen1_n1_cnot0_o);
  n4499_o <= gen1_n1_cnot0_n4496 (1);
  n4500_o <= gen1_n1_cnot0_n4496 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4501_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4502_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4503_o <= n4501_o & n4502_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4504 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4503_o,
    o => gen1_n2_cnot0_o);
  n4507_o <= gen1_n2_cnot0_n4504 (1);
  n4508_o <= gen1_n2_cnot0_n4504 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4509_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4510_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4511_o <= n4509_o & n4510_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4512 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4511_o,
    o => gen1_n3_cnot0_o);
  n4515_o <= gen1_n3_cnot0_n4512 (1);
  n4516_o <= gen1_n3_cnot0_n4512 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4517_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4518_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4519_o <= n4517_o & n4518_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4520 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4519_o,
    o => gen1_n4_cnot0_o);
  n4523_o <= gen1_n4_cnot0_n4520 (1);
  n4524_o <= gen1_n4_cnot0_n4520 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4525_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4526_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4527_o <= n4525_o & n4526_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4528 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4527_o,
    o => gen1_n5_cnot0_o);
  n4531_o <= gen1_n5_cnot0_n4528 (1);
  n4532_o <= gen1_n5_cnot0_n4528 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4533_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4534_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4535_o <= n4533_o & n4534_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4536 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4535_o,
    o => gen1_n6_cnot0_o);
  n4539_o <= gen1_n6_cnot0_n4536 (1);
  n4540_o <= gen1_n6_cnot0_n4536 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4541_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4542_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4543_o <= n4541_o & n4542_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4544 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4543_o,
    o => gen1_n7_cnot0_o);
  n4547_o <= gen1_n7_cnot0_n4544 (1);
  n4548_o <= gen1_n7_cnot0_n4544 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4549_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4550_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4551_o <= n4549_o & n4550_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4552 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4551_o,
    o => gen1_n8_cnot0_o);
  n4555_o <= gen1_n8_cnot0_n4552 (1);
  n4556_o <= gen1_n8_cnot0_n4552 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4557_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4558_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4559_o <= n4557_o & n4558_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4560 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4559_o,
    o => gen1_n9_cnot0_o);
  n4563_o <= gen1_n9_cnot0_n4560 (1);
  n4564_o <= gen1_n9_cnot0_n4560 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4565_o <= ctrl_prop (10);
  n4566_o <= n4564_o & n4556_o & n4548_o & n4540_o & n4532_o & n4524_o & n4516_o & n4508_o & n4500_o & n4492_o;
  n4567_o <= n4563_o & n4555_o & n4547_o & n4539_o & n4531_o & n4523_o & n4515_o & n4507_o & n4499_o & n4491_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_9 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_9;

architecture rtl of angleh_lookup_17_9 is
  signal n4464_o : std_logic;
  signal n4465_o : std_logic;
  signal n4466_o : std_logic;
  signal n4467_o : std_logic;
  signal n4468_o : std_logic;
  signal n4469_o : std_logic;
  signal n4470_o : std_logic;
  signal n4471_o : std_logic;
  signal n4472_o : std_logic;
  signal n4473_o : std_logic;
  signal n4474_o : std_logic;
  signal n4475_o : std_logic;
  signal n4476_o : std_logic;
  signal n4477_o : std_logic;
  signal n4478_o : std_logic;
  signal n4479_o : std_logic;
  signal n4480_o : std_logic;
  signal n4481_o : std_logic;
  signal n4482_o : std_logic_vector (16 downto 0);
begin
  o <= n4482_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4464_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4465_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4466_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4467_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4468_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4469_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4470_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4471_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4472_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4473_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4474_o <= not n4473_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4475_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4476_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4477_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4478_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4479_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4480_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4481_o <= i (0);
  n4482_o <= n4464_o & n4465_o & n4466_o & n4467_o & n4468_o & n4469_o & n4470_o & n4471_o & n4472_o & n4474_o & n4475_o & n4476_o & n4477_o & n4478_o & n4479_o & n4480_o & n4481_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n4388_o : std_logic;
  signal n4389_o : std_logic;
  signal n4390_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4391 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4394_o : std_logic;
  signal n4395_o : std_logic;
  signal n4396_o : std_logic;
  signal n4397_o : std_logic;
  signal n4398_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4399 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4402_o : std_logic;
  signal n4403_o : std_logic;
  signal n4404_o : std_logic;
  signal n4405_o : std_logic;
  signal n4406_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4407 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4410_o : std_logic;
  signal n4411_o : std_logic;
  signal n4412_o : std_logic;
  signal n4413_o : std_logic;
  signal n4414_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4415 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4418_o : std_logic;
  signal n4419_o : std_logic;
  signal n4420_o : std_logic;
  signal n4421_o : std_logic;
  signal n4422_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4423 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4426_o : std_logic;
  signal n4427_o : std_logic;
  signal n4428_o : std_logic;
  signal n4429_o : std_logic;
  signal n4430_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4431 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4434_o : std_logic;
  signal n4435_o : std_logic;
  signal n4436_o : std_logic;
  signal n4437_o : std_logic;
  signal n4438_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4439 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4442_o : std_logic;
  signal n4443_o : std_logic;
  signal n4444_o : std_logic;
  signal n4445_o : std_logic;
  signal n4446_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4447 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4450_o : std_logic;
  signal n4451_o : std_logic;
  signal n4452_o : std_logic;
  signal n4453_o : std_logic;
  signal n4454_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4455 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4458_o : std_logic;
  signal n4459_o : std_logic;
  signal n4460_o : std_logic;
  signal n4461_o : std_logic_vector (8 downto 0);
  signal n4462_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n4460_o;
  o <= n4461_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4462_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4388_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4389_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4390_o <= n4388_o & n4389_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4391 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4390_o,
    o => gen1_n0_cnot0_o);
  n4394_o <= gen1_n0_cnot0_n4391 (1);
  n4395_o <= gen1_n0_cnot0_n4391 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4396_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4397_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4398_o <= n4396_o & n4397_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4399 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4398_o,
    o => gen1_n1_cnot0_o);
  n4402_o <= gen1_n1_cnot0_n4399 (1);
  n4403_o <= gen1_n1_cnot0_n4399 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4404_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4405_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4406_o <= n4404_o & n4405_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4407 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4406_o,
    o => gen1_n2_cnot0_o);
  n4410_o <= gen1_n2_cnot0_n4407 (1);
  n4411_o <= gen1_n2_cnot0_n4407 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4412_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4413_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4414_o <= n4412_o & n4413_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4415 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4414_o,
    o => gen1_n3_cnot0_o);
  n4418_o <= gen1_n3_cnot0_n4415 (1);
  n4419_o <= gen1_n3_cnot0_n4415 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4420_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4421_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4422_o <= n4420_o & n4421_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4423 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4422_o,
    o => gen1_n4_cnot0_o);
  n4426_o <= gen1_n4_cnot0_n4423 (1);
  n4427_o <= gen1_n4_cnot0_n4423 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4428_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4429_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4430_o <= n4428_o & n4429_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4431 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4430_o,
    o => gen1_n5_cnot0_o);
  n4434_o <= gen1_n5_cnot0_n4431 (1);
  n4435_o <= gen1_n5_cnot0_n4431 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4436_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4437_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4438_o <= n4436_o & n4437_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4439 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4438_o,
    o => gen1_n6_cnot0_o);
  n4442_o <= gen1_n6_cnot0_n4439 (1);
  n4443_o <= gen1_n6_cnot0_n4439 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4444_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4445_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4446_o <= n4444_o & n4445_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4447 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4446_o,
    o => gen1_n7_cnot0_o);
  n4450_o <= gen1_n7_cnot0_n4447 (1);
  n4451_o <= gen1_n7_cnot0_n4447 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4452_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4453_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4454_o <= n4452_o & n4453_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4455 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4454_o,
    o => gen1_n8_cnot0_o);
  n4458_o <= gen1_n8_cnot0_n4455 (1);
  n4459_o <= gen1_n8_cnot0_n4455 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4460_o <= ctrl_prop (9);
  n4461_o <= n4459_o & n4451_o & n4443_o & n4435_o & n4427_o & n4419_o & n4411_o & n4403_o & n4395_o;
  n4462_o <= n4458_o & n4450_o & n4442_o & n4434_o & n4426_o & n4418_o & n4410_o & n4402_o & n4394_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_8 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_8;

architecture rtl of angleh_lookup_17_8 is
  signal n4367_o : std_logic;
  signal n4368_o : std_logic;
  signal n4369_o : std_logic;
  signal n4370_o : std_logic;
  signal n4371_o : std_logic;
  signal n4372_o : std_logic;
  signal n4373_o : std_logic;
  signal n4374_o : std_logic;
  signal n4375_o : std_logic;
  signal n4376_o : std_logic;
  signal n4377_o : std_logic;
  signal n4378_o : std_logic;
  signal n4379_o : std_logic;
  signal n4380_o : std_logic;
  signal n4381_o : std_logic;
  signal n4382_o : std_logic;
  signal n4383_o : std_logic;
  signal n4384_o : std_logic;
  signal n4385_o : std_logic_vector (16 downto 0);
begin
  o <= n4385_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4367_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4368_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4369_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4370_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4371_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4372_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4373_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4374_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4375_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4376_o <= not n4375_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4377_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4378_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4379_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4380_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4381_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4382_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4383_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4384_o <= i (0);
  n4385_o <= n4367_o & n4368_o & n4369_o & n4370_o & n4371_o & n4372_o & n4373_o & n4374_o & n4376_o & n4377_o & n4378_o & n4379_o & n4380_o & n4381_o & n4382_o & n4383_o & n4384_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n4299_o : std_logic;
  signal n4300_o : std_logic;
  signal n4301_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4302 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4305_o : std_logic;
  signal n4306_o : std_logic;
  signal n4307_o : std_logic;
  signal n4308_o : std_logic;
  signal n4309_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4310 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4313_o : std_logic;
  signal n4314_o : std_logic;
  signal n4315_o : std_logic;
  signal n4316_o : std_logic;
  signal n4317_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4318 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4321_o : std_logic;
  signal n4322_o : std_logic;
  signal n4323_o : std_logic;
  signal n4324_o : std_logic;
  signal n4325_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4326 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4329_o : std_logic;
  signal n4330_o : std_logic;
  signal n4331_o : std_logic;
  signal n4332_o : std_logic;
  signal n4333_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4334 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4337_o : std_logic;
  signal n4338_o : std_logic;
  signal n4339_o : std_logic;
  signal n4340_o : std_logic;
  signal n4341_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4342 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4345_o : std_logic;
  signal n4346_o : std_logic;
  signal n4347_o : std_logic;
  signal n4348_o : std_logic;
  signal n4349_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4350 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4353_o : std_logic;
  signal n4354_o : std_logic;
  signal n4355_o : std_logic;
  signal n4356_o : std_logic;
  signal n4357_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4358 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4361_o : std_logic;
  signal n4362_o : std_logic;
  signal n4363_o : std_logic;
  signal n4364_o : std_logic_vector (7 downto 0);
  signal n4365_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n4363_o;
  o <= n4364_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4365_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4299_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4300_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4301_o <= n4299_o & n4300_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4302 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4301_o,
    o => gen1_n0_cnot0_o);
  n4305_o <= gen1_n0_cnot0_n4302 (1);
  n4306_o <= gen1_n0_cnot0_n4302 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4307_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4308_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4309_o <= n4307_o & n4308_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4310 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4309_o,
    o => gen1_n1_cnot0_o);
  n4313_o <= gen1_n1_cnot0_n4310 (1);
  n4314_o <= gen1_n1_cnot0_n4310 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4315_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4316_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4317_o <= n4315_o & n4316_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4318 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4317_o,
    o => gen1_n2_cnot0_o);
  n4321_o <= gen1_n2_cnot0_n4318 (1);
  n4322_o <= gen1_n2_cnot0_n4318 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4323_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4324_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4325_o <= n4323_o & n4324_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4326 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4325_o,
    o => gen1_n3_cnot0_o);
  n4329_o <= gen1_n3_cnot0_n4326 (1);
  n4330_o <= gen1_n3_cnot0_n4326 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4331_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4332_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4333_o <= n4331_o & n4332_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4334 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4333_o,
    o => gen1_n4_cnot0_o);
  n4337_o <= gen1_n4_cnot0_n4334 (1);
  n4338_o <= gen1_n4_cnot0_n4334 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4339_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4340_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4341_o <= n4339_o & n4340_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4342 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4341_o,
    o => gen1_n5_cnot0_o);
  n4345_o <= gen1_n5_cnot0_n4342 (1);
  n4346_o <= gen1_n5_cnot0_n4342 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4347_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4348_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4349_o <= n4347_o & n4348_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4350 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4349_o,
    o => gen1_n6_cnot0_o);
  n4353_o <= gen1_n6_cnot0_n4350 (1);
  n4354_o <= gen1_n6_cnot0_n4350 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4355_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4356_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4357_o <= n4355_o & n4356_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4358 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4357_o,
    o => gen1_n7_cnot0_o);
  n4361_o <= gen1_n7_cnot0_n4358 (1);
  n4362_o <= gen1_n7_cnot0_n4358 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4363_o <= ctrl_prop (8);
  n4364_o <= n4362_o & n4354_o & n4346_o & n4338_o & n4330_o & n4322_o & n4314_o & n4306_o;
  n4365_o <= n4361_o & n4353_o & n4345_o & n4337_o & n4329_o & n4321_o & n4313_o & n4305_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_7 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_7;

architecture rtl of angleh_lookup_17_7 is
  signal n4278_o : std_logic;
  signal n4279_o : std_logic;
  signal n4280_o : std_logic;
  signal n4281_o : std_logic;
  signal n4282_o : std_logic;
  signal n4283_o : std_logic;
  signal n4284_o : std_logic;
  signal n4285_o : std_logic;
  signal n4286_o : std_logic;
  signal n4287_o : std_logic;
  signal n4288_o : std_logic;
  signal n4289_o : std_logic;
  signal n4290_o : std_logic;
  signal n4291_o : std_logic;
  signal n4292_o : std_logic;
  signal n4293_o : std_logic;
  signal n4294_o : std_logic;
  signal n4295_o : std_logic;
  signal n4296_o : std_logic_vector (16 downto 0);
begin
  o <= n4296_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4278_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4279_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4280_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4281_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4282_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4283_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4284_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4285_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4286_o <= not n4285_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4287_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4288_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4289_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4290_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4291_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4292_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4293_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4294_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4295_o <= i (0);
  n4296_o <= n4278_o & n4279_o & n4280_o & n4281_o & n4282_o & n4283_o & n4284_o & n4286_o & n4287_o & n4288_o & n4289_o & n4290_o & n4291_o & n4292_o & n4293_o & n4294_o & n4295_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n4218_o : std_logic;
  signal n4219_o : std_logic;
  signal n4220_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4221 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4224_o : std_logic;
  signal n4225_o : std_logic;
  signal n4226_o : std_logic;
  signal n4227_o : std_logic;
  signal n4228_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4229 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4232_o : std_logic;
  signal n4233_o : std_logic;
  signal n4234_o : std_logic;
  signal n4235_o : std_logic;
  signal n4236_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4237 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4240_o : std_logic;
  signal n4241_o : std_logic;
  signal n4242_o : std_logic;
  signal n4243_o : std_logic;
  signal n4244_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4245 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4248_o : std_logic;
  signal n4249_o : std_logic;
  signal n4250_o : std_logic;
  signal n4251_o : std_logic;
  signal n4252_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4253 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4256_o : std_logic;
  signal n4257_o : std_logic;
  signal n4258_o : std_logic;
  signal n4259_o : std_logic;
  signal n4260_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4261 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4264_o : std_logic;
  signal n4265_o : std_logic;
  signal n4266_o : std_logic;
  signal n4267_o : std_logic;
  signal n4268_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4269 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4272_o : std_logic;
  signal n4273_o : std_logic;
  signal n4274_o : std_logic;
  signal n4275_o : std_logic_vector (6 downto 0);
  signal n4276_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n4274_o;
  o <= n4275_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4276_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4218_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4219_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4220_o <= n4218_o & n4219_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4221 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4220_o,
    o => gen1_n0_cnot0_o);
  n4224_o <= gen1_n0_cnot0_n4221 (1);
  n4225_o <= gen1_n0_cnot0_n4221 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4226_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4227_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4228_o <= n4226_o & n4227_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4229 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4228_o,
    o => gen1_n1_cnot0_o);
  n4232_o <= gen1_n1_cnot0_n4229 (1);
  n4233_o <= gen1_n1_cnot0_n4229 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4234_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4235_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4236_o <= n4234_o & n4235_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4237 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4236_o,
    o => gen1_n2_cnot0_o);
  n4240_o <= gen1_n2_cnot0_n4237 (1);
  n4241_o <= gen1_n2_cnot0_n4237 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4242_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4243_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4244_o <= n4242_o & n4243_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4245 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4244_o,
    o => gen1_n3_cnot0_o);
  n4248_o <= gen1_n3_cnot0_n4245 (1);
  n4249_o <= gen1_n3_cnot0_n4245 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4250_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4251_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4252_o <= n4250_o & n4251_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4253 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4252_o,
    o => gen1_n4_cnot0_o);
  n4256_o <= gen1_n4_cnot0_n4253 (1);
  n4257_o <= gen1_n4_cnot0_n4253 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4258_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4259_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4260_o <= n4258_o & n4259_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4261 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4260_o,
    o => gen1_n5_cnot0_o);
  n4264_o <= gen1_n5_cnot0_n4261 (1);
  n4265_o <= gen1_n5_cnot0_n4261 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4266_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4267_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4268_o <= n4266_o & n4267_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4269 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4268_o,
    o => gen1_n6_cnot0_o);
  n4272_o <= gen1_n6_cnot0_n4269 (1);
  n4273_o <= gen1_n6_cnot0_n4269 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4274_o <= ctrl_prop (7);
  n4275_o <= n4273_o & n4265_o & n4257_o & n4249_o & n4241_o & n4233_o & n4225_o;
  n4276_o <= n4272_o & n4264_o & n4256_o & n4248_o & n4240_o & n4232_o & n4224_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_6;

architecture rtl of angleh_lookup_17_6 is
  signal n4197_o : std_logic;
  signal n4198_o : std_logic;
  signal n4199_o : std_logic;
  signal n4200_o : std_logic;
  signal n4201_o : std_logic;
  signal n4202_o : std_logic;
  signal n4203_o : std_logic;
  signal n4204_o : std_logic;
  signal n4205_o : std_logic;
  signal n4206_o : std_logic;
  signal n4207_o : std_logic;
  signal n4208_o : std_logic;
  signal n4209_o : std_logic;
  signal n4210_o : std_logic;
  signal n4211_o : std_logic;
  signal n4212_o : std_logic;
  signal n4213_o : std_logic;
  signal n4214_o : std_logic;
  signal n4215_o : std_logic_vector (16 downto 0);
begin
  o <= n4215_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4197_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4198_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4199_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4200_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4201_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4202_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4203_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4204_o <= not n4203_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4205_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4206_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4207_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4208_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4209_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4210_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4211_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4212_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4213_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4214_o <= i (0);
  n4215_o <= n4197_o & n4198_o & n4199_o & n4200_o & n4201_o & n4202_o & n4204_o & n4205_o & n4206_o & n4207_o & n4208_o & n4209_o & n4210_o & n4211_o & n4212_o & n4213_o & n4214_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n4145_o : std_logic;
  signal n4146_o : std_logic;
  signal n4147_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4148 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4151_o : std_logic;
  signal n4152_o : std_logic;
  signal n4153_o : std_logic;
  signal n4154_o : std_logic;
  signal n4155_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4156 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4159_o : std_logic;
  signal n4160_o : std_logic;
  signal n4161_o : std_logic;
  signal n4162_o : std_logic;
  signal n4163_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4164 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4167_o : std_logic;
  signal n4168_o : std_logic;
  signal n4169_o : std_logic;
  signal n4170_o : std_logic;
  signal n4171_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4172 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4175_o : std_logic;
  signal n4176_o : std_logic;
  signal n4177_o : std_logic;
  signal n4178_o : std_logic;
  signal n4179_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4180 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4183_o : std_logic;
  signal n4184_o : std_logic;
  signal n4185_o : std_logic;
  signal n4186_o : std_logic;
  signal n4187_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4188 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4191_o : std_logic;
  signal n4192_o : std_logic;
  signal n4193_o : std_logic;
  signal n4194_o : std_logic_vector (5 downto 0);
  signal n4195_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n4193_o;
  o <= n4194_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4195_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4145_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4146_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4147_o <= n4145_o & n4146_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4148 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4147_o,
    o => gen1_n0_cnot0_o);
  n4151_o <= gen1_n0_cnot0_n4148 (1);
  n4152_o <= gen1_n0_cnot0_n4148 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4153_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4154_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4155_o <= n4153_o & n4154_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4156 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4155_o,
    o => gen1_n1_cnot0_o);
  n4159_o <= gen1_n1_cnot0_n4156 (1);
  n4160_o <= gen1_n1_cnot0_n4156 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4161_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4162_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4163_o <= n4161_o & n4162_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4164 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4163_o,
    o => gen1_n2_cnot0_o);
  n4167_o <= gen1_n2_cnot0_n4164 (1);
  n4168_o <= gen1_n2_cnot0_n4164 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4169_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4170_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4171_o <= n4169_o & n4170_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4172 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4171_o,
    o => gen1_n3_cnot0_o);
  n4175_o <= gen1_n3_cnot0_n4172 (1);
  n4176_o <= gen1_n3_cnot0_n4172 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4177_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4178_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4179_o <= n4177_o & n4178_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4180 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4179_o,
    o => gen1_n4_cnot0_o);
  n4183_o <= gen1_n4_cnot0_n4180 (1);
  n4184_o <= gen1_n4_cnot0_n4180 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4185_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4186_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4187_o <= n4185_o & n4186_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4188 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4187_o,
    o => gen1_n5_cnot0_o);
  n4191_o <= gen1_n5_cnot0_n4188 (1);
  n4192_o <= gen1_n5_cnot0_n4188 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4193_o <= ctrl_prop (6);
  n4194_o <= n4192_o & n4184_o & n4176_o & n4168_o & n4160_o & n4152_o;
  n4195_o <= n4191_o & n4183_o & n4175_o & n4167_o & n4159_o & n4151_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n4124_o : std_logic;
  signal n4125_o : std_logic;
  signal n4126_o : std_logic;
  signal n4127_o : std_logic;
  signal n4128_o : std_logic;
  signal n4129_o : std_logic;
  signal n4130_o : std_logic;
  signal n4131_o : std_logic;
  signal n4132_o : std_logic;
  signal n4133_o : std_logic;
  signal n4134_o : std_logic;
  signal n4135_o : std_logic;
  signal n4136_o : std_logic;
  signal n4137_o : std_logic;
  signal n4138_o : std_logic;
  signal n4139_o : std_logic;
  signal n4140_o : std_logic;
  signal n4141_o : std_logic;
  signal n4142_o : std_logic_vector (16 downto 0);
begin
  o <= n4142_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4124_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4125_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4126_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4127_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4128_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4129_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4130_o <= not n4129_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4131_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4132_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4133_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4134_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4135_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4136_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4137_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4138_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4139_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4140_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4141_o <= i (0);
  n4142_o <= n4124_o & n4125_o & n4126_o & n4127_o & n4128_o & n4130_o & n4131_o & n4132_o & n4133_o & n4134_o & n4135_o & n4136_o & n4137_o & n4138_o & n4139_o & n4140_o & n4141_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n4080_o : std_logic;
  signal n4081_o : std_logic;
  signal n4082_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4083 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4086_o : std_logic;
  signal n4087_o : std_logic;
  signal n4088_o : std_logic;
  signal n4089_o : std_logic;
  signal n4090_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4091 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4094_o : std_logic;
  signal n4095_o : std_logic;
  signal n4096_o : std_logic;
  signal n4097_o : std_logic;
  signal n4098_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4099 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4102_o : std_logic;
  signal n4103_o : std_logic;
  signal n4104_o : std_logic;
  signal n4105_o : std_logic;
  signal n4106_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4107 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4110_o : std_logic;
  signal n4111_o : std_logic;
  signal n4112_o : std_logic;
  signal n4113_o : std_logic;
  signal n4114_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4115 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4118_o : std_logic;
  signal n4119_o : std_logic;
  signal n4120_o : std_logic;
  signal n4121_o : std_logic_vector (4 downto 0);
  signal n4122_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n4120_o;
  o <= n4121_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4122_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4080_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4081_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4082_o <= n4080_o & n4081_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4083 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4082_o,
    o => gen1_n0_cnot0_o);
  n4086_o <= gen1_n0_cnot0_n4083 (1);
  n4087_o <= gen1_n0_cnot0_n4083 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4088_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4089_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4090_o <= n4088_o & n4089_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4091 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4090_o,
    o => gen1_n1_cnot0_o);
  n4094_o <= gen1_n1_cnot0_n4091 (1);
  n4095_o <= gen1_n1_cnot0_n4091 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4096_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4097_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4098_o <= n4096_o & n4097_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4099 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4098_o,
    o => gen1_n2_cnot0_o);
  n4102_o <= gen1_n2_cnot0_n4099 (1);
  n4103_o <= gen1_n2_cnot0_n4099 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4104_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4105_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4106_o <= n4104_o & n4105_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4107 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4106_o,
    o => gen1_n3_cnot0_o);
  n4110_o <= gen1_n3_cnot0_n4107 (1);
  n4111_o <= gen1_n3_cnot0_n4107 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4112_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4113_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4114_o <= n4112_o & n4113_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4115 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4114_o,
    o => gen1_n4_cnot0_o);
  n4118_o <= gen1_n4_cnot0_n4115 (1);
  n4119_o <= gen1_n4_cnot0_n4115 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4120_o <= ctrl_prop (5);
  n4121_o <= n4119_o & n4111_o & n4103_o & n4095_o & n4087_o;
  n4122_o <= n4118_o & n4110_o & n4102_o & n4094_o & n4086_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n4057_o : std_logic;
  signal n4058_o : std_logic;
  signal n4059_o : std_logic;
  signal n4060_o : std_logic;
  signal n4061_o : std_logic;
  signal n4062_o : std_logic;
  signal n4063_o : std_logic;
  signal n4064_o : std_logic;
  signal n4065_o : std_logic;
  signal n4066_o : std_logic;
  signal n4067_o : std_logic;
  signal n4068_o : std_logic;
  signal n4069_o : std_logic;
  signal n4070_o : std_logic;
  signal n4071_o : std_logic;
  signal n4072_o : std_logic;
  signal n4073_o : std_logic;
  signal n4074_o : std_logic;
  signal n4075_o : std_logic;
  signal n4076_o : std_logic;
  signal n4077_o : std_logic_vector (16 downto 0);
begin
  o <= n4077_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4057_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4058_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4059_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4060_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4061_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4062_o <= not n4061_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4063_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4064_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4065_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4066_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4067_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4068_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4069_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4070_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4071_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4072_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4073_o <= not n4072_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4074_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4075_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4076_o <= not n4075_o;
  n4077_o <= n4057_o & n4058_o & n4059_o & n4060_o & n4062_o & n4063_o & n4064_o & n4065_o & n4066_o & n4067_o & n4068_o & n4069_o & n4070_o & n4071_o & n4073_o & n4074_o & n4076_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n4021_o : std_logic;
  signal n4022_o : std_logic;
  signal n4023_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4024 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4027_o : std_logic;
  signal n4028_o : std_logic;
  signal n4029_o : std_logic;
  signal n4030_o : std_logic;
  signal n4031_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4032 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4035_o : std_logic;
  signal n4036_o : std_logic;
  signal n4037_o : std_logic;
  signal n4038_o : std_logic;
  signal n4039_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4040 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4043_o : std_logic;
  signal n4044_o : std_logic;
  signal n4045_o : std_logic;
  signal n4046_o : std_logic;
  signal n4047_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4048 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4051_o : std_logic;
  signal n4052_o : std_logic;
  signal n4053_o : std_logic;
  signal n4054_o : std_logic_vector (3 downto 0);
  signal n4055_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n4053_o;
  o <= n4054_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4055_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4021_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4022_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4023_o <= n4021_o & n4022_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4024 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4023_o,
    o => gen1_n0_cnot0_o);
  n4027_o <= gen1_n0_cnot0_n4024 (1);
  n4028_o <= gen1_n0_cnot0_n4024 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4029_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4030_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4031_o <= n4029_o & n4030_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4032 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4031_o,
    o => gen1_n1_cnot0_o);
  n4035_o <= gen1_n1_cnot0_n4032 (1);
  n4036_o <= gen1_n1_cnot0_n4032 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4037_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4038_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4039_o <= n4037_o & n4038_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4040 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4039_o,
    o => gen1_n2_cnot0_o);
  n4043_o <= gen1_n2_cnot0_n4040 (1);
  n4044_o <= gen1_n2_cnot0_n4040 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4045_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4046_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4047_o <= n4045_o & n4046_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4048 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4047_o,
    o => gen1_n3_cnot0_o);
  n4051_o <= gen1_n3_cnot0_n4048 (1);
  n4052_o <= gen1_n3_cnot0_n4048 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4053_o <= ctrl_prop (4);
  n4054_o <= n4052_o & n4044_o & n4036_o & n4028_o;
  n4055_o <= n4051_o & n4043_o & n4035_o & n4027_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n3996_o : std_logic;
  signal n3997_o : std_logic;
  signal n3998_o : std_logic;
  signal n3999_o : std_logic;
  signal n4000_o : std_logic;
  signal n4001_o : std_logic;
  signal n4002_o : std_logic;
  signal n4003_o : std_logic;
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic;
  signal n4007_o : std_logic;
  signal n4008_o : std_logic;
  signal n4009_o : std_logic;
  signal n4010_o : std_logic;
  signal n4011_o : std_logic;
  signal n4012_o : std_logic;
  signal n4013_o : std_logic;
  signal n4014_o : std_logic;
  signal n4015_o : std_logic;
  signal n4016_o : std_logic;
  signal n4017_o : std_logic;
  signal n4018_o : std_logic_vector (16 downto 0);
begin
  o <= n4018_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3996_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3997_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3998_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3999_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4000_o <= not n3999_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4001_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4002_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4003_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4004_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4005_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4006_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4007_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4008_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4009_o <= not n4008_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4010_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4011_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4012_o <= not n4011_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4013_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4014_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4015_o <= not n4014_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4016_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4017_o <= not n4016_o;
  n4018_o <= n3996_o & n3997_o & n3998_o & n4000_o & n4001_o & n4002_o & n4003_o & n4004_o & n4005_o & n4006_o & n4007_o & n4009_o & n4010_o & n4012_o & n4013_o & n4015_o & n4017_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3968_o : std_logic;
  signal n3969_o : std_logic;
  signal n3970_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3971 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3974_o : std_logic;
  signal n3975_o : std_logic;
  signal n3976_o : std_logic;
  signal n3977_o : std_logic;
  signal n3978_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3979 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3982_o : std_logic;
  signal n3983_o : std_logic;
  signal n3984_o : std_logic;
  signal n3985_o : std_logic;
  signal n3986_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3987 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3990_o : std_logic;
  signal n3991_o : std_logic;
  signal n3992_o : std_logic;
  signal n3993_o : std_logic_vector (2 downto 0);
  signal n3994_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3992_o;
  o <= n3993_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3994_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3968_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3969_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3970_o <= n3968_o & n3969_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3971 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3970_o,
    o => gen1_n0_cnot0_o);
  n3974_o <= gen1_n0_cnot0_n3971 (1);
  n3975_o <= gen1_n0_cnot0_n3971 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3976_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3977_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3978_o <= n3976_o & n3977_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3979 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3978_o,
    o => gen1_n1_cnot0_o);
  n3982_o <= gen1_n1_cnot0_n3979 (1);
  n3983_o <= gen1_n1_cnot0_n3979 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3984_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3985_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3986_o <= n3984_o & n3985_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3987 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3986_o,
    o => gen1_n2_cnot0_o);
  n3990_o <= gen1_n2_cnot0_n3987 (1);
  n3991_o <= gen1_n2_cnot0_n3987 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3992_o <= ctrl_prop (3);
  n3993_o <= n3991_o & n3983_o & n3975_o;
  n3994_o <= n3990_o & n3982_o & n3974_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n3943_o : std_logic;
  signal n3944_o : std_logic;
  signal n3945_o : std_logic;
  signal n3946_o : std_logic;
  signal n3947_o : std_logic;
  signal n3948_o : std_logic;
  signal n3949_o : std_logic;
  signal n3950_o : std_logic;
  signal n3951_o : std_logic;
  signal n3952_o : std_logic;
  signal n3953_o : std_logic;
  signal n3954_o : std_logic;
  signal n3955_o : std_logic;
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic;
  signal n3961_o : std_logic;
  signal n3962_o : std_logic;
  signal n3963_o : std_logic;
  signal n3964_o : std_logic;
  signal n3965_o : std_logic_vector (16 downto 0);
begin
  o <= n3965_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3943_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3944_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3945_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3946_o <= not n3945_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3947_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3948_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3949_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3950_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3951_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3952_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3953_o <= not n3952_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3954_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3955_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3956_o <= not n3955_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3957_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3958_o <= not n3957_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3959_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3960_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3961_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3962_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3963_o <= not n3962_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3964_o <= i (0);
  n3965_o <= n3943_o & n3944_o & n3946_o & n3947_o & n3948_o & n3949_o & n3950_o & n3951_o & n3953_o & n3954_o & n3956_o & n3958_o & n3959_o & n3960_o & n3961_o & n3963_o & n3964_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3923_o : std_logic;
  signal n3924_o : std_logic;
  signal n3925_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3926 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3929_o : std_logic;
  signal n3930_o : std_logic;
  signal n3931_o : std_logic;
  signal n3932_o : std_logic;
  signal n3933_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3934 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3937_o : std_logic;
  signal n3938_o : std_logic;
  signal n3939_o : std_logic;
  signal n3940_o : std_logic_vector (1 downto 0);
  signal n3941_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3939_o;
  o <= n3940_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3941_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3923_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3924_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3925_o <= n3923_o & n3924_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3926 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3925_o,
    o => gen1_n0_cnot0_o);
  n3929_o <= gen1_n0_cnot0_n3926 (1);
  n3930_o <= gen1_n0_cnot0_n3926 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3931_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3932_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3933_o <= n3931_o & n3932_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3934 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3933_o,
    o => gen1_n1_cnot0_o);
  n3937_o <= gen1_n1_cnot0_n3934 (1);
  n3938_o <= gen1_n1_cnot0_n3934 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3939_o <= ctrl_prop (2);
  n3940_o <= n3938_o & n3930_o;
  n3941_o <= n3937_o & n3929_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n3894_o : std_logic;
  signal n3895_o : std_logic;
  signal n3896_o : std_logic;
  signal n3897_o : std_logic;
  signal n3898_o : std_logic;
  signal n3899_o : std_logic;
  signal n3900_o : std_logic;
  signal n3901_o : std_logic;
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic;
  signal n3905_o : std_logic;
  signal n3906_o : std_logic;
  signal n3907_o : std_logic;
  signal n3908_o : std_logic;
  signal n3909_o : std_logic;
  signal n3910_o : std_logic;
  signal n3911_o : std_logic;
  signal n3912_o : std_logic;
  signal n3913_o : std_logic;
  signal n3914_o : std_logic;
  signal n3915_o : std_logic;
  signal n3916_o : std_logic;
  signal n3917_o : std_logic;
  signal n3918_o : std_logic;
  signal n3919_o : std_logic;
  signal n3920_o : std_logic_vector (16 downto 0);
begin
  o <= n3920_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3894_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3895_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3896_o <= not n3895_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3897_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3898_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3899_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3900_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3901_o <= not n3900_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3902_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3903_o <= not n3902_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3904_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3905_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3906_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3907_o <= not n3906_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3908_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3909_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3910_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3911_o <= not n3910_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3912_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3913_o <= not n3912_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3914_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3915_o <= not n3914_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3916_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3917_o <= not n3916_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3918_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3919_o <= not n3918_o;
  n3920_o <= n3894_o & n3896_o & n3897_o & n3898_o & n3899_o & n3901_o & n3903_o & n3904_o & n3905_o & n3907_o & n3908_o & n3909_o & n3911_o & n3913_o & n3915_o & n3917_o & n3919_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n3762_o : std_logic;
  signal n3763_o : std_logic;
  signal n3764_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3765 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3773 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3776_o : std_logic;
  signal n3777_o : std_logic;
  signal n3778_o : std_logic;
  signal n3779_o : std_logic;
  signal n3780_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3781 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic;
  signal n3788_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3789 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic;
  signal n3796_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3797 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3800_o : std_logic;
  signal n3801_o : std_logic;
  signal n3802_o : std_logic;
  signal n3803_o : std_logic;
  signal n3804_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3805 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic;
  signal n3811_o : std_logic;
  signal n3812_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3813 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic;
  signal n3819_o : std_logic;
  signal n3820_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3821 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3824_o : std_logic;
  signal n3825_o : std_logic;
  signal n3826_o : std_logic;
  signal n3827_o : std_logic;
  signal n3828_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3829 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3832_o : std_logic;
  signal n3833_o : std_logic;
  signal n3834_o : std_logic;
  signal n3835_o : std_logic;
  signal n3836_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3837 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3840_o : std_logic;
  signal n3841_o : std_logic;
  signal n3842_o : std_logic;
  signal n3843_o : std_logic;
  signal n3844_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3845 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3848_o : std_logic;
  signal n3849_o : std_logic;
  signal n3850_o : std_logic;
  signal n3851_o : std_logic;
  signal n3852_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3853 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3856_o : std_logic;
  signal n3857_o : std_logic;
  signal n3858_o : std_logic;
  signal n3859_o : std_logic;
  signal n3860_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3861 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3864_o : std_logic;
  signal n3865_o : std_logic;
  signal n3866_o : std_logic;
  signal n3867_o : std_logic;
  signal n3868_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3869 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3872_o : std_logic;
  signal n3873_o : std_logic;
  signal n3874_o : std_logic;
  signal n3875_o : std_logic;
  signal n3876_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3877 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic;
  signal n3883_o : std_logic;
  signal n3884_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3885 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3888_o : std_logic;
  signal n3889_o : std_logic;
  signal n3890_o : std_logic;
  signal n3891_o : std_logic_vector (15 downto 0);
  signal n3892_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n3890_o;
  o <= n3891_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3892_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3762_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3763_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3764_o <= n3762_o & n3763_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3765 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3764_o,
    o => gen1_n0_cnot0_o);
  n3768_o <= gen1_n0_cnot0_n3765 (1);
  n3769_o <= gen1_n0_cnot0_n3765 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3770_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3771_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3772_o <= n3770_o & n3771_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3773 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3772_o,
    o => gen1_n1_cnot0_o);
  n3776_o <= gen1_n1_cnot0_n3773 (1);
  n3777_o <= gen1_n1_cnot0_n3773 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3778_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3779_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3780_o <= n3778_o & n3779_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3781 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3780_o,
    o => gen1_n2_cnot0_o);
  n3784_o <= gen1_n2_cnot0_n3781 (1);
  n3785_o <= gen1_n2_cnot0_n3781 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3786_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3787_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3788_o <= n3786_o & n3787_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3789 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3788_o,
    o => gen1_n3_cnot0_o);
  n3792_o <= gen1_n3_cnot0_n3789 (1);
  n3793_o <= gen1_n3_cnot0_n3789 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3794_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3795_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3796_o <= n3794_o & n3795_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3797 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3796_o,
    o => gen1_n4_cnot0_o);
  n3800_o <= gen1_n4_cnot0_n3797 (1);
  n3801_o <= gen1_n4_cnot0_n3797 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3802_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3803_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3804_o <= n3802_o & n3803_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3805 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3804_o,
    o => gen1_n5_cnot0_o);
  n3808_o <= gen1_n5_cnot0_n3805 (1);
  n3809_o <= gen1_n5_cnot0_n3805 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3810_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3811_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3812_o <= n3810_o & n3811_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3813 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3812_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n3816_o <= gen1_n6_cnot0_n3813 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n3817_o <= gen1_n6_cnot0_n3813 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3818_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3819_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3820_o <= n3818_o & n3819_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3821 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3820_o,
    o => gen1_n7_cnot0_o);
  n3824_o <= gen1_n7_cnot0_n3821 (1);
  n3825_o <= gen1_n7_cnot0_n3821 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3826_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3827_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3828_o <= n3826_o & n3827_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3829 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3828_o,
    o => gen1_n8_cnot0_o);
  n3832_o <= gen1_n8_cnot0_n3829 (1);
  n3833_o <= gen1_n8_cnot0_n3829 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3834_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3835_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3836_o <= n3834_o & n3835_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3837 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3836_o,
    o => gen1_n9_cnot0_o);
  n3840_o <= gen1_n9_cnot0_n3837 (1);
  n3841_o <= gen1_n9_cnot0_n3837 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3842_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3843_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3844_o <= n3842_o & n3843_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3845 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3844_o,
    o => gen1_n10_cnot0_o);
  n3848_o <= gen1_n10_cnot0_n3845 (1);
  n3849_o <= gen1_n10_cnot0_n3845 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3850_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3851_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3852_o <= n3850_o & n3851_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3853 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3852_o,
    o => gen1_n11_cnot0_o);
  n3856_o <= gen1_n11_cnot0_n3853 (1);
  n3857_o <= gen1_n11_cnot0_n3853 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3858_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3859_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3860_o <= n3858_o & n3859_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3861 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3860_o,
    o => gen1_n12_cnot0_o);
  n3864_o <= gen1_n12_cnot0_n3861 (1);
  n3865_o <= gen1_n12_cnot0_n3861 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3866_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3867_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3868_o <= n3866_o & n3867_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3869 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3868_o,
    o => gen1_n13_cnot0_o);
  n3872_o <= gen1_n13_cnot0_n3869 (1);
  n3873_o <= gen1_n13_cnot0_n3869 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3874_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3875_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3876_o <= n3874_o & n3875_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3877 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3876_o,
    o => gen1_n14_cnot0_o);
  n3880_o <= gen1_n14_cnot0_n3877 (1);
  n3881_o <= gen1_n14_cnot0_n3877 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3882_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3883_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3884_o <= n3882_o & n3883_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3885 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3884_o,
    o => gen1_n15_cnot0_o);
  n3888_o <= gen1_n15_cnot0_n3885 (1);
  n3889_o <= gen1_n15_cnot0_n3885 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3890_o <= ctrl_prop (16);
  n3891_o <= n3889_o & n3881_o & n3873_o & n3865_o & n3857_o & n3849_o & n3841_o & n3833_o & n3825_o & n3817_o & n3809_o & n3801_o & n3793_o & n3785_o & n3777_o & n3769_o;
  n3892_o <= n3888_o & n3880_o & n3872_o & n3864_o & n3856_o & n3848_o & n3840_o & n3832_o & n3824_o & n3816_o & n3808_o & n3800_o & n3792_o & n3784_o & n3776_o & n3768_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3624 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3627_o : std_logic;
  signal n3628_o : std_logic;
  signal n3629_o : std_logic;
  signal n3630_o : std_logic;
  signal n3631_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3632 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3635_o : std_logic;
  signal n3636_o : std_logic;
  signal n3637_o : std_logic;
  signal n3638_o : std_logic;
  signal n3639_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3640 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3643_o : std_logic;
  signal n3644_o : std_logic;
  signal n3645_o : std_logic;
  signal n3646_o : std_logic;
  signal n3647_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3648 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3651_o : std_logic;
  signal n3652_o : std_logic;
  signal n3653_o : std_logic;
  signal n3654_o : std_logic;
  signal n3655_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3656 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3659_o : std_logic;
  signal n3660_o : std_logic;
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3664 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3667_o : std_logic;
  signal n3668_o : std_logic;
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3672 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3675_o : std_logic;
  signal n3676_o : std_logic;
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3680 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3688 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3691_o : std_logic;
  signal n3692_o : std_logic;
  signal n3693_o : std_logic;
  signal n3694_o : std_logic;
  signal n3695_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3696 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3699_o : std_logic;
  signal n3700_o : std_logic;
  signal n3701_o : std_logic;
  signal n3702_o : std_logic;
  signal n3703_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3704 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3707_o : std_logic;
  signal n3708_o : std_logic;
  signal n3709_o : std_logic;
  signal n3710_o : std_logic;
  signal n3711_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3712 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3715_o : std_logic;
  signal n3716_o : std_logic;
  signal n3717_o : std_logic;
  signal n3718_o : std_logic;
  signal n3719_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3720 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3723_o : std_logic;
  signal n3724_o : std_logic;
  signal n3725_o : std_logic;
  signal n3726_o : std_logic;
  signal n3727_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3728 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3731_o : std_logic;
  signal n3732_o : std_logic;
  signal n3733_o : std_logic;
  signal n3734_o : std_logic;
  signal n3735_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3736 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3739_o : std_logic;
  signal n3740_o : std_logic;
  signal n3741_o : std_logic;
  signal n3742_o : std_logic;
  signal n3743_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3744 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3747_o : std_logic;
  signal n3748_o : std_logic;
  signal n3749_o : std_logic;
  signal n3750_o : std_logic;
  signal n3751_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n3752 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n3755_o : std_logic;
  signal n3756_o : std_logic;
  signal n3757_o : std_logic;
  signal n3758_o : std_logic_vector (16 downto 0);
  signal n3759_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n3757_o;
  o <= n3758_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3759_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3621_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3622_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3623_o <= n3621_o & n3622_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3624 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3623_o,
    o => gen1_n0_cnot0_o);
  n3627_o <= gen1_n0_cnot0_n3624 (1);
  n3628_o <= gen1_n0_cnot0_n3624 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3629_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3630_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3631_o <= n3629_o & n3630_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3632 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3631_o,
    o => gen1_n1_cnot0_o);
  n3635_o <= gen1_n1_cnot0_n3632 (1);
  n3636_o <= gen1_n1_cnot0_n3632 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3637_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3638_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3639_o <= n3637_o & n3638_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3640 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3639_o,
    o => gen1_n2_cnot0_o);
  n3643_o <= gen1_n2_cnot0_n3640 (1);
  n3644_o <= gen1_n2_cnot0_n3640 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3645_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3646_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3647_o <= n3645_o & n3646_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3648 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3647_o,
    o => gen1_n3_cnot0_o);
  n3651_o <= gen1_n3_cnot0_n3648 (1);
  n3652_o <= gen1_n3_cnot0_n3648 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3653_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3654_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3655_o <= n3653_o & n3654_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3656 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3655_o,
    o => gen1_n4_cnot0_o);
  n3659_o <= gen1_n4_cnot0_n3656 (1);
  n3660_o <= gen1_n4_cnot0_n3656 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3661_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3662_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3663_o <= n3661_o & n3662_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3664 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3663_o,
    o => gen1_n5_cnot0_o);
  n3667_o <= gen1_n5_cnot0_n3664 (1);
  n3668_o <= gen1_n5_cnot0_n3664 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3669_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3670_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3671_o <= n3669_o & n3670_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3672 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3671_o,
    o => gen1_n6_cnot0_o);
  n3675_o <= gen1_n6_cnot0_n3672 (1);
  n3676_o <= gen1_n6_cnot0_n3672 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3677_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3678_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3679_o <= n3677_o & n3678_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3680 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3679_o,
    o => gen1_n7_cnot0_o);
  n3683_o <= gen1_n7_cnot0_n3680 (1);
  n3684_o <= gen1_n7_cnot0_n3680 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3685_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3686_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3687_o <= n3685_o & n3686_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3688 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3687_o,
    o => gen1_n8_cnot0_o);
  n3691_o <= gen1_n8_cnot0_n3688 (1);
  n3692_o <= gen1_n8_cnot0_n3688 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3693_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3694_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3695_o <= n3693_o & n3694_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3696 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3695_o,
    o => gen1_n9_cnot0_o);
  n3699_o <= gen1_n9_cnot0_n3696 (1);
  n3700_o <= gen1_n9_cnot0_n3696 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3701_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3702_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3703_o <= n3701_o & n3702_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3704 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3703_o,
    o => gen1_n10_cnot0_o);
  n3707_o <= gen1_n10_cnot0_n3704 (1);
  n3708_o <= gen1_n10_cnot0_n3704 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3709_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3710_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3711_o <= n3709_o & n3710_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3712 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3711_o,
    o => gen1_n11_cnot0_o);
  n3715_o <= gen1_n11_cnot0_n3712 (1);
  n3716_o <= gen1_n11_cnot0_n3712 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3717_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3718_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3719_o <= n3717_o & n3718_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3720 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3719_o,
    o => gen1_n12_cnot0_o);
  n3723_o <= gen1_n12_cnot0_n3720 (1);
  n3724_o <= gen1_n12_cnot0_n3720 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3725_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3726_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3727_o <= n3725_o & n3726_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3728 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3727_o,
    o => gen1_n13_cnot0_o);
  n3731_o <= gen1_n13_cnot0_n3728 (1);
  n3732_o <= gen1_n13_cnot0_n3728 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3733_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3734_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3735_o <= n3733_o & n3734_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3736 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3735_o,
    o => gen1_n14_cnot0_o);
  n3739_o <= gen1_n14_cnot0_n3736 (1);
  n3740_o <= gen1_n14_cnot0_n3736 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3741_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3742_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3743_o <= n3741_o & n3742_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3744 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3743_o,
    o => gen1_n15_cnot0_o);
  n3747_o <= gen1_n15_cnot0_n3744 (1);
  n3748_o <= gen1_n15_cnot0_n3744 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3749_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3750_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3751_o <= n3749_o & n3750_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n3752 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n3751_o,
    o => gen1_n16_cnot0_o);
  n3755_o <= gen1_n16_cnot0_n3752 (1);
  n3756_o <= gen1_n16_cnot0_n3752 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3757_o <= ctrl_prop (17);
  n3758_o <= n3756_o & n3748_o & n3740_o & n3732_o & n3724_o & n3716_o & n3708_o & n3700_o & n3692_o & n3684_o & n3676_o & n3668_o & n3660_o & n3652_o & n3644_o & n3636_o & n3628_o;
  n3759_o <= n3755_o & n3747_o & n3739_o & n3731_o & n3723_o & n3715_o & n3707_o & n3699_o & n3691_o & n3683_o & n3675_o & n3667_o & n3659_o & n3651_o & n3643_o & n3635_o & n3627_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2738 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2746 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2754 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2762 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2765_o : std_logic;
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2770 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2778 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2786 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2794 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2802 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2810 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2818 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2826 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic;
  signal n2832_o : std_logic;
  signal n2833_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2834 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2842 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2850 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2853_o : std_logic;
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2858 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic;
  signal n2864_o : std_logic;
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2870 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2873_o : std_logic;
  signal n2874_o : std_logic;
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2878 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2886 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2894 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2902 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2910 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2918 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic;
  signal n2925_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2926 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic;
  signal n2932_o : std_logic;
  signal n2933_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2934 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic;
  signal n2940_o : std_logic;
  signal n2941_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2942 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2950 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic;
  signal n2956_o : std_logic;
  signal n2957_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2958 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2966 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2974 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2982 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic_vector (1 downto 0);
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic_vector (1 downto 0);
  signal n2992_o : std_logic;
  signal n2993_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2994 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic_vector (1 downto 0);
  signal n3003_o : std_logic;
  signal n3004_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3005 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic;
  signal n3013_o : std_logic_vector (1 downto 0);
  signal n3014_o : std_logic;
  signal n3015_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3016 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic_vector (1 downto 0);
  signal n3025_o : std_logic;
  signal n3026_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3027 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic_vector (1 downto 0);
  signal n3036_o : std_logic;
  signal n3037_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3038 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic_vector (1 downto 0);
  signal n3047_o : std_logic;
  signal n3048_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3049 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic;
  signal n3056_o : std_logic;
  signal n3057_o : std_logic_vector (1 downto 0);
  signal n3058_o : std_logic;
  signal n3059_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3060 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic_vector (1 downto 0);
  signal n3069_o : std_logic;
  signal n3070_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3071 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic;
  signal n3078_o : std_logic;
  signal n3079_o : std_logic_vector (1 downto 0);
  signal n3080_o : std_logic;
  signal n3081_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3082 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic_vector (1 downto 0);
  signal n3091_o : std_logic;
  signal n3092_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3093 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic_vector (1 downto 0);
  signal n3102_o : std_logic;
  signal n3103_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3104 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic;
  signal n3112_o : std_logic_vector (1 downto 0);
  signal n3113_o : std_logic;
  signal n3114_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3115 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic_vector (1 downto 0);
  signal n3124_o : std_logic;
  signal n3125_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3126 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic;
  signal n3134_o : std_logic_vector (1 downto 0);
  signal n3135_o : std_logic;
  signal n3136_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3137 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3140_o : std_logic;
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic_vector (1 downto 0);
  signal n3146_o : std_logic;
  signal n3147_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3148 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic_vector (1 downto 0);
  signal n3157_o : std_logic;
  signal n3158_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3159 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic;
  signal n3168_o : std_logic;
  signal n3169_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3170 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic;
  signal n3176_o : std_logic;
  signal n3177_o : std_logic_vector (1 downto 0);
  signal n3178_o : std_logic;
  signal n3179_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3180 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3183_o : std_logic;
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic_vector (1 downto 0);
  signal n3189_o : std_logic;
  signal n3190_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3191 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic_vector (1 downto 0);
  signal n3200_o : std_logic;
  signal n3201_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3202 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic;
  signal n3208_o : std_logic;
  signal n3209_o : std_logic;
  signal n3210_o : std_logic_vector (1 downto 0);
  signal n3211_o : std_logic;
  signal n3212_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3213 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic_vector (1 downto 0);
  signal n3222_o : std_logic;
  signal n3223_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3224 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic;
  signal n3232_o : std_logic_vector (1 downto 0);
  signal n3233_o : std_logic;
  signal n3234_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3235 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3238_o : std_logic;
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic_vector (1 downto 0);
  signal n3244_o : std_logic;
  signal n3245_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3246 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic;
  signal n3254_o : std_logic_vector (1 downto 0);
  signal n3255_o : std_logic;
  signal n3256_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3257 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic_vector (1 downto 0);
  signal n3266_o : std_logic;
  signal n3267_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3268 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic;
  signal n3276_o : std_logic_vector (1 downto 0);
  signal n3277_o : std_logic;
  signal n3278_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3279 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic;
  signal n3286_o : std_logic;
  signal n3287_o : std_logic_vector (1 downto 0);
  signal n3288_o : std_logic;
  signal n3289_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3290 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic;
  signal n3298_o : std_logic_vector (1 downto 0);
  signal n3299_o : std_logic;
  signal n3300_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3301 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic;
  signal n3308_o : std_logic;
  signal n3309_o : std_logic_vector (1 downto 0);
  signal n3310_o : std_logic;
  signal n3311_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3312 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic;
  signal n3320_o : std_logic_vector (1 downto 0);
  signal n3321_o : std_logic;
  signal n3322_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3323 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic;
  signal n3330_o : std_logic;
  signal n3331_o : std_logic_vector (1 downto 0);
  signal n3332_o : std_logic;
  signal n3333_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3334 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3337_o : std_logic;
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic;
  signal n3341_o : std_logic;
  signal n3342_o : std_logic_vector (1 downto 0);
  signal n3343_o : std_logic;
  signal n3344_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3345 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic_vector (1 downto 0);
  signal n3353_o : std_logic;
  signal n3354_o : std_logic;
  signal n3355_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3356 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3364 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3367_o : std_logic;
  signal n3368_o : std_logic;
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3372 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3375_o : std_logic;
  signal n3376_o : std_logic;
  signal n3377_o : std_logic;
  signal n3378_o : std_logic;
  signal n3379_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3380 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3383_o : std_logic;
  signal n3384_o : std_logic;
  signal n3385_o : std_logic;
  signal n3386_o : std_logic;
  signal n3387_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3388 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3391_o : std_logic;
  signal n3392_o : std_logic;
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3396 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3399_o : std_logic;
  signal n3400_o : std_logic;
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3404 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3407_o : std_logic;
  signal n3408_o : std_logic;
  signal n3409_o : std_logic;
  signal n3410_o : std_logic;
  signal n3411_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3412 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3420 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3428 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic;
  signal n3434_o : std_logic;
  signal n3435_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3436 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic;
  signal n3442_o : std_logic;
  signal n3443_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3444 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic;
  signal n3451_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3452 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3455_o : std_logic;
  signal n3456_o : std_logic;
  signal n3457_o : std_logic;
  signal n3458_o : std_logic;
  signal n3459_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3460 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3463_o : std_logic;
  signal n3464_o : std_logic;
  signal n3465_o : std_logic;
  signal n3466_o : std_logic;
  signal n3467_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3468 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3471_o : std_logic;
  signal n3472_o : std_logic;
  signal n3473_o : std_logic;
  signal n3474_o : std_logic;
  signal n3475_o : std_logic;
  signal n3476_o : std_logic;
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3480 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3483_o : std_logic;
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3488 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic;
  signal n3494_o : std_logic;
  signal n3495_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3496 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3499_o : std_logic;
  signal n3500_o : std_logic;
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3504 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3507_o : std_logic;
  signal n3508_o : std_logic;
  signal n3509_o : std_logic;
  signal n3510_o : std_logic;
  signal n3511_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3512 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3515_o : std_logic;
  signal n3516_o : std_logic;
  signal n3517_o : std_logic;
  signal n3518_o : std_logic;
  signal n3519_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3520 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3523_o : std_logic;
  signal n3524_o : std_logic;
  signal n3525_o : std_logic;
  signal n3526_o : std_logic;
  signal n3527_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3528 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3531_o : std_logic;
  signal n3532_o : std_logic;
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3536 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3539_o : std_logic;
  signal n3540_o : std_logic;
  signal n3541_o : std_logic;
  signal n3542_o : std_logic;
  signal n3543_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3544 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3547_o : std_logic;
  signal n3548_o : std_logic;
  signal n3549_o : std_logic;
  signal n3550_o : std_logic;
  signal n3551_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3552 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3560 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3563_o : std_logic;
  signal n3564_o : std_logic;
  signal n3565_o : std_logic;
  signal n3566_o : std_logic;
  signal n3567_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3568 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3571_o : std_logic;
  signal n3572_o : std_logic;
  signal n3573_o : std_logic;
  signal n3574_o : std_logic;
  signal n3575_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3576 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3579_o : std_logic;
  signal n3580_o : std_logic;
  signal n3581_o : std_logic;
  signal n3582_o : std_logic;
  signal n3583_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3584 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3587_o : std_logic;
  signal n3588_o : std_logic;
  signal n3589_o : std_logic;
  signal n3590_o : std_logic;
  signal n3591_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3592 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3595_o : std_logic;
  signal n3596_o : std_logic;
  signal n3597_o : std_logic;
  signal n3598_o : std_logic;
  signal n3599_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3600 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3603_o : std_logic;
  signal n3604_o : std_logic;
  signal n3605_o : std_logic_vector (16 downto 0);
  signal n3606_o : std_logic_vector (16 downto 0);
  signal n3607_o : std_logic_vector (16 downto 0);
  signal n3608_o : std_logic_vector (16 downto 0);
  signal n3609_o : std_logic_vector (16 downto 0);
  signal n3610_o : std_logic_vector (16 downto 0);
  signal n3611_o : std_logic_vector (16 downto 0);
  signal n3612_o : std_logic_vector (16 downto 0);
  signal n3613_o : std_logic_vector (16 downto 0);
  signal n3614_o : std_logic_vector (16 downto 0);
  signal n3615_o : std_logic_vector (16 downto 0);
  signal n3616_o : std_logic_vector (16 downto 0);
  signal n3617_o : std_logic_vector (16 downto 0);
  signal n3618_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3605_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3606_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3607_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3608_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3609_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3610_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3611_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3612_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3613_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3614_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3615_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3616_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3617_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3618_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2735_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2736_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2737_o <= n2735_o & n2736_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2738 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2737_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2741_o <= gen1_n1_cnot1_j_n2738 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2742_o <= gen1_n1_cnot1_j_n2738 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2743_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2744_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2745_o <= n2743_o & n2744_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2746 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2745_o,
    o => gen1_n2_cnot1_j_o);
  n2749_o <= gen1_n2_cnot1_j_n2746 (1);
  n2750_o <= gen1_n2_cnot1_j_n2746 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2751_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2752_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2753_o <= n2751_o & n2752_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2754 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2753_o,
    o => gen1_n3_cnot1_j_o);
  n2757_o <= gen1_n3_cnot1_j_n2754 (1);
  n2758_o <= gen1_n3_cnot1_j_n2754 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2759_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2760_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2761_o <= n2759_o & n2760_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2762 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2761_o,
    o => gen1_n4_cnot1_j_o);
  n2765_o <= gen1_n4_cnot1_j_n2762 (1);
  n2766_o <= gen1_n4_cnot1_j_n2762 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2767_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2768_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2769_o <= n2767_o & n2768_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2770 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2769_o,
    o => gen1_n5_cnot1_j_o);
  n2773_o <= gen1_n5_cnot1_j_n2770 (1);
  n2774_o <= gen1_n5_cnot1_j_n2770 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2775_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2776_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2777_o <= n2775_o & n2776_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2778 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2777_o,
    o => gen1_n6_cnot1_j_o);
  n2781_o <= gen1_n6_cnot1_j_n2778 (1);
  n2782_o <= gen1_n6_cnot1_j_n2778 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2783_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2784_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2785_o <= n2783_o & n2784_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2786 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2785_o,
    o => gen1_n7_cnot1_j_o);
  n2789_o <= gen1_n7_cnot1_j_n2786 (1);
  n2790_o <= gen1_n7_cnot1_j_n2786 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2791_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2792_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2793_o <= n2791_o & n2792_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2794 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2793_o,
    o => gen1_n8_cnot1_j_o);
  n2797_o <= gen1_n8_cnot1_j_n2794 (1);
  n2798_o <= gen1_n8_cnot1_j_n2794 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2799_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2800_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2801_o <= n2799_o & n2800_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2802 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2801_o,
    o => gen1_n9_cnot1_j_o);
  n2805_o <= gen1_n9_cnot1_j_n2802 (1);
  n2806_o <= gen1_n9_cnot1_j_n2802 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2807_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2808_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2809_o <= n2807_o & n2808_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2810 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2809_o,
    o => gen1_n10_cnot1_j_o);
  n2813_o <= gen1_n10_cnot1_j_n2810 (1);
  n2814_o <= gen1_n10_cnot1_j_n2810 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2815_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2816_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2817_o <= n2815_o & n2816_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2818 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2817_o,
    o => gen1_n11_cnot1_j_o);
  n2821_o <= gen1_n11_cnot1_j_n2818 (1);
  n2822_o <= gen1_n11_cnot1_j_n2818 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2823_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2824_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2825_o <= n2823_o & n2824_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2826 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2825_o,
    o => gen1_n12_cnot1_j_o);
  n2829_o <= gen1_n12_cnot1_j_n2826 (1);
  n2830_o <= gen1_n12_cnot1_j_n2826 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2831_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2832_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2833_o <= n2831_o & n2832_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2834 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2833_o,
    o => gen1_n13_cnot1_j_o);
  n2837_o <= gen1_n13_cnot1_j_n2834 (1);
  n2838_o <= gen1_n13_cnot1_j_n2834 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2839_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2840_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2841_o <= n2839_o & n2840_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2842 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2841_o,
    o => gen1_n14_cnot1_j_o);
  n2845_o <= gen1_n14_cnot1_j_n2842 (1);
  n2846_o <= gen1_n14_cnot1_j_n2842 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2847_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2848_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2849_o <= n2847_o & n2848_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2850 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2849_o,
    o => gen1_n15_cnot1_j_o);
  n2853_o <= gen1_n15_cnot1_j_n2850 (1);
  n2854_o <= gen1_n15_cnot1_j_n2850 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2855_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2856_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2857_o <= n2855_o & n2856_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2858 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2857_o,
    o => gen1_n16_cnot1_j_o);
  n2861_o <= gen1_n16_cnot1_j_n2858 (1);
  n2862_o <= gen1_n16_cnot1_j_n2858 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2863_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2864_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2865_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2866_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2867_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2868_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2869_o <= n2867_o & n2868_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2870 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2869_o,
    o => gen2_n16_cnot2_j_o);
  n2873_o <= gen2_n16_cnot2_j_n2870 (1);
  n2874_o <= gen2_n16_cnot2_j_n2870 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2875_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2876_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2877_o <= n2875_o & n2876_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2878 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2877_o,
    o => gen2_n15_cnot2_j_o);
  n2881_o <= gen2_n15_cnot2_j_n2878 (1);
  n2882_o <= gen2_n15_cnot2_j_n2878 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2883_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2884_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2885_o <= n2883_o & n2884_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2886 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2885_o,
    o => gen2_n14_cnot2_j_o);
  n2889_o <= gen2_n14_cnot2_j_n2886 (1);
  n2890_o <= gen2_n14_cnot2_j_n2886 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2891_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2892_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2893_o <= n2891_o & n2892_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2894 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2893_o,
    o => gen2_n13_cnot2_j_o);
  n2897_o <= gen2_n13_cnot2_j_n2894 (1);
  n2898_o <= gen2_n13_cnot2_j_n2894 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2899_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2900_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2901_o <= n2899_o & n2900_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2902 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2901_o,
    o => gen2_n12_cnot2_j_o);
  n2905_o <= gen2_n12_cnot2_j_n2902 (1);
  n2906_o <= gen2_n12_cnot2_j_n2902 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2907_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2908_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2909_o <= n2907_o & n2908_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2910 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2909_o,
    o => gen2_n11_cnot2_j_o);
  n2913_o <= gen2_n11_cnot2_j_n2910 (1);
  n2914_o <= gen2_n11_cnot2_j_n2910 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2915_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2916_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2917_o <= n2915_o & n2916_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2918 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2917_o,
    o => gen2_n10_cnot2_j_o);
  n2921_o <= gen2_n10_cnot2_j_n2918 (1);
  n2922_o <= gen2_n10_cnot2_j_n2918 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2923_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2924_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2925_o <= n2923_o & n2924_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2926 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2925_o,
    o => gen2_n9_cnot2_j_o);
  n2929_o <= gen2_n9_cnot2_j_n2926 (1);
  n2930_o <= gen2_n9_cnot2_j_n2926 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2931_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2932_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2933_o <= n2931_o & n2932_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2934 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2933_o,
    o => gen2_n8_cnot2_j_o);
  n2937_o <= gen2_n8_cnot2_j_n2934 (1);
  n2938_o <= gen2_n8_cnot2_j_n2934 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2939_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2940_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2941_o <= n2939_o & n2940_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2942 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2941_o,
    o => gen2_n7_cnot2_j_o);
  n2945_o <= gen2_n7_cnot2_j_n2942 (1);
  n2946_o <= gen2_n7_cnot2_j_n2942 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2947_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2948_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2949_o <= n2947_o & n2948_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2950 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2949_o,
    o => gen2_n6_cnot2_j_o);
  n2953_o <= gen2_n6_cnot2_j_n2950 (1);
  n2954_o <= gen2_n6_cnot2_j_n2950 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2955_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2956_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2957_o <= n2955_o & n2956_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2958 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2957_o,
    o => gen2_n5_cnot2_j_o);
  n2961_o <= gen2_n5_cnot2_j_n2958 (1);
  n2962_o <= gen2_n5_cnot2_j_n2958 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2963_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2964_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2965_o <= n2963_o & n2964_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2966 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2965_o,
    o => gen2_n4_cnot2_j_o);
  n2969_o <= gen2_n4_cnot2_j_n2966 (1);
  n2970_o <= gen2_n4_cnot2_j_n2966 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2971_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2972_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2973_o <= n2971_o & n2972_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2974 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2973_o,
    o => gen2_n3_cnot2_j_o);
  n2977_o <= gen2_n3_cnot2_j_n2974 (1);
  n2978_o <= gen2_n3_cnot2_j_n2974 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2979_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2980_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2981_o <= n2979_o & n2980_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2982 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2981_o,
    o => gen2_n2_cnot2_j_o);
  n2985_o <= gen2_n2_cnot2_j_n2982 (1);
  n2986_o <= gen2_n2_cnot2_j_n2982 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2987_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2988_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2989_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2990_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2991_o <= n2989_o & n2990_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2992_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2993_o <= n2991_o & n2992_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2994 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2993_o,
    o => gen3_n1_ccnot3_j_o);
  n2997_o <= gen3_n1_ccnot3_j_n2994 (2);
  n2998_o <= gen3_n1_ccnot3_j_n2994 (1);
  n2999_o <= gen3_n1_ccnot3_j_n2994 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3000_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3001_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3002_o <= n3000_o & n3001_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3003_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3004_o <= n3002_o & n3003_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3005 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3004_o,
    o => gen3_n2_ccnot3_j_o);
  n3008_o <= gen3_n2_ccnot3_j_n3005 (2);
  n3009_o <= gen3_n2_ccnot3_j_n3005 (1);
  n3010_o <= gen3_n2_ccnot3_j_n3005 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3011_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3012_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3013_o <= n3011_o & n3012_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3014_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3015_o <= n3013_o & n3014_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3016 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3015_o,
    o => gen3_n3_ccnot3_j_o);
  n3019_o <= gen3_n3_ccnot3_j_n3016 (2);
  n3020_o <= gen3_n3_ccnot3_j_n3016 (1);
  n3021_o <= gen3_n3_ccnot3_j_n3016 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3022_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3023_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3024_o <= n3022_o & n3023_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3025_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3026_o <= n3024_o & n3025_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3027 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3026_o,
    o => gen3_n4_ccnot3_j_o);
  n3030_o <= gen3_n4_ccnot3_j_n3027 (2);
  n3031_o <= gen3_n4_ccnot3_j_n3027 (1);
  n3032_o <= gen3_n4_ccnot3_j_n3027 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3033_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3034_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3035_o <= n3033_o & n3034_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3036_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3037_o <= n3035_o & n3036_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3038 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3037_o,
    o => gen3_n5_ccnot3_j_o);
  n3041_o <= gen3_n5_ccnot3_j_n3038 (2);
  n3042_o <= gen3_n5_ccnot3_j_n3038 (1);
  n3043_o <= gen3_n5_ccnot3_j_n3038 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3044_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3045_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3046_o <= n3044_o & n3045_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3047_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3048_o <= n3046_o & n3047_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3049 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3048_o,
    o => gen3_n6_ccnot3_j_o);
  n3052_o <= gen3_n6_ccnot3_j_n3049 (2);
  n3053_o <= gen3_n6_ccnot3_j_n3049 (1);
  n3054_o <= gen3_n6_ccnot3_j_n3049 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3055_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3056_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3057_o <= n3055_o & n3056_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3058_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3059_o <= n3057_o & n3058_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3060 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3059_o,
    o => gen3_n7_ccnot3_j_o);
  n3063_o <= gen3_n7_ccnot3_j_n3060 (2);
  n3064_o <= gen3_n7_ccnot3_j_n3060 (1);
  n3065_o <= gen3_n7_ccnot3_j_n3060 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3066_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3067_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3068_o <= n3066_o & n3067_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3069_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3070_o <= n3068_o & n3069_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3071 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3070_o,
    o => gen3_n8_ccnot3_j_o);
  n3074_o <= gen3_n8_ccnot3_j_n3071 (2);
  n3075_o <= gen3_n8_ccnot3_j_n3071 (1);
  n3076_o <= gen3_n8_ccnot3_j_n3071 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3077_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3078_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3079_o <= n3077_o & n3078_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3080_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3081_o <= n3079_o & n3080_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3082 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3081_o,
    o => gen3_n9_ccnot3_j_o);
  n3085_o <= gen3_n9_ccnot3_j_n3082 (2);
  n3086_o <= gen3_n9_ccnot3_j_n3082 (1);
  n3087_o <= gen3_n9_ccnot3_j_n3082 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3088_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3089_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3090_o <= n3088_o & n3089_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3091_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3092_o <= n3090_o & n3091_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3093 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3092_o,
    o => gen3_n10_ccnot3_j_o);
  n3096_o <= gen3_n10_ccnot3_j_n3093 (2);
  n3097_o <= gen3_n10_ccnot3_j_n3093 (1);
  n3098_o <= gen3_n10_ccnot3_j_n3093 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3099_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3100_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3101_o <= n3099_o & n3100_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3102_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3103_o <= n3101_o & n3102_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3104 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3103_o,
    o => gen3_n11_ccnot3_j_o);
  n3107_o <= gen3_n11_ccnot3_j_n3104 (2);
  n3108_o <= gen3_n11_ccnot3_j_n3104 (1);
  n3109_o <= gen3_n11_ccnot3_j_n3104 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3110_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3111_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3112_o <= n3110_o & n3111_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3113_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3114_o <= n3112_o & n3113_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3115 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3114_o,
    o => gen3_n12_ccnot3_j_o);
  n3118_o <= gen3_n12_ccnot3_j_n3115 (2);
  n3119_o <= gen3_n12_ccnot3_j_n3115 (1);
  n3120_o <= gen3_n12_ccnot3_j_n3115 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3121_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3122_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3123_o <= n3121_o & n3122_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3124_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3125_o <= n3123_o & n3124_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3126 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3125_o,
    o => gen3_n13_ccnot3_j_o);
  n3129_o <= gen3_n13_ccnot3_j_n3126 (2);
  n3130_o <= gen3_n13_ccnot3_j_n3126 (1);
  n3131_o <= gen3_n13_ccnot3_j_n3126 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3132_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3133_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3134_o <= n3132_o & n3133_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3135_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3136_o <= n3134_o & n3135_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3137 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3136_o,
    o => gen3_n14_ccnot3_j_o);
  n3140_o <= gen3_n14_ccnot3_j_n3137 (2);
  n3141_o <= gen3_n14_ccnot3_j_n3137 (1);
  n3142_o <= gen3_n14_ccnot3_j_n3137 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3143_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3144_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3145_o <= n3143_o & n3144_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3146_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3147_o <= n3145_o & n3146_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3148 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3147_o,
    o => gen3_n15_ccnot3_j_o);
  n3151_o <= gen3_n15_ccnot3_j_n3148 (2);
  n3152_o <= gen3_n15_ccnot3_j_n3148 (1);
  n3153_o <= gen3_n15_ccnot3_j_n3148 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3154_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3155_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3156_o <= n3154_o & n3155_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3157_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3158_o <= n3156_o & n3157_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3159 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3158_o,
    o => gen3_n16_ccnot3_j_o);
  n3162_o <= gen3_n16_ccnot3_j_n3159 (2);
  n3163_o <= gen3_n16_ccnot3_j_n3159 (1);
  n3164_o <= gen3_n16_ccnot3_j_n3159 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3165_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3166_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3167_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3168_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3169_o <= n3167_o & n3168_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3170 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3169_o,
    o => cnot_4_o);
  n3173_o <= cnot_4_n3170 (1);
  n3174_o <= cnot_4_n3170 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3175_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3176_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3177_o <= n3175_o & n3176_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3178_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3179_o <= n3177_o & n3178_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3180 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3179_o,
    o => gen4_n15_peres4_j_o);
  n3183_o <= gen4_n15_peres4_j_n3180 (2);
  n3184_o <= gen4_n15_peres4_j_n3180 (1);
  n3185_o <= gen4_n15_peres4_j_n3180 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3186_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3187_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3188_o <= n3186_o & n3187_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3189_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3190_o <= n3188_o & n3189_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3191 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3190_o,
    o => gen4_n14_peres4_j_o);
  n3194_o <= gen4_n14_peres4_j_n3191 (2);
  n3195_o <= gen4_n14_peres4_j_n3191 (1);
  n3196_o <= gen4_n14_peres4_j_n3191 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3197_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3198_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3199_o <= n3197_o & n3198_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3200_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3201_o <= n3199_o & n3200_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3202 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3201_o,
    o => gen4_n13_peres4_j_o);
  n3205_o <= gen4_n13_peres4_j_n3202 (2);
  n3206_o <= gen4_n13_peres4_j_n3202 (1);
  n3207_o <= gen4_n13_peres4_j_n3202 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3208_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3209_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3210_o <= n3208_o & n3209_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3211_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3212_o <= n3210_o & n3211_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3213 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3212_o,
    o => gen4_n12_peres4_j_o);
  n3216_o <= gen4_n12_peres4_j_n3213 (2);
  n3217_o <= gen4_n12_peres4_j_n3213 (1);
  n3218_o <= gen4_n12_peres4_j_n3213 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3219_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3220_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3221_o <= n3219_o & n3220_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3222_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3223_o <= n3221_o & n3222_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3224 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3223_o,
    o => gen4_n11_peres4_j_o);
  n3227_o <= gen4_n11_peres4_j_n3224 (2);
  n3228_o <= gen4_n11_peres4_j_n3224 (1);
  n3229_o <= gen4_n11_peres4_j_n3224 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3230_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3231_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3232_o <= n3230_o & n3231_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3233_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3234_o <= n3232_o & n3233_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3235 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3234_o,
    o => gen4_n10_peres4_j_o);
  n3238_o <= gen4_n10_peres4_j_n3235 (2);
  n3239_o <= gen4_n10_peres4_j_n3235 (1);
  n3240_o <= gen4_n10_peres4_j_n3235 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3241_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3242_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3243_o <= n3241_o & n3242_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3244_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3245_o <= n3243_o & n3244_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3246 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3245_o,
    o => gen4_n9_peres4_j_o);
  n3249_o <= gen4_n9_peres4_j_n3246 (2);
  n3250_o <= gen4_n9_peres4_j_n3246 (1);
  n3251_o <= gen4_n9_peres4_j_n3246 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3252_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3253_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3254_o <= n3252_o & n3253_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3255_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3256_o <= n3254_o & n3255_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3257 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3256_o,
    o => gen4_n8_peres4_j_o);
  n3260_o <= gen4_n8_peres4_j_n3257 (2);
  n3261_o <= gen4_n8_peres4_j_n3257 (1);
  n3262_o <= gen4_n8_peres4_j_n3257 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3263_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3264_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3265_o <= n3263_o & n3264_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3266_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3267_o <= n3265_o & n3266_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3268 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3267_o,
    o => gen4_n7_peres4_j_o);
  n3271_o <= gen4_n7_peres4_j_n3268 (2);
  n3272_o <= gen4_n7_peres4_j_n3268 (1);
  n3273_o <= gen4_n7_peres4_j_n3268 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3274_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3275_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3276_o <= n3274_o & n3275_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3277_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3278_o <= n3276_o & n3277_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3279 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3278_o,
    o => gen4_n6_peres4_j_o);
  n3282_o <= gen4_n6_peres4_j_n3279 (2);
  n3283_o <= gen4_n6_peres4_j_n3279 (1);
  n3284_o <= gen4_n6_peres4_j_n3279 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3285_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3286_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3287_o <= n3285_o & n3286_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3288_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3289_o <= n3287_o & n3288_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3290 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3289_o,
    o => gen4_n5_peres4_j_o);
  n3293_o <= gen4_n5_peres4_j_n3290 (2);
  n3294_o <= gen4_n5_peres4_j_n3290 (1);
  n3295_o <= gen4_n5_peres4_j_n3290 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3296_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3297_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3298_o <= n3296_o & n3297_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3299_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3300_o <= n3298_o & n3299_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3301 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3300_o,
    o => gen4_n4_peres4_j_o);
  n3304_o <= gen4_n4_peres4_j_n3301 (2);
  n3305_o <= gen4_n4_peres4_j_n3301 (1);
  n3306_o <= gen4_n4_peres4_j_n3301 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3307_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3308_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3309_o <= n3307_o & n3308_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3310_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3311_o <= n3309_o & n3310_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3312 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3311_o,
    o => gen4_n3_peres4_j_o);
  n3315_o <= gen4_n3_peres4_j_n3312 (2);
  n3316_o <= gen4_n3_peres4_j_n3312 (1);
  n3317_o <= gen4_n3_peres4_j_n3312 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3318_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3319_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3320_o <= n3318_o & n3319_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3321_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3322_o <= n3320_o & n3321_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3323 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3322_o,
    o => gen4_n2_peres4_j_o);
  n3326_o <= gen4_n2_peres4_j_n3323 (2);
  n3327_o <= gen4_n2_peres4_j_n3323 (1);
  n3328_o <= gen4_n2_peres4_j_n3323 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3329_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3330_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3331_o <= n3329_o & n3330_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3332_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3333_o <= n3331_o & n3332_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3334 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3333_o,
    o => gen4_n1_peres4_j_o);
  n3337_o <= gen4_n1_peres4_j_n3334 (2);
  n3338_o <= gen4_n1_peres4_j_n3334 (1);
  n3339_o <= gen4_n1_peres4_j_n3334 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3340_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3341_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3342_o <= n3340_o & n3341_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3343_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3344_o <= n3342_o & n3343_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3345 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3344_o,
    o => gen4_n0_peres4_j_o);
  n3348_o <= gen4_n0_peres4_j_n3345 (2);
  n3349_o <= gen4_n0_peres4_j_n3345 (1);
  n3350_o <= gen4_n0_peres4_j_n3345 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3351_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3352_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3353_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3354_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3355_o <= n3353_o & n3354_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3356 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3355_o,
    o => gen5_n1_cnot5_j_o);
  n3359_o <= gen5_n1_cnot5_j_n3356 (1);
  n3360_o <= gen5_n1_cnot5_j_n3356 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3361_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3362_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3363_o <= n3361_o & n3362_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3364 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3363_o,
    o => gen5_n2_cnot5_j_o);
  n3367_o <= gen5_n2_cnot5_j_n3364 (1);
  n3368_o <= gen5_n2_cnot5_j_n3364 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3369_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3370_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3371_o <= n3369_o & n3370_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3372 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3371_o,
    o => gen5_n3_cnot5_j_o);
  n3375_o <= gen5_n3_cnot5_j_n3372 (1);
  n3376_o <= gen5_n3_cnot5_j_n3372 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3377_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3378_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3379_o <= n3377_o & n3378_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3380 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3379_o,
    o => gen5_n4_cnot5_j_o);
  n3383_o <= gen5_n4_cnot5_j_n3380 (1);
  n3384_o <= gen5_n4_cnot5_j_n3380 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3385_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3386_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3387_o <= n3385_o & n3386_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3388 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3387_o,
    o => gen5_n5_cnot5_j_o);
  n3391_o <= gen5_n5_cnot5_j_n3388 (1);
  n3392_o <= gen5_n5_cnot5_j_n3388 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3393_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3394_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3395_o <= n3393_o & n3394_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3396 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3395_o,
    o => gen5_n6_cnot5_j_o);
  n3399_o <= gen5_n6_cnot5_j_n3396 (1);
  n3400_o <= gen5_n6_cnot5_j_n3396 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3401_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3402_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3403_o <= n3401_o & n3402_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3404 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3403_o,
    o => gen5_n7_cnot5_j_o);
  n3407_o <= gen5_n7_cnot5_j_n3404 (1);
  n3408_o <= gen5_n7_cnot5_j_n3404 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3409_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3410_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3411_o <= n3409_o & n3410_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3412 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3411_o,
    o => gen5_n8_cnot5_j_o);
  n3415_o <= gen5_n8_cnot5_j_n3412 (1);
  n3416_o <= gen5_n8_cnot5_j_n3412 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3417_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3418_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3419_o <= n3417_o & n3418_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3420 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3419_o,
    o => gen5_n9_cnot5_j_o);
  n3423_o <= gen5_n9_cnot5_j_n3420 (1);
  n3424_o <= gen5_n9_cnot5_j_n3420 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3425_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3426_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3427_o <= n3425_o & n3426_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3428 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3427_o,
    o => gen5_n10_cnot5_j_o);
  n3431_o <= gen5_n10_cnot5_j_n3428 (1);
  n3432_o <= gen5_n10_cnot5_j_n3428 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3433_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3434_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3435_o <= n3433_o & n3434_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3436 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3435_o,
    o => gen5_n11_cnot5_j_o);
  n3439_o <= gen5_n11_cnot5_j_n3436 (1);
  n3440_o <= gen5_n11_cnot5_j_n3436 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3441_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3442_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3443_o <= n3441_o & n3442_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3444 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3443_o,
    o => gen5_n12_cnot5_j_o);
  n3447_o <= gen5_n12_cnot5_j_n3444 (1);
  n3448_o <= gen5_n12_cnot5_j_n3444 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3449_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3450_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3451_o <= n3449_o & n3450_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3452 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3451_o,
    o => gen5_n13_cnot5_j_o);
  n3455_o <= gen5_n13_cnot5_j_n3452 (1);
  n3456_o <= gen5_n13_cnot5_j_n3452 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3457_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3458_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3459_o <= n3457_o & n3458_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3460 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3459_o,
    o => gen5_n14_cnot5_j_o);
  n3463_o <= gen5_n14_cnot5_j_n3460 (1);
  n3464_o <= gen5_n14_cnot5_j_n3460 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3465_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3466_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3467_o <= n3465_o & n3466_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3468 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3467_o,
    o => gen5_n15_cnot5_j_o);
  n3471_o <= gen5_n15_cnot5_j_n3468 (1);
  n3472_o <= gen5_n15_cnot5_j_n3468 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3473_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3474_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3475_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3476_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3477_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3478_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3479_o <= n3477_o & n3478_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3480 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3479_o,
    o => gen6_n1_cnot1_j_o);
  n3483_o <= gen6_n1_cnot1_j_n3480 (1);
  n3484_o <= gen6_n1_cnot1_j_n3480 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3485_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3486_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3487_o <= n3485_o & n3486_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3488 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3487_o,
    o => gen6_n2_cnot1_j_o);
  n3491_o <= gen6_n2_cnot1_j_n3488 (1);
  n3492_o <= gen6_n2_cnot1_j_n3488 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3493_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3494_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3495_o <= n3493_o & n3494_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3496 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3495_o,
    o => gen6_n3_cnot1_j_o);
  n3499_o <= gen6_n3_cnot1_j_n3496 (1);
  n3500_o <= gen6_n3_cnot1_j_n3496 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3501_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3502_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3503_o <= n3501_o & n3502_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3504 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3503_o,
    o => gen6_n4_cnot1_j_o);
  n3507_o <= gen6_n4_cnot1_j_n3504 (1);
  n3508_o <= gen6_n4_cnot1_j_n3504 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3509_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3510_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3511_o <= n3509_o & n3510_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3512 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3511_o,
    o => gen6_n5_cnot1_j_o);
  n3515_o <= gen6_n5_cnot1_j_n3512 (1);
  n3516_o <= gen6_n5_cnot1_j_n3512 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3517_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3518_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3519_o <= n3517_o & n3518_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3520 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3519_o,
    o => gen6_n6_cnot1_j_o);
  n3523_o <= gen6_n6_cnot1_j_n3520 (1);
  n3524_o <= gen6_n6_cnot1_j_n3520 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3525_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3526_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3527_o <= n3525_o & n3526_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3528 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3527_o,
    o => gen6_n7_cnot1_j_o);
  n3531_o <= gen6_n7_cnot1_j_n3528 (1);
  n3532_o <= gen6_n7_cnot1_j_n3528 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3533_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3534_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3535_o <= n3533_o & n3534_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3536 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3535_o,
    o => gen6_n8_cnot1_j_o);
  n3539_o <= gen6_n8_cnot1_j_n3536 (1);
  n3540_o <= gen6_n8_cnot1_j_n3536 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3541_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3542_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3543_o <= n3541_o & n3542_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3544 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3543_o,
    o => gen6_n9_cnot1_j_o);
  n3547_o <= gen6_n9_cnot1_j_n3544 (1);
  n3548_o <= gen6_n9_cnot1_j_n3544 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3549_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3550_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3551_o <= n3549_o & n3550_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3552 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3551_o,
    o => gen6_n10_cnot1_j_o);
  n3555_o <= gen6_n10_cnot1_j_n3552 (1);
  n3556_o <= gen6_n10_cnot1_j_n3552 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3557_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3558_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3559_o <= n3557_o & n3558_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3560 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3559_o,
    o => gen6_n11_cnot1_j_o);
  n3563_o <= gen6_n11_cnot1_j_n3560 (1);
  n3564_o <= gen6_n11_cnot1_j_n3560 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3565_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3566_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3567_o <= n3565_o & n3566_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3568 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3567_o,
    o => gen6_n12_cnot1_j_o);
  n3571_o <= gen6_n12_cnot1_j_n3568 (1);
  n3572_o <= gen6_n12_cnot1_j_n3568 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3573_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3574_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3575_o <= n3573_o & n3574_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3576 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3575_o,
    o => gen6_n13_cnot1_j_o);
  n3579_o <= gen6_n13_cnot1_j_n3576 (1);
  n3580_o <= gen6_n13_cnot1_j_n3576 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3581_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3582_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3583_o <= n3581_o & n3582_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3584 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3583_o,
    o => gen6_n14_cnot1_j_o);
  n3587_o <= gen6_n14_cnot1_j_n3584 (1);
  n3588_o <= gen6_n14_cnot1_j_n3584 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3589_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3590_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3591_o <= n3589_o & n3590_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3592 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3591_o,
    o => gen6_n15_cnot1_j_o);
  n3595_o <= gen6_n15_cnot1_j_n3592 (1);
  n3596_o <= gen6_n15_cnot1_j_n3592 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3597_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3598_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3599_o <= n3597_o & n3598_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3600 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3599_o,
    o => gen6_n16_cnot1_j_o);
  n3603_o <= gen6_n16_cnot1_j_n3600 (1);
  n3604_o <= gen6_n16_cnot1_j_n3600 (0);
  n3605_o <= n2861_o & n2853_o & n2845_o & n2837_o & n2829_o & n2821_o & n2813_o & n2805_o & n2797_o & n2789_o & n2781_o & n2773_o & n2765_o & n2757_o & n2749_o & n2741_o & n2863_o;
  n3606_o <= n2862_o & n2854_o & n2846_o & n2838_o & n2830_o & n2822_o & n2814_o & n2806_o & n2798_o & n2790_o & n2782_o & n2774_o & n2766_o & n2758_o & n2750_o & n2742_o & n2864_o;
  n3607_o <= n2866_o & n2873_o & n2881_o & n2889_o & n2897_o & n2905_o & n2913_o & n2921_o & n2929_o & n2937_o & n2945_o & n2953_o & n2961_o & n2969_o & n2977_o & n2985_o & n2865_o;
  n3608_o <= n2874_o & n2882_o & n2890_o & n2898_o & n2906_o & n2914_o & n2922_o & n2930_o & n2938_o & n2946_o & n2954_o & n2962_o & n2970_o & n2978_o & n2986_o & n2987_o;
  n3609_o <= n3164_o & n3153_o & n3142_o & n3131_o & n3120_o & n3109_o & n3098_o & n3087_o & n3076_o & n3065_o & n3054_o & n3043_o & n3032_o & n3021_o & n3010_o & n2999_o & n2988_o;
  n3610_o <= n3165_o & n3163_o & n3152_o & n3141_o & n3130_o & n3119_o & n3108_o & n3097_o & n3086_o & n3075_o & n3064_o & n3053_o & n3042_o & n3031_o & n3020_o & n3009_o & n2998_o;
  n3611_o <= n3166_o & n3162_o & n3151_o & n3140_o & n3129_o & n3118_o & n3107_o & n3096_o & n3085_o & n3074_o & n3063_o & n3052_o & n3041_o & n3030_o & n3019_o & n3008_o & n2997_o;
  n3612_o <= n3173_o & n3183_o & n3194_o & n3205_o & n3216_o & n3227_o & n3238_o & n3249_o & n3260_o & n3271_o & n3282_o & n3293_o & n3304_o & n3315_o & n3326_o & n3337_o & n3348_o;
  n3613_o <= n3185_o & n3196_o & n3207_o & n3218_o & n3229_o & n3240_o & n3251_o & n3262_o & n3273_o & n3284_o & n3295_o & n3306_o & n3317_o & n3328_o & n3339_o & n3350_o & n3351_o;
  n3614_o <= n3174_o & n3184_o & n3195_o & n3206_o & n3217_o & n3228_o & n3239_o & n3250_o & n3261_o & n3272_o & n3283_o & n3294_o & n3305_o & n3316_o & n3327_o & n3338_o & n3349_o;
  n3615_o <= n3472_o & n3464_o & n3456_o & n3448_o & n3440_o & n3432_o & n3424_o & n3416_o & n3408_o & n3400_o & n3392_o & n3384_o & n3376_o & n3368_o & n3360_o & n3352_o;
  n3616_o <= n3474_o & n3471_o & n3463_o & n3455_o & n3447_o & n3439_o & n3431_o & n3423_o & n3415_o & n3407_o & n3399_o & n3391_o & n3383_o & n3375_o & n3367_o & n3359_o & n3473_o;
  n3617_o <= n3603_o & n3595_o & n3587_o & n3579_o & n3571_o & n3563_o & n3555_o & n3547_o & n3539_o & n3531_o & n3523_o & n3515_o & n3507_o & n3499_o & n3491_o & n3483_o & n3475_o;
  n3618_o <= n3604_o & n3596_o & n3588_o & n3580_o & n3572_o & n3564_o & n3556_o & n3548_o & n3540_o & n3532_o & n3524_o & n3516_o & n3508_o & n3500_o & n3492_o & n3484_o & n3476_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2724_o : std_logic;
  signal n2725_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2726 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2731_o;
  o <= n2730_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2732_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2724_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2725_o <= n2724_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2726 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2725_o,
    o => gen1_n0_cnot0_o);
  n2729_o <= gen1_n0_cnot0_n2726 (1);
  n2730_o <= gen1_n0_cnot0_n2726 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2731_o <= ctrl_prop (1);
  n2732_o <= n2729_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n2575_o : std_logic;
  signal n2576_o : std_logic;
  signal n2577_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2578 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic;
  signal n2584_o : std_logic;
  signal n2585_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2586 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic;
  signal n2592_o : std_logic;
  signal n2593_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2594 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2602 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2605_o : std_logic;
  signal n2606_o : std_logic;
  signal n2607_o : std_logic;
  signal n2608_o : std_logic;
  signal n2609_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2610 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2618 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2626 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2634 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2642 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2650 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2658 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2661_o : std_logic;
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2666 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2674 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2682 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2690 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic;
  signal n2696_o : std_logic;
  signal n2697_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2698 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2706 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n2714 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic_vector (17 downto 0);
  signal n2721_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n2719_o;
  o <= n2720_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2721_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2575_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2576_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2577_o <= n2575_o & n2576_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2578 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2577_o,
    o => gen1_n0_cnot0_o);
  n2581_o <= gen1_n0_cnot0_n2578 (1);
  n2582_o <= gen1_n0_cnot0_n2578 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2583_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2584_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2585_o <= n2583_o & n2584_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2586 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2585_o,
    o => gen1_n1_cnot0_o);
  n2589_o <= gen1_n1_cnot0_n2586 (1);
  n2590_o <= gen1_n1_cnot0_n2586 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2591_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2592_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2593_o <= n2591_o & n2592_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2594 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2593_o,
    o => gen1_n2_cnot0_o);
  n2597_o <= gen1_n2_cnot0_n2594 (1);
  n2598_o <= gen1_n2_cnot0_n2594 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2599_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2600_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2601_o <= n2599_o & n2600_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2602 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2601_o,
    o => gen1_n3_cnot0_o);
  n2605_o <= gen1_n3_cnot0_n2602 (1);
  n2606_o <= gen1_n3_cnot0_n2602 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2607_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2608_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2609_o <= n2607_o & n2608_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2610 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2609_o,
    o => gen1_n4_cnot0_o);
  n2613_o <= gen1_n4_cnot0_n2610 (1);
  n2614_o <= gen1_n4_cnot0_n2610 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2615_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2616_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2617_o <= n2615_o & n2616_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2618 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2617_o,
    o => gen1_n5_cnot0_o);
  n2621_o <= gen1_n5_cnot0_n2618 (1);
  n2622_o <= gen1_n5_cnot0_n2618 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2623_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2624_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2625_o <= n2623_o & n2624_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2626 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2625_o,
    o => gen1_n6_cnot0_o);
  n2629_o <= gen1_n6_cnot0_n2626 (1);
  n2630_o <= gen1_n6_cnot0_n2626 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2631_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2632_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2633_o <= n2631_o & n2632_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2634 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2633_o,
    o => gen1_n7_cnot0_o);
  n2637_o <= gen1_n7_cnot0_n2634 (1);
  n2638_o <= gen1_n7_cnot0_n2634 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2639_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2640_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2641_o <= n2639_o & n2640_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2642 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2641_o,
    o => gen1_n8_cnot0_o);
  n2645_o <= gen1_n8_cnot0_n2642 (1);
  n2646_o <= gen1_n8_cnot0_n2642 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2647_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2648_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2649_o <= n2647_o & n2648_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2650 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2649_o,
    o => gen1_n9_cnot0_o);
  n2653_o <= gen1_n9_cnot0_n2650 (1);
  n2654_o <= gen1_n9_cnot0_n2650 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2655_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2656_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2657_o <= n2655_o & n2656_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2658 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2657_o,
    o => gen1_n10_cnot0_o);
  n2661_o <= gen1_n10_cnot0_n2658 (1);
  n2662_o <= gen1_n10_cnot0_n2658 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2663_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2664_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2665_o <= n2663_o & n2664_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2666 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2665_o,
    o => gen1_n11_cnot0_o);
  n2669_o <= gen1_n11_cnot0_n2666 (1);
  n2670_o <= gen1_n11_cnot0_n2666 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2671_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2672_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2673_o <= n2671_o & n2672_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2674 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2673_o,
    o => gen1_n12_cnot0_o);
  n2677_o <= gen1_n12_cnot0_n2674 (1);
  n2678_o <= gen1_n12_cnot0_n2674 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2679_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2680_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2681_o <= n2679_o & n2680_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2682 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2681_o,
    o => gen1_n13_cnot0_o);
  n2685_o <= gen1_n13_cnot0_n2682 (1);
  n2686_o <= gen1_n13_cnot0_n2682 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2687_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2688_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2689_o <= n2687_o & n2688_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2690 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2689_o,
    o => gen1_n14_cnot0_o);
  n2693_o <= gen1_n14_cnot0_n2690 (1);
  n2694_o <= gen1_n14_cnot0_n2690 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2695_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2696_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2697_o <= n2695_o & n2696_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2698 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2697_o,
    o => gen1_n15_cnot0_o);
  n2701_o <= gen1_n15_cnot0_n2698 (1);
  n2702_o <= gen1_n15_cnot0_n2698 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2703_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2704_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2705_o <= n2703_o & n2704_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2706 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2705_o,
    o => gen1_n16_cnot0_o);
  n2709_o <= gen1_n16_cnot0_n2706 (1);
  n2710_o <= gen1_n16_cnot0_n2706 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2711_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2712_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2713_o <= n2711_o & n2712_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n2714 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n2713_o,
    o => gen1_n17_cnot0_o);
  n2717_o <= gen1_n17_cnot0_n2714 (1);
  n2718_o <= gen1_n17_cnot0_n2714 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2719_o <= ctrl_prop (18);
  n2720_o <= n2718_o & n2710_o & n2702_o & n2694_o & n2686_o & n2678_o & n2670_o & n2662_o & n2654_o & n2646_o & n2638_o & n2630_o & n2622_o & n2614_o & n2606_o & n2598_o & n2590_o & n2582_o;
  n2721_o <= n2717_o & n2709_o & n2701_o & n2693_o & n2685_o & n2677_o & n2669_o & n2661_o & n2653_o & n2645_o & n2637_o & n2629_o & n2621_o & n2613_o & n2605_o & n2597_o & n2589_o & n2581_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n2561 : std_logic;
  signal cnotr_n2562 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n2567 : std_logic_vector (17 downto 0);
  signal add_n2568 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n2561;
  a_out <= add_n2567;
  s <= add_n2568;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2562; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2561 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2562 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2567 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2568 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic_vector (1 downto 0);
  signal cnota_n1763 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic_vector (1 downto 0);
  signal cnotb_n1770 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1773_o : std_logic;
  signal n1774_o : std_logic;
  signal n1775_o : std_logic_vector (1 downto 0);
  signal n1776_o : std_logic;
  signal n1777_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1778 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic_vector (1 downto 0);
  signal n1787_o : std_logic;
  signal n1788_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1789 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1799 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic_vector (1 downto 0);
  signal n1809_o : std_logic;
  signal n1810_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1811 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1821 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic_vector (1 downto 0);
  signal n1831_o : std_logic;
  signal n1832_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1833 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1843 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic_vector (1 downto 0);
  signal n1853_o : std_logic;
  signal n1854_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1855 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1865 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic_vector (1 downto 0);
  signal n1875_o : std_logic;
  signal n1876_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1877 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1887 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic_vector (1 downto 0);
  signal n1897_o : std_logic;
  signal n1898_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1899 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1909 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic_vector (1 downto 0);
  signal n1919_o : std_logic;
  signal n1920_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1921 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1931 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic_vector (1 downto 0);
  signal n1941_o : std_logic;
  signal n1942_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1943 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1953 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic_vector (1 downto 0);
  signal n1963_o : std_logic;
  signal n1964_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1965 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1975 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic_vector (1 downto 0);
  signal n1985_o : std_logic;
  signal n1986_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1987 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1997 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic_vector (1 downto 0);
  signal n2007_o : std_logic;
  signal n2008_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n2009 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n2019 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic_vector (1 downto 0);
  signal n2029_o : std_logic;
  signal n2030_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n2031 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n2041 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic_vector (1 downto 0);
  signal n2051_o : std_logic;
  signal n2052_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n2053 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n2063 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic_vector (1 downto 0);
  signal n2073_o : std_logic;
  signal n2074_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n2075 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n2085 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic_vector (1 downto 0);
  signal n2095_o : std_logic;
  signal n2096_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n2097 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n2107 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic_vector (1 downto 0);
  signal n2117_o : std_logic;
  signal n2118_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n2119 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n2129 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic_vector (1 downto 0);
  signal n2139_o : std_logic;
  signal n2140_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n2141 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n2151 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic_vector (1 downto 0);
  signal n2161_o : std_logic;
  signal n2162_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n2163 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n2173 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic_vector (1 downto 0);
  signal n2183_o : std_logic;
  signal n2184_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n2185 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n2195 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic_vector (1 downto 0);
  signal n2205_o : std_logic;
  signal n2206_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n2207 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2210_o : std_logic;
  signal n2211_o : std_logic;
  signal n2212_o : std_logic;
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n2217 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic_vector (1 downto 0);
  signal n2227_o : std_logic;
  signal n2228_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n2229 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n2239 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic_vector (1 downto 0);
  signal n2249_o : std_logic;
  signal n2250_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n2251 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n2261 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n2268_o : std_logic;
  signal n2269_o : std_logic;
  signal n2270_o : std_logic_vector (1 downto 0);
  signal n2271_o : std_logic;
  signal n2272_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n2273 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2276_o : std_logic;
  signal n2277_o : std_logic;
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n2283 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic_vector (1 downto 0);
  signal n2293_o : std_logic;
  signal n2294_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n2295 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n2305 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic_vector (1 downto 0);
  signal n2315_o : std_logic;
  signal n2316_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n2317 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n2327 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic_vector (1 downto 0);
  signal n2337_o : std_logic;
  signal n2338_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n2339 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n2349 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic_vector (1 downto 0);
  signal n2359_o : std_logic;
  signal n2360_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n2361 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n2371 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic_vector (1 downto 0);
  signal n2381_o : std_logic;
  signal n2382_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n2383 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n2393 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic_vector (1 downto 0);
  signal n2403_o : std_logic;
  signal n2404_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n2405 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n2415 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic_vector (1 downto 0);
  signal n2425_o : std_logic;
  signal n2426_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n2427 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n2437 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic_vector (1 downto 0);
  signal n2447_o : std_logic;
  signal n2448_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n2449 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2452_o : std_logic;
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n2459 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic;
  signal n2468_o : std_logic_vector (1 downto 0);
  signal n2469_o : std_logic;
  signal n2470_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n2471 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2474_o : std_logic;
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n2481 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n2484_o : std_logic;
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic_vector (1 downto 0);
  signal cnoteb_n2491 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic_vector (1 downto 0);
  signal cnotea_n2498 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic_vector (17 downto 0);
  signal n2504_o : std_logic_vector (17 downto 0);
  signal n2505_o : std_logic_vector (17 downto 0);
  signal n2506_o : std_logic_vector (16 downto 0);
  signal n2507_o : std_logic_vector (16 downto 0);
  signal n2508_o : std_logic_vector (16 downto 0);
  signal n2509_o : std_logic_vector (16 downto 0);
  signal n2510_o : std_logic_vector (3 downto 0);
  signal n2511_o : std_logic_vector (3 downto 0);
  signal n2512_o : std_logic_vector (3 downto 0);
  signal n2513_o : std_logic_vector (3 downto 0);
  signal n2514_o : std_logic_vector (3 downto 0);
  signal n2515_o : std_logic_vector (3 downto 0);
  signal n2516_o : std_logic_vector (3 downto 0);
  signal n2517_o : std_logic_vector (3 downto 0);
  signal n2518_o : std_logic_vector (3 downto 0);
  signal n2519_o : std_logic_vector (3 downto 0);
  signal n2520_o : std_logic_vector (3 downto 0);
  signal n2521_o : std_logic_vector (3 downto 0);
  signal n2522_o : std_logic_vector (3 downto 0);
  signal n2523_o : std_logic_vector (3 downto 0);
  signal n2524_o : std_logic_vector (3 downto 0);
  signal n2525_o : std_logic_vector (3 downto 0);
  signal n2526_o : std_logic_vector (3 downto 0);
  signal n2527_o : std_logic_vector (3 downto 0);
  signal n2528_o : std_logic_vector (3 downto 0);
  signal n2529_o : std_logic_vector (3 downto 0);
  signal n2530_o : std_logic_vector (3 downto 0);
  signal n2531_o : std_logic_vector (3 downto 0);
  signal n2532_o : std_logic_vector (3 downto 0);
  signal n2533_o : std_logic_vector (3 downto 0);
  signal n2534_o : std_logic_vector (3 downto 0);
  signal n2535_o : std_logic_vector (3 downto 0);
  signal n2536_o : std_logic_vector (3 downto 0);
  signal n2537_o : std_logic_vector (3 downto 0);
  signal n2538_o : std_logic_vector (3 downto 0);
  signal n2539_o : std_logic_vector (3 downto 0);
  signal n2540_o : std_logic_vector (3 downto 0);
  signal n2541_o : std_logic_vector (3 downto 0);
  signal n2542_o : std_logic_vector (3 downto 0);
  signal n2543_o : std_logic_vector (3 downto 0);
  signal n2544_o : std_logic_vector (3 downto 0);
  signal n2545_o : std_logic_vector (3 downto 0);
  signal n2546_o : std_logic_vector (3 downto 0);
  signal n2547_o : std_logic_vector (3 downto 0);
  signal n2548_o : std_logic_vector (3 downto 0);
  signal n2549_o : std_logic_vector (3 downto 0);
  signal n2550_o : std_logic_vector (3 downto 0);
  signal n2551_o : std_logic_vector (3 downto 0);
  signal n2552_o : std_logic_vector (3 downto 0);
  signal n2553_o : std_logic_vector (3 downto 0);
  signal n2554_o : std_logic_vector (3 downto 0);
  signal n2555_o : std_logic_vector (3 downto 0);
  signal n2556_o : std_logic_vector (3 downto 0);
  signal n2557_o : std_logic_vector (3 downto 0);
begin
  a_out <= n2503_o;
  b_out <= n2504_o;
  s <= n2505_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n2506_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n2507_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n2508_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n2509_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1766_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1773_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1767_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n2495_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1760_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1761_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1762_o <= n1760_o & n1761_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1763 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1762_o,
    o => cnota_o);
  n1766_o <= cnota_n1763 (1);
  n1767_o <= cnota_n1763 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1768_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1769_o <= n1768_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1770 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1769_o,
    o => cnotb_o);
  n1773_o <= cnotb_n1770 (1);
  n1774_o <= cnotb_n1770 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1775_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1776_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1777_o <= n1775_o & n1776_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1778 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1777_o,
    o => ccnotc_o);
  n1781_o <= ccnotc_n1778 (2);
  n1782_o <= ccnotc_n1778 (1);
  n1783_o <= ccnotc_n1778 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n2510_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n2511_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n2512_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1784_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1785_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1786_o <= n1784_o & n1785_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1787_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1788_o <= n1786_o & n1787_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1789 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1788_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n1792_o <= gen1_n1_ccnot1_n1789 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n1793_o <= gen1_n1_ccnot1_n1789 (1);
  n1794_o <= gen1_n1_ccnot1_n1789 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1795_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1796_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1797_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1798_o <= n1796_o & n1797_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1799 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1798_o,
    o => gen1_n1_cnot1_o);
  n1802_o <= gen1_n1_cnot1_n1799 (1);
  n1803_o <= gen1_n1_cnot1_n1799 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1804_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1805_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1806_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1807_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1808_o <= n1806_o & n1807_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1809_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1810_o <= n1808_o & n1809_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1811 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1810_o,
    o => gen1_n1_ccnot2_o);
  n1814_o <= gen1_n1_ccnot2_n1811 (2);
  n1815_o <= gen1_n1_ccnot2_n1811 (1);
  n1816_o <= gen1_n1_ccnot2_n1811 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1817_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1818_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1819_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1820_o <= n1818_o & n1819_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1821 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1820_o,
    o => gen1_n1_cnot2_o);
  n1824_o <= gen1_n1_cnot2_n1821 (1);
  n1825_o <= gen1_n1_cnot2_n1821 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1826_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1827_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n2513_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n2514_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2515_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1828_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1829_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1830_o <= n1828_o & n1829_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1831_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1832_o <= n1830_o & n1831_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1833 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1832_o,
    o => gen1_n2_ccnot1_o);
  n1836_o <= gen1_n2_ccnot1_n1833 (2);
  n1837_o <= gen1_n2_ccnot1_n1833 (1);
  n1838_o <= gen1_n2_ccnot1_n1833 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1839_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1840_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1841_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1842_o <= n1840_o & n1841_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1843 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1842_o,
    o => gen1_n2_cnot1_o);
  n1846_o <= gen1_n2_cnot1_n1843 (1);
  n1847_o <= gen1_n2_cnot1_n1843 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1848_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1849_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1850_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1851_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1852_o <= n1850_o & n1851_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1853_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1854_o <= n1852_o & n1853_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1855 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1854_o,
    o => gen1_n2_ccnot2_o);
  n1858_o <= gen1_n2_ccnot2_n1855 (2);
  n1859_o <= gen1_n2_ccnot2_n1855 (1);
  n1860_o <= gen1_n2_ccnot2_n1855 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1861_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1862_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1863_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1864_o <= n1862_o & n1863_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1865 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1864_o,
    o => gen1_n2_cnot2_o);
  n1868_o <= gen1_n2_cnot2_n1865 (1);
  n1869_o <= gen1_n2_cnot2_n1865 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1870_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1871_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2516_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2517_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2518_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1872_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1873_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1874_o <= n1872_o & n1873_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1875_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1876_o <= n1874_o & n1875_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1877 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1876_o,
    o => gen1_n3_ccnot1_o);
  n1880_o <= gen1_n3_ccnot1_n1877 (2);
  n1881_o <= gen1_n3_ccnot1_n1877 (1);
  n1882_o <= gen1_n3_ccnot1_n1877 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1883_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1884_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1885_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1886_o <= n1884_o & n1885_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1887 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1886_o,
    o => gen1_n3_cnot1_o);
  n1890_o <= gen1_n3_cnot1_n1887 (1);
  n1891_o <= gen1_n3_cnot1_n1887 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1892_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1893_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1894_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1895_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1896_o <= n1894_o & n1895_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1897_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1898_o <= n1896_o & n1897_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1899 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1898_o,
    o => gen1_n3_ccnot2_o);
  n1902_o <= gen1_n3_ccnot2_n1899 (2);
  n1903_o <= gen1_n3_ccnot2_n1899 (1);
  n1904_o <= gen1_n3_ccnot2_n1899 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1905_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1906_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1907_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1908_o <= n1906_o & n1907_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1909 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1908_o,
    o => gen1_n3_cnot2_o);
  n1912_o <= gen1_n3_cnot2_n1909 (1);
  n1913_o <= gen1_n3_cnot2_n1909 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1914_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1915_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2519_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2520_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2521_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1916_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1917_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1918_o <= n1916_o & n1917_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1919_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1920_o <= n1918_o & n1919_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1921 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1920_o,
    o => gen1_n4_ccnot1_o);
  n1924_o <= gen1_n4_ccnot1_n1921 (2);
  n1925_o <= gen1_n4_ccnot1_n1921 (1);
  n1926_o <= gen1_n4_ccnot1_n1921 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1927_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1928_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1929_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1930_o <= n1928_o & n1929_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1931 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1930_o,
    o => gen1_n4_cnot1_o);
  n1934_o <= gen1_n4_cnot1_n1931 (1);
  n1935_o <= gen1_n4_cnot1_n1931 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1936_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1937_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1938_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1939_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1940_o <= n1938_o & n1939_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1941_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1942_o <= n1940_o & n1941_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1943 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1942_o,
    o => gen1_n4_ccnot2_o);
  n1946_o <= gen1_n4_ccnot2_n1943 (2);
  n1947_o <= gen1_n4_ccnot2_n1943 (1);
  n1948_o <= gen1_n4_ccnot2_n1943 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1949_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1950_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1951_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1952_o <= n1950_o & n1951_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1953 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1952_o,
    o => gen1_n4_cnot2_o);
  n1956_o <= gen1_n4_cnot2_n1953 (1);
  n1957_o <= gen1_n4_cnot2_n1953 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1958_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1959_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2522_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2523_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2524_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1960_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1961_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1962_o <= n1960_o & n1961_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1963_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1964_o <= n1962_o & n1963_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1965 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1964_o,
    o => gen1_n5_ccnot1_o);
  n1968_o <= gen1_n5_ccnot1_n1965 (2);
  n1969_o <= gen1_n5_ccnot1_n1965 (1);
  n1970_o <= gen1_n5_ccnot1_n1965 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1971_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1972_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1973_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1974_o <= n1972_o & n1973_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1975 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1974_o,
    o => gen1_n5_cnot1_o);
  n1978_o <= gen1_n5_cnot1_n1975 (1);
  n1979_o <= gen1_n5_cnot1_n1975 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1980_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1981_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1982_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1983_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1984_o <= n1982_o & n1983_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1985_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1986_o <= n1984_o & n1985_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1987 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1986_o,
    o => gen1_n5_ccnot2_o);
  n1990_o <= gen1_n5_ccnot2_n1987 (2);
  n1991_o <= gen1_n5_ccnot2_n1987 (1);
  n1992_o <= gen1_n5_ccnot2_n1987 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1993_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1994_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1995_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1996_o <= n1994_o & n1995_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1997 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1996_o,
    o => gen1_n5_cnot2_o);
  n2000_o <= gen1_n5_cnot2_n1997 (1);
  n2001_o <= gen1_n5_cnot2_n1997 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2002_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2003_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2525_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2526_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2527_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2004_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2005_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2006_o <= n2004_o & n2005_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2007_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2008_o <= n2006_o & n2007_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n2009 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n2008_o,
    o => gen1_n6_ccnot1_o);
  n2012_o <= gen1_n6_ccnot1_n2009 (2);
  n2013_o <= gen1_n6_ccnot1_n2009 (1);
  n2014_o <= gen1_n6_ccnot1_n2009 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2015_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2016_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2017_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2018_o <= n2016_o & n2017_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n2019 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n2018_o,
    o => gen1_n6_cnot1_o);
  n2022_o <= gen1_n6_cnot1_n2019 (1);
  n2023_o <= gen1_n6_cnot1_n2019 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2024_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2025_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2026_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2027_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2028_o <= n2026_o & n2027_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2029_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2030_o <= n2028_o & n2029_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n2031 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n2030_o,
    o => gen1_n6_ccnot2_o);
  n2034_o <= gen1_n6_ccnot2_n2031 (2);
  n2035_o <= gen1_n6_ccnot2_n2031 (1);
  n2036_o <= gen1_n6_ccnot2_n2031 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2037_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2038_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2039_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2040_o <= n2038_o & n2039_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n2041 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n2040_o,
    o => gen1_n6_cnot2_o);
  n2044_o <= gen1_n6_cnot2_n2041 (1);
  n2045_o <= gen1_n6_cnot2_n2041 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2046_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2047_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2528_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2529_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2530_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2048_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2049_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2050_o <= n2048_o & n2049_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2051_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2052_o <= n2050_o & n2051_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n2053 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n2052_o,
    o => gen1_n7_ccnot1_o);
  n2056_o <= gen1_n7_ccnot1_n2053 (2);
  n2057_o <= gen1_n7_ccnot1_n2053 (1);
  n2058_o <= gen1_n7_ccnot1_n2053 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2059_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2060_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2061_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2062_o <= n2060_o & n2061_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n2063 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n2062_o,
    o => gen1_n7_cnot1_o);
  n2066_o <= gen1_n7_cnot1_n2063 (1);
  n2067_o <= gen1_n7_cnot1_n2063 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2068_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2069_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2070_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2071_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2072_o <= n2070_o & n2071_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2073_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2074_o <= n2072_o & n2073_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n2075 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n2074_o,
    o => gen1_n7_ccnot2_o);
  n2078_o <= gen1_n7_ccnot2_n2075 (2);
  n2079_o <= gen1_n7_ccnot2_n2075 (1);
  n2080_o <= gen1_n7_ccnot2_n2075 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2081_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2082_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2083_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2084_o <= n2082_o & n2083_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n2085 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n2084_o,
    o => gen1_n7_cnot2_o);
  n2088_o <= gen1_n7_cnot2_n2085 (1);
  n2089_o <= gen1_n7_cnot2_n2085 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2090_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2091_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2531_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2532_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2533_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2092_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2093_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2094_o <= n2092_o & n2093_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2095_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2096_o <= n2094_o & n2095_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n2097 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n2096_o,
    o => gen1_n8_ccnot1_o);
  n2100_o <= gen1_n8_ccnot1_n2097 (2);
  n2101_o <= gen1_n8_ccnot1_n2097 (1);
  n2102_o <= gen1_n8_ccnot1_n2097 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2103_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2104_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2105_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2106_o <= n2104_o & n2105_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n2107 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n2106_o,
    o => gen1_n8_cnot1_o);
  n2110_o <= gen1_n8_cnot1_n2107 (1);
  n2111_o <= gen1_n8_cnot1_n2107 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2112_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2113_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2114_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2115_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2116_o <= n2114_o & n2115_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2117_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2118_o <= n2116_o & n2117_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n2119 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n2118_o,
    o => gen1_n8_ccnot2_o);
  n2122_o <= gen1_n8_ccnot2_n2119 (2);
  n2123_o <= gen1_n8_ccnot2_n2119 (1);
  n2124_o <= gen1_n8_ccnot2_n2119 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2125_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2126_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2127_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2128_o <= n2126_o & n2127_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n2129 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n2128_o,
    o => gen1_n8_cnot2_o);
  n2132_o <= gen1_n8_cnot2_n2129 (1);
  n2133_o <= gen1_n8_cnot2_n2129 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2134_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2135_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2534_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2535_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2536_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2136_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2137_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2138_o <= n2136_o & n2137_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2139_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2140_o <= n2138_o & n2139_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n2141 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n2140_o,
    o => gen1_n9_ccnot1_o);
  n2144_o <= gen1_n9_ccnot1_n2141 (2);
  n2145_o <= gen1_n9_ccnot1_n2141 (1);
  n2146_o <= gen1_n9_ccnot1_n2141 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2147_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2148_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2149_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2150_o <= n2148_o & n2149_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n2151 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n2150_o,
    o => gen1_n9_cnot1_o);
  n2154_o <= gen1_n9_cnot1_n2151 (1);
  n2155_o <= gen1_n9_cnot1_n2151 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2156_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2157_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2158_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2159_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2160_o <= n2158_o & n2159_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2161_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2162_o <= n2160_o & n2161_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n2163 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n2162_o,
    o => gen1_n9_ccnot2_o);
  n2166_o <= gen1_n9_ccnot2_n2163 (2);
  n2167_o <= gen1_n9_ccnot2_n2163 (1);
  n2168_o <= gen1_n9_ccnot2_n2163 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2169_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2170_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2171_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2172_o <= n2170_o & n2171_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n2173 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n2172_o,
    o => gen1_n9_cnot2_o);
  n2176_o <= gen1_n9_cnot2_n2173 (1);
  n2177_o <= gen1_n9_cnot2_n2173 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2178_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2179_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2537_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2538_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2539_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2180_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2181_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2182_o <= n2180_o & n2181_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2183_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2184_o <= n2182_o & n2183_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n2185 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n2184_o,
    o => gen1_n10_ccnot1_o);
  n2188_o <= gen1_n10_ccnot1_n2185 (2);
  n2189_o <= gen1_n10_ccnot1_n2185 (1);
  n2190_o <= gen1_n10_ccnot1_n2185 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2191_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2192_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2193_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2194_o <= n2192_o & n2193_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n2195 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n2194_o,
    o => gen1_n10_cnot1_o);
  n2198_o <= gen1_n10_cnot1_n2195 (1);
  n2199_o <= gen1_n10_cnot1_n2195 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2200_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2201_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2202_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2203_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2204_o <= n2202_o & n2203_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2205_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2206_o <= n2204_o & n2205_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n2207 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n2206_o,
    o => gen1_n10_ccnot2_o);
  n2210_o <= gen1_n10_ccnot2_n2207 (2);
  n2211_o <= gen1_n10_ccnot2_n2207 (1);
  n2212_o <= gen1_n10_ccnot2_n2207 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2213_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2214_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2215_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2216_o <= n2214_o & n2215_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n2217 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n2216_o,
    o => gen1_n10_cnot2_o);
  n2220_o <= gen1_n10_cnot2_n2217 (1);
  n2221_o <= gen1_n10_cnot2_n2217 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2222_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2223_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2540_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2541_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2542_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2224_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2225_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2226_o <= n2224_o & n2225_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2227_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2228_o <= n2226_o & n2227_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n2229 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n2228_o,
    o => gen1_n11_ccnot1_o);
  n2232_o <= gen1_n11_ccnot1_n2229 (2);
  n2233_o <= gen1_n11_ccnot1_n2229 (1);
  n2234_o <= gen1_n11_ccnot1_n2229 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2235_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2236_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2237_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2238_o <= n2236_o & n2237_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n2239 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n2238_o,
    o => gen1_n11_cnot1_o);
  n2242_o <= gen1_n11_cnot1_n2239 (1);
  n2243_o <= gen1_n11_cnot1_n2239 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2244_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2245_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2246_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2247_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2248_o <= n2246_o & n2247_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2249_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2250_o <= n2248_o & n2249_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n2251 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n2250_o,
    o => gen1_n11_ccnot2_o);
  n2254_o <= gen1_n11_ccnot2_n2251 (2);
  n2255_o <= gen1_n11_ccnot2_n2251 (1);
  n2256_o <= gen1_n11_ccnot2_n2251 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2257_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2258_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2259_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2260_o <= n2258_o & n2259_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n2261 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n2260_o,
    o => gen1_n11_cnot2_o);
  n2264_o <= gen1_n11_cnot2_n2261 (1);
  n2265_o <= gen1_n11_cnot2_n2261 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2266_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2267_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2543_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2544_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2545_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2268_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2269_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2270_o <= n2268_o & n2269_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2271_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2272_o <= n2270_o & n2271_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n2273 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n2272_o,
    o => gen1_n12_ccnot1_o);
  n2276_o <= gen1_n12_ccnot1_n2273 (2);
  n2277_o <= gen1_n12_ccnot1_n2273 (1);
  n2278_o <= gen1_n12_ccnot1_n2273 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2279_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2280_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2281_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2282_o <= n2280_o & n2281_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n2283 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n2282_o,
    o => gen1_n12_cnot1_o);
  n2286_o <= gen1_n12_cnot1_n2283 (1);
  n2287_o <= gen1_n12_cnot1_n2283 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2288_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2289_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2290_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2291_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2292_o <= n2290_o & n2291_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2293_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2294_o <= n2292_o & n2293_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n2295 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n2294_o,
    o => gen1_n12_ccnot2_o);
  n2298_o <= gen1_n12_ccnot2_n2295 (2);
  n2299_o <= gen1_n12_ccnot2_n2295 (1);
  n2300_o <= gen1_n12_ccnot2_n2295 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2301_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2302_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2303_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2304_o <= n2302_o & n2303_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n2305 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n2304_o,
    o => gen1_n12_cnot2_o);
  n2308_o <= gen1_n12_cnot2_n2305 (1);
  n2309_o <= gen1_n12_cnot2_n2305 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2310_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2311_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2546_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2547_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2548_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2312_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2313_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2314_o <= n2312_o & n2313_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2315_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2316_o <= n2314_o & n2315_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n2317 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n2316_o,
    o => gen1_n13_ccnot1_o);
  n2320_o <= gen1_n13_ccnot1_n2317 (2);
  n2321_o <= gen1_n13_ccnot1_n2317 (1);
  n2322_o <= gen1_n13_ccnot1_n2317 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2323_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2324_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2325_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2326_o <= n2324_o & n2325_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n2327 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n2326_o,
    o => gen1_n13_cnot1_o);
  n2330_o <= gen1_n13_cnot1_n2327 (1);
  n2331_o <= gen1_n13_cnot1_n2327 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2332_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2333_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2334_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2335_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2336_o <= n2334_o & n2335_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2337_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2338_o <= n2336_o & n2337_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n2339 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n2338_o,
    o => gen1_n13_ccnot2_o);
  n2342_o <= gen1_n13_ccnot2_n2339 (2);
  n2343_o <= gen1_n13_ccnot2_n2339 (1);
  n2344_o <= gen1_n13_ccnot2_n2339 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2345_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2346_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2347_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2348_o <= n2346_o & n2347_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n2349 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n2348_o,
    o => gen1_n13_cnot2_o);
  n2352_o <= gen1_n13_cnot2_n2349 (1);
  n2353_o <= gen1_n13_cnot2_n2349 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2354_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2355_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2549_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2550_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2551_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2356_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2357_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2358_o <= n2356_o & n2357_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2359_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2360_o <= n2358_o & n2359_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n2361 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n2360_o,
    o => gen1_n14_ccnot1_o);
  n2364_o <= gen1_n14_ccnot1_n2361 (2);
  n2365_o <= gen1_n14_ccnot1_n2361 (1);
  n2366_o <= gen1_n14_ccnot1_n2361 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2367_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2368_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2369_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2370_o <= n2368_o & n2369_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n2371 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n2370_o,
    o => gen1_n14_cnot1_o);
  n2374_o <= gen1_n14_cnot1_n2371 (1);
  n2375_o <= gen1_n14_cnot1_n2371 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2376_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2377_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2378_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2379_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2380_o <= n2378_o & n2379_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2381_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2382_o <= n2380_o & n2381_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n2383 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n2382_o,
    o => gen1_n14_ccnot2_o);
  n2386_o <= gen1_n14_ccnot2_n2383 (2);
  n2387_o <= gen1_n14_ccnot2_n2383 (1);
  n2388_o <= gen1_n14_ccnot2_n2383 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2389_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2390_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2391_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2392_o <= n2390_o & n2391_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n2393 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n2392_o,
    o => gen1_n14_cnot2_o);
  n2396_o <= gen1_n14_cnot2_n2393 (1);
  n2397_o <= gen1_n14_cnot2_n2393 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2398_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2399_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2552_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2553_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2554_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2400_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2401_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2402_o <= n2400_o & n2401_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2403_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2404_o <= n2402_o & n2403_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n2405 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n2404_o,
    o => gen1_n15_ccnot1_o);
  n2408_o <= gen1_n15_ccnot1_n2405 (2);
  n2409_o <= gen1_n15_ccnot1_n2405 (1);
  n2410_o <= gen1_n15_ccnot1_n2405 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2411_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2412_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2413_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2414_o <= n2412_o & n2413_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n2415 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n2414_o,
    o => gen1_n15_cnot1_o);
  n2418_o <= gen1_n15_cnot1_n2415 (1);
  n2419_o <= gen1_n15_cnot1_n2415 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2420_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2421_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2422_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2423_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2424_o <= n2422_o & n2423_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2425_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2426_o <= n2424_o & n2425_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n2427 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n2426_o,
    o => gen1_n15_ccnot2_o);
  n2430_o <= gen1_n15_ccnot2_n2427 (2);
  n2431_o <= gen1_n15_ccnot2_n2427 (1);
  n2432_o <= gen1_n15_ccnot2_n2427 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2433_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2434_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2435_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2436_o <= n2434_o & n2435_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n2437 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n2436_o,
    o => gen1_n15_cnot2_o);
  n2440_o <= gen1_n15_cnot2_n2437 (1);
  n2441_o <= gen1_n15_cnot2_n2437 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2442_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2443_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n2555_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n2556_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n2557_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2444_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2445_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2446_o <= n2444_o & n2445_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2447_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2448_o <= n2446_o & n2447_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n2449 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n2448_o,
    o => gen1_n16_ccnot1_o);
  n2452_o <= gen1_n16_ccnot1_n2449 (2);
  n2453_o <= gen1_n16_ccnot1_n2449 (1);
  n2454_o <= gen1_n16_ccnot1_n2449 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2455_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2456_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2457_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2458_o <= n2456_o & n2457_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n2459 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n2458_o,
    o => gen1_n16_cnot1_o);
  n2462_o <= gen1_n16_cnot1_n2459 (1);
  n2463_o <= gen1_n16_cnot1_n2459 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2464_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2465_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2466_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2467_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2468_o <= n2466_o & n2467_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2469_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2470_o <= n2468_o & n2469_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n2471 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n2470_o,
    o => gen1_n16_ccnot2_o);
  n2474_o <= gen1_n16_ccnot2_n2471 (2);
  n2475_o <= gen1_n16_ccnot2_n2471 (1);
  n2476_o <= gen1_n16_ccnot2_n2471 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2477_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2478_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2479_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2480_o <= n2478_o & n2479_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n2481 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n2480_o,
    o => gen1_n16_cnot2_o);
  n2484_o <= gen1_n16_cnot2_n2481 (1);
  n2485_o <= gen1_n16_cnot2_n2481 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2486_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2487_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n2488_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n2489_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n2490_o <= n2488_o & n2489_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n2491 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n2490_o,
    o => cnoteb_o);
  n2494_o <= cnoteb_n2491 (1);
  n2495_o <= cnoteb_n2491 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n2496_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n2497_o <= n2496_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n2498 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n2497_o,
    o => cnotea_o);
  n2501_o <= cnotea_n2498 (1);
  n2502_o <= cnotea_n2498 (0);
  n2503_o <= n2501_o & a_s;
  n2504_o <= n2494_o & b_s;
  n2505_o <= n2502_o & s_s;
  n2506_o <= n2484_o & n2440_o & n2396_o & n2352_o & n2308_o & n2264_o & n2220_o & n2176_o & n2132_o & n2088_o & n2044_o & n2000_o & n1956_o & n1912_o & n1868_o & n1824_o & n1781_o;
  n2507_o <= n2486_o & n2442_o & n2398_o & n2354_o & n2310_o & n2266_o & n2222_o & n2178_o & n2134_o & n2090_o & n2046_o & n2002_o & n1958_o & n1914_o & n1870_o & n1826_o & n1782_o;
  n2508_o <= n2485_o & n2441_o & n2397_o & n2353_o & n2309_o & n2265_o & n2221_o & n2177_o & n2133_o & n2089_o & n2045_o & n2001_o & n1957_o & n1913_o & n1869_o & n1825_o & n1774_o;
  n2509_o <= n2487_o & n2443_o & n2399_o & n2355_o & n2311_o & n2267_o & n2223_o & n2179_o & n2135_o & n2091_o & n2047_o & n2003_o & n1959_o & n1915_o & n1871_o & n1827_o & n1783_o;
  n2510_o <= n1794_o & n1793_o & n1792_o & n1795_o;
  n2511_o <= n1805_o & n1803_o & n1802_o & n1804_o;
  n2512_o <= n1816_o & n1815_o & n1817_o & n1814_o;
  n2513_o <= n1838_o & n1837_o & n1836_o & n1839_o;
  n2514_o <= n1849_o & n1847_o & n1846_o & n1848_o;
  n2515_o <= n1860_o & n1859_o & n1861_o & n1858_o;
  n2516_o <= n1882_o & n1881_o & n1880_o & n1883_o;
  n2517_o <= n1893_o & n1891_o & n1890_o & n1892_o;
  n2518_o <= n1904_o & n1903_o & n1905_o & n1902_o;
  n2519_o <= n1926_o & n1925_o & n1924_o & n1927_o;
  n2520_o <= n1937_o & n1935_o & n1934_o & n1936_o;
  n2521_o <= n1948_o & n1947_o & n1949_o & n1946_o;
  n2522_o <= n1970_o & n1969_o & n1968_o & n1971_o;
  n2523_o <= n1981_o & n1979_o & n1978_o & n1980_o;
  n2524_o <= n1992_o & n1991_o & n1993_o & n1990_o;
  n2525_o <= n2014_o & n2013_o & n2012_o & n2015_o;
  n2526_o <= n2025_o & n2023_o & n2022_o & n2024_o;
  n2527_o <= n2036_o & n2035_o & n2037_o & n2034_o;
  n2528_o <= n2058_o & n2057_o & n2056_o & n2059_o;
  n2529_o <= n2069_o & n2067_o & n2066_o & n2068_o;
  n2530_o <= n2080_o & n2079_o & n2081_o & n2078_o;
  n2531_o <= n2102_o & n2101_o & n2100_o & n2103_o;
  n2532_o <= n2113_o & n2111_o & n2110_o & n2112_o;
  n2533_o <= n2124_o & n2123_o & n2125_o & n2122_o;
  n2534_o <= n2146_o & n2145_o & n2144_o & n2147_o;
  n2535_o <= n2157_o & n2155_o & n2154_o & n2156_o;
  n2536_o <= n2168_o & n2167_o & n2169_o & n2166_o;
  n2537_o <= n2190_o & n2189_o & n2188_o & n2191_o;
  n2538_o <= n2201_o & n2199_o & n2198_o & n2200_o;
  n2539_o <= n2212_o & n2211_o & n2213_o & n2210_o;
  n2540_o <= n2234_o & n2233_o & n2232_o & n2235_o;
  n2541_o <= n2245_o & n2243_o & n2242_o & n2244_o;
  n2542_o <= n2256_o & n2255_o & n2257_o & n2254_o;
  n2543_o <= n2278_o & n2277_o & n2276_o & n2279_o;
  n2544_o <= n2289_o & n2287_o & n2286_o & n2288_o;
  n2545_o <= n2300_o & n2299_o & n2301_o & n2298_o;
  n2546_o <= n2322_o & n2321_o & n2320_o & n2323_o;
  n2547_o <= n2333_o & n2331_o & n2330_o & n2332_o;
  n2548_o <= n2344_o & n2343_o & n2345_o & n2342_o;
  n2549_o <= n2366_o & n2365_o & n2364_o & n2367_o;
  n2550_o <= n2377_o & n2375_o & n2374_o & n2376_o;
  n2551_o <= n2388_o & n2387_o & n2389_o & n2386_o;
  n2552_o <= n2410_o & n2409_o & n2408_o & n2411_o;
  n2553_o <= n2421_o & n2419_o & n2418_o & n2420_o;
  n2554_o <= n2432_o & n2431_o & n2433_o & n2430_o;
  n2555_o <= n2454_o & n2453_o & n2452_o & n2455_o;
  n2556_o <= n2465_o & n2463_o & n2462_o & n2464_o;
  n2557_o <= n2476_o & n2475_o & n2477_o & n2474_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_13 is
  port (
    w : in std_logic_vector (31 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (31 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_13;

architecture rtl of cordich_stage_16_13 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (12 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1652_o : std_logic_vector (17 downto 0);
  signal add1_n1653 : std_logic_vector (17 downto 0);
  signal add1_n1654 : std_logic_vector (17 downto 0);
  signal add1_n1655 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1662_o : std_logic;
  signal addsub_n1663 : std_logic;
  signal addsub_n1664 : std_logic_vector (17 downto 0);
  signal addsub_n1665 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1672_o : std_logic;
  signal cnotr1_n1673 : std_logic;
  signal cnotr1_n1674 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1679_o : std_logic;
  signal cnotr2_n1680 : std_logic;
  signal cnotr2_n1681 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1686_o : std_logic;
  signal n1687_o : std_logic_vector (12 downto 0);
  signal gen0_cnotr3_n1688 : std_logic;
  signal gen0_cnotr3_n1689 : std_logic_vector (12 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (12 downto 0);
  signal n1694_o : std_logic_vector (3 downto 0);
  signal n1695_o : std_logic;
  signal n1696_o : std_logic_vector (12 downto 0);
  signal gen0_cnotr4_n1697 : std_logic;
  signal gen0_cnotr4_n1698 : std_logic_vector (12 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (12 downto 0);
  signal n1703_o : std_logic_vector (3 downto 0);
  signal n1704_o : std_logic_vector (12 downto 0);
  signal n1705_o : std_logic_vector (16 downto 0);
  signal n1706_o : std_logic;
  signal gen0_cnotr5_n1707 : std_logic;
  signal gen0_cnotr5_n1708 : std_logic_vector (12 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (12 downto 0);
  signal n1713_o : std_logic_vector (3 downto 0);
  signal n1714_o : std_logic_vector (12 downto 0);
  signal n1715_o : std_logic;
  signal n1716_o : std_logic_vector (15 downto 0);
  signal n1717_o : std_logic_vector (16 downto 0);
  signal add2_n1718 : std_logic_vector (16 downto 0);
  signal add2_n1719 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal cnotr6_n1729 : std_logic;
  signal cnotr6_n1730 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1735_o : std_logic;
  signal n1736_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1737 : std_logic;
  signal cnotr7_n1738 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1743_o : std_logic;
  signal alut1_n1744 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1747 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1750_o : std_logic_vector (31 downto 0);
  signal n1751_o : std_logic_vector (16 downto 0);
  signal n1752_o : std_logic_vector (17 downto 0);
  signal n1753_o : std_logic_vector (17 downto 0);
  signal n1754_o : std_logic_vector (17 downto 0);
  signal n1755_o : std_logic_vector (5 downto 0);
begin
  g <= n1750_o;
  a_out <= add2_n1719;
  c_out <= n1751_o;
  x_out <= add1_n1655;
  y_out <= addsub_n1665;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1653; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1752_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1753_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1674; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1654; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1681; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1754_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1755_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1744; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1730; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1718; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1747; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1698; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1717_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1652_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1653 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1654 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1655 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1652_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1662_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1663 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1664 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1665 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1662_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1672_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1673 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1674 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1672_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1679_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1680 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1681 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1679_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1686_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1687_o <= w (31 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1688 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1689 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_13 port map (
    ctrl => n1686_o,
    i => n1687_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1694_o <= y (16 downto 13);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1695_o <= y_4 (4);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1696_o <= y_4 (17 downto 5);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1697 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1698 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_13 port map (
    ctrl => n1695_o,
    i => n1696_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1703_o <= y_4 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1704_o <= y (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1705_o <= n1703_o & n1704_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1706_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1707 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1708 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_13 port map (
    ctrl => n1706_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1713_o <= x_1 (16 downto 13);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1714_o <= x_1 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1715_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1716_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1717_o <= n1715_o & n1716_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1718 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1719 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1724_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1725_o <= not n1724_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1726_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1727_o <= not n1726_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1728_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1729 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1730 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1728_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1735_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1736_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1737 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1738 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1735_o,
    i => n1736_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1743_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1744 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_13 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1747 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_13 port map (
    i => c_3,
    o => alut2_o);
  n1750_o <= n1714_o & addsub_n1664 & cnotr7_n1737;
  n1751_o <= cnotr7_n1738 & n1743_o;
  n1752_o <= gen0_cnotr5_n1708 & gen0_cnotr5_n1707 & n1713_o;
  n1753_o <= gen0_cnotr3_n1689 & gen0_cnotr3_n1688 & n1694_o;
  n1754_o <= gen0_cnotr4_n1697 & n1705_o;
  n1755_o <= n1727_o & addsub_n1663 & cnotr6_n1729 & cnotr2_n1680 & cnotr1_n1673 & n1725_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_12 is
  port (
    w : in std_logic_vector (30 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (30 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_12;

architecture rtl of cordich_stage_16_12 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (11 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1542_o : std_logic_vector (17 downto 0);
  signal add1_n1543 : std_logic_vector (17 downto 0);
  signal add1_n1544 : std_logic_vector (17 downto 0);
  signal add1_n1545 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1552_o : std_logic;
  signal addsub_n1553 : std_logic;
  signal addsub_n1554 : std_logic_vector (17 downto 0);
  signal addsub_n1555 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1562_o : std_logic;
  signal cnotr1_n1563 : std_logic;
  signal cnotr1_n1564 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1569_o : std_logic;
  signal cnotr2_n1570 : std_logic;
  signal cnotr2_n1571 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1576_o : std_logic;
  signal n1577_o : std_logic_vector (11 downto 0);
  signal gen0_cnotr3_n1578 : std_logic;
  signal gen0_cnotr3_n1579 : std_logic_vector (11 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (11 downto 0);
  signal n1584_o : std_logic_vector (4 downto 0);
  signal n1585_o : std_logic;
  signal n1586_o : std_logic_vector (11 downto 0);
  signal gen0_cnotr4_n1587 : std_logic;
  signal gen0_cnotr4_n1588 : std_logic_vector (11 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (11 downto 0);
  signal n1593_o : std_logic_vector (4 downto 0);
  signal n1594_o : std_logic_vector (11 downto 0);
  signal n1595_o : std_logic_vector (16 downto 0);
  signal n1596_o : std_logic;
  signal gen0_cnotr5_n1597 : std_logic;
  signal gen0_cnotr5_n1598 : std_logic_vector (11 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (11 downto 0);
  signal n1603_o : std_logic_vector (4 downto 0);
  signal n1604_o : std_logic_vector (11 downto 0);
  signal n1605_o : std_logic;
  signal n1606_o : std_logic_vector (15 downto 0);
  signal n1607_o : std_logic_vector (16 downto 0);
  signal add2_n1608 : std_logic_vector (16 downto 0);
  signal add2_n1609 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal cnotr6_n1619 : std_logic;
  signal cnotr6_n1620 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1625_o : std_logic;
  signal n1626_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1627 : std_logic;
  signal cnotr7_n1628 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1633_o : std_logic;
  signal alut1_n1634 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1637 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1640_o : std_logic_vector (30 downto 0);
  signal n1641_o : std_logic_vector (16 downto 0);
  signal n1642_o : std_logic_vector (17 downto 0);
  signal n1643_o : std_logic_vector (17 downto 0);
  signal n1644_o : std_logic_vector (17 downto 0);
  signal n1645_o : std_logic_vector (5 downto 0);
begin
  g <= n1640_o;
  a_out <= add2_n1609;
  c_out <= n1641_o;
  x_out <= add1_n1545;
  y_out <= addsub_n1555;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1543; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1642_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1643_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1564; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1544; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1571; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1644_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1645_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1634; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1620; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1608; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1637; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1588; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1607_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1542_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1543 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1544 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1545 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1542_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1552_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1553 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1554 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1555 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1552_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1562_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1563 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1564 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1562_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1569_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1570 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1571 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1569_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1576_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1577_o <= w (30 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1578 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1579 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_12 port map (
    ctrl => n1576_o,
    i => n1577_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1584_o <= y (16 downto 12);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1585_o <= y_4 (5);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1586_o <= y_4 (17 downto 6);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1587 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1588 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_12 port map (
    ctrl => n1585_o,
    i => n1586_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1593_o <= y_4 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1594_o <= y (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1595_o <= n1593_o & n1594_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1596_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1597 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1598 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_12 port map (
    ctrl => n1596_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1603_o <= x_1 (16 downto 12);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1604_o <= x_1 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1605_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1606_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1607_o <= n1605_o & n1606_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1608 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1609 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1614_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1615_o <= not n1614_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1616_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1617_o <= not n1616_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1618_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1619 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1620 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1618_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1625_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1626_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1627 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1628 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1625_o,
    i => n1626_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1633_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1634 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_12 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1637 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_12 port map (
    i => c_3,
    o => alut2_o);
  n1640_o <= n1604_o & addsub_n1554 & cnotr7_n1627;
  n1641_o <= cnotr7_n1628 & n1633_o;
  n1642_o <= gen0_cnotr5_n1598 & gen0_cnotr5_n1597 & n1603_o;
  n1643_o <= gen0_cnotr3_n1579 & gen0_cnotr3_n1578 & n1584_o;
  n1644_o <= gen0_cnotr4_n1587 & n1595_o;
  n1645_o <= n1617_o & addsub_n1553 & cnotr6_n1619 & cnotr2_n1570 & cnotr1_n1563 & n1615_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_11 is
  port (
    w : in std_logic_vector (29 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (29 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_11;

architecture rtl of cordich_stage_16_11 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (10 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1432_o : std_logic_vector (17 downto 0);
  signal add1_n1433 : std_logic_vector (17 downto 0);
  signal add1_n1434 : std_logic_vector (17 downto 0);
  signal add1_n1435 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1442_o : std_logic;
  signal addsub_n1443 : std_logic;
  signal addsub_n1444 : std_logic_vector (17 downto 0);
  signal addsub_n1445 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1452_o : std_logic;
  signal cnotr1_n1453 : std_logic;
  signal cnotr1_n1454 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1459_o : std_logic;
  signal cnotr2_n1460 : std_logic;
  signal cnotr2_n1461 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1466_o : std_logic;
  signal n1467_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_n1468 : std_logic;
  signal gen0_cnotr3_n1469 : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (10 downto 0);
  signal n1474_o : std_logic_vector (5 downto 0);
  signal n1475_o : std_logic;
  signal n1476_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_n1477 : std_logic;
  signal gen0_cnotr4_n1478 : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (10 downto 0);
  signal n1483_o : std_logic_vector (5 downto 0);
  signal n1484_o : std_logic_vector (10 downto 0);
  signal n1485_o : std_logic_vector (16 downto 0);
  signal n1486_o : std_logic;
  signal gen0_cnotr5_n1487 : std_logic;
  signal gen0_cnotr5_n1488 : std_logic_vector (10 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (10 downto 0);
  signal n1493_o : std_logic_vector (5 downto 0);
  signal n1494_o : std_logic_vector (10 downto 0);
  signal n1495_o : std_logic;
  signal n1496_o : std_logic_vector (15 downto 0);
  signal n1497_o : std_logic_vector (16 downto 0);
  signal add2_n1498 : std_logic_vector (16 downto 0);
  signal add2_n1499 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal cnotr6_n1509 : std_logic;
  signal cnotr6_n1510 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1515_o : std_logic;
  signal n1516_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1517 : std_logic;
  signal cnotr7_n1518 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1523_o : std_logic;
  signal alut1_n1524 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1527 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1530_o : std_logic_vector (29 downto 0);
  signal n1531_o : std_logic_vector (16 downto 0);
  signal n1532_o : std_logic_vector (17 downto 0);
  signal n1533_o : std_logic_vector (17 downto 0);
  signal n1534_o : std_logic_vector (17 downto 0);
  signal n1535_o : std_logic_vector (5 downto 0);
begin
  g <= n1530_o;
  a_out <= add2_n1499;
  c_out <= n1531_o;
  x_out <= add1_n1435;
  y_out <= addsub_n1445;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1433; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1532_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1533_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1454; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1434; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1461; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1534_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1535_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1524; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1510; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1498; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1527; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1478; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1497_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1432_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1433 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1434 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1435 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1432_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1442_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1443 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1444 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1445 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1442_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1452_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1453 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1454 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1452_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1459_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1460 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1461 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1459_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1466_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1467_o <= w (29 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1468 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1469 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_11 port map (
    ctrl => n1466_o,
    i => n1467_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1474_o <= y (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1475_o <= y_4 (6);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1476_o <= y_4 (17 downto 7);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1477 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1478 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_11 port map (
    ctrl => n1475_o,
    i => n1476_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1483_o <= y_4 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1484_o <= y (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1485_o <= n1483_o & n1484_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1486_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1487 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1488 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_11 port map (
    ctrl => n1486_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1493_o <= x_1 (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1494_o <= x_1 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1495_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1496_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1497_o <= n1495_o & n1496_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1498 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1499 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1504_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1505_o <= not n1504_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1506_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1507_o <= not n1506_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1508_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1509 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1510 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1508_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1515_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1516_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1517 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1518 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1515_o,
    i => n1516_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1523_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1524 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_11 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1527 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_11 port map (
    i => c_3,
    o => alut2_o);
  n1530_o <= n1494_o & addsub_n1444 & cnotr7_n1517;
  n1531_o <= cnotr7_n1518 & n1523_o;
  n1532_o <= gen0_cnotr5_n1488 & gen0_cnotr5_n1487 & n1493_o;
  n1533_o <= gen0_cnotr3_n1469 & gen0_cnotr3_n1468 & n1474_o;
  n1534_o <= gen0_cnotr4_n1477 & n1485_o;
  n1535_o <= n1507_o & addsub_n1443 & cnotr6_n1509 & cnotr2_n1460 & cnotr1_n1453 & n1505_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_10 is
  port (
    w : in std_logic_vector (28 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (28 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_10;

architecture rtl of cordich_stage_16_10 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (9 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1322_o : std_logic_vector (17 downto 0);
  signal add1_n1323 : std_logic_vector (17 downto 0);
  signal add1_n1324 : std_logic_vector (17 downto 0);
  signal add1_n1325 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1332_o : std_logic;
  signal addsub_n1333 : std_logic;
  signal addsub_n1334 : std_logic_vector (17 downto 0);
  signal addsub_n1335 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1342_o : std_logic;
  signal cnotr1_n1343 : std_logic;
  signal cnotr1_n1344 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1349_o : std_logic;
  signal cnotr2_n1350 : std_logic;
  signal cnotr2_n1351 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1356_o : std_logic;
  signal n1357_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_n1358 : std_logic;
  signal gen0_cnotr3_n1359 : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (9 downto 0);
  signal n1364_o : std_logic_vector (6 downto 0);
  signal n1365_o : std_logic;
  signal n1366_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_n1367 : std_logic;
  signal gen0_cnotr4_n1368 : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (9 downto 0);
  signal n1373_o : std_logic_vector (6 downto 0);
  signal n1374_o : std_logic_vector (9 downto 0);
  signal n1375_o : std_logic_vector (16 downto 0);
  signal n1376_o : std_logic;
  signal gen0_cnotr5_n1377 : std_logic;
  signal gen0_cnotr5_n1378 : std_logic_vector (9 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (9 downto 0);
  signal n1383_o : std_logic_vector (6 downto 0);
  signal n1384_o : std_logic_vector (9 downto 0);
  signal n1385_o : std_logic;
  signal n1386_o : std_logic_vector (15 downto 0);
  signal n1387_o : std_logic_vector (16 downto 0);
  signal add2_n1388 : std_logic_vector (16 downto 0);
  signal add2_n1389 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal cnotr6_n1399 : std_logic;
  signal cnotr6_n1400 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1405_o : std_logic;
  signal n1406_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1407 : std_logic;
  signal cnotr7_n1408 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1413_o : std_logic;
  signal alut1_n1414 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1417 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1420_o : std_logic_vector (28 downto 0);
  signal n1421_o : std_logic_vector (16 downto 0);
  signal n1422_o : std_logic_vector (17 downto 0);
  signal n1423_o : std_logic_vector (17 downto 0);
  signal n1424_o : std_logic_vector (17 downto 0);
  signal n1425_o : std_logic_vector (5 downto 0);
begin
  g <= n1420_o;
  a_out <= add2_n1389;
  c_out <= n1421_o;
  x_out <= add1_n1325;
  y_out <= addsub_n1335;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1323; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1422_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1423_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1344; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1324; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1351; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1424_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1425_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1414; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1400; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1388; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1417; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1368; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1387_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1322_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1323 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1324 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1325 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1322_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1332_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1333 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1334 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1335 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1332_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1342_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1343 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1344 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1342_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1349_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1350 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1351 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1349_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1356_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1357_o <= w (28 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1358 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1359 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_10 port map (
    ctrl => n1356_o,
    i => n1357_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1364_o <= y (16 downto 10);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1365_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1366_o <= y_4 (17 downto 8);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1367 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1368 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_10 port map (
    ctrl => n1365_o,
    i => n1366_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1373_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1374_o <= y (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1375_o <= n1373_o & n1374_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1376_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1377 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1378 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_10 port map (
    ctrl => n1376_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1383_o <= x_1 (16 downto 10);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1384_o <= x_1 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1385_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1386_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1387_o <= n1385_o & n1386_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1388 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1389 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1394_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1395_o <= not n1394_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1396_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1397_o <= not n1396_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1398_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1399 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1400 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1398_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1405_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1406_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1407 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1408 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1405_o,
    i => n1406_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1413_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1414 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_10 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1417 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_10 port map (
    i => c_3,
    o => alut2_o);
  n1420_o <= n1384_o & addsub_n1334 & cnotr7_n1407;
  n1421_o <= cnotr7_n1408 & n1413_o;
  n1422_o <= gen0_cnotr5_n1378 & gen0_cnotr5_n1377 & n1383_o;
  n1423_o <= gen0_cnotr3_n1359 & gen0_cnotr3_n1358 & n1364_o;
  n1424_o <= gen0_cnotr4_n1367 & n1375_o;
  n1425_o <= n1397_o & addsub_n1333 & cnotr6_n1399 & cnotr2_n1350 & cnotr1_n1343 & n1395_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_9 is
  port (
    w : in std_logic_vector (27 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (27 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_9;

architecture rtl of cordich_stage_16_9 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1212_o : std_logic_vector (17 downto 0);
  signal add1_n1213 : std_logic_vector (17 downto 0);
  signal add1_n1214 : std_logic_vector (17 downto 0);
  signal add1_n1215 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1222_o : std_logic;
  signal addsub_n1223 : std_logic;
  signal addsub_n1224 : std_logic_vector (17 downto 0);
  signal addsub_n1225 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1232_o : std_logic;
  signal cnotr1_n1233 : std_logic;
  signal cnotr1_n1234 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1239_o : std_logic;
  signal cnotr2_n1240 : std_logic;
  signal cnotr2_n1241 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1246_o : std_logic;
  signal n1247_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1248 : std_logic;
  signal gen0_cnotr3_n1249 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1254_o : std_logic_vector (7 downto 0);
  signal n1255_o : std_logic;
  signal n1256_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1257 : std_logic;
  signal gen0_cnotr4_n1258 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1263_o : std_logic_vector (7 downto 0);
  signal n1264_o : std_logic_vector (8 downto 0);
  signal n1265_o : std_logic_vector (16 downto 0);
  signal n1266_o : std_logic;
  signal gen0_cnotr5_n1267 : std_logic;
  signal gen0_cnotr5_n1268 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1273_o : std_logic_vector (7 downto 0);
  signal n1274_o : std_logic_vector (8 downto 0);
  signal n1275_o : std_logic;
  signal n1276_o : std_logic_vector (15 downto 0);
  signal n1277_o : std_logic_vector (16 downto 0);
  signal add2_n1278 : std_logic_vector (16 downto 0);
  signal add2_n1279 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal cnotr6_n1289 : std_logic;
  signal cnotr6_n1290 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1295_o : std_logic;
  signal n1296_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1297 : std_logic;
  signal cnotr7_n1298 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1303_o : std_logic;
  signal alut1_n1304 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1307 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1310_o : std_logic_vector (27 downto 0);
  signal n1311_o : std_logic_vector (16 downto 0);
  signal n1312_o : std_logic_vector (17 downto 0);
  signal n1313_o : std_logic_vector (17 downto 0);
  signal n1314_o : std_logic_vector (17 downto 0);
  signal n1315_o : std_logic_vector (5 downto 0);
begin
  g <= n1310_o;
  a_out <= add2_n1279;
  c_out <= n1311_o;
  x_out <= add1_n1215;
  y_out <= addsub_n1225;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1213; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1312_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1313_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1234; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1214; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1241; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1314_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1315_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1304; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1290; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1278; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1307; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1258; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1277_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1212_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1213 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1214 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1215 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1212_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1222_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1223 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1224 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1225 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1222_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1232_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1233 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1234 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1232_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1239_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1240 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1241 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1239_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1246_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1247_o <= w (27 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1248 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1249 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1246_o,
    i => n1247_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1254_o <= y (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1255_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1256_o <= y_4 (17 downto 9);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1257 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1258 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1255_o,
    i => n1256_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1263_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1264_o <= y (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1265_o <= n1263_o & n1264_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1266_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1267 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1268 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1266_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1273_o <= x_1 (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1274_o <= x_1 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1275_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1276_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1277_o <= n1275_o & n1276_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1278 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1279 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1284_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1285_o <= not n1284_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1286_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1287_o <= not n1286_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1288_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1289 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1290 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1288_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1295_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1296_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1297 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1298 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1295_o,
    i => n1296_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1303_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1304 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1307 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_9 port map (
    i => c_3,
    o => alut2_o);
  n1310_o <= n1274_o & addsub_n1224 & cnotr7_n1297;
  n1311_o <= cnotr7_n1298 & n1303_o;
  n1312_o <= gen0_cnotr5_n1268 & gen0_cnotr5_n1267 & n1273_o;
  n1313_o <= gen0_cnotr3_n1249 & gen0_cnotr3_n1248 & n1254_o;
  n1314_o <= gen0_cnotr4_n1257 & n1265_o;
  n1315_o <= n1287_o & addsub_n1223 & cnotr6_n1289 & cnotr2_n1240 & cnotr1_n1233 & n1285_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_8 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_8;

architecture rtl of cordich_stage_16_8 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1102_o : std_logic_vector (17 downto 0);
  signal add1_n1103 : std_logic_vector (17 downto 0);
  signal add1_n1104 : std_logic_vector (17 downto 0);
  signal add1_n1105 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1112_o : std_logic;
  signal addsub_n1113 : std_logic;
  signal addsub_n1114 : std_logic_vector (17 downto 0);
  signal addsub_n1115 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1122_o : std_logic;
  signal cnotr1_n1123 : std_logic;
  signal cnotr1_n1124 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1129_o : std_logic;
  signal cnotr2_n1130 : std_logic;
  signal cnotr2_n1131 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1136_o : std_logic;
  signal n1137_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1138 : std_logic;
  signal gen0_cnotr3_n1139 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1144_o : std_logic_vector (8 downto 0);
  signal n1145_o : std_logic;
  signal n1146_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1147 : std_logic;
  signal gen0_cnotr4_n1148 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1153_o : std_logic_vector (8 downto 0);
  signal n1154_o : std_logic_vector (7 downto 0);
  signal n1155_o : std_logic_vector (16 downto 0);
  signal n1156_o : std_logic;
  signal gen0_cnotr5_n1157 : std_logic;
  signal gen0_cnotr5_n1158 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1163_o : std_logic_vector (8 downto 0);
  signal n1164_o : std_logic_vector (7 downto 0);
  signal n1165_o : std_logic;
  signal n1166_o : std_logic_vector (15 downto 0);
  signal n1167_o : std_logic_vector (16 downto 0);
  signal add2_n1168 : std_logic_vector (16 downto 0);
  signal add2_n1169 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1174_o : std_logic;
  signal n1175_o : std_logic;
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal cnotr6_n1179 : std_logic;
  signal cnotr6_n1180 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1185_o : std_logic;
  signal n1186_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1187 : std_logic;
  signal cnotr7_n1188 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1193_o : std_logic;
  signal alut1_n1194 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1197 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1200_o : std_logic_vector (26 downto 0);
  signal n1201_o : std_logic_vector (16 downto 0);
  signal n1202_o : std_logic_vector (17 downto 0);
  signal n1203_o : std_logic_vector (17 downto 0);
  signal n1204_o : std_logic_vector (17 downto 0);
  signal n1205_o : std_logic_vector (5 downto 0);
begin
  g <= n1200_o;
  a_out <= add2_n1169;
  c_out <= n1201_o;
  x_out <= add1_n1105;
  y_out <= addsub_n1115;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1103; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1202_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1203_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1124; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1104; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1131; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1204_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1205_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1194; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1180; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1168; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1197; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1148; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1167_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1102_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1103 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1104 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1105 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1102_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1112_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1113 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1114 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1115 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1112_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1122_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1123 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1124 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1122_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1129_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1130 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1131 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1129_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1136_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1137_o <= w (26 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1138 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1139 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1136_o,
    i => n1137_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1144_o <= y (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1145_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1146_o <= y_4 (17 downto 10);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1147 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1148 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1145_o,
    i => n1146_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1153_o <= y_4 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1154_o <= y (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1155_o <= n1153_o & n1154_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1156_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1157 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1158 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1156_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1163_o <= x_1 (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1164_o <= x_1 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1165_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1166_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1167_o <= n1165_o & n1166_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1168 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1169 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1174_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1175_o <= not n1174_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1176_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1177_o <= not n1176_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1178_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1179 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1180 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1178_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1185_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1186_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1187 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1188 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1185_o,
    i => n1186_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1193_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1194 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1197 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_8 port map (
    i => c_3,
    o => alut2_o);
  n1200_o <= n1164_o & addsub_n1114 & cnotr7_n1187;
  n1201_o <= cnotr7_n1188 & n1193_o;
  n1202_o <= gen0_cnotr5_n1158 & gen0_cnotr5_n1157 & n1163_o;
  n1203_o <= gen0_cnotr3_n1139 & gen0_cnotr3_n1138 & n1144_o;
  n1204_o <= gen0_cnotr4_n1147 & n1155_o;
  n1205_o <= n1177_o & addsub_n1113 & cnotr6_n1179 & cnotr2_n1130 & cnotr1_n1123 & n1175_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_7 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_7;

architecture rtl of cordich_stage_16_7 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n992_o : std_logic_vector (17 downto 0);
  signal add1_n993 : std_logic_vector (17 downto 0);
  signal add1_n994 : std_logic_vector (17 downto 0);
  signal add1_n995 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1002_o : std_logic;
  signal addsub_n1003 : std_logic;
  signal addsub_n1004 : std_logic_vector (17 downto 0);
  signal addsub_n1005 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1012_o : std_logic;
  signal cnotr1_n1013 : std_logic;
  signal cnotr1_n1014 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1019_o : std_logic;
  signal cnotr2_n1020 : std_logic;
  signal cnotr2_n1021 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1026_o : std_logic;
  signal n1027_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n1028 : std_logic;
  signal gen0_cnotr3_n1029 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n1034_o : std_logic_vector (9 downto 0);
  signal n1035_o : std_logic;
  signal n1036_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n1037 : std_logic;
  signal gen0_cnotr4_n1038 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1043_o : std_logic_vector (9 downto 0);
  signal n1044_o : std_logic_vector (6 downto 0);
  signal n1045_o : std_logic_vector (16 downto 0);
  signal n1046_o : std_logic;
  signal gen0_cnotr5_n1047 : std_logic;
  signal gen0_cnotr5_n1048 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1053_o : std_logic_vector (9 downto 0);
  signal n1054_o : std_logic_vector (6 downto 0);
  signal n1055_o : std_logic;
  signal n1056_o : std_logic_vector (15 downto 0);
  signal n1057_o : std_logic_vector (16 downto 0);
  signal add2_n1058 : std_logic_vector (16 downto 0);
  signal add2_n1059 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1064_o : std_logic;
  signal n1065_o : std_logic;
  signal n1066_o : std_logic;
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal cnotr6_n1069 : std_logic;
  signal cnotr6_n1070 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1075_o : std_logic;
  signal n1076_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1077 : std_logic;
  signal cnotr7_n1078 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1083_o : std_logic;
  signal alut1_n1084 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1087 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1090_o : std_logic_vector (25 downto 0);
  signal n1091_o : std_logic_vector (16 downto 0);
  signal n1092_o : std_logic_vector (17 downto 0);
  signal n1093_o : std_logic_vector (17 downto 0);
  signal n1094_o : std_logic_vector (17 downto 0);
  signal n1095_o : std_logic_vector (5 downto 0);
begin
  g <= n1090_o;
  a_out <= add2_n1059;
  c_out <= n1091_o;
  x_out <= add1_n995;
  y_out <= addsub_n1005;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n993; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1092_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1093_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1014; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n994; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1021; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1094_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1095_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1084; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1070; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1058; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1087; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1038; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1057_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n992_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n993 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n994 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n995 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n992_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1002_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1003 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1004 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1005 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1002_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1012_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1013 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1014 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1012_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1019_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1020 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1021 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1019_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1026_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1027_o <= w (25 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1028 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1029 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n1026_o,
    i => n1027_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1034_o <= y (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1035_o <= y_4 (10);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1036_o <= y_4 (17 downto 11);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1037 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1038 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n1035_o,
    i => n1036_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1043_o <= y_4 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1044_o <= y (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1045_o <= n1043_o & n1044_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1046_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1047 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1048 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1046_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1053_o <= x_1 (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1054_o <= x_1 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1055_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1056_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1057_o <= n1055_o & n1056_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1058 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1059 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1064_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1065_o <= not n1064_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1066_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1067_o <= not n1066_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1068_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1069 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1070 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1068_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1075_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1076_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1077 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1078 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1075_o,
    i => n1076_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1083_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1084 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1087 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_7 port map (
    i => c_3,
    o => alut2_o);
  n1090_o <= n1054_o & addsub_n1004 & cnotr7_n1077;
  n1091_o <= cnotr7_n1078 & n1083_o;
  n1092_o <= gen0_cnotr5_n1048 & gen0_cnotr5_n1047 & n1053_o;
  n1093_o <= gen0_cnotr3_n1029 & gen0_cnotr3_n1028 & n1034_o;
  n1094_o <= gen0_cnotr4_n1037 & n1045_o;
  n1095_o <= n1067_o & addsub_n1003 & cnotr6_n1069 & cnotr2_n1020 & cnotr1_n1013 & n1065_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_6 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_6;

architecture rtl of cordich_stage_16_6 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n882_o : std_logic_vector (17 downto 0);
  signal add1_n883 : std_logic_vector (17 downto 0);
  signal add1_n884 : std_logic_vector (17 downto 0);
  signal add1_n885 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n892_o : std_logic;
  signal addsub_n893 : std_logic;
  signal addsub_n894 : std_logic_vector (17 downto 0);
  signal addsub_n895 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n902_o : std_logic;
  signal cnotr1_n903 : std_logic;
  signal cnotr1_n904 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n909_o : std_logic;
  signal cnotr2_n910 : std_logic;
  signal cnotr2_n911 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n916_o : std_logic;
  signal n917_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n918 : std_logic;
  signal gen0_cnotr3_n919 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n924_o : std_logic_vector (10 downto 0);
  signal n925_o : std_logic;
  signal n926_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n927 : std_logic;
  signal gen0_cnotr4_n928 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n933_o : std_logic_vector (10 downto 0);
  signal n934_o : std_logic_vector (5 downto 0);
  signal n935_o : std_logic_vector (16 downto 0);
  signal n936_o : std_logic;
  signal gen0_cnotr5_n937 : std_logic;
  signal gen0_cnotr5_n938 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n943_o : std_logic_vector (10 downto 0);
  signal n944_o : std_logic_vector (5 downto 0);
  signal n945_o : std_logic;
  signal n946_o : std_logic_vector (15 downto 0);
  signal n947_o : std_logic_vector (16 downto 0);
  signal add2_n948 : std_logic_vector (16 downto 0);
  signal add2_n949 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n954_o : std_logic;
  signal n955_o : std_logic;
  signal n956_o : std_logic;
  signal n957_o : std_logic;
  signal n958_o : std_logic;
  signal cnotr6_n959 : std_logic;
  signal cnotr6_n960 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n965_o : std_logic;
  signal n966_o : std_logic_vector (15 downto 0);
  signal cnotr7_n967 : std_logic;
  signal cnotr7_n968 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n973_o : std_logic;
  signal alut1_n974 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n977 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n980_o : std_logic_vector (24 downto 0);
  signal n981_o : std_logic_vector (16 downto 0);
  signal n982_o : std_logic_vector (17 downto 0);
  signal n983_o : std_logic_vector (17 downto 0);
  signal n984_o : std_logic_vector (17 downto 0);
  signal n985_o : std_logic_vector (5 downto 0);
begin
  g <= n980_o;
  a_out <= add2_n949;
  c_out <= n981_o;
  x_out <= add1_n885;
  y_out <= addsub_n895;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n883; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n982_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n983_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n904; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n884; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n911; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n984_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n985_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n974; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n960; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n948; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n977; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n928; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n947_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n882_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n883 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n884 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n885 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n882_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n892_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n893 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n894 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n895 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n892_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n902_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n903 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n904 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n902_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n909_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n910 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n911 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n909_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n916_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n917_o <= w (24 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n918 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n919 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n916_o,
    i => n917_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n924_o <= y (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n925_o <= y_4 (11);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n926_o <= y_4 (17 downto 12);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n927 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n928 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n925_o,
    i => n926_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n933_o <= y_4 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n934_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n935_o <= n933_o & n934_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n936_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n937 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n938 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n936_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n943_o <= x_1 (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n944_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n945_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n946_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n947_o <= n945_o & n946_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n948 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n949 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n954_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n955_o <= not n954_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n956_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n957_o <= not n956_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n958_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n959 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n960 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n958_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n965_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n966_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n967 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n968 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n965_o,
    i => n966_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n973_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n974 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n977 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_6 port map (
    i => c_3,
    o => alut2_o);
  n980_o <= n944_o & addsub_n894 & cnotr7_n967;
  n981_o <= cnotr7_n968 & n973_o;
  n982_o <= gen0_cnotr5_n938 & gen0_cnotr5_n937 & n943_o;
  n983_o <= gen0_cnotr3_n919 & gen0_cnotr3_n918 & n924_o;
  n984_o <= gen0_cnotr4_n927 & n935_o;
  n985_o <= n957_o & addsub_n893 & cnotr6_n959 & cnotr2_n910 & cnotr1_n903 & n955_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n772_o : std_logic_vector (17 downto 0);
  signal add1_n773 : std_logic_vector (17 downto 0);
  signal add1_n774 : std_logic_vector (17 downto 0);
  signal add1_n775 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n782_o : std_logic;
  signal addsub_n783 : std_logic;
  signal addsub_n784 : std_logic_vector (17 downto 0);
  signal addsub_n785 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n792_o : std_logic;
  signal cnotr1_n793 : std_logic;
  signal cnotr1_n794 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n799_o : std_logic;
  signal cnotr2_n800 : std_logic;
  signal cnotr2_n801 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n806_o : std_logic;
  signal n807_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n808 : std_logic;
  signal gen0_cnotr3_n809 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n814_o : std_logic_vector (11 downto 0);
  signal n815_o : std_logic;
  signal n816_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n817 : std_logic;
  signal gen0_cnotr4_n818 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n823_o : std_logic_vector (11 downto 0);
  signal n824_o : std_logic_vector (4 downto 0);
  signal n825_o : std_logic_vector (16 downto 0);
  signal n826_o : std_logic;
  signal gen0_cnotr5_n827 : std_logic;
  signal gen0_cnotr5_n828 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n833_o : std_logic_vector (11 downto 0);
  signal n834_o : std_logic_vector (4 downto 0);
  signal n835_o : std_logic;
  signal n836_o : std_logic_vector (15 downto 0);
  signal n837_o : std_logic_vector (16 downto 0);
  signal add2_n838 : std_logic_vector (16 downto 0);
  signal add2_n839 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal n847_o : std_logic;
  signal n848_o : std_logic;
  signal cnotr6_n849 : std_logic;
  signal cnotr6_n850 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n855_o : std_logic;
  signal n856_o : std_logic_vector (15 downto 0);
  signal cnotr7_n857 : std_logic;
  signal cnotr7_n858 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n863_o : std_logic;
  signal alut1_n864 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n867 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n870_o : std_logic_vector (23 downto 0);
  signal n871_o : std_logic_vector (16 downto 0);
  signal n872_o : std_logic_vector (17 downto 0);
  signal n873_o : std_logic_vector (17 downto 0);
  signal n874_o : std_logic_vector (17 downto 0);
  signal n875_o : std_logic_vector (5 downto 0);
begin
  g <= n870_o;
  a_out <= add2_n839;
  c_out <= n871_o;
  x_out <= add1_n775;
  y_out <= addsub_n785;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n773; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n872_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n873_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n794; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n774; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n801; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n874_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n875_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n864; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n850; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n838; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n867; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n818; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n837_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n772_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n773 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n774 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n775 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n772_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n782_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n783 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n784 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n785 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n782_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n792_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n793 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n794 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n792_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n799_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n800 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n801 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n799_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n806_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n807_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n808 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n809 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n806_o,
    i => n807_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n814_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n815_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n816_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n817 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n818 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n815_o,
    i => n816_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n823_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n824_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n825_o <= n823_o & n824_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n826_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n827 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n828 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n826_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n833_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n834_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n835_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n836_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n837_o <= n835_o & n836_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n838 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n839 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n844_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n845_o <= not n844_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n846_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n847_o <= not n846_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n848_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n849 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n850 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n848_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n855_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n856_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n857 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n858 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n855_o,
    i => n856_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n863_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n864 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n867 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n870_o <= n834_o & addsub_n784 & cnotr7_n857;
  n871_o <= cnotr7_n858 & n863_o;
  n872_o <= gen0_cnotr5_n828 & gen0_cnotr5_n827 & n833_o;
  n873_o <= gen0_cnotr3_n809 & gen0_cnotr3_n808 & n814_o;
  n874_o <= gen0_cnotr4_n817 & n825_o;
  n875_o <= n847_o & addsub_n783 & cnotr6_n849 & cnotr2_n800 & cnotr1_n793 & n845_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n662_o : std_logic_vector (17 downto 0);
  signal add1_n663 : std_logic_vector (17 downto 0);
  signal add1_n664 : std_logic_vector (17 downto 0);
  signal add1_n665 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n672_o : std_logic;
  signal addsub_n673 : std_logic;
  signal addsub_n674 : std_logic_vector (17 downto 0);
  signal addsub_n675 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n682_o : std_logic;
  signal cnotr1_n683 : std_logic;
  signal cnotr1_n684 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n689_o : std_logic;
  signal cnotr2_n690 : std_logic;
  signal cnotr2_n691 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n696_o : std_logic;
  signal n697_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n698 : std_logic;
  signal gen0_cnotr3_n699 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n704_o : std_logic_vector (12 downto 0);
  signal n705_o : std_logic;
  signal n706_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n707 : std_logic;
  signal gen0_cnotr4_n708 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n713_o : std_logic_vector (12 downto 0);
  signal n714_o : std_logic_vector (3 downto 0);
  signal n715_o : std_logic_vector (16 downto 0);
  signal n716_o : std_logic;
  signal gen0_cnotr5_n717 : std_logic;
  signal gen0_cnotr5_n718 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n723_o : std_logic_vector (12 downto 0);
  signal n724_o : std_logic_vector (3 downto 0);
  signal n725_o : std_logic;
  signal n726_o : std_logic_vector (15 downto 0);
  signal n727_o : std_logic_vector (16 downto 0);
  signal add2_n728 : std_logic_vector (16 downto 0);
  signal add2_n729 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n734_o : std_logic;
  signal n735_o : std_logic;
  signal n736_o : std_logic;
  signal n737_o : std_logic;
  signal n738_o : std_logic;
  signal cnotr6_n739 : std_logic;
  signal cnotr6_n740 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n745_o : std_logic;
  signal n746_o : std_logic_vector (15 downto 0);
  signal cnotr7_n747 : std_logic;
  signal cnotr7_n748 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n753_o : std_logic;
  signal alut1_n754 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n757 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n760_o : std_logic_vector (22 downto 0);
  signal n761_o : std_logic_vector (16 downto 0);
  signal n762_o : std_logic_vector (17 downto 0);
  signal n763_o : std_logic_vector (17 downto 0);
  signal n764_o : std_logic_vector (17 downto 0);
  signal n765_o : std_logic_vector (5 downto 0);
begin
  g <= n760_o;
  a_out <= add2_n729;
  c_out <= n761_o;
  x_out <= add1_n665;
  y_out <= addsub_n675;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n663; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n762_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n763_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n684; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n664; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n691; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n764_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n765_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n754; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n740; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n728; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n757; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n708; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n727_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n662_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n663 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n664 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n665 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n662_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n672_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n673 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n674 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n675 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n672_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n682_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n683 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n684 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n682_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n689_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n690 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n691 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n689_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n696_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n697_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n698 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n699 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n696_o,
    i => n697_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n704_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n705_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n706_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n707 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n708 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n705_o,
    i => n706_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n713_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n714_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n715_o <= n713_o & n714_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n716_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n717 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n718 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n716_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n723_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n724_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n725_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n726_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n727_o <= n725_o & n726_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n728 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n729 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n734_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n735_o <= not n734_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n736_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n737_o <= not n736_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n738_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n739 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n740 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n738_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n745_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n746_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n747 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n748 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n745_o,
    i => n746_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n753_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n754 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n757 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n760_o <= n724_o & addsub_n674 & cnotr7_n747;
  n761_o <= cnotr7_n748 & n753_o;
  n762_o <= gen0_cnotr5_n718 & gen0_cnotr5_n717 & n723_o;
  n763_o <= gen0_cnotr3_n699 & gen0_cnotr3_n698 & n704_o;
  n764_o <= gen0_cnotr4_n707 & n715_o;
  n765_o <= n737_o & addsub_n673 & cnotr6_n739 & cnotr2_n690 & cnotr1_n683 & n735_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n552_o : std_logic_vector (17 downto 0);
  signal add1_n553 : std_logic_vector (17 downto 0);
  signal add1_n554 : std_logic_vector (17 downto 0);
  signal add1_n555 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n562_o : std_logic;
  signal addsub_n563 : std_logic;
  signal addsub_n564 : std_logic_vector (17 downto 0);
  signal addsub_n565 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n572_o : std_logic;
  signal cnotr1_n573 : std_logic;
  signal cnotr1_n574 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n579_o : std_logic;
  signal cnotr2_n580 : std_logic;
  signal cnotr2_n581 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n586_o : std_logic;
  signal n587_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n588 : std_logic;
  signal gen0_cnotr3_n589 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n594_o : std_logic_vector (13 downto 0);
  signal n595_o : std_logic;
  signal n596_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n597 : std_logic;
  signal gen0_cnotr4_n598 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n603_o : std_logic_vector (13 downto 0);
  signal n604_o : std_logic_vector (2 downto 0);
  signal n605_o : std_logic_vector (16 downto 0);
  signal n606_o : std_logic;
  signal gen0_cnotr5_n607 : std_logic;
  signal gen0_cnotr5_n608 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n613_o : std_logic_vector (13 downto 0);
  signal n614_o : std_logic_vector (2 downto 0);
  signal n615_o : std_logic;
  signal n616_o : std_logic_vector (15 downto 0);
  signal n617_o : std_logic_vector (16 downto 0);
  signal add2_n618 : std_logic_vector (16 downto 0);
  signal add2_n619 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic;
  signal n627_o : std_logic;
  signal n628_o : std_logic;
  signal cnotr6_n629 : std_logic;
  signal cnotr6_n630 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n635_o : std_logic;
  signal n636_o : std_logic_vector (15 downto 0);
  signal cnotr7_n637 : std_logic;
  signal cnotr7_n638 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n643_o : std_logic;
  signal alut1_n644 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n647 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n650_o : std_logic_vector (21 downto 0);
  signal n651_o : std_logic_vector (16 downto 0);
  signal n652_o : std_logic_vector (17 downto 0);
  signal n653_o : std_logic_vector (17 downto 0);
  signal n654_o : std_logic_vector (17 downto 0);
  signal n655_o : std_logic_vector (5 downto 0);
begin
  g <= n650_o;
  a_out <= add2_n619;
  c_out <= n651_o;
  x_out <= add1_n555;
  y_out <= addsub_n565;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n553; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n652_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n653_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n574; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n554; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n581; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n654_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n655_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n644; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n630; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n618; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n647; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n598; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n617_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n552_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n553 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n554 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n555 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n552_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n562_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n563 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n564 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n565 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n562_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n572_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n573 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n574 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n572_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n579_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n580 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n581 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n579_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n586_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n587_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n588 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n589 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n586_o,
    i => n587_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n594_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n595_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n596_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n597 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n598 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n595_o,
    i => n596_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n603_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n604_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n605_o <= n603_o & n604_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n606_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n607 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n608 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n606_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n613_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n614_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n615_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n616_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n617_o <= n615_o & n616_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n618 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n619 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n624_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n625_o <= not n624_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n626_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n627_o <= not n626_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n628_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n629 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n630 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n628_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n635_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n636_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n637 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n638 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n635_o,
    i => n636_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n643_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n644 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n647 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n650_o <= n614_o & addsub_n564 & cnotr7_n637;
  n651_o <= cnotr7_n638 & n643_o;
  n652_o <= gen0_cnotr5_n608 & gen0_cnotr5_n607 & n613_o;
  n653_o <= gen0_cnotr3_n589 & gen0_cnotr3_n588 & n594_o;
  n654_o <= gen0_cnotr4_n597 & n605_o;
  n655_o <= n627_o & addsub_n563 & cnotr6_n629 & cnotr2_n580 & cnotr1_n573 & n625_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n442_o : std_logic_vector (17 downto 0);
  signal add1_n443 : std_logic_vector (17 downto 0);
  signal add1_n444 : std_logic_vector (17 downto 0);
  signal add1_n445 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n452_o : std_logic;
  signal addsub_n453 : std_logic;
  signal addsub_n454 : std_logic_vector (17 downto 0);
  signal addsub_n455 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n462_o : std_logic;
  signal cnotr1_n463 : std_logic;
  signal cnotr1_n464 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n469_o : std_logic;
  signal cnotr2_n470 : std_logic;
  signal cnotr2_n471 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n476_o : std_logic;
  signal n477_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n478 : std_logic;
  signal gen0_cnotr3_n479 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n484_o : std_logic_vector (14 downto 0);
  signal n485_o : std_logic;
  signal n486_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n487 : std_logic;
  signal gen0_cnotr4_n488 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n493_o : std_logic_vector (14 downto 0);
  signal n494_o : std_logic_vector (1 downto 0);
  signal n495_o : std_logic_vector (16 downto 0);
  signal n496_o : std_logic;
  signal gen0_cnotr5_n497 : std_logic;
  signal gen0_cnotr5_n498 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n503_o : std_logic_vector (14 downto 0);
  signal n504_o : std_logic_vector (1 downto 0);
  signal n505_o : std_logic;
  signal n506_o : std_logic_vector (15 downto 0);
  signal n507_o : std_logic_vector (16 downto 0);
  signal add2_n508 : std_logic_vector (16 downto 0);
  signal add2_n509 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n514_o : std_logic;
  signal n515_o : std_logic;
  signal n516_o : std_logic;
  signal n517_o : std_logic;
  signal n518_o : std_logic;
  signal cnotr6_n519 : std_logic;
  signal cnotr6_n520 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n525_o : std_logic;
  signal n526_o : std_logic_vector (15 downto 0);
  signal cnotr7_n527 : std_logic;
  signal cnotr7_n528 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n533_o : std_logic;
  signal alut1_n534 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n537 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n540_o : std_logic_vector (20 downto 0);
  signal n541_o : std_logic_vector (16 downto 0);
  signal n542_o : std_logic_vector (17 downto 0);
  signal n543_o : std_logic_vector (17 downto 0);
  signal n544_o : std_logic_vector (17 downto 0);
  signal n545_o : std_logic_vector (5 downto 0);
begin
  g <= n540_o;
  a_out <= add2_n509;
  c_out <= n541_o;
  x_out <= add1_n445;
  y_out <= addsub_n455;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n443; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n542_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n543_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n464; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n444; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n471; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n544_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n545_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n534; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n520; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n508; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n537; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n488; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n507_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n442_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n443 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n444 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n445 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n442_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n452_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n453 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n454 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n455 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n452_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n462_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n463 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n464 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n462_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n469_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n470 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n471 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n469_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n476_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n477_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n478 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n479 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n476_o,
    i => n477_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n484_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n485_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n486_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n487 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n488 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n485_o,
    i => n486_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n493_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n494_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n495_o <= n493_o & n494_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n496_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n497 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n498 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n496_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n503_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n504_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n505_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n506_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n507_o <= n505_o & n506_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n508 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n509 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n514_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n515_o <= not n514_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n516_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n517_o <= not n516_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n518_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n519 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n520 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n518_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n525_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n526_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n527 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n528 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n525_o,
    i => n526_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n533_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n534 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n537 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n540_o <= n504_o & addsub_n454 & cnotr7_n527;
  n541_o <= cnotr7_n528 & n533_o;
  n542_o <= gen0_cnotr5_n498 & gen0_cnotr5_n497 & n503_o;
  n543_o <= gen0_cnotr3_n479 & gen0_cnotr3_n478 & n484_o;
  n544_o <= gen0_cnotr4_n487 & n495_o;
  n545_o <= n517_o & addsub_n453 & cnotr6_n519 & cnotr2_n470 & cnotr1_n463 & n515_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n332_o : std_logic_vector (17 downto 0);
  signal add1_n333 : std_logic_vector (17 downto 0);
  signal add1_n334 : std_logic_vector (17 downto 0);
  signal add1_n335 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n342_o : std_logic;
  signal addsub_n343 : std_logic;
  signal addsub_n344 : std_logic_vector (17 downto 0);
  signal addsub_n345 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n352_o : std_logic;
  signal cnotr1_n353 : std_logic;
  signal cnotr1_n354 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n359_o : std_logic;
  signal cnotr2_n360 : std_logic;
  signal cnotr2_n361 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n366_o : std_logic;
  signal n367_o : std_logic;
  signal gen0_cnotr3_n368 : std_logic;
  signal gen0_cnotr3_n369 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n374_o : std_logic_vector (15 downto 0);
  signal n375_o : std_logic;
  signal n376_o : std_logic;
  signal gen0_cnotr4_n377 : std_logic;
  signal gen0_cnotr4_n378 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n383_o : std_logic_vector (15 downto 0);
  signal n384_o : std_logic;
  signal n385_o : std_logic_vector (16 downto 0);
  signal n386_o : std_logic;
  signal gen0_cnotr5_n387 : std_logic;
  signal gen0_cnotr5_n388 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n393_o : std_logic_vector (15 downto 0);
  signal n394_o : std_logic;
  signal n395_o : std_logic;
  signal n396_o : std_logic_vector (15 downto 0);
  signal n397_o : std_logic_vector (16 downto 0);
  signal add2_n398 : std_logic_vector (16 downto 0);
  signal add2_n399 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n404_o : std_logic;
  signal n405_o : std_logic;
  signal n406_o : std_logic;
  signal n407_o : std_logic;
  signal n408_o : std_logic;
  signal cnotr6_n409 : std_logic;
  signal cnotr6_n410 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n415_o : std_logic;
  signal n416_o : std_logic_vector (15 downto 0);
  signal cnotr7_n417 : std_logic;
  signal cnotr7_n418 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n423_o : std_logic;
  signal alut1_n424 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n427 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n430_o : std_logic_vector (19 downto 0);
  signal n431_o : std_logic_vector (16 downto 0);
  signal n432_o : std_logic_vector (17 downto 0);
  signal n433_o : std_logic_vector (17 downto 0);
  signal n434_o : std_logic_vector (17 downto 0);
  signal n435_o : std_logic_vector (5 downto 0);
begin
  g <= n430_o;
  a_out <= add2_n399;
  c_out <= n431_o;
  x_out <= add1_n335;
  y_out <= addsub_n345;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n333; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n432_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n433_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n354; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n334; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n361; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n434_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n435_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n424; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n410; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n398; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n427; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n378; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n397_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n332_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n333 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n334 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n335 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n332_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n342_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n343 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n344 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n345 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n342_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n352_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n353 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n354 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n352_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n359_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n360 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n361 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n359_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n366_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n367_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n368 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n369 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n366_o,
    i => n367_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n374_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n375_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n376_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n377 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n378 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n375_o,
    i => n376_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n383_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n384_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n385_o <= n383_o & n384_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n386_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n387 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n388 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n386_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n393_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n394_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n395_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n396_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n397_o <= n395_o & n396_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n398 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n399 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n404_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n405_o <= not n404_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n406_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n407_o <= not n406_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n408_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n409 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n410 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n408_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n415_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n416_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n417 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n418 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n415_o,
    i => n416_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n423_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n424 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n427 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n430_o <= n394_o & addsub_n344 & cnotr7_n417;
  n431_o <= cnotr7_n418 & n423_o;
  n432_o <= gen0_cnotr5_n388 & gen0_cnotr5_n387 & n393_o;
  n433_o <= gen0_cnotr3_n369 & gen0_cnotr3_n368 & n374_o;
  n434_o <= gen0_cnotr4_n377 & n385_o;
  n435_o <= n407_o & addsub_n343 & cnotr6_n409 & cnotr2_n360 & cnotr1_n353 & n405_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_14 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_14;

architecture rtl of inith_lookup_17_14 is
  signal n302_o : std_logic;
  signal n303_o : std_logic;
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal n308_o : std_logic;
  signal n309_o : std_logic;
  signal n310_o : std_logic;
  signal n311_o : std_logic;
  signal n312_o : std_logic;
  signal n313_o : std_logic;
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal n318_o : std_logic;
  signal n319_o : std_logic;
  signal n320_o : std_logic;
  signal n321_o : std_logic;
  signal n322_o : std_logic;
  signal n323_o : std_logic;
  signal n324_o : std_logic;
  signal n325_o : std_logic;
  signal n326_o : std_logic_vector (16 downto 0);
begin
  o <= n326_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n302_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n303_o <= not n302_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n304_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n305_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n306_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n307_o <= not n306_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n308_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n309_o <= not n308_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n310_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n311_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n312_o <= not n311_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n313_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n314_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n315_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n316_o <= not n315_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n317_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n318_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n319_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n320_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n321_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n322_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n323_o <= not n322_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n324_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n325_o <= not n324_o;
  n326_o <= n303_o & n304_o & n305_o & n307_o & n309_o & n310_o & n312_o & n313_o & n314_o & n316_o & n317_o & n318_o & n319_o & n320_o & n321_o & n323_o & n325_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (390 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (390 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (254 downto 0);
  signal as : std_logic_vector (254 downto 0);
  signal xs : std_logic_vector (269 downto 0);
  signal ys : std_logic_vector (269 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n55_o : std_logic_vector (21 downto 0);
  signal n56_o : std_logic_vector (16 downto 0);
  signal n57_o : std_logic_vector (16 downto 0);
  signal n58_o : std_logic_vector (17 downto 0);
  signal n59_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n75_o : std_logic_vector (22 downto 0);
  signal n76_o : std_logic_vector (16 downto 0);
  signal n77_o : std_logic_vector (16 downto 0);
  signal n78_o : std_logic_vector (17 downto 0);
  signal n79_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n95_o : std_logic_vector (22 downto 0);
  signal n96_o : std_logic_vector (16 downto 0);
  signal n97_o : std_logic_vector (16 downto 0);
  signal n98_o : std_logic_vector (17 downto 0);
  signal n99_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n115_o : std_logic_vector (23 downto 0);
  signal n116_o : std_logic_vector (16 downto 0);
  signal n117_o : std_logic_vector (16 downto 0);
  signal n118_o : std_logic_vector (17 downto 0);
  signal n119_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n135_o : std_logic_vector (24 downto 0);
  signal n136_o : std_logic_vector (16 downto 0);
  signal n137_o : std_logic_vector (16 downto 0);
  signal n138_o : std_logic_vector (17 downto 0);
  signal n139_o : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n140 : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_n141 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n142 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n143 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n144 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (17 downto 0);
  signal n155_o : std_logic_vector (25 downto 0);
  signal n156_o : std_logic_vector (16 downto 0);
  signal n157_o : std_logic_vector (16 downto 0);
  signal n158_o : std_logic_vector (17 downto 0);
  signal n159_o : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n160 : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_n161 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n162 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n163 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n164 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (17 downto 0);
  signal n175_o : std_logic_vector (26 downto 0);
  signal n176_o : std_logic_vector (16 downto 0);
  signal n177_o : std_logic_vector (16 downto 0);
  signal n178_o : std_logic_vector (17 downto 0);
  signal n179_o : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n180 : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_n181 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n182 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n183 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n184 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (17 downto 0);
  signal n195_o : std_logic_vector (27 downto 0);
  signal n196_o : std_logic_vector (16 downto 0);
  signal n197_o : std_logic_vector (16 downto 0);
  signal n198_o : std_logic_vector (17 downto 0);
  signal n199_o : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n200 : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_n201 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n202 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n203 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n204 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (17 downto 0);
  signal n215_o : std_logic_vector (28 downto 0);
  signal n216_o : std_logic_vector (16 downto 0);
  signal n217_o : std_logic_vector (16 downto 0);
  signal n218_o : std_logic_vector (17 downto 0);
  signal n219_o : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_n220 : std_logic_vector (28 downto 0);
  signal gen1_n10_stagex_n221 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n222 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n223 : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_n224 : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_g : std_logic_vector (28 downto 0);
  signal gen1_n10_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_y_out : std_logic_vector (17 downto 0);
  signal n235_o : std_logic_vector (29 downto 0);
  signal n236_o : std_logic_vector (16 downto 0);
  signal n237_o : std_logic_vector (16 downto 0);
  signal n238_o : std_logic_vector (17 downto 0);
  signal n239_o : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_n240 : std_logic_vector (29 downto 0);
  signal gen1_n11_stagex_n241 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n242 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n243 : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_n244 : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_g : std_logic_vector (29 downto 0);
  signal gen1_n11_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_y_out : std_logic_vector (17 downto 0);
  signal n255_o : std_logic_vector (30 downto 0);
  signal n256_o : std_logic_vector (16 downto 0);
  signal n257_o : std_logic_vector (16 downto 0);
  signal n258_o : std_logic_vector (17 downto 0);
  signal n259_o : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_n260 : std_logic_vector (30 downto 0);
  signal gen1_n12_stagex_n261 : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_n262 : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_n263 : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_n264 : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_g : std_logic_vector (30 downto 0);
  signal gen1_n12_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_y_out : std_logic_vector (17 downto 0);
  signal n275_o : std_logic_vector (31 downto 0);
  signal n276_o : std_logic_vector (16 downto 0);
  signal n277_o : std_logic_vector (16 downto 0);
  signal n278_o : std_logic_vector (17 downto 0);
  signal n279_o : std_logic_vector (17 downto 0);
  signal gen1_n13_stagex_n280 : std_logic_vector (31 downto 0);
  signal gen1_n13_stagex_n281 : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_n282 : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_n283 : std_logic_vector (17 downto 0);
  signal gen1_n13_stagex_n284 : std_logic_vector (17 downto 0);
  signal gen1_n13_stagex_g : std_logic_vector (31 downto 0);
  signal gen1_n13_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n13_stagex_y_out : std_logic_vector (17 downto 0);
  signal n296_o : std_logic_vector (390 downto 0);
  signal n297_o : std_logic_vector (254 downto 0);
  signal n298_o : std_logic_vector (254 downto 0);
  signal n299_o : std_logic_vector (269 downto 0);
  signal n300_o : std_logic_vector (269 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n296_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n297_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n298_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n299_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n300_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_14 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (254 downto 238);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (254 downto 238);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (269 downto 252);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (269 downto 252);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n135_o <= wrap_W (157 downto 133);
  -- vhdl_source/cordich.vhdl:118:71
  n136_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:118:83
  n137_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:119:71
  n138_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:119:83
  n139_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n6_stagex_n140 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n141 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n142 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n6_stagex_n143 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n6_stagex_n144 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n6_stagex : entity work.cordich_stage_16_6 port map (
    w => n135_o,
    a => n136_o,
    c => n137_o,
    x => n138_o,
    y => n139_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n155_o <= wrap_W (183 downto 158);
  -- vhdl_source/cordich.vhdl:118:71
  n156_o <= as (135 downto 119);
  -- vhdl_source/cordich.vhdl:118:83
  n157_o <= cs (135 downto 119);
  -- vhdl_source/cordich.vhdl:119:71
  n158_o <= xs (143 downto 126);
  -- vhdl_source/cordich.vhdl:119:83
  n159_o <= ys (143 downto 126);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n7_stagex_n160 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n7_stagex_n161 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n7_stagex_n162 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n7_stagex_n163 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n7_stagex_n164 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n7_stagex : entity work.cordich_stage_16_7 port map (
    w => n155_o,
    a => n156_o,
    c => n157_o,
    x => n158_o,
    y => n159_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n175_o <= wrap_W (210 downto 184);
  -- vhdl_source/cordich.vhdl:118:71
  n176_o <= as (152 downto 136);
  -- vhdl_source/cordich.vhdl:118:83
  n177_o <= cs (152 downto 136);
  -- vhdl_source/cordich.vhdl:119:71
  n178_o <= xs (161 downto 144);
  -- vhdl_source/cordich.vhdl:119:83
  n179_o <= ys (161 downto 144);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n8_stagex_n180 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n8_stagex_n181 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n8_stagex_n182 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n8_stagex_n183 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n8_stagex_n184 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n8_stagex : entity work.cordich_stage_16_8 port map (
    w => n175_o,
    a => n176_o,
    c => n177_o,
    x => n178_o,
    y => n179_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n195_o <= wrap_W (238 downto 211);
  -- vhdl_source/cordich.vhdl:118:71
  n196_o <= as (169 downto 153);
  -- vhdl_source/cordich.vhdl:118:83
  n197_o <= cs (169 downto 153);
  -- vhdl_source/cordich.vhdl:119:71
  n198_o <= xs (179 downto 162);
  -- vhdl_source/cordich.vhdl:119:83
  n199_o <= ys (179 downto 162);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n9_stagex_n200 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n9_stagex_n201 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n9_stagex_n202 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n9_stagex_n203 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n9_stagex_n204 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n9_stagex : entity work.cordich_stage_16_9 port map (
    w => n195_o,
    a => n196_o,
    c => n197_o,
    x => n198_o,
    y => n199_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n215_o <= wrap_W (267 downto 239);
  -- vhdl_source/cordich.vhdl:118:71
  n216_o <= as (186 downto 170);
  -- vhdl_source/cordich.vhdl:118:83
  n217_o <= cs (186 downto 170);
  -- vhdl_source/cordich.vhdl:119:71
  n218_o <= xs (197 downto 180);
  -- vhdl_source/cordich.vhdl:119:83
  n219_o <= ys (197 downto 180);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n10_stagex_n220 <= gen1_n10_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n10_stagex_n221 <= gen1_n10_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n10_stagex_n222 <= gen1_n10_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n10_stagex_n223 <= gen1_n10_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n10_stagex_n224 <= gen1_n10_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n10_stagex : entity work.cordich_stage_16_10 port map (
    w => n215_o,
    a => n216_o,
    c => n217_o,
    x => n218_o,
    y => n219_o,
    g => gen1_n10_stagex_g,
    a_out => gen1_n10_stagex_a_out,
    c_out => gen1_n10_stagex_c_out,
    x_out => gen1_n10_stagex_x_out,
    y_out => gen1_n10_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n235_o <= wrap_W (297 downto 268);
  -- vhdl_source/cordich.vhdl:118:71
  n236_o <= as (203 downto 187);
  -- vhdl_source/cordich.vhdl:118:83
  n237_o <= cs (203 downto 187);
  -- vhdl_source/cordich.vhdl:119:71
  n238_o <= xs (215 downto 198);
  -- vhdl_source/cordich.vhdl:119:83
  n239_o <= ys (215 downto 198);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n11_stagex_n240 <= gen1_n11_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n11_stagex_n241 <= gen1_n11_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n11_stagex_n242 <= gen1_n11_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n11_stagex_n243 <= gen1_n11_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n11_stagex_n244 <= gen1_n11_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n11_stagex : entity work.cordich_stage_16_11 port map (
    w => n235_o,
    a => n236_o,
    c => n237_o,
    x => n238_o,
    y => n239_o,
    g => gen1_n11_stagex_g,
    a_out => gen1_n11_stagex_a_out,
    c_out => gen1_n11_stagex_c_out,
    x_out => gen1_n11_stagex_x_out,
    y_out => gen1_n11_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n255_o <= wrap_W (328 downto 298);
  -- vhdl_source/cordich.vhdl:118:71
  n256_o <= as (220 downto 204);
  -- vhdl_source/cordich.vhdl:118:83
  n257_o <= cs (220 downto 204);
  -- vhdl_source/cordich.vhdl:119:71
  n258_o <= xs (233 downto 216);
  -- vhdl_source/cordich.vhdl:119:83
  n259_o <= ys (233 downto 216);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n12_stagex_n260 <= gen1_n12_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n12_stagex_n261 <= gen1_n12_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n12_stagex_n262 <= gen1_n12_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n12_stagex_n263 <= gen1_n12_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n12_stagex_n264 <= gen1_n12_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n12_stagex : entity work.cordich_stage_16_12 port map (
    w => n255_o,
    a => n256_o,
    c => n257_o,
    x => n258_o,
    y => n259_o,
    g => gen1_n12_stagex_g,
    a_out => gen1_n12_stagex_a_out,
    c_out => gen1_n12_stagex_c_out,
    x_out => gen1_n12_stagex_x_out,
    y_out => gen1_n12_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n275_o <= wrap_W (360 downto 329);
  -- vhdl_source/cordich.vhdl:118:71
  n276_o <= as (237 downto 221);
  -- vhdl_source/cordich.vhdl:118:83
  n277_o <= cs (237 downto 221);
  -- vhdl_source/cordich.vhdl:119:71
  n278_o <= xs (251 downto 234);
  -- vhdl_source/cordich.vhdl:119:83
  n279_o <= ys (251 downto 234);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n13_stagex_n280 <= gen1_n13_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n13_stagex_n281 <= gen1_n13_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n13_stagex_n282 <= gen1_n13_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n13_stagex_n283 <= gen1_n13_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n13_stagex_n284 <= gen1_n13_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n13_stagex : entity work.cordich_stage_16_13 port map (
    w => n275_o,
    a => n276_o,
    c => n277_o,
    x => n278_o,
    y => n279_o,
    g => gen1_n13_stagex_g,
    a_out => gen1_n13_stagex_a_out,
    c_out => gen1_n13_stagex_c_out,
    x_out => gen1_n13_stagex_x_out,
    y_out => gen1_n13_stagex_y_out);
  n296_o <= (29 downto 0 => 'Z') & gen1_n13_stagex_n280 & gen1_n12_stagex_n260 & gen1_n11_stagex_n240 & gen1_n10_stagex_n220 & gen1_n9_stagex_n200 & gen1_n8_stagex_n180 & gen1_n7_stagex_n160 & gen1_n6_stagex_n140 & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n297_o <= gen1_n13_stagex_n282 & gen1_n12_stagex_n262 & gen1_n11_stagex_n242 & gen1_n10_stagex_n222 & gen1_n9_stagex_n202 & gen1_n8_stagex_n182 & gen1_n7_stagex_n162 & gen1_n6_stagex_n142 & gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n298_o <= gen1_n13_stagex_n281 & gen1_n12_stagex_n261 & gen1_n11_stagex_n241 & gen1_n10_stagex_n221 & gen1_n9_stagex_n201 & gen1_n8_stagex_n181 & gen1_n7_stagex_n161 & gen1_n6_stagex_n141 & gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n299_o <= gen1_n13_stagex_n283 & gen1_n12_stagex_n263 & gen1_n11_stagex_n243 & gen1_n10_stagex_n223 & gen1_n9_stagex_n203 & gen1_n8_stagex_n183 & gen1_n7_stagex_n163 & gen1_n6_stagex_n143 & gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n300_o <= gen1_n13_stagex_n284 & gen1_n12_stagex_n264 & gen1_n11_stagex_n244 & gen1_n10_stagex_n224 & gen1_n9_stagex_n204 & gen1_n8_stagex_n184 & gen1_n7_stagex_n164 & gen1_n6_stagex_n144 & gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
