Case 2: 
## Each clocks
Cycle 1: 
    lw IF 

Cycle 2: 
    lw ID 
    lw IF 

Cycle 3: 
    lw EX 
    lw ID 
    add IF 

Cycle 4: 
    lw MEM 
    lw EX 
    add ID 
    sw IF 

Cycle 5: 
    lw WB 
    lw MEM 
    add ID 
    sw IF 

Cycle 6: 
    lw WB 
    add ID 
    sw IF 

Cycle 7: 
    add EX 
    sw ID 

Cycle 8: 
    add MEM 
    sw EX 

Cycle 9: 
    add WB 
    sw MEM 

Cycle 10: 
    sw WB 


## Final Result:

Total Cycles: 10

Final Register Values:
Registers: [0, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]

Final Memory Values:
[1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
