WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 258809 cumulative IPC: 3.864 (Simulation time: 00 hr 00 min 09 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 258809 cumulative IPC: 3.864 (Simulation time: 00 hr 00 min 09 sec)
Simulation finished CPU 0 instructions: 1000002 cycles: 6338475 cumulative IPC: 0.1578 (Simulation time: 00 hr 00 min 50 sec)
Simulation complete CPU 0 instructions: 1000002 cycles: 6338475 cumulative IPC: 0.1578 (Simulation time: 00 hr 00 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1578 instructions: 1000002 cycles: 6338475
CPU 0 Branch Prediction Accuracy: 92.31% MPKI: 21.08 Average ROB Occupancy at Mispredict: 23.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.762
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 20.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      71758 HIT:      35616 MISS:      36142
LLC LOAD         ACCESS:      65139 HIT:      29916 MISS:      35223
LLC RFO          ACCESS:        413 HIT:        206 MISS:        207
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4466 HIT:       4434 MISS:         32
LLC TRANSLATION  ACCESS:       1740 HIT:       1060 MISS:        680
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1058 cycles
cpu0_DTLB TOTAL        ACCESS:     261372 HIT:     134986 MISS:     126386
cpu0_DTLB LOAD         ACCESS:     261372 HIT:     134986 MISS:     126386
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.37 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     309785 HIT:     160503 MISS:     149282
cpu0_L1D LOAD         ACCESS:     256321 HIT:     117005 MISS:     139316
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      51393 HIT:      43449 MISS:       7944
cpu0_L1D TRANSLATION  ACCESS:       2071 HIT:         49 MISS:       2022
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 274 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     137799 HIT:      70505 MISS:      67294
cpu0_L2C LOAD         ACCESS:     112924 HIT:      47784 MISS:      65140
cpu0_L2C RFO          ACCESS:       3619 HIT:       3206 MISS:        413
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      19234 HIT:      19233 MISS:          1
cpu0_L2C TRANSLATION  ACCESS:       2022 HIT:        282 MISS:       1740
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 589 cycles
cpu0_STLB TOTAL        ACCESS:     100753 HIT:      99129 MISS:       1624
cpu0_STLB LOAD         ACCESS:     100753 HIT:      99129 MISS:       1624
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 738.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        305
  ROW_BUFFER_MISS:      35797
 AVG DBUS CONGESTED CYCLE: 3.988
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        201
  FULL:        993
Heartbeat CPU 0 instructions: 190000000 cycles: 983992931 heartbeat IPC: 0.08887 cumulative IPC: 0.09397 (Simulation time: 02 hr 10 min 21 sec)
Heartbeat CPU 0 instructions: 200000000 cycles: 1087505319 heartbeat IPC: 0.09661 cumulative IPC: 0.09423 (Simulation time: 02 hr 20 min 13 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 1061253994 cumulative IPC: 0.09423 (Simulation time: 02 hr 20 min 13 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 1061253994 cumulative IPC: 0.09423 (Simulation time: 02 hr 20 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.09423 instructions: 100000000 cycles: 1061253994
CPU 0 Branch Prediction Accuracy: 93.41% MPKI: 17.86 Average ROB Occupancy at Mispredict: 38.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.774
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 17.1
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:   12596990 HIT:    4502790 MISS:    8094200
LLC LOAD         ACCESS:    9110764 HIT:    2097270 MISS:    7013494
LLC RFO          ACCESS:     194984 HIT:      57373 MISS:     137611
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    2159594 HIT:    2158100 MISS:       1494
LLC TRANSLATION  ACCESS:    1131648 HIT:     190047 MISS:     941601
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1153 cycles
cpu0_DTLB TOTAL        ACCESS:   25356126 HIT:   13106936 MISS:   12249190
cpu0_DTLB LOAD         ACCESS:   25356126 HIT:   13106936 MISS:   12249190
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 140.5 cycles
cpu0_ITLB TOTAL        ACCESS:         38 HIT:         38 MISS:          0
cpu0_ITLB LOAD         ACCESS:         38 HIT:         38 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   31211649 HIT:   13204960 MISS:   18006689
cpu0_L1D LOAD         ACCESS:   24215589 HIT:    8286397 MISS:   15929192
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    5291537 HIT:    4743026 MISS:     548511
cpu0_L1D TRANSLATION  ACCESS:    1704523 HIT:     175537 MISS:    1528986
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 534.6 cycles
cpu0_L1I TOTAL        ACCESS:         38 HIT:         38 MISS:          0
cpu0_L1I LOAD         ACCESS:         38 HIT:         38 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:   16711689 HIT:    6274131 MISS:   10437558
cpu0_L2C LOAD         ACCESS:   11927900 HIT:    2817126 MISS:    9110774
cpu0_L2C RFO          ACCESS:     354933 HIT:     159949 MISS:     194984
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    2907033 HIT:    2906880 MISS:        153
cpu0_L2C TRANSLATION  ACCESS:    1521823 HIT:     390176 MISS:    1131647
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 914.8 cycles
cpu0_STLB TOTAL        ACCESS:    9281056 HIT:    7987983 MISS:    1293073
cpu0_STLB LOAD         ACCESS:    9281056 HIT:    7987983 MISS:    1293073
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1312 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     231666
  ROW_BUFFER_MISS:    7859137
 AVG DBUS CONGESTED CYCLE: 3.983
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      26090
  FULL:    1952348
