Info: Starting: Create simulation model
Info: qsys-generate /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading nios_td3/nios_td3.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding intel_niosv_m_0 [intel_niosv_m 26.0.0]
Progress: Parameterizing module intel_niosv_m_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 24.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 24.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 24.1]
Progress: Parameterizing module pio_0
Progress: Adding timer_0 [altera_avalon_timer 24.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios_td3.intel_niosv_m_0: Properties (associatedClock) have been set on interface reset - in composed mode these are ignored
Warning: nios_td3.intel_niosv_m_0: Properties (associatedClock) have been set on interface ndm_reset_in - in composed mode these are ignored
Warning: nios_td3.intel_niosv_m_0: Properties (associatedClock,associatedReset) have been set on interface instruction_manager - in composed mode these are ignored
Warning: nios_td3.intel_niosv_m_0: Properties (associatedClock,associatedReset) have been set on interface data_manager - in composed mode these are ignored
Info: nios_td3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_td3: Generating "nios_td3" for SIM_VERILOG
Info: intel_niosv_m_0: "nios_td3" instantiated intel_niosv_m "intel_niosv_m_0"
Info: jtag_uart_0: "nios_td3" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_td3_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/intelFPGA/24.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/24.1/quartus/linux64/perl/lib -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_td3_onchip_memory2_0 --dir=/tmp/alt0287_8850347250011487467.dir/0063_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/24.1/quartus --verilog --config=/tmp/alt0287_8850347250011487467.dir/0063_onchip_memory2_0_gen//nios_td3_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0287_8850347250011487467.dir/0063_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_td3_onchip_memory2_0'
Info: onchip_memory2_0: "nios_td3" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'nios_td3_pio_0'
Info: pio_0:   Generation command is [exec /opt/intelFPGA/24.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/24.1/quartus/linux64/perl/lib -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_td3_pio_0 --dir=/tmp/alt0287_8850347250011487467.dir/0064_pio_0_gen/ --quartus_dir=/opt/intelFPGA/24.1/quartus --verilog --config=/tmp/alt0287_8850347250011487467.dir/0064_pio_0_gen//nios_td3_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0287_8850347250011487467.dir/0064_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'nios_td3_pio_0'
Info: pio_0: "nios_td3" instantiated altera_avalon_pio "pio_0"
Info: timer_0: Starting RTL generation for module 'nios_td3_timer_0'
Info: timer_0:   Generation command is [exec /opt/intelFPGA/24.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/24.1/quartus/linux64//perl/lib -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/24.1/quartus/sopc_builder/bin -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/24.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_td3_timer_0 --dir=/tmp/alt0287_8850347250011487467.dir/0065_timer_0_gen/ --quartus_dir=/opt/intelFPGA/24.1/quartus --verilog --config=/tmp/alt0287_8850347250011487467.dir/0065_timer_0_gen//nios_td3_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0287_8850347250011487467.dir/0065_timer_0_gen/  ]
Info: timer_0: Done RTL generation for module 'nios_td3_timer_0'
Info: timer_0: "nios_td3" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_td3" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_td3" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_td3" instantiated altera_reset_controller "rst_controller"
Info: niosv_reset_controller: "Generating: niosv_reset_controller"
Info: hart: "intel_niosv_m_0" instantiated intel_niosv_m_unit "hart"
Info: timer_module: "intel_niosv_m_0" instantiated intel_niosv_timer_msip "timer_module"
Info: dbg_mod: "intel_niosv_m_0" instantiated intel_niosv_dbg_mod "dbg_mod"
Info: Reusing file /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/submodules/aldec/niosv_ram.sv
Info: Reusing file /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/submodules/cadence/niosv_ram.sv
Info: Reusing file /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/submodules/mentor/niosv_ram.sv
Info: Reusing file /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/submodules/synopsys/niosv_ram.sv
Info: Reusing file /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/submodules/altera_reset_synchronizer.v
Info: Reusing file /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/submodules/altera_reset_controller.v
Info: Reusing file /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/submodules/altera_reset_controller.sdc
Info: irq_mapper: "intel_niosv_m_0" instantiated altera_irq_mapper "irq_mapper"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: intel_niosv_m_0_data_manager_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "intel_niosv_m_0_data_manager_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: intel_niosv_m_0_instruction_manager_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "intel_niosv_m_0_instruction_manager_wr_limiter"
Info: Reusing file /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: niosv_reset_controller: "hart" instantiated intel_niosv_m_unit "niosv_reset_controller"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_td3: Done "nios_td3" with 33 modules, 195 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/nios_td3.spd --output-directory=/home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/nios_td3.spd --output-directory=/home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	31 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for VCSMX simulator in /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/laurentf/Documents/ensea/ENSEA_2A_FPGA/majeure/2-td/nios_td3/nios_td3/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
