{
   ExpandedHierarchyInLayout: "",
   comment_0: "I2S RTL Driver.  Drives PMOD pins connected to PMOD I2S Codec module.
Data_accepted triggers each rising edge of LRCLK (48kHz) to signal to the
fifo that it is ready for more data.",
   comment_1: "PWM Module to drive RGB LEDS on board.",
   comment_10: "GPIO to read out the capacity 
state of the DMA FIFO",
   comment_2: "GPIO to allow the Zynq to create interrupts
 to the MicroBlaze to trigger playback events.",
   comment_3: "Block RAM (128KB) for MicroBlaze.",
   comment_4: "Block RAM (16KB each) for audio DMA",
   comment_6: "Direct Memory Access module.
Provides direct memory read-out streaming
to FIFO buffer from DMA BRAM.",
   comment_7: "DMA FIFO Buffer.
Provides AXI Stream data buffering.
The data_count output provides a count of
how many bytes are in the buffer currently.",
   comment_9: "ADC Module for reading out various voltages.
Used by petalinux kernel for performance monitorring.",
   commentid: "comment_0|comment_1|comment_2|comment_3|comment_4|comment_6|comment_7|comment_9|comment_10|comment_10|",
   fillcolor_comment_4: "",
   font_comment_0: "14",
   font_comment_1: "14",
   font_comment_10: "14",
   font_comment_2: "14",
   font_comment_3: "14",
   font_comment_4: "14",
   font_comment_6: "14",
   font_comment_7: "14",
   font_comment_9: "14",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 640 -defaultsOSRD
preplace port vaux0 -pg 1 -y 1240 -defaultsOSRD
preplace port vaux1 -pg 1 -y 1260 -defaultsOSRD
preplace port vaux12 -pg 1 -y 1360 -defaultsOSRD
preplace port ja0 -pg 1 -y 1200 -defaultsOSRD
preplace port vaux13 -pg 1 -y 1380 -defaultsOSRD
preplace port vaux5 -pg 1 -y 1280 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 660 -defaultsOSRD
preplace port ja1 -pg 1 -y 1160 -defaultsOSRD
preplace port vaux6 -pg 1 -y 1300 -defaultsOSRD
preplace port ja2 -pg 1 -y 1180 -defaultsOSRD
preplace port vp_vn -pg 1 -y 1220 -defaultsOSRD
preplace port vaux15 -pg 1 -y 1400 -defaultsOSRD
preplace port ja3 -pg 1 -y 1140 -defaultsOSRD
preplace port vaux8 -pg 1 -y 1320 -defaultsOSRD
preplace port vaux9 -pg 1 -y 1340 -defaultsOSRD
preplace portBus rgb_led -pg 1 -y 730 -defaultsOSRD
preplace inst axi_gpio_fifo_rng_0 -pg 1 -lvl 6 -y 900 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -y 440 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -y 940 -defaultsOSRD
preplace inst mb_axi_mem_interconnect_0 -pg 1 -lvl 4 -y 580 -defaultsOSRD
preplace inst i2s_output_1 -pg 1 -lvl 9 -y 1160 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 2 -y 450 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -y 1030 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 8 -y 1320 -defaultsOSRD
preplace inst rgb_PWM_0 -pg 1 -lvl 9 -y 730 -defaultsOSRD
preplace inst ps7_int_axi_gpio_0 -pg 1 -lvl 8 -y 860 -defaultsOSRD
preplace inst microblaze_memory -pg 1 -lvl 6 -y 260 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 6 -y 1060 -defaultsOSRD
preplace inst mdm_0 -pg 1 -lvl 2 -y 290 -defaultsOSRD
preplace inst dma_mm2s_axi_bram_ctrl_0 -pg 1 -lvl 7 -y 430 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 4 -y 940 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 9 -y 390 -defaultsOSRD
preplace inst trng_module_0 -pg 1 -lvl 5 -y 1130 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 7 -y 840 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 330 -defaultsOSRD
preplace inst mb_dma_mm2s_axi_bram_ctrl_0 -pg 1 -lvl 7 -y 560 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -y 90 -defaultsOSRD
preplace inst clk_wiz_25M -pg 1 -lvl 4 -y 1060 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 710 -defaultsOSRD
preplace inst dma_mm2s_blk_mem_gen_0 -pg 1 -lvl 8 -y 440 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 7 -y 1080 -defaultsOSRD
preplace netloc Vp_Vn_0_1 1 0 8 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ
preplace netloc processing_system7_0_DDR 1 6 4 NJ 640 NJ 640 NJ 640 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 7 1 2740
preplace netloc mb_axi_mem_interconnect_0_M01_AXI 1 4 2 1620 410 NJ
preplace netloc axi_intc_0_interrupt 1 2 1 770
preplace netloc xlconstant_1_dout 1 3 1 1320J
preplace netloc mb_axi_mem_interconnect_0_M00_AXI 1 4 2 NJ 530 1850
preplace netloc rst_ps7_0_100M_mb_reset 1 1 8 NJ 50 760 230 NJ 230 NJ 230 1830J 350 NJ 350 NJ 350 3100
preplace netloc i2s_output_1_i2s_sd 1 9 1 NJ
preplace netloc Vaux8_0_1 1 0 8 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 NJ
preplace netloc Vaux5_0_1 1 0 8 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ
preplace netloc dma_mm2s_axi_bram_ctrl_0_BRAM_PORTA 1 7 1 N
preplace netloc rst_ps7_0_100M_bus_struct_reset 1 1 5 NJ 70 NJ 70 1310 290 NJ 290 NJ
preplace netloc mdm_0_Debug_SYS_Rst 1 0 3 40 180 410J 160 730
preplace netloc i2s_output_1_i2s_mclk 1 9 1 NJ
preplace netloc clk_wiz_25M_locked 1 4 2 N 1070 1830J
preplace netloc axis_data_fifo_0_axis_data_count 1 6 2 2310 1180 2710
preplace netloc mb_dma_mm2s_axi_bram_ctrl_0_BRAM_PORTA 1 7 1 2750
preplace netloc processing_system7_0_M_AXI_GP0 1 6 1 N
preplace netloc microblaze_0_ILMB 1 3 3 1300 280 NJ 280 1840J
preplace netloc mb_axi_mem_interconnect_0_M02_AXI 1 4 3 1630J 540 NJ 540 N
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 8 400 140 770J 200 1290 310 NJ 310 1840 520 2320 1200 2720 750 3130
preplace netloc i2s_output_1_i2s_lrclk 1 9 1 NJ
preplace netloc xadc_wiz_0_ip2intc_irpt 1 3 6 1330 1240 NJ 1240 NJ 1240 NJ 1240 2730J 1150 3110
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 9 30 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 1860 1170 2330 670 2720J 380 3130J
preplace netloc axis_data_fifo_0_m_axis_tdata 1 7 2 NJ 1070 3130
preplace netloc Vaux6_0_1 1 0 8 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ
preplace netloc microblaze_0_M_AXI_DP 1 3 1 1260
preplace netloc mb_axi_mem_interconnect_0_M05_AXI 1 1 4 420 170 NJ 170 NJ 170 1610
preplace netloc Vaux15_0_1 1 0 8 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 7 1 N
preplace netloc rgb_PWM_0_pwm 1 9 1 NJ
preplace netloc Vaux9_0_1 1 0 8 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ
preplace netloc axi_dma_0_M_AXI_MM2S 1 6 1 N
preplace netloc xlconstant_0_dout 1 3 1 NJ
preplace netloc i2s_output_1_i2s_sclk 1 9 1 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 1 8 430 1230 NJ 1230 NJ 1230 NJ 1230 NJ 1230 NJ 1230 2760J 1120 3110
preplace netloc Vaux1_0_1 1 0 8 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 4 NJ 660 NJ 660 NJ 660 NJ
preplace netloc mdm_0_M_AXI 1 2 2 NJ 250 1270
preplace netloc mb_axi_mem_interconnect_0_M04_AXI 1 4 5 1620J 580 NJ 580 2300J 630 NJ 630 3120
preplace netloc clk_wiz_0_clk_out1 1 4 5 N 1050 1840 1160 2350 1190 2770J 1140 NJ
preplace netloc Vaux12_0_1 1 0 8 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ
preplace netloc trng_module_0_randout 1 5 2 1830J 1150 2300
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 6 1 2350
preplace netloc i2s_output_1_data_accepted 1 7 3 NJ 1050 NJ 1050 3480
preplace netloc Vaux0_0_1 1 0 8 30J 1210 NJ 1210 NJ 1210 NJ 1210 NJ 1210 NJ 1210 NJ 1210 2740J
preplace netloc mdm_0_MBDEBUG_0 1 2 1 740
preplace netloc mb_axi_mem_interconnect_0_M03_AXI 1 4 2 NJ 590 1830
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 20 200 410 200 750 240 1250 870 1620 870 1860 530 2360 680 2750 680 3140
preplace netloc Vaux13_0_1 1 0 8 NJ 1380 NJ 1380 NJ 1380 NJ 1380 NJ 1380 NJ 1380 NJ 1380 NJ
preplace netloc axi_dma_0_M_AXIS_MM2S 1 6 3 2340 650 NJ 650 3110J
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 7 430 190 NJ 190 NJ 190 NJ 190 1870J 340 NJ 340 2710
preplace netloc xlconcat_2_dout 1 4 2 1630 740 NJ
preplace netloc microblaze_0_DLMB 1 3 3 1280 250 NJ 250 NJ
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 1 6 NJ 110 NJ 110 1330 330 NJ 330 1850J 360 2350
preplace cgraphic comment_3 place top 1951 117 textcolor 4 linecolor 3
preplace cgraphic comment_2 place top 240 161 textcolor 4 linecolor 3
preplace cgraphic comment_1 place right -517 823 textcolor 4 linecolor 3
preplace cgraphic comment_0 place bot 2950 -218 textcolor 4 linecolor 3
preplace cgraphic comment_7 place bot 2054 -348 textcolor 4 linecolor 3
preplace cgraphic comment_6 place top 2240 527 textcolor 4 linecolor 3
preplace cgraphic comment_4 place top 2608 310 textcolor 4 linecolor 3
preplace cgraphic comment_10 place top 823 127 textcolor 4 linecolor 3
preplace cgraphic comment_9 place left 653 1452 textcolor 4 linecolor 3
levelinfo -pg 1 0 220 580 1010 1470 1730 2100 2540 2940 3310 3510 -top 0 -bot 1490
",
   linecolor_comment_4: "",
   linktoobj_comment_0: "",
   linktoobj_comment_1: "",
   linktoobj_comment_10: "",
   linktoobj_comment_2: "",
   linktoobj_comment_3: "",
   linktoobj_comment_6: "",
   linktoobj_comment_7: "",
   linktoobj_comment_9: "",
   linktotype_comment_0: "bd_design",
   linktotype_comment_1: "bd_design",
   linktotype_comment_10: "bd_design",
   linktotype_comment_2: "bd_design",
   linktotype_comment_3: "bd_design",
   linktotype_comment_6: "bd_design",
   linktotype_comment_7: "bd_design",
   linktotype_comment_9: "bd_design",
   textcolor_comment_4: "",
}
{
   da_axi4_cnt: "3",
   da_clkrst_cnt: "2",
}
{
   /comment_0: "comment_0",
   /comment_1: "comment_1",
   /comment_10: "comment_2",
   /comment_2: "comment_3",
   /comment_3: "comment_4",
   /comment_4: "comment_10",
   /comment_5: "comment_6",
   /comment_6: "comment_7",
   /comment_8: "comment_9",
   /comment_9: "comment_10",
}