

================================================================
== Vitis HLS Report for 'extract_Pipeline_VITIS_LOOP_133_2'
================================================================
* Date:           Sun Sep  4 18:21:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.088 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        3|     2154|  9.900 ns|  7.108 us|    3|  2154|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_133_2  |        1|     2152|         2|          1|          1|  1 ~ 2152|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.08>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%col_1 = alloca i32 1"   --->   Operation 5 'alloca' 'col_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InImg_data156, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_cast" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 15 'read' 'p_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 16 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.32ns)   --->   "%store_ln0 = store i11 0, i11 %col_1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc36"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%col = load i11 %col_1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:133]   --->   Operation 19 'load' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.52ns)   --->   "%icmp_ln133 = icmp_eq  i11 %col, i11 %trunc_ln_read" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:133]   --->   Operation 20 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "%add_ln133 = add i11 %col, i11 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:133]   --->   Operation 21 'add' 'add_ln133' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %for.inc36.split, void %for.body45.preheader.loopexit.exitStub" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:133]   --->   Operation 22 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%switch_ln139 = switch i3 %p_cast_read, void %arrayidx359.0.0.03.case.7, i3 0, void %arrayidx359.0.0.03.case.0, i3 1, void %arrayidx359.0.0.03.case.1, i3 2, void %arrayidx359.0.0.03.case.2, i3 3, void %arrayidx359.0.0.03.case.3, i3 4, void %arrayidx359.0.0.03.case.4, i3 5, void %arrayidx359.0.0.03.case.5, i3 6, void %arrayidx359.0.0.03.case.6" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 23 'switch' 'switch_ln139' <Predicate = (!icmp_ln133)> <Delay = 0.79>
ST_1 : Operation 24 [1/1] (1.32ns)   --->   "%store_ln133 = store i11 %add_ln133, i11 %col_1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:133]   --->   Operation 24 'store' 'store_ln133' <Predicate = (!icmp_ln133)> <Delay = 1.32>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.inc36" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:133]   --->   Operation 25 'br' 'br_ln133' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i11 %col" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:133]   --->   Operation 26 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:135]   --->   Operation 27 'specpipeline' 'specpipeline_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2152, i64 1076" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:136]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:133]   --->   Operation 29 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.20ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %InImg_data156" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'tmp_V' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%this_buff_0_addr = getelementptr i16 %this_buff_0, i64 0, i64 %zext_ln133" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 31 'getelementptr' 'this_buff_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%this_buff_1_addr = getelementptr i16 %this_buff_1, i64 0, i64 %zext_ln133" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 32 'getelementptr' 'this_buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%this_buff_2_addr = getelementptr i16 %this_buff_2, i64 0, i64 %zext_ln133" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 33 'getelementptr' 'this_buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%this_buff_3_addr = getelementptr i16 %this_buff_3, i64 0, i64 %zext_ln133" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 34 'getelementptr' 'this_buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%this_buff_4_addr = getelementptr i16 %this_buff_4, i64 0, i64 %zext_ln133" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 35 'getelementptr' 'this_buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%this_buff_5_addr = getelementptr i16 %this_buff_5, i64 0, i64 %zext_ln133" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 36 'getelementptr' 'this_buff_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%this_buff_6_addr = getelementptr i16 %this_buff_6, i64 0, i64 %zext_ln133" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 37 'getelementptr' 'this_buff_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%this_buff_7_addr = getelementptr i16 %this_buff_7, i64 0, i64 %zext_ln133" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 38 'getelementptr' 'this_buff_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.38ns)   --->   "%store_ln139 = store i16 %tmp_V, i11 %this_buff_6_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 39 'store' 'store_ln139' <Predicate = (p_cast_read == 6)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln139 = br void %arrayidx359.0.0.03.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 40 'br' 'br_ln139' <Predicate = (p_cast_read == 6)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.38ns)   --->   "%store_ln139 = store i16 %tmp_V, i11 %this_buff_5_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 41 'store' 'store_ln139' <Predicate = (p_cast_read == 5)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln139 = br void %arrayidx359.0.0.03.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 42 'br' 'br_ln139' <Predicate = (p_cast_read == 5)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.38ns)   --->   "%store_ln139 = store i16 %tmp_V, i11 %this_buff_4_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 43 'store' 'store_ln139' <Predicate = (p_cast_read == 4)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln139 = br void %arrayidx359.0.0.03.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 44 'br' 'br_ln139' <Predicate = (p_cast_read == 4)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.38ns)   --->   "%store_ln139 = store i16 %tmp_V, i11 %this_buff_3_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 45 'store' 'store_ln139' <Predicate = (p_cast_read == 3)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln139 = br void %arrayidx359.0.0.03.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 46 'br' 'br_ln139' <Predicate = (p_cast_read == 3)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.38ns)   --->   "%store_ln139 = store i16 %tmp_V, i11 %this_buff_2_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 47 'store' 'store_ln139' <Predicate = (p_cast_read == 2)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln139 = br void %arrayidx359.0.0.03.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 48 'br' 'br_ln139' <Predicate = (p_cast_read == 2)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.38ns)   --->   "%store_ln139 = store i16 %tmp_V, i11 %this_buff_1_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 49 'store' 'store_ln139' <Predicate = (p_cast_read == 1)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln139 = br void %arrayidx359.0.0.03.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 50 'br' 'br_ln139' <Predicate = (p_cast_read == 1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.38ns)   --->   "%store_ln139 = store i16 %tmp_V, i11 %this_buff_0_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 51 'store' 'store_ln139' <Predicate = (p_cast_read == 0)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln139 = br void %arrayidx359.0.0.03.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 52 'br' 'br_ln139' <Predicate = (p_cast_read == 0)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.38ns)   --->   "%store_ln139 = store i16 %tmp_V, i11 %this_buff_7_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 53 'store' 'store_ln139' <Predicate = (p_cast_read == 7)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln139 = br void %arrayidx359.0.0.03.exit" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:139]   --->   Operation 54 'br' 'br_ln139' <Predicate = (p_cast_read == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ InImg_data156]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ this_buff_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ this_buff_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ this_buff_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ this_buff_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ this_buff_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ this_buff_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ this_buff_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ this_buff_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col_1                   (alloca           ) [ 010]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
p_cast_read             (read             ) [ 011]
trunc_ln_read           (read             ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
col                     (load             ) [ 011]
icmp_ln133              (icmp             ) [ 010]
add_ln133               (add              ) [ 000]
br_ln133                (br               ) [ 000]
switch_ln139            (switch           ) [ 000]
store_ln133             (store            ) [ 000]
br_ln133                (br               ) [ 000]
zext_ln133              (zext             ) [ 000]
specpipeline_ln135      (specpipeline     ) [ 000]
speclooptripcount_ln136 (speclooptripcount) [ 000]
specloopname_ln133      (specloopname     ) [ 000]
tmp_V                   (read             ) [ 000]
this_buff_0_addr        (getelementptr    ) [ 000]
this_buff_1_addr        (getelementptr    ) [ 000]
this_buff_2_addr        (getelementptr    ) [ 000]
this_buff_3_addr        (getelementptr    ) [ 000]
this_buff_4_addr        (getelementptr    ) [ 000]
this_buff_5_addr        (getelementptr    ) [ 000]
this_buff_6_addr        (getelementptr    ) [ 000]
this_buff_7_addr        (getelementptr    ) [ 000]
store_ln139             (store            ) [ 000]
br_ln139                (br               ) [ 000]
store_ln139             (store            ) [ 000]
br_ln139                (br               ) [ 000]
store_ln139             (store            ) [ 000]
br_ln139                (br               ) [ 000]
store_ln139             (store            ) [ 000]
br_ln139                (br               ) [ 000]
store_ln139             (store            ) [ 000]
br_ln139                (br               ) [ 000]
store_ln139             (store            ) [ 000]
br_ln139                (br               ) [ 000]
store_ln139             (store            ) [ 000]
br_ln139                (br               ) [ 000]
store_ln139             (store            ) [ 000]
br_ln139                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="InImg_data156">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InImg_data156"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_buff_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_buff_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_buff_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_buff_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="this_buff_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_buff_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_buff_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_buff_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_cast">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="col_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_cast_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="3" slack="0"/>
<pin id="89" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="11" slack="0"/>
<pin id="95" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_V_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="this_buff_0_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_0_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="this_buff_1_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="11" slack="0"/>
<pin id="115" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_1_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="this_buff_2_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_2_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="this_buff_3_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="11" slack="0"/>
<pin id="129" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_3_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="this_buff_4_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="11" slack="0"/>
<pin id="136" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_4_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="this_buff_5_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="11" slack="0"/>
<pin id="143" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_5_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="this_buff_6_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_6_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="this_buff_7_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="11" slack="0"/>
<pin id="157" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_7_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln139_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="0"/>
<pin id="165" dir="0" index="4" bw="11" slack="0"/>
<pin id="166" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="168" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln139_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="0"/>
<pin id="176" dir="0" index="4" bw="11" slack="0"/>
<pin id="177" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="179" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln139_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="11" slack="0"/>
<pin id="188" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="190" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln139_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="0"/>
<pin id="198" dir="0" index="4" bw="11" slack="0"/>
<pin id="199" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="200" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="201" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln139_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="0"/>
<pin id="209" dir="0" index="4" bw="11" slack="0"/>
<pin id="210" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="211" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="212" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln139_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="0"/>
<pin id="220" dir="0" index="4" bw="11" slack="0"/>
<pin id="221" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="222" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="223" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln139_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="0"/>
<pin id="231" dir="0" index="4" bw="11" slack="0"/>
<pin id="232" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="234" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln139_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="0"/>
<pin id="242" dir="0" index="4" bw="11" slack="0"/>
<pin id="243" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="244" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="245" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln0_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="col_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln133_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="0" index="1" bw="11" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln133_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln133_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="0" index="1" bw="11" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln133_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="col_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="p_cast_read_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="1"/>
<pin id="293" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_cast_read "/>
</bind>
</comp>

<comp id="295" class="1005" name="col_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="1"/>
<pin id="297" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="78" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="80" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="80" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="80" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="80" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="80" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="80" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="80" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="80" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="169"><net_src comp="98" pin="2"/><net_sink comp="160" pin=4"/></net>

<net id="170"><net_src comp="146" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="180"><net_src comp="98" pin="2"/><net_sink comp="171" pin=4"/></net>

<net id="181"><net_src comp="139" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="191"><net_src comp="98" pin="2"/><net_sink comp="182" pin=4"/></net>

<net id="192"><net_src comp="132" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="202"><net_src comp="98" pin="2"/><net_sink comp="193" pin=4"/></net>

<net id="203"><net_src comp="125" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="213"><net_src comp="98" pin="2"/><net_sink comp="204" pin=4"/></net>

<net id="214"><net_src comp="118" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="224"><net_src comp="98" pin="2"/><net_sink comp="215" pin=4"/></net>

<net id="225"><net_src comp="111" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="235"><net_src comp="98" pin="2"/><net_sink comp="226" pin=4"/></net>

<net id="236"><net_src comp="104" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="246"><net_src comp="98" pin="2"/><net_sink comp="237" pin=4"/></net>

<net id="247"><net_src comp="153" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="92" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="287"><net_src comp="82" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="294"><net_src comp="86" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="253" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="273" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_buff_0 | {2 }
	Port: this_buff_1 | {2 }
	Port: this_buff_2 | {2 }
	Port: this_buff_3 | {2 }
	Port: this_buff_4 | {2 }
	Port: this_buff_5 | {2 }
	Port: this_buff_6 | {2 }
	Port: this_buff_7 | {2 }
 - Input state : 
	Port: extract_Pipeline_VITIS_LOOP_133_2 : trunc_ln | {1 }
	Port: extract_Pipeline_VITIS_LOOP_133_2 : InImg_data156 | {2 }
	Port: extract_Pipeline_VITIS_LOOP_133_2 : p_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		col : 1
		icmp_ln133 : 2
		add_ln133 : 2
		br_ln133 : 3
		store_ln133 : 3
	State 2
		this_buff_0_addr : 1
		this_buff_1_addr : 1
		this_buff_2_addr : 1
		this_buff_3_addr : 1
		this_buff_4_addr : 1
		this_buff_5_addr : 1
		this_buff_6_addr : 1
		this_buff_7_addr : 1
		store_ln139 : 2
		store_ln139 : 2
		store_ln139 : 2
		store_ln139 : 2
		store_ln139 : 2
		store_ln139 : 2
		store_ln139 : 2
		store_ln139 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln133_fu_262     |    0    |    18   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln133_fu_256    |    0    |    11   |
|----------|--------------------------|---------|---------|
|          |  p_cast_read_read_fu_86  |    0    |    0    |
|   read   | trunc_ln_read_read_fu_92 |    0    |    0    |
|          |     tmp_V_read_fu_98     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln133_fu_273    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    29   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   col_1_reg_284   |   11   |
|    col_reg_295    |   11   |
|p_cast_read_reg_291|    3   |
+-------------------+--------+
|       Total       |   25   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   29   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   25   |    -   |
+-----------+--------+--------+
|   Total   |   25   |   29   |
+-----------+--------+--------+
