$comment
	File created using the following command:
		vcd file register1.msim.vcd -direction
$end
$date
	Sat Feb  6 19:28:11 2021
$end
$version
	ModelSim Version 10.1e
$end
$timescale
	1ps
$end
$scope module register1_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " clr $end
$var reg 1 # d $end
$var reg 1 $ ld $end
$var wire 1 % Q $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Q~output_o $end
$var wire 1 . clk~input_o $end
$var wire 1 / ld~input_o $end
$var wire 1 0 d~input_o $end
$var wire 1 1 Q~0_combout $end
$var wire 1 2 clr~input_o $end
$var wire 1 3 Q~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
$end
#25000
1!
1.
0&
#50000
0!
0.
1&
#75000
1!
1.
0&
#100000
1#
0!
10
0.
1&
#125000
1!
1.
0&
#150000
0!
0.
1&
#175000
1!
1.
0&
#200000
1$
0!
1/
0.
1&
11
#225000
1!
1.
0&
13
1-
1%
#250000
0!
0.
1&
#275000
1!
1.
0&
#300000
0#
0$
0!
00
0/
0.
1&
#325000
1!
1.
0&
#350000
0!
0.
1&
#375000
1!
1.
0&
#400000
1"
0!
12
0.
1&
03
01
0-
0%
#425000
1!
1.
0&
#450000
0!
0.
1&
#475000
1!
1.
0&
#500000
1#
0"
0!
10
02
0.
1&
#525000
1!
1.
0&
#550000
0!
0.
1&
#575000
1!
1.
0&
#600000
0!
0.
1&
#625000
1!
1.
0&
#650000
0!
0.
1&
#675000
1!
1.
0&
#700000
1$
0!
1/
0.
1&
11
#725000
1!
1.
0&
13
1-
1%
#750000
0!
0.
1&
#775000
1!
1.
0&
#800000
0#
0$
0!
00
0/
0.
1&
#825000
1!
1.
0&
#850000
0!
0.
1&
#875000
1!
1.
0&
#900000
0!
0.
1&
#925000
1!
1.
0&
#950000
0!
0.
1&
#975000
1!
1.
0&
#1000000
