<!doctype html><html lang=en-us dir=ltr><head><meta charset=utf-8><meta name=viewport content='width=device-width,initial-scale=1'><meta name=description content="verilog流水线CPU"><title>P5_设计文档</title>
<link rel=canonical href=https://lhy0424.top/p/co_p5/><link rel=stylesheet href=/scss/style.min.663803bebe609202d5b39d848f2d7c2dc8b598a2d879efa079fa88893d29c49c.css><meta property='og:title' content="P5_设计文档"><meta property='og:description' content="verilog流水线CPU"><meta property='og:url' content='https://lhy0424.top/p/co_p5/'><meta property='og:site_name' content="Az's Blog"><meta property='og:type' content='article'><meta property='article:section' content='Post'><meta property='article:tag' content='BUAA-CO'><meta property='article:tag' content='verilog'><meta property='article:published_time' content='2024-11-14T00:11:00+00:00'><meta property='article:modified_time' content='2024-11-14T00:11:00+00:00'><meta property='og:image' content='https://lhy0424.top/p/co_p5/P5_cover.jpg'><meta name=twitter:title content="P5_设计文档"><meta name=twitter:description content="verilog流水线CPU"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content='https://lhy0424.top/p/co_p5/P5_cover.jpg'><link rel="shortcut icon" href=/img/az.jpg></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label=切换菜单>
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header><figure class=site-avatar><a href=/><img src=/img/az_hu_2167c1e5a8cad978.jpg width=300 height=300 class=site-logo loading=lazy alt=Avatar></a></figure><div class=site-meta><h1 class=site-name><a href=/>Az's Blog</a></h1><h2 class=site-description>Stay hungry, Stay foolish.</h2></div></header><ol class=menu-social><li><a href=https://github.com/Accepted0424 target=_blank title=GitHub rel=me><svg class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li><li><a href=https://twitter.com target=_blank title=Twitter rel=me><svg class="icon icon-tabler icon-tabler-brand-twitter" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 4.01c-1 .49-1.98.689-3 .99-1.121-1.265-2.783-1.335-4.38-.737S11.977 6.323 12 8v1c-3.245.083-6.135-1.395-8-4 0 0-4.182 7.433 4 11-1.872 1.247-3.739 2.088-6 2 3.308 1.803 6.913 2.423 10.034 1.517 3.58-1.04 6.522-3.723 7.651-7.742a13.84 13.84.0 00.497-3.753C20.18 7.773 21.692 5.25 22 4.009z"/></svg></a></li></ol><ol class=menu id=main-menu><li><a href=/><svg class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg>
<span>Home</span></a></li><li><a href=/archives/><svg class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><rect x="3" y="4" width="18" height="4" rx="2"/><path d="M5 8v10a2 2 0 002 2h10a2 2 0 002-2V8"/><line x1="10" y1="12" x2="14" y2="12"/></svg>
<span>Archives</span></a></li><li><a href=/search/><svg class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg>
<span>Search</span></a></li><li><a href=/links/><svg class="icon icon-tabler icon-tabler-link" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M10 14a3.5 3.5.0 005 0l4-4a3.5 3.5.0 00-5-5l-.5.5"/><path d="M14 10a3.5 3.5.0 00-5 0l-4 4a3.5 3.5.0 005 5l.5-.5"/></svg>
<span>Links</span></a></li><li class=menu-bottom-section><ol class=menu><li id=dark-mode-toggle><svg class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<svg class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<span>暗色模式</span></li></ol></li></ol></aside><aside class="sidebar right-sidebar sticky"><section class="widget archives"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg></div><h2 class="widget-title section-title">目录</h2><div class=widget--toc><nav id=TableOfContents><ol><li><a href=#hazardv>Hazard.v</a><ol><li><ol><li><a href=#t_use表格需求者>T_use表格（需求者）</a></li><li><a href=#t_new表格供给者>T_new表格（供给者）</a></li></ol></li><li><a href=#rs策略矩阵>rs策略矩阵</a></li><li><a href=#rt策略矩阵>rt策略矩阵</a></li><li><a href=#如何理解策略矩阵>如何理解策略矩阵</a></li></ol></li><li><a href=#forward-in-mipsv>Forward in mips.v</a><ol><li><ol><li><a href=#数据的供给者>数据的供给者</a></li><li><a href=#数据需求者>数据需求者</a></li></ol></li></ol></li><li><a href=#流水线寄存器>流水线寄存器</a><ol><li><ol><li><a href=#stall-explain>Stall Explain</a></li><li><a href=#logic>Logic</a></li></ol></li></ol></li><li><a href=#信号解释>信号解释</a><ol><li><ol><li><a href=#jumpsrc-2-bit>jumpSrc (2-bit)</a></li><li><a href=#mem2reg-2-bit>Mem2Reg (2-bit)</a></li><li><a href=#regdst-2-bit>RegDst (2-bit)</a></li><li><a href=#alu-4-bit>ALU (4-bit)</a></li></ol></li></ol></li><li><a href=#测试方案>测试方案</a><ol><li><a href=#指令分类>指令分类</a><ol><li><a href=#r-type>R-type</a></li><li><a href=#i-type>I-type</a></li><li><a href=#j-type>J-type</a></li></ol></li><li><a href=#测试步骤>测试步骤</a></li></ol></li><li><a href=#思考题>思考题</a></li></ol></nav></div></section></aside><main class="main full-width"><article class="has-image main-article"><header class=article-header><div class=article-image><a href=/p/co_p5/><img src=/p/co_p5/P5_cover_hu_8c6829aa8c573377.jpg srcset="/p/co_p5/P5_cover_hu_8c6829aa8c573377.jpg 800w, /p/co_p5/P5_cover_hu_c190694ba26e01d5.jpg 1600w" width=800 height=533 loading=lazy alt="Featured image of post P5_设计文档"></a></div><div class=article-details><header class=article-category><a href=/categories/buaa-co/>BUAA-CO</a></header><div class=article-title-wrapper><h2 class=article-title><a href=/p/co_p5/>P5_设计文档</a></h2><h3 class=article-subtitle>verilog流水线CPU</h3></div><footer class=article-time><div><svg class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg>
<time class=article-time--published>Nov 14, 2024</time></div><div><svg class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<time class=article-time--reading>阅读时长: 6 分钟</time></div></footer></div></header><section class=article-content><h1 id=p5_document>P5_document</h1><h2 id=hazardv>Hazard.v</h2><div class=table-wrapper><table><thead><tr><th>input</th><th>explain</th></tr></thead><tbody><tr><td>Instr_ID</td><td>ID阶段的指令码</td></tr><tr><td>Instr_EX</td><td>EX阶段的指令码</td></tr><tr><td>Instr_MA</td><td>MA阶段的指令码</td></tr><tr><td>A3_EX</td><td>EX阶段的寄存器写入地址</td></tr><tr><td>A3_MA</td><td>MA阶段的寄存器写入地址</td></tr></tbody></table></div><h4 id=t_use表格需求者>T_use表格（需求者）</h4><p>指令位于ID级时，还需要多少个周期才必须要使用数据。</p><div class=table-wrapper><table><thead><tr><th></th><th>$T_{use}(rs)$</th><th>$T_{use}(rt)$</th></tr></thead><tbody><tr><td>add</td><td>1</td><td>1</td></tr><tr><td>sub</td><td>1</td><td>1</td></tr><tr><td>ori</td><td>1</td><td></td></tr><tr><td>lw</td><td>1</td><td></td></tr><tr><td>sw</td><td>1</td><td>2</td></tr><tr><td>beq</td><td>0</td><td>0</td></tr><tr><td>lui</td><td>1</td><td></td></tr><tr><td>jal</td><td></td><td></td></tr><tr><td>jr</td><td>0</td><td></td></tr><tr><td>nop</td><td></td><td></td></tr></tbody></table></div><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>Tuse_rs</span> <span class=o>=</span> <span class=p>(</span><span class=n>add_ID</span> <span class=o>|</span> <span class=n>sub_ID</span> <span class=o>|</span> <span class=n>ori_ID</span> <span class=o>|</span> <span class=n>lw_ID</span> <span class=o>|</span> <span class=n>sw_ID</span> <span class=o>|</span> <span class=n>lui_ID</span><span class=p>)</span><span class=o>?</span><span class=mh>2</span><span class=mb>&#39;b01</span><span class=o>:</span>
</span></span><span class=line><span class=cl>								<span class=p>(</span><span class=n>beq_ID</span> <span class=o>|</span> <span class=n>jr_ID</span><span class=p>)</span><span class=o>?</span> <span class=mh>2</span><span class=mb>&#39;b00</span><span class=o>:</span>
</span></span><span class=line><span class=cl>								<span class=mh>2</span><span class=mb>&#39;b11</span><span class=p>;</span>
</span></span><span class=line><span class=cl>								
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>Tuse_rt</span> <span class=o>=</span> <span class=p>(</span><span class=n>add_ID</span> <span class=o>|</span> <span class=n>sub_ID</span><span class=p>)</span><span class=o>?</span> <span class=mh>2</span><span class=mb>&#39;b01</span><span class=o>:</span>
</span></span><span class=line><span class=cl>								<span class=p>(</span><span class=n>sw_ID</span><span class=p>)</span><span class=o>?</span> <span class=mh>2</span><span class=mb>&#39;b10</span><span class=o>:</span> 
</span></span><span class=line><span class=cl>								<span class=p>(</span><span class=n>beq_ID</span><span class=p>)</span><span class=o>?</span> <span class=mh>2</span><span class=mb>&#39;b00</span><span class=o>:</span>
</span></span><span class=line><span class=cl>								<span class=mh>2</span><span class=mb>&#39;b11</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=t_new表格供给者>T_new表格（供给者）</h4><p>T_new: 供给指令位于某个流水级时还需要多少个周期才可以计算出结果并存储到流水寄存器中。</p><p><em><strong>早于需求指令进入流水线的供给者还需要多少cycle能够产生需求者需要的寄存器值。</strong></em></p><div class=table-wrapper><table><thead><tr><th>Intsr</th><th>功能部件(结果来源)</th><th>EX</th><th>MA</th><th>WB</th></tr></thead><tbody><tr><td>add</td><td>ALU</td><td>1</td><td></td><td></td></tr><tr><td>sub</td><td>ALU</td><td>1</td><td></td><td></td></tr><tr><td>ori</td><td>ALU</td><td>1</td><td></td><td></td></tr><tr><td>lw</td><td>DM</td><td>2</td><td>1</td><td>0</td></tr><tr><td>sw</td><td></td><td></td><td></td><td></td></tr><tr><td>beq</td><td></td><td></td><td></td><td></td></tr><tr><td>lui</td><td>ALU</td><td>1</td><td></td><td></td></tr><tr><td>jal</td><td>PC</td><td>0</td><td>0</td><td>0</td></tr><tr><td>jr</td><td></td><td></td><td></td><td></td></tr><tr><td>nop</td><td></td><td></td><td></td><td></td></tr></tbody></table></div><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>Tnew_EX</span> <span class=o>=</span> <span class=p>(</span><span class=n>add_EX</span> <span class=o>|</span> <span class=n>sub_EX</span> <span class=o>|</span> <span class=n>ori_EX</span> <span class=o>|</span> <span class=n>lui_EX</span><span class=p>)</span><span class=o>?</span> <span class=mh>2</span><span class=mb>&#39;b01</span><span class=o>:</span>
</span></span><span class=line><span class=cl>							<span class=p>(</span><span class=n>lw_EX</span><span class=p>)</span><span class=o>?</span> <span class=mh>2</span><span class=mb>&#39;b10</span><span class=o>:</span> <span class=mh>2</span><span class=mb>&#39;b00</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>Tnew_MA</span> <span class=o>=</span> <span class=n>lw_MA</span><span class=o>?</span><span class=mh>2</span><span class=mb>&#39;b01</span><span class=o>:</span><span class=mh>2</span><span class=mb>&#39;b00</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><h3 id=rs策略矩阵>rs策略矩阵</h3><div class=table-wrapper><table><thead><tr><th>$T_{use} \textbackslash \space T_{new}$</th><th>EX</th><th>EX</th><th>EX</th><th>MA</th><th>MA</th><th>MA</th><th>WB</th><th>WB</th><th>WB</th></tr></thead><tbody><tr><td></td><td>ALU</td><td>DM</td><td>PC</td><td>ALU</td><td>DM</td><td>PC</td><td>ALU</td><td>DM</td><td>PC</td></tr><tr><td></td><td>1</td><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td><strong>S</strong></td><td><strong>S</strong></td><td>F</td><td>F</td><td><strong>S</strong></td><td>F</td><td>F</td><td>F</td><td>F</td></tr><tr><td>1</td><td>F</td><td><strong>S</strong></td><td>F</td><td>F</td><td>F</td><td>F</td><td>F</td><td>F</td><td>F</td></tr></tbody></table></div><h3 id=rt策略矩阵>rt策略矩阵</h3><div class=table-wrapper><table><thead><tr><th>$T_{use} \textbackslash \space T_{new}$</th><th>EX</th><th>EX</th><th>EX</th><th>MA</th><th>MA</th><th>MA</th><th>WB</th><th>WB</th><th>WB</th></tr></thead><tbody><tr><td></td><td>ALU</td><td>DM</td><td>PC</td><td>ALU</td><td>DM</td><td>PC</td><td>ALU</td><td>DM</td><td>PC</td></tr><tr><td></td><td>1</td><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td><strong>S</strong></td><td><strong>S</strong></td><td>F</td><td>F</td><td><strong>S</strong></td><td>F</td><td>F</td><td>F</td><td>F</td></tr><tr><td>1</td><td>F</td><td><strong>S</strong></td><td>F</td><td>F</td><td>F</td><td>F</td><td>F</td><td>F</td><td>F</td></tr><tr><td>2</td><td>F</td><td>F</td><td>F</td><td>F</td><td>F</td><td>F</td><td>F</td><td>F</td><td>F</td></tr></tbody></table></div><h3 id=如何理解策略矩阵>如何理解策略矩阵</h3><ul><li>策略矩阵针对的是AT法中的Time部分，具体判断阻塞还是转发需要综合Adress部分</li><li>对于ALU型指令，如add，只需要关注 $T_{new}$ 的ALU一列，其表示在当前流水级下，还有多少周期才能计算出结果并存入流水级寄存器。</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl>	<span class=kt>wire</span> <span class=n>Stall_RS_EX</span> <span class=o>=</span> <span class=p>(</span><span class=n>Tuse_rs</span> <span class=o>&lt;</span> <span class=n>Tnew_EX</span><span class=p>)</span> <span class=o>&amp;</span> <span class=p>(</span><span class=n>A3_EX</span> <span class=o>==</span> <span class=n>RS_ID</span> <span class=o>&amp;</span> <span class=n>RS_ID</span> <span class=o>!=</span> <span class=mh>0</span><span class=p>);</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=n>Stall_RS_MA</span> <span class=o>=</span> <span class=p>(</span><span class=n>Tuse_rs</span> <span class=o>&lt;</span> <span class=n>Tnew_MA</span><span class=p>)</span> <span class=o>&amp;</span> <span class=p>(</span><span class=n>A3_MA</span> <span class=o>==</span> <span class=n>RS_ID</span> <span class=o>&amp;</span> <span class=n>RS_ID</span> <span class=o>!=</span> <span class=mh>0</span><span class=p>);</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=n>Stall_RT_EX</span> <span class=o>=</span> <span class=p>(</span><span class=n>Tuse_rt</span> <span class=o>&lt;</span> <span class=n>Tnew_EX</span><span class=p>)</span> <span class=o>&amp;</span> <span class=p>(</span><span class=n>A3_EX</span> <span class=o>==</span> <span class=n>RT_ID</span> <span class=o>&amp;</span> <span class=n>RT_ID</span> <span class=o>!=</span> <span class=mh>0</span><span class=p>);</span>
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=n>Stall_RT_MA</span> <span class=o>=</span> <span class=p>(</span><span class=n>Tuse_rt</span> <span class=o>&lt;</span> <span class=n>Tnew_MA</span><span class=p>)</span> <span class=o>&amp;</span> <span class=p>(</span><span class=n>A3_MA</span> <span class=o>==</span> <span class=n>RT_ID</span> <span class=o>&amp;</span> <span class=n>RT_ID</span> <span class=o>!=</span> <span class=mh>0</span><span class=p>);</span>
</span></span><span class=line><span class=cl>	
</span></span><span class=line><span class=cl>	<span class=k>assign</span> <span class=n>Stall</span> <span class=o>=</span> <span class=n>Stall_RS_EX</span> <span class=o>|</span> <span class=n>Stall_RS_MA</span> <span class=o>|</span> <span class=n>Stall_RT_EX</span> <span class=o>|</span> <span class=n>Stall_RT_MA</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><h2 id=forward-in-mipsv>Forward in mips.v</h2><h4 id=数据的供给者>数据的供给者</h4><ul><li>EX_MA级流水线寄存器</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>forward_EX_MA</span> <span class=o>=</span> <span class=p>(</span><span class=n>RegWrite_MA</span> <span class=o>&amp;&amp;</span> <span class=p>(</span><span class=n>Mem2Reg_MA</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b00</span><span class=p>))</span><span class=o>?</span> <span class=nl>ALU_C_MA:</span>  
</span></span><span class=line><span class=cl>								<span class=p>(</span><span class=n>RegWrite_MA</span> <span class=o>&amp;&amp;</span> <span class=p>(</span><span class=n>Mem2Reg_MA</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b10</span><span class=p>))</span><span class=o>?</span> <span class=n>pc_add4_MA</span> <span class=o>+</span> <span class=mh>32</span><span class=mi>&#39;d4</span><span class=o>:</span>
</span></span><span class=line><span class=cl>								<span class=mh>32&#39;h404</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><ul><li>MA_WB级流水线寄存器</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl>	<span class=k>assign</span> <span class=n>grf_WD</span> <span class=o>=</span> <span class=p>(</span><span class=n>Mem2Reg_WB</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b00</span><span class=p>)</span> <span class=o>?</span> <span class=n>ALU_C_WB</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>					<span class=p>(</span><span class=n>Mem2Reg_WB</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b01</span><span class=p>)</span> <span class=o>?</span> <span class=n>dm_data_WB</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>					<span class=p>(</span><span class=n>Mem2Reg_WB</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b10</span><span class=p>)</span> <span class=o>?</span> <span class=n>pc_add4_WB</span> <span class=o>+</span> <span class=mh>32</span><span class=mi>&#39;d4</span> <span class=o>:</span> <span class=mh>32</span><span class=mi>&#39;d0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>							 
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>forward_MA_WB</span> <span class=o>=</span> <span class=n>RegWrite_WB</span><span class=o>?</span> <span class=nl>grf_WD:</span> <span class=mh>32&#39;h405</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=数据需求者>数据需求者</h4><ul><li>ID级</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>RD1_ID_valid</span> <span class=o>=</span>  <span class=p>((</span><span class=n>RS_ID</span> <span class=o>==</span> <span class=n>A3_MA</span><span class=p>)</span> <span class=o>&amp;&amp;</span> <span class=p>(</span><span class=n>A3_MA</span> <span class=o>!=</span> <span class=mh>5</span><span class=mb>&#39;b0</span><span class=p>))</span><span class=o>?</span> <span class=nl>forward_EX_MA:</span>
</span></span><span class=line><span class=cl>								<span class=p>((</span><span class=n>RS_ID</span> <span class=o>==</span> <span class=n>A3_WB</span><span class=p>)</span> <span class=o>&amp;&amp;</span> <span class=p>(</span><span class=n>A3_WB</span> <span class=o>!=</span> <span class=mh>5</span><span class=mb>&#39;b0</span><span class=p>))</span><span class=o>?</span> <span class=nl>forward_MA_WB:</span>
</span></span><span class=line><span class=cl>								<span class=n>RD1_ID</span><span class=p>;</span>
</span></span><span class=line><span class=cl>											
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>RD2_ID_valid</span> <span class=o>=</span>  <span class=p>((</span><span class=n>RT_ID</span> <span class=o>==</span> <span class=n>A3_MA</span><span class=p>)</span> <span class=o>&amp;&amp;</span> <span class=p>(</span><span class=n>A3_MA</span> <span class=o>!=</span> <span class=mh>5</span><span class=mb>&#39;b0</span><span class=p>))</span><span class=o>?</span> <span class=nl>forward_EX_MA:</span>
</span></span><span class=line><span class=cl>								<span class=p>((</span><span class=n>RT_ID</span> <span class=o>==</span> <span class=n>A3_WB</span><span class=p>)</span> <span class=o>&amp;&amp;</span> <span class=p>(</span><span class=n>A3_WB</span> <span class=o>!=</span> <span class=mh>5</span><span class=mb>&#39;b0</span><span class=p>))</span><span class=o>?</span> <span class=nl>forward_MA_WB:</span>
</span></span><span class=line><span class=cl>								<span class=n>RD2_ID</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><ul><li>EX级</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl>	<span class=c1>//forward--select valid ALU_A and ALU_B
</span></span></span><span class=line><span class=cl><span class=c1></span>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>ALU_A_EX_valid</span> <span class=o>=</span> <span class=p>((</span><span class=n>RS_EX</span> <span class=o>==</span> <span class=n>A3_MA</span><span class=p>)</span> <span class=o>&amp;&amp;</span> <span class=p>(</span><span class=n>A3_MA</span> <span class=o>!=</span> <span class=mh>5</span><span class=mb>&#39;b0</span><span class=p>))</span><span class=o>?</span> <span class=nl>forward_EX_MA:</span>
</span></span><span class=line><span class=cl>								 <span class=p>((</span><span class=n>RS_EX</span> <span class=o>==</span> <span class=n>A3_WB</span><span class=p>)</span> <span class=o>&amp;&amp;</span> <span class=p>(</span><span class=n>A3_WB</span> <span class=o>!=</span> <span class=mh>5</span><span class=mb>&#39;b0</span><span class=p>))</span><span class=o>?</span> <span class=nl>forward_MA_WB:</span>
</span></span><span class=line><span class=cl>								 <span class=n>RD1_EX</span><span class=p>;</span>
</span></span><span class=line><span class=cl>											
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>Grt_EX_valid</span> <span class=o>=</span>  <span class=p>((</span><span class=n>RT_EX</span> <span class=o>==</span> <span class=n>A3_MA</span><span class=p>)</span> <span class=o>&amp;&amp;</span> <span class=p>(</span><span class=n>A3_MA</span> <span class=o>!=</span> <span class=mh>5</span><span class=mb>&#39;b0</span><span class=p>))</span><span class=o>?</span> <span class=nl>forward_EX_MA:</span>
</span></span><span class=line><span class=cl>								<span class=p>((</span><span class=n>RT_EX</span> <span class=o>==</span> <span class=n>A3_WB</span><span class=p>)</span> <span class=o>&amp;&amp;</span> <span class=p>(</span><span class=n>A3_WB</span> <span class=o>!=</span> <span class=mh>5</span><span class=mb>&#39;b0</span><span class=p>))</span><span class=o>?</span> <span class=nl>forward_MA_WB:</span>
</span></span><span class=line><span class=cl>								<span class=n>RD2_EX</span><span class=p>;</span><span class=c1>//将目前正确的Grt值，流水到MA级供sw指令使用，也可供R-type-ALU指令使用
</span></span></span><span class=line><span class=cl><span class=c1></span>											
</span></span><span class=line><span class=cl>	<span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>Grt_MA_valid</span><span class=p>;</span> 
</span></span><span class=line><span class=cl>								
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>ALU_B_EX_valid</span> <span class=o>=</span> <span class=p>(</span><span class=n>ALUSrc_EX</span> <span class=o>==</span> <span class=mh>1</span><span class=mb>&#39;b0</span><span class=p>)</span> <span class=o>?</span> <span class=nl>Grt_EX_valid:</span>
</span></span><span class=line><span class=cl>								 <span class=p>(</span><span class=n>ALUSrc_EX</span> <span class=o>==</span> <span class=mh>1</span><span class=mb>&#39;b1</span><span class=p>)</span> <span class=o>?</span> <span class=n>ext32_EX</span> <span class=o>:</span> <span class=mh>32</span><span class=mb>&#39;b0</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><ul><li><p>MA级</p><p>再一次获取转发数据，确保DM中的Grt值是正确的</p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>Grt_MA_valid_valid</span> <span class=o>=</span> <span class=p>((</span><span class=n>RT_MA</span> <span class=o>==</span> <span class=n>A3_WB</span><span class=p>)</span> <span class=o>&amp;&amp;</span> <span class=p>(</span><span class=n>A3_WB</span> <span class=o>!=</span> <span class=mh>5</span><span class=mi>&#39;d0</span><span class=p>))</span><span class=o>?</span> <span class=nl>forward_MA_WB:</span> <span class=n>Grt_MA_valid</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><h2 id=流水线寄存器>流水线寄存器</h2><div class=table-wrapper><table><thead><tr><th></th><th>PC</th><th>IF_ID</th><th>ID_EX</th><th>EX_MA</th><th>MA_WB</th></tr></thead><tbody><tr><td>en</td><td>nStall</td><td>nStall</td><td>true</td><td>false</td><td>true</td></tr><tr><td>clr</td><td>null</td><td>false</td><td>Stall</td><td>true</td><td>false</td></tr></tbody></table></div><div class=table-wrapper><table><thead><tr><th></th><th>RegDst</th><th>ExtOp</th><th>jump</th><th>jumpSrc</th><th>branch</th><th>bOp</th><th>ALUSrc</th><th>ALUOP</th><th>MemWrite</th><th>ls_type</th><th>Mem2Reg</th><th>RegWrite</th></tr></thead><tbody><tr><td>作用阶段</td><td>EX</td><td>ID</td><td>ID</td><td>ID</td><td>ID</td><td>ID</td><td>EX</td><td>EX</td><td>MA</td><td>MA</td><td>WB</td><td>WB</td></tr><tr><td>IF_ID</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>ID_EX</td><td>1</td><td></td><td></td><td></td><td></td><td></td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>EX_MA</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>MA_WB</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td><td>1</td></tr></tbody></table></div><h4 id=stall-explain>Stall Explain</h4><p>ID级指令静止，EX级插入一个nop</p><ul><li>PC不写入新数据</li><li>IF_ID寄存器不写入新数据</li><li>ID_EX寄存器清零，即插入nop(0x00000000)</li></ul><h4 id=logic>Logic</h4><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>Stage_Reg</span><span class=p>(</span>
</span></span><span class=line><span class=cl>		<span class=k>input</span> <span class=n>clk</span><span class=p>,</span>
</span></span><span class=line><span class=cl>		<span class=k>input</span> <span class=n>reset</span><span class=p>,</span>
</span></span><span class=line><span class=cl>		<span class=k>input</span> <span class=n>en</span><span class=p>,</span>
</span></span><span class=line><span class=cl>		<span class=k>input</span> <span class=n>clr</span><span class=p>,</span>
</span></span><span class=line><span class=cl>		<span class=k>input</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>data</span><span class=p>,</span>
</span></span><span class=line><span class=cl>		<span class=k>output</span> <span class=kt>reg</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>data_out</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl>	 
</span></span><span class=line><span class=cl>	 <span class=k>initial</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>			<span class=n>data_out</span> <span class=o>&lt;=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	 <span class=k>end</span>
</span></span><span class=line><span class=cl>	 
</span></span><span class=line><span class=cl>	 <span class=k>always</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>clk</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>		<span class=k>if</span> <span class=p>(</span><span class=n>reset</span> <span class=o>||</span> <span class=n>clr</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>			 <span class=n>data_out</span> <span class=o>&lt;=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>		<span class=k>end</span> <span class=k>else</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>			<span class=k>if</span> <span class=p>(</span><span class=n>en</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>				<span class=n>data_out</span> <span class=o>&lt;=</span> <span class=n>data</span><span class=p>;</span>
</span></span><span class=line><span class=cl>			<span class=k>end</span>
</span></span><span class=line><span class=cl>		<span class=k>end</span>
</span></span><span class=line><span class=cl>	 <span class=k>end</span>
</span></span></code></pre></td></tr></table></div></div><h2 id=信号解释>信号解释</h2><h4 id=jumpsrc-2-bit>jumpSrc (2-bit)</h4><div class=table-wrapper><table><thead><tr><th>jumpSrc</th><th>type</th></tr></thead><tbody><tr><td>2&rsquo;b00</td><td>branch</td></tr><tr><td>2&rsquo;b01</td><td>jump</td></tr><tr><td>2&rsquo;b10</td><td>jr</td></tr></tbody></table></div><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>assign</span> <span class=n>next_pc_ID</span> <span class=o>=</span> <span class=p>(</span><span class=n>jumpSrc_ID</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b00</span><span class=p>)</span> <span class=o>?</span> <span class=nl>branch_offset_ID:</span>
</span></span><span class=line><span class=cl>                    <span class=p>(</span><span class=n>jumpSrc_ID</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b01</span><span class=p>)</span> <span class=o>?</span> <span class=nl>jumpExt32_ID:</span>
</span></span><span class=line><span class=cl>                    <span class=p>(</span><span class=n>jumpSrc_ID</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b10</span><span class=p>)</span> <span class=o>?</span> <span class=nl>RD1_ID_valid:</span> <span class=mh>32&#39;h404</span><span class=p>;</span> 
</span></span></code></pre></td></tr></table></div></div><h4 id=mem2reg-2-bit>Mem2Reg (2-bit)</h4><div class=table-wrapper><table><thead><tr><th>Mem2Reg</th><th>type</th></tr></thead><tbody><tr><td>2‘b00</td><td>ALU</td></tr><tr><td>2&rsquo;b01</td><td>lw</td></tr><tr><td>2&rsquo;b10</td><td>link</td></tr></tbody></table></div><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>assign</span> <span class=n>grf_WD</span> <span class=o>=</span> <span class=p>(</span><span class=n>Mem2Reg_WB</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b00</span><span class=p>)</span> <span class=o>?</span> <span class=n>ALU_C_WB</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>				 <span class=p>(</span><span class=n>Mem2Reg_WB</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b01</span><span class=p>)</span> <span class=o>?</span> <span class=n>dm_data_WB</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>				 <span class=p>(</span><span class=n>Mem2Reg_WB</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b10</span><span class=p>)</span> <span class=o>?</span> <span class=n>pc_add4_WB</span> <span class=o>+</span> <span class=mh>32</span><span class=mi>&#39;d4</span> <span class=o>:</span> <span class=mh>32</span><span class=mi>&#39;d0</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=regdst-2-bit>RegDst (2-bit)</h4><div class=table-wrapper><table><thead><tr><th>RegDst</th><th>type</th></tr></thead><tbody><tr><td>2&rsquo;b00</td><td>无需写入寄存器的指令</td></tr><tr><td>2&rsquo;b01</td><td>R-type，写入rd寄存器</td></tr><tr><td>2&rsquo;b10</td><td>I-type，写入rt寄存器</td></tr><tr><td>2&rsquo;b11</td><td>link，写入$ra ($31)</td></tr></tbody></table></div><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>assign</span> <span class=n>A3_EX</span> <span class=o>=</span>  <span class=p>(</span><span class=n>RegDst_EX</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b00</span><span class=p>)</span><span class=o>?</span> <span class=mh>5</span><span class=mb>&#39;b0</span><span class=o>:</span> <span class=c1>//null
</span></span></span><span class=line><span class=cl><span class=c1></span>                <span class=p>(</span><span class=n>RegDst_EX</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b01</span><span class=p>)</span><span class=o>?</span> <span class=nl>RD_EX:</span>
</span></span><span class=line><span class=cl>				<span class=p>(</span><span class=n>RegDst_EX</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b10</span><span class=p>)</span><span class=o>?</span> <span class=nl>RT_EX:</span>
</span></span><span class=line><span class=cl>                <span class=p>(</span><span class=n>RegDst_EX</span> <span class=o>==</span> <span class=mh>2</span><span class=mb>&#39;b11</span><span class=p>)</span><span class=o>?</span> <span class=mh>5&#39;h1f</span><span class=o>:</span>
</span></span><span class=line><span class=cl>				<span class=mh>5</span><span class=mb>&#39;b00000</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=alu-4-bit>ALU (4-bit)</h4><div class=table-wrapper><table><thead><tr><th>ALU</th><th>type</th></tr></thead><tbody><tr><td>4&rsquo;b0000</td><td>add</td></tr><tr><td>4&rsquo;b0001</td><td>sub</td></tr><tr><td>4&rsquo;b0010</td><td>or</td></tr><tr><td>4&rsquo;b0011</td><td>lui</td></tr></tbody></table></div><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span><span class=lnt>9
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=o>*</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>        <span class=k>case</span><span class=p>(</span><span class=n>F</span><span class=p>)</span>
</span></span><span class=line><span class=cl>            <span class=no>`ADD</span><span class=o>:</span>    <span class=n>C</span> <span class=o>=</span> <span class=n>A</span> <span class=o>+</span> <span class=n>B</span><span class=p>;</span>
</span></span><span class=line><span class=cl>            <span class=no>`SUB</span><span class=o>:</span>    <span class=n>C</span> <span class=o>=</span> <span class=n>A</span> <span class=o>-</span> <span class=n>B</span><span class=p>;</span>
</span></span><span class=line><span class=cl>            <span class=no>`OR</span><span class=o>:</span>     <span class=n>C</span> <span class=o>=</span> <span class=n>A</span> <span class=o>|</span> <span class=n>B</span><span class=p>;</span>
</span></span><span class=line><span class=cl>            <span class=no>`SL16</span><span class=o>:</span>   <span class=n>C</span> <span class=o>=</span> <span class=n>B</span> <span class=o>&lt;&lt;</span> <span class=mh>16</span><span class=p>;</span>
</span></span><span class=line><span class=cl>            <span class=k>default</span><span class=o>:</span><span class=n>C</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=k>endcase</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span></code></pre></td></tr></table></div></div><h2 id=测试方案>测试方案</h2><h3 id=指令分类>指令分类</h3><h4 id=r-type>R-type</h4><ul><li><em><strong>ALU型指令（Grd &lt;- Grs ? Grt）</strong></em>——（add、sub、or）</li><li><em><strong>ALU型指令（Grd &lt;- Grt ？ shamt）</strong></em>——（sll、srl、sra）</li><li><em><strong>跳转型指令（PC &lt;- Grs）</strong></em>——（jr）</li></ul><h4 id=i-type>I-type</h4><ul><li><em><strong>ALU-Imm型指令（Grt &lt;- Grs ？ imm）</strong></em>——（ori、lui）</li><li><em><strong>Memory-Store型指令（Memory[Grs + offset] &lt;- Grt）</strong></em>——（sw、sb、sh）</li><li><em><strong>Memory-load型指令（Grt &lt;- Memory[Grs + offset]）</strong></em>——（lw、lb、lbu、lh）</li><li><em><strong>Branch型指令（Grs ? Grt，PC &lt;- PC + 4 + offset）</strong></em>——（beq、bgez、bgtz、blez、bltz、bne）</li></ul><h4 id=j-type>J-type</h4><ul><li><em><strong>J-link型指令</strong></em> —— (jal)</li><li><em><strong>无条件Jump型指令</strong></em></li></ul><div class=table-wrapper><table><thead><tr><th></th><th>IF级</th><th>ID级</th><th>EX级</th><th>MA级</th><th>WB级</th></tr></thead><tbody><tr><td><em><strong>R-ALU</strong></em></td><td></td><td>读取数据（Grs、Grt）</td><td>计算数据</td><td></td><td>写入数据</td></tr><tr><td><em><strong>R-jump</strong></em></td><td></td><td>读取数据并跳转</td><td></td><td></td><td></td></tr><tr><td><em><strong>I-imm</strong></em></td><td></td><td>读取数据（Grt、imm）</td><td>计算数据</td><td></td><td>写入数据</td></tr><tr><td><em><strong>I-store</strong></em></td><td></td><td>读取数据（Grs+offset、Grt）</td><td>计算数据（地址）</td><td>写入数据</td><td></td></tr><tr><td><em><strong>I-load</strong></em></td><td></td><td>读取数据（Grs+offset、Grt）</td><td>计算数据（地址）</td><td>读取数据</td><td>写入数据</td></tr><tr><td><em><strong>I-branch</strong></em></td><td></td><td>读取数据（Grs、Grt）比较数据并跳转</td><td></td><td></td><td></td></tr><tr><td><em><strong>J-link</strong></em></td><td></td><td>扩展数据并跳转</td><td>传递跳转PC</td><td>传递跳转PC</td><td>写入pc+8</td></tr></tbody></table></div><h3 id=测试步骤>测试步骤</h3><ol><li>编写测试代码<ul><li>包括所有阻塞情况</li><li>测试所有转发通路</li><li>可利用课程组提供的分析工具对代码测试强度进行评估</li></ul></li><li>将ISE输出与Mars输出比对<ul><li>可利用同学开发评测机进行快速比对</li></ul></li><li>大量随机数据强测<ul><li>代码生成思路参照<a class=link href=http://cscore.buaa.edu.cn/#/discussion_area/1482/1793/posts target=_blank rel=noopener>P4数据生成思路</a></li></ul></li></ol><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span><span class=lnt>26
</span><span class=lnt>27
</span><span class=lnt>28
</span><span class=lnt>29
</span><span class=lnt>30
</span><span class=lnt>31
</span><span class=lnt>32
</span><span class=lnt>33
</span><span class=lnt>34
</span><span class=lnt>35
</span><span class=lnt>36
</span><span class=lnt>37
</span><span class=lnt>38
</span><span class=lnt>39
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-python data-lang=python><span class=line><span class=cl><span class=kn>import</span> <span class=nn>random</span>  
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl><span class=n>SUPPORTED_INSTRUCTIONS</span> <span class=o>=</span> <span class=p>[</span>  
</span></span><span class=line><span class=cl>    <span class=s2>&#34;add&#34;</span><span class=p>,</span> <span class=s2>&#34;sub&#34;</span><span class=p>,</span> <span class=s2>&#34;and&#34;</span><span class=p>,</span> <span class=s2>&#34;ori&#34;</span><span class=p>,</span> <span class=s2>&#34;lui&#34;</span><span class=p>,</span>  <span class=c1># arithmetic  </span>
</span></span><span class=line><span class=cl>    <span class=s2>&#34;lw&#34;</span><span class=p>,</span> <span class=s2>&#34;sw&#34;</span><span class=p>,</span>  <span class=c1># storage  </span>
</span></span><span class=line><span class=cl>    <span class=s2>&#34;beq&#34;</span><span class=p>,</span> <span class=s2>&#34;bne&#34;</span><span class=p>,</span>  <span class=c1># B-type  </span>
</span></span><span class=line><span class=cl>    <span class=s2>&#34;j&#34;</span><span class=p>,</span> <span class=s2>&#34;jal&#34;</span><span class=p>,</span>  <span class=c1># jump  </span>
</span></span><span class=line><span class=cl>    <span class=s2>&#34;nop&#34;</span>  
</span></span><span class=line><span class=cl>    <span class=c1># command jr will be generated according to the use of command jal  </span>
</span></span><span class=line><span class=cl><span class=p>]</span>  
</span></span><span class=line><span class=cl><span class=n>REGISTERS</span> <span class=o>=</span> <span class=p>[</span><span class=sa>f</span><span class=s2>&#34;$</span><span class=si>{</span><span class=n>i</span><span class=si>}</span><span class=s2>&#34;</span> <span class=k>for</span> <span class=n>i</span> <span class=ow>in</span> <span class=nb>range</span><span class=p>(</span><span class=mi>32</span><span class=p>)</span> <span class=k>if</span> <span class=n>i</span> <span class=o>!=</span> <span class=mi>1</span> <span class=ow>and</span> <span class=n>i</span> <span class=o>&lt;</span> <span class=mi>26</span><span class=p>]</span>  
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl><span class=k>def</span> <span class=nf>weighted_choice</span><span class=p>():</span>  
</span></span><span class=line><span class=cl>    <span class=k>return</span> <span class=n>random</span><span class=o>.</span><span class=n>choices</span><span class=p>(</span><span class=n>REGISTERS</span><span class=p>,</span> <span class=n>weights</span><span class=o>=</span><span class=n>REGISTER_WEIGHTS</span><span class=p>,</span> <span class=n>k</span><span class=o>=</span><span class=mi>1</span><span class=p>)[</span><span class=mi>0</span><span class=p>]</span>  
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl><span class=k>def</span> <span class=nf>generate_random_instruction</span><span class=p>(</span><span class=n>half</span><span class=p>):</span>  
</span></span><span class=line><span class=cl>    <span class=n>instruction</span> <span class=o>=</span> <span class=n>random</span><span class=o>.</span><span class=n>choice</span><span class=p>(</span><span class=n>SUPPORTED_INSTRUCTIONS</span><span class=p>)</span>  
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl>    <span class=k>if</span> <span class=n>instruction</span> <span class=ow>in</span> <span class=p>[</span><span class=s2>&#34;add&#34;</span><span class=p>,</span> <span class=s2>&#34;sub&#34;</span><span class=p>,</span> <span class=s2>&#34;and&#34;</span><span class=p>]:</span>  
</span></span><span class=line><span class=cl>        <span class=c1># add $t0, $t1, $t2 : op rd, rs, rt  </span>
</span></span><span class=line><span class=cl>        <span class=n>rd</span> <span class=o>=</span> <span class=n>weighted_choice</span><span class=p>()</span>  
</span></span><span class=line><span class=cl>        <span class=n>rs</span> <span class=o>=</span> <span class=n>weighted_choice</span><span class=p>()</span>  
</span></span><span class=line><span class=cl>        <span class=n>rt</span> <span class=o>=</span> <span class=n>weighted_choice</span><span class=p>()</span>  
</span></span><span class=line><span class=cl>        <span class=k>return</span> <span class=sa>f</span><span class=s2>&#34;</span><span class=si>{</span><span class=n>instruction</span><span class=si>}</span><span class=s2> </span><span class=si>{</span><span class=n>rd</span><span class=si>}</span><span class=s2>, </span><span class=si>{</span><span class=n>rs</span><span class=si>}</span><span class=s2>, </span><span class=si>{</span><span class=n>rt</span><span class=si>}</span><span class=s2>&#34;</span>  
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl>    <span class=c1># other instructions...  </span>
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl><span class=k>def</span> <span class=nf>main</span><span class=p>():</span>  
</span></span><span class=line><span class=cl>    <span class=c1># parser...  </span>
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl>    <span class=n>high_weight_registers</span> <span class=o>=</span> <span class=n>random</span><span class=o>.</span><span class=n>sample</span><span class=p>(</span><span class=n>REGISTERS</span><span class=p>,</span> <span class=mi>4</span><span class=p>)</span>  
</span></span><span class=line><span class=cl>    <span class=c1># print(f&#34;High weight registers: {high_weight_registers}&#34;)  </span>
</span></span><span class=line><span class=cl>    <span class=k>global</span> <span class=n>REGISTER_WEIGHTS</span>  
</span></span><span class=line><span class=cl>    <span class=n>REGISTER_WEIGHTS</span> <span class=o>=</span> <span class=p>[</span><span class=mi>4</span> <span class=k>if</span> <span class=n>reg</span> <span class=ow>in</span> <span class=n>high_weight_registers</span> <span class=k>else</span> <span class=mi>1</span> <span class=k>for</span> <span class=n>reg</span> <span class=ow>in</span> <span class=n>REGISTERS</span><span class=p>]</span>  
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl>    <span class=n>mips_code</span> <span class=o>=</span> <span class=n>generate_mips_code</span><span class=p>(</span><span class=n>args</span><span class=o>.</span><span class=n>num_instructions</span><span class=p>)</span>
</span></span></code></pre></td></tr></table></div></div><h2 id=思考题>思考题</h2><ol><li>我们使用提前分支判断的方法尽早产生结果来减少因不确定而带来的开销，但实际上这种方法并非总能提高效率，请从流水线冒险的角度思考其原因并给出一个指令序列的例子。</li></ol><blockquote><p>提前分支判断会带增加阻塞的情况，从而降低效率</p><p>lw $1, 0($0)
ori $2, $0, 514
beq $1, $2, label</p><p>对于上述代码，需要阻塞两次</p></blockquote><ol start=2><li>因为延迟槽的存在，对于 jal 等需要将指令地址写入寄存器的指令，要写回 PC + 8，请思考为什么这样设计？</li></ol><blockquote><p>因为，jr返回时应该执行延迟槽后面的指令</p></blockquote><ol start=3><li>我们要求所有转发数据都来源于流水寄存器而不能是功能部件（如 DM、ALU），请思考为什么？</li></ol><blockquote><p>减少组合逻辑与时序逻辑的组合，减少毛刺，使流水线分级更清晰</p></blockquote><ol start=4><li>我们为什么要使用 GPR 内部转发？该如何实现？</li></ol><blockquote><p>解决结构冒险。由于流水线中grf的读写在不同级，所以当同时读和写grf时会出现结构冒险</p><p>assign RD1 = (A3!=0 & A1==A3 & WE) ? WD : grf[A1];<br>assign RD2 = (A3!=0 & A2==A3 & WE) ? WD : grf[A2];</p></blockquote><ol start=5><li>我们转发时数据的需求者和供给者可能来源于哪些位置？共有哪些转发数据通路？</li></ol><blockquote><p>见上文</p></blockquote><ol start=6><li>在课上测试时，我们需要你现场实现新的指令，对于这些新的指令，你可能需要在原有的数据通路上做哪些扩展或修改？提示：你可以对指令进行分类，思考每一类指令可能修改或扩展哪些位置。</li></ol><blockquote><ol><li>添加控制信号</li><li>可能需要修改ALU</li><li>修改顶层模块，可能需要添加wire</li><li>可能需要修改阻塞逻辑</li></ol></blockquote><ol start=7><li>简要描述你的译码器架构，并思考该架构的优势以及不足。、</li></ol><blockquote><p>集中式译码。只需一次译码，然后流水各个信号。
优势：资源占用小，代码量小
不足：流水信号比较麻烦，添加控制信号时比较麻烦</p></blockquote><ol start=8><li>[P5 选做] 请详细描述你的测试方案及测试数据构造策略。</li></ol><blockquote><p>见测试方案</p></blockquote><ol start=9><li>[P5、P6 选做] 请评估我们给出的覆盖率分析模型的合理性，如有更好的方案，可一并提出。</li></ol></section><footer class=article-footer><section class=article-tags><a href=/tags/buaa-co/>BUAA-CO</a>
<a href=/tags/verilog/>Verilog</a></section><section class=article-copyright><svg class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg>
<span>Licensed under CC BY-NC-SA 4.0</span></section><section class=article-lastmod><svg class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<span>最后更新于 Nov 14, 2024 00:11 UTC</span></section></footer><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.css integrity=sha384-n8MVd4RsNIU0tAv4ct0nTaAbDJwPJzDEaqSD1odI+WdtXRGWt2kTvGFasHpSy3SV crossorigin=anonymous><script src=https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.js integrity=sha384-XjKyOOlGwcjNTAIQHIpgOno0Hl1YQqzUOEleOLALmuqehneUG+vnGctmUb0ZY0l8 crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/contrib/auto-render.min.js integrity=sha384-+VBxd3r6XgURycqtZ117nYw44OOcIax56Z4dCRWbxyPt0Koah1uHoK0o4+/RRE05 crossorigin=anonymous defer></script><script>window.addEventListener("DOMContentLoaded",()=>{const e=document.querySelector(".main-article");renderMathInElement(e,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1},{left:"\\(",right:"\\)",display:!1},{left:"\\[",right:"\\]",display:!0}],ignoredClasses:["gist"]})})</script></article><aside class=related-content--wrapper><h2 class=section-title>相关文章</h2><div class=related-content><div class="flex article-list--tile"><article class=has-image><a href=/p/co_p7/><div class=article-image><img src=/p/co_p7/P7_cover.bdc06a609150e10b68c73b4ba75ae3e4_hu_53ce9d08b382bce0.jpg width=250 height=150 loading=lazy alt="Featured image of post P7_设计文档" data-key=CO_P7 data-hash="md5-vcBqYJFQ4QtoxztLp1rj5A=="></div><div class=article-details><h2 class=article-title>P7_设计文档</h2></div></a></article><article class=has-image><a href=/p/co_p6/><div class=article-image><img src=/p/co_p6/P6_cover.64816edce6ec3d5591052dc64cddd19e_hu_27ea656168fc6a97.jpg width=250 height=150 loading=lazy alt="Featured image of post P6_设计文档" data-key=CO_P6 data-hash="md5-ZIFu3ObsPVWRBS3GTN3Rng=="></div><div class=article-details><h2 class=article-title>P6_设计文档</h2></div></a></article><article class=has-image><a href=/p/co_p4/><div class=article-image><img src=/p/co_p4/P4_cover.e35cbe683792365d621ee0bca5193222_hu_ab01e330b0af82c1.jpg width=250 height=150 loading=lazy alt="Featured image of post P4_设计文档" data-key=CO_P4 data-hash="md5-41y+aDeSNl1iHuC8pRkyIg=="></div><div class=article-details><h2 class=article-title>P4_设计文档</h2></div></a></article><article class=has-image><a href=/p/verilog_edit/><div class=article-image><img src=/p/verilog_edit/vscode_teros_cover.50a936646666751c04c55ff217d84989_hu_f56521ebdc394b3c.png width=250 height=150 loading=lazy alt="Featured image of post 如何优雅地编写Verilog" data-key=verilog_edit data-hash="md5-UKk2ZGZmdRwExV/yF9hJiQ=="></div><div class=article-details><h2 class=article-title>如何优雅地编写Verilog</h2></div></a></article><article class=has-image><a href=/p/co_p3/><div class=article-image><img src=/p/co_p3/P3_cover.44f04a18e8947ae58695e587af0e52e5_hu_a04db9cc4433ec2c.jpg width=250 height=150 loading=lazy alt="Featured image of post P3_设计文档" data-key=CO_P3 data-hash="md5-RPBKGOiUeuWGleWHrw5S5Q=="></div><div class=article-details><h2 class=article-title>P3_设计文档</h2></div></a></article></div></div></aside><div class=disqus-container><div id=disqus_thread></div><script>window.disqus_config=function(){},function(){if(["localhost","127.0.0.1"].indexOf(window.location.hostname)!=-1){document.getElementById("disqus_thread").innerHTML="Disqus comments not available by default when the website is previewed locally.";return}var t=document,e=t.createElement("script");e.async=!0,e.src="//lhy0424-disqus-com.disqus.com/embed.js",e.setAttribute("data-timestamp",+new Date),(t.head||t.body).appendChild(e)}()</script><noscript>Please enable JavaScript to view the <a href=https://disqus.com/?ref_noscript>comments powered by Disqus.</a></noscript><a href=https://disqus.com class=dsq-brlink>comments powered by <span class=logo-disqus>Disqus</span></a></div><style>.disqus-container{background-color:var(--card-background);border-radius:var(--card-border-radius);box-shadow:var(--shadow-l1);padding:var(--card-padding)}</style><script>window.addEventListener("onColorSchemeChange",e=>{typeof DISQUS=="object"&&DISQUS.reset({reload:!0})})</script><footer class=site-footer><section class=copyright>&copy;
2020 -
2025 Az's Blog</section><section class=powerby>使用 <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a> 构建<br>主题 <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.30.0>Stack</a></b> 由 <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a> 设计</section></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
</button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.min.css crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.css crossorigin=anonymous></main></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.6/dist/vibrant.min.js integrity="sha256-awcR2jno4kI5X0zL8ex0vi2z+KMkF24hUW8WePSA9HM=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.1e9a3bafd846ced4c345d084b355fb8c7bae75701c338f8a1f8a82c780137826.js defer></script><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>