# started on Tue Jan 14 11:50:30 2025

3202.02	msec	task-clock:u	3202023456	100.00	0.999	CPUs utilized
0		context-switches:u	3202023456	100.00	0.000	/sec
0		cpu-migrations:u	3202023456	100.00	0.000	/sec
47		page-faults:u	3202023456	100.00	14.678	/sec
5743861560		cycles:u	2490603471	77.00	1.794	GHz
6815010007		instructions:u	2490216055	77.00	1.19	insn per cycle
<not supported>		branches:u	0	100.00		
63102018		branch-misses:u	2490152515	77.00		
51143		L1-dcache-loads:u	2490121554	77.00	15.972	K/sec
2802		L1-dcache-load-misses:u	2490467435	77.00	5.48	of all L1-dcache accesses
<not supported>		LLC-loads:u	0	100.00		
<not supported>		LLC-load-misses:u	0	100.00		
4733629752		L1-icache-loads:u	2490536157	77.00	1.478	G/sec
2017		L1-icache-load-misses:u	2490676273	77.00	0.00	of all L1-icache accesses
<not supported>		dTLB-loads:u	0	100.00		
4		dTLB-load-misses:u	2135196602	66.00		
<not supported>		iTLB-loads:u	0	100.00		
248		iTLB-load-misses:u	2134774145	66.00		
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
