

================================================================
== Vivado HLS Report for 'fullyConnected'
================================================================
* Date:           Fri Dec 29 21:02:40 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AlexNet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  226512898|  226512898|  226512898|  226512898|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |             |        Latency        | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       4096|       4096|         1|          -|          -|  4096|    no    |
        |- Loop 2     |  226508800|  226508800|     55300|          -|          -|  4096|    no    |
        | + Loop 2.1  |      55296|      55296|         6|          -|          -|  9216|    no    |
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	4  / (!exitcond2)
4 --> 
	5  / (!exitcond)
	10  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	4  / true
10 --> 
	11  / true
11 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x i16]* %input_V), !map !51"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i16]* %output_V), !map !57"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([37748736 x i16]* %weights_V), !map !63"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i16]* %bias_V), !map !68"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @fullyConnected_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [FC1.cpp:9]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i13 [ 0, %0 ], [ %i_1, %_ZN8ap_fixedILi16ELi7EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.09ns)   --->   "%exitcond1 = icmp eq i13 %i, -4096" [FC1.cpp:9]   --->   Operation 19 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.67ns)   --->   "%i_1 = add i13 %i, 1" [FC1.cpp:9]   --->   Operation 21 'add' 'i_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader243.preheader, label %_ZN8ap_fixedILi16ELi7EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit" [FC1.cpp:9]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = zext i13 %i to i64" [FC1.cpp:10]   --->   Operation 23 'zext' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [4096 x i16]* %output_V, i64 0, i64 %tmp" [FC1.cpp:10]   --->   Operation 24 'getelementptr' 'output_V_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_V_addr, align 2" [FC1.cpp:10]   --->   Operation 25 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [FC1.cpp:9]   --->   Operation 26 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader243" [FC1.cpp:14]   --->   Operation 27 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.09>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i1 = phi i13 [ %i_2, %_ZN13ap_fixed_baseILi17ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi7ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ 0, %.preheader243.preheader ]"   --->   Operation 28 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.09ns)   --->   "%exitcond2 = icmp eq i13 %i1, -4096" [FC1.cpp:14]   --->   Operation 29 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 30 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.67ns)   --->   "%i_2 = add i13 %i1, 1" [FC1.cpp:14]   --->   Operation 31 'add' 'i_2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader.preheader" [FC1.cpp:14]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = zext i13 %i1 to i64" [FC1.cpp:16]   --->   Operation 33 'zext' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i13 %i1 to i27" [FC1.cpp:16]   --->   Operation 34 'zext' 'tmp_2_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr [4096 x i16]* %output_V, i64 0, i64 %tmp_2" [FC1.cpp:16]   --->   Operation 35 'getelementptr' 'output_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader" [FC1.cpp:15]   --->   Operation 36 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [FC1.cpp:23]   --->   Operation 37 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%j = phi i14 [ %j_1, %_ZN13ap_fixed_baseILi33ELi15ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi7ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ 0, %.preheader.preheader ]"   --->   Operation 38 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.20ns)   --->   "%exitcond = icmp eq i14 %j, -7168" [FC1.cpp:15]   --->   Operation 39 'icmp' 'exitcond' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9216, i64 9216, i64 9216)"   --->   Operation 40 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.81ns)   --->   "%j_1 = add i14 %j, 1" [FC1.cpp:15]   --->   Operation 41 'add' 'j_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %_ZN13ap_fixed_baseILi17ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi7ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %_ZN13ap_fixed_baseILi33ELi15ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi7ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [FC1.cpp:15]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = call i26 @_ssdm_op_BitConcatenate.i26.i14.i12(i14 %j, i12 0)" [FC1.cpp:15]   --->   Operation 43 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i26 %tmp_3 to i27" [FC1.cpp:16]   --->   Operation 44 'zext' 'tmp_5_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.37ns)   --->   "%tmp_9 = add i27 %tmp_5_cast, %tmp_2_cast" [FC1.cpp:16]   --->   Operation 45 'add' 'tmp_9' <Predicate = (!exitcond)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9_cast1 = zext i27 %tmp_9 to i64" [FC1.cpp:16]   --->   Operation 46 'zext' 'tmp_9_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%weights_V_addr = getelementptr [37748736 x i16]* %weights_V, i64 0, i64 %tmp_9_cast1" [FC1.cpp:16]   --->   Operation 47 'getelementptr' 'weights_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 48 [4/4] (3.25ns)   --->   "%weights_V_load = load i16* %weights_V_addr, align 2" [FC1.cpp:16]   --->   Operation 48 'load' 'weights_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%p_Val2_s = load i16* %output_V_addr_1, align 2" [FC1.cpp:18]   --->   Operation 49 'load' 'p_Val2_s' <Predicate = (exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%bias_V_addr = getelementptr [4096 x i16]* %bias_V, i64 0, i64 %tmp_2" [FC1.cpp:18]   --->   Operation 50 'getelementptr' 'bias_V_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (3.25ns)   --->   "%p_Val2_1 = load i16* %bias_V_addr, align 2" [FC1.cpp:18]   --->   Operation 51 'load' 'p_Val2_1' <Predicate = (exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 52 [3/4] (3.25ns)   --->   "%weights_V_load = load i16* %weights_V_addr, align 2" [FC1.cpp:16]   --->   Operation 52 'load' 'weights_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_7 = zext i14 %j to i64" [FC1.cpp:16]   --->   Operation 53 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [9216 x i16]* %input_V, i64 0, i64 %tmp_7" [FC1.cpp:16]   --->   Operation 54 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (3.25ns)   --->   "%input_V_load = load i16* %input_V_addr, align 2" [FC1.cpp:16]   --->   Operation 55 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 56 [2/4] (3.25ns)   --->   "%weights_V_load = load i16* %weights_V_addr, align 2" [FC1.cpp:16]   --->   Operation 56 'load' 'weights_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 57 [1/2] (3.25ns)   --->   "%input_V_load = load i16* %input_V_addr, align 2" [FC1.cpp:16]   --->   Operation 57 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 58 [1/4] (3.25ns)   --->   "%weights_V_load = load i16* %weights_V_addr, align 2" [FC1.cpp:16]   --->   Operation 58 'load' 'weights_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 59 [2/2] (3.25ns)   --->   "%p_Val2_2 = load i16* %output_V_addr_1, align 2" [FC1.cpp:16]   --->   Operation 59 'load' 'p_Val2_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%r_V = sext i16 %input_V_load to i32" [FC1.cpp:16]   --->   Operation 60 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_8 = sext i16 %weights_V_load to i32" [FC1.cpp:16]   --->   Operation 61 'sext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_2 = mul nsw i32 %r_V, %tmp_8" [FC1.cpp:16]   --->   Operation 62 'mul' 'r_V_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 63 [1/2] (3.25ns)   --->   "%p_Val2_2 = load i16* %output_V_addr_1, align 2" [FC1.cpp:16]   --->   Operation 63 'load' 'p_Val2_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i32 %r_V_2 to i25" [FC1.cpp:16]   --->   Operation 64 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_2, i32 8)" [FC1.cpp:16]   --->   Operation 65 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.67>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%lhs_V = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %p_Val2_2, i9 0)" [FC1.cpp:16]   --->   Operation 66 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (2.34ns)   --->   "%ret_V = add i25 %tmp_5, %lhs_V" [FC1.cpp:16]   --->   Operation 67 'add' 'ret_V' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %ret_V, i32 9, i32 24)" [FC1.cpp:16]   --->   Operation 68 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i1 %tmp_10 to i16" [FC1.cpp:16]   --->   Operation 69 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (2.07ns)   --->   "%p_Val2_6 = add i16 %p_Val2_5, %tmp_9_cast" [FC1.cpp:16]   --->   Operation 70 'add' 'p_Val2_6' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (3.25ns)   --->   "store i16 %p_Val2_6, i16* %output_V_addr_1, align 2" [FC1.cpp:16]   --->   Operation 71 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader" [FC1.cpp:15]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 8.51>
ST_10 : Operation 73 [1/2] (3.25ns)   --->   "%p_Val2_s = load i16* %output_V_addr_1, align 2" [FC1.cpp:18]   --->   Operation 73 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 74 [1/2] (3.25ns)   --->   "%p_Val2_1 = load i16* %bias_V_addr, align 2" [FC1.cpp:18]   --->   Operation 74 'load' 'p_Val2_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i16 %p_Val2_s to i15" [FC1.cpp:18]   --->   Operation 75 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i16 %p_Val2_1 to i15" [FC1.cpp:18]   --->   Operation 76 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (2.07ns)   --->   "%ret_V_2 = add i16 %p_Val2_s, %p_Val2_1" [FC1.cpp:18]   --->   Operation 77 'add' 'ret_V_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (1.94ns)   --->   "%ret_V_2_cast = add i15 %tmp_4, %tmp_1" [FC1.cpp:21]   --->   Operation 78 'add' 'ret_V_2_cast' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (2.42ns)   --->   "%tmp_6 = icmp sgt i16 %ret_V_2, 0" [FC1.cpp:21]   --->   Operation 79 'icmp' 'tmp_6' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.75ns)   --->   "%ret_V_2_s = select i1 %tmp_6, i15 %ret_V_2_cast, i15 0" [FC1.cpp:21]   --->   Operation 80 'select' 'ret_V_2_s' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 5> <Delay = 3.25>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%ret_V_2_cast_6 = zext i15 %ret_V_2_s to i16" [FC1.cpp:21]   --->   Operation 81 'zext' 'ret_V_2_cast_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (3.25ns)   --->   "store i16 %ret_V_2_cast_6, i16* %output_V_addr_1, align 2" [FC1.cpp:21]   --->   Operation 82 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader243" [FC1.cpp:14]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12     (specbitsmap      ) [ 000000000000]
StgValue_13     (specbitsmap      ) [ 000000000000]
StgValue_14     (specbitsmap      ) [ 000000000000]
StgValue_15     (specbitsmap      ) [ 000000000000]
StgValue_16     (spectopmodule    ) [ 000000000000]
StgValue_17     (br               ) [ 011000000000]
i               (phi              ) [ 001000000000]
exitcond1       (icmp             ) [ 001000000000]
empty           (speclooptripcount) [ 000000000000]
i_1             (add              ) [ 011000000000]
StgValue_22     (br               ) [ 000000000000]
tmp             (zext             ) [ 000000000000]
output_V_addr   (getelementptr    ) [ 000000000000]
StgValue_25     (store            ) [ 000000000000]
StgValue_26     (br               ) [ 011000000000]
StgValue_27     (br               ) [ 001111111111]
i1              (phi              ) [ 000100000000]
exitcond2       (icmp             ) [ 000111111111]
empty_4         (speclooptripcount) [ 000000000000]
i_2             (add              ) [ 001111111111]
StgValue_32     (br               ) [ 000000000000]
tmp_2           (zext             ) [ 000011111100]
tmp_2_cast      (zext             ) [ 000011111100]
output_V_addr_1 (getelementptr    ) [ 000011111111]
StgValue_36     (br               ) [ 000111111111]
StgValue_37     (ret              ) [ 000000000000]
j               (phi              ) [ 000011100000]
exitcond        (icmp             ) [ 000111111111]
empty_5         (speclooptripcount) [ 000000000000]
j_1             (add              ) [ 000111111111]
StgValue_42     (br               ) [ 000000000000]
tmp_3           (bitconcatenate   ) [ 000000000000]
tmp_5_cast      (zext             ) [ 000000000000]
tmp_9           (add              ) [ 000000000000]
tmp_9_cast1     (zext             ) [ 000000000000]
weights_V_addr  (getelementptr    ) [ 000001110000]
bias_V_addr     (getelementptr    ) [ 000000000010]
tmp_7           (zext             ) [ 000000000000]
input_V_addr    (getelementptr    ) [ 000000010000]
input_V_load    (load             ) [ 000000001000]
weights_V_load  (load             ) [ 000000001000]
r_V             (sext             ) [ 000000000000]
tmp_8           (sext             ) [ 000000000000]
r_V_2           (mul              ) [ 000000000000]
p_Val2_2        (load             ) [ 000000000100]
tmp_5           (trunc            ) [ 000000000100]
tmp_10          (bitselect        ) [ 000000000100]
lhs_V           (bitconcatenate   ) [ 000000000000]
ret_V           (add              ) [ 000000000000]
p_Val2_5        (partselect       ) [ 000000000000]
tmp_9_cast      (zext             ) [ 000000000000]
p_Val2_6        (add              ) [ 000000000000]
StgValue_71     (store            ) [ 000000000000]
StgValue_72     (br               ) [ 000111111111]
p_Val2_s        (load             ) [ 000000000000]
p_Val2_1        (load             ) [ 000000000000]
tmp_1           (trunc            ) [ 000000000000]
tmp_4           (trunc            ) [ 000000000000]
ret_V_2         (add              ) [ 000000000000]
ret_V_2_cast    (add              ) [ 000000000000]
tmp_6           (icmp             ) [ 000000000000]
ret_V_2_s       (select           ) [ 000000000001]
ret_V_2_cast_6  (zext             ) [ 000000000000]
StgValue_82     (store            ) [ 000000000000]
StgValue_83     (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullyConnected_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i14.i12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="output_V_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="13" slack="0"/>
<pin id="60" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="12" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_25/2 p_Val2_s/4 p_Val2_2/7 StgValue_71/9 StgValue_82/11 "/>
</bind>
</comp>

<comp id="70" class="1004" name="output_V_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="13" slack="0"/>
<pin id="74" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_1/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="weights_V_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="27" slack="0"/>
<pin id="81" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_V_addr/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="26" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_V_load/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bias_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="13" slack="1"/>
<pin id="94" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="12" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="input_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/6 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="13" slack="1"/>
<pin id="118" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="13" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i1_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="13" slack="1"/>
<pin id="129" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="i1_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="13" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="j_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="1"/>
<pin id="140" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="exitcond1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="0"/>
<pin id="152" dir="0" index="1" bw="13" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="exitcond2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="13" slack="0"/>
<pin id="169" dir="0" index="1" bw="13" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="13" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="13" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_2_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="13" slack="0"/>
<pin id="186" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="exitcond_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="14" slack="0"/>
<pin id="190" dir="0" index="1" bw="14" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="j_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="26" slack="0"/>
<pin id="202" dir="0" index="1" bw="14" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_5_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="26" slack="0"/>
<pin id="210" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_9_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="26" slack="0"/>
<pin id="214" dir="0" index="1" bw="13" slack="1"/>
<pin id="215" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_9_cast1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="27" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast1/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_7_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="14" slack="2"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="r_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_8_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_5_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_10_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="lhs_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="25" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="1"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/9 "/>
</bind>
</comp>

<comp id="250" class="1004" name="ret_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="25" slack="1"/>
<pin id="252" dir="0" index="1" bw="25" slack="0"/>
<pin id="253" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_Val2_5_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="25" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="0" index="3" bw="6" slack="0"/>
<pin id="260" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_9_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Val2_6_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_4_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="ret_V_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="0"/>
<pin id="286" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/10 "/>
</bind>
</comp>

<comp id="289" class="1004" name="ret_V_2_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="15" slack="0"/>
<pin id="291" dir="0" index="1" bw="15" slack="0"/>
<pin id="292" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2_cast/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_6_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="ret_V_2_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="15" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_2_s/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="ret_V_2_cast_6_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="15" slack="1"/>
<pin id="311" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_2_cast_6/11 "/>
</bind>
</comp>

<comp id="313" class="1007" name="r_V_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="16" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/8 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="13" slack="0"/>
<pin id="326" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="i_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="13" slack="0"/>
<pin id="334" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_2_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_2_cast_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="27" slack="1"/>
<pin id="344" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="347" class="1005" name="output_V_addr_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="1"/>
<pin id="349" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="j_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="14" slack="0"/>
<pin id="357" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="weights_V_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="26" slack="1"/>
<pin id="362" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="weights_V_addr "/>
</bind>
</comp>

<comp id="365" class="1005" name="bias_V_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="1"/>
<pin id="367" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="input_V_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="14" slack="1"/>
<pin id="372" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="input_V_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="1"/>
<pin id="377" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="weights_V_load_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="1"/>
<pin id="382" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="weights_V_load "/>
</bind>
</comp>

<comp id="385" class="1005" name="p_Val2_2_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_5_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="25" slack="1"/>
<pin id="392" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_10_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="400" class="1005" name="ret_V_2_s_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="15" slack="1"/>
<pin id="402" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="154"><net_src comp="120" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="120" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="120" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="171"><net_src comp="131" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="131" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="131" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="187"><net_src comp="131" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="142" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="142" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="142" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="225"><net_src comp="138" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="250" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="272"><net_src comp="255" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="278"><net_src comp="63" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="97" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="63" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="97" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="279" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="275" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="283" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="289" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="317"><net_src comp="227" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="230" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="320"><net_src comp="313" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="327"><net_src comp="156" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="335"><net_src comp="173" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="340"><net_src comp="179" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="345"><net_src comp="184" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="350"><net_src comp="70" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="358"><net_src comp="194" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="363"><net_src comp="77" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="368"><net_src comp="90" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="373"><net_src comp="103" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="378"><net_src comp="110" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="383"><net_src comp="84" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="388"><net_src comp="63" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="393"><net_src comp="233" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="398"><net_src comp="236" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="403"><net_src comp="301" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="309" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {2 9 11 }
 - Input state : 
	Port: fullyConnected : input_V | {6 7 }
	Port: fullyConnected : output_V | {4 7 8 10 }
	Port: fullyConnected : weights_V | {4 5 6 7 }
	Port: fullyConnected : bias_V | {4 10 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_22 : 2
		tmp : 1
		output_V_addr : 2
		StgValue_25 : 3
	State 3
		exitcond2 : 1
		i_2 : 1
		StgValue_32 : 2
		tmp_2 : 1
		tmp_2_cast : 1
		output_V_addr_1 : 2
	State 4
		exitcond : 1
		j_1 : 1
		StgValue_42 : 2
		tmp_3 : 1
		tmp_5_cast : 2
		tmp_9 : 3
		tmp_9_cast1 : 4
		weights_V_addr : 5
		weights_V_load : 6
		p_Val2_1 : 1
	State 5
	State 6
		input_V_addr : 1
		input_V_load : 2
	State 7
	State 8
		r_V_2 : 1
		tmp_5 : 2
		tmp_10 : 2
	State 9
		ret_V : 1
		p_Val2_5 : 2
		p_Val2_6 : 3
		StgValue_71 : 4
	State 10
		tmp_1 : 1
		tmp_4 : 1
		ret_V_2 : 1
		ret_V_2_cast : 2
		tmp_6 : 2
		ret_V_2_s : 3
	State 11
		StgValue_82 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       i_1_fu_156      |    0    |    0    |    17   |
|          |       i_2_fu_173      |    0    |    0    |    17   |
|          |       j_1_fu_194      |    0    |    0    |    19   |
|    add   |      tmp_9_fu_212     |    0    |    0    |    33   |
|          |      ret_V_fu_250     |    0    |    0    |    32   |
|          |    p_Val2_6_fu_268    |    0    |    0    |    23   |
|          |     ret_V_2_fu_283    |    0    |    0    |    23   |
|          |  ret_V_2_cast_fu_289  |    0    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond1_fu_150   |    0    |    0    |    13   |
|   icmp   |    exitcond2_fu_167   |    0    |    0    |    13   |
|          |    exitcond_fu_188    |    0    |    0    |    13   |
|          |      tmp_6_fu_295     |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|  select  |    ret_V_2_s_fu_301   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|    mul   |      r_V_2_fu_313     |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_162      |    0    |    0    |    0    |
|          |      tmp_2_fu_179     |    0    |    0    |    0    |
|          |   tmp_2_cast_fu_184   |    0    |    0    |    0    |
|   zext   |   tmp_5_cast_fu_208   |    0    |    0    |    0    |
|          |   tmp_9_cast1_fu_217  |    0    |    0    |    0    |
|          |      tmp_7_fu_222     |    0    |    0    |    0    |
|          |   tmp_9_cast_fu_265   |    0    |    0    |    0    |
|          | ret_V_2_cast_6_fu_309 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_3_fu_200     |    0    |    0    |    0    |
|          |      lhs_V_fu_243     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |       r_V_fu_227      |    0    |    0    |    0    |
|          |      tmp_8_fu_230     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_5_fu_233     |    0    |    0    |    0    |
|   trunc  |      tmp_1_fu_275     |    0    |    0    |    0    |
|          |      tmp_4_fu_279     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|     tmp_10_fu_236     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    p_Val2_5_fu_255    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   252   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  bias_V_addr_reg_365  |   12   |
|       i1_reg_127      |   13   |
|      i_1_reg_324      |   13   |
|      i_2_reg_332      |   13   |
|       i_reg_116       |   13   |
|  input_V_addr_reg_370 |   14   |
|  input_V_load_reg_375 |   16   |
|      j_1_reg_355      |   14   |
|       j_reg_138       |   14   |
|output_V_addr_1_reg_347|   12   |
|    p_Val2_2_reg_385   |   16   |
|   ret_V_2_s_reg_400   |   15   |
|     tmp_10_reg_395    |    1   |
|   tmp_2_cast_reg_342  |   27   |
|     tmp_2_reg_337     |   64   |
|     tmp_5_reg_390     |   25   |
| weights_V_addr_reg_360|   26   |
| weights_V_load_reg_380|   16   |
+-----------------------+--------+
|         Total         |   324  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_63 |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_63 |  p1  |   3  |  16  |   48   ||    15   |
|  grp_access_fu_84 |  p0  |   2  |  26  |   52   ||    9    |
|  grp_access_fu_97 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_110 |  p0  |   2  |  14  |   28   ||    9    |
|     j_reg_138     |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   204  || 10.6597 ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   252  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   60   |
|  Register |    -   |    -   |   324  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   324  |   312  |
+-----------+--------+--------+--------+--------+
