#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 27 14:39:36 2023
# Process ID: 2436
# Current directory: C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/system
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11540 C:\Users\HP\Desktop\CA_BTL\project_t\CA_Assignment\SYSTEM\system\system.xpr
# Log file: C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/system/vivado.log
# Journal file: C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/system\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/system/system.xpr
INFO: [Project 1-313] Project file moved from 'D:/DaiHoc/HK222/KTMT/BTL/SYSTEM/system' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 774.898 ; gain = 60.871
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: system
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 921.152 ; gain = 111.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/system.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/IMEM.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:\Users\HP\Desktop\CA_BTL\project_t\CA_AssignmentSYSTEM\CA_Assignment\SYSTEM\CA_Assignment\sources_1\new\input_text.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/IMEM.v:36]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (2#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/IMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'REG' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/REG.v:23]
INFO: [Synth 8-6155] done synthesizing module 'REG' (3#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/REG.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (4#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignedExtended' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/SignedExtended.v:23]
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SignedExtended' (5#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/SignedExtended.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ALU_control.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (6#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ALU_control.v:6]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/DMEM.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:\Users\HP\Desktop\CA_BTL\project_t\CA_AssignmentSYSTEM\CA_Assignment\SYSTEM\CA_Assignment\sources_1\new\input_data.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/DMEM.v:38]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (8#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/DMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ex4to6' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ex26to28.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ex4to6' (9#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ex26to28.v:23]
INFO: [Synth 8-6157] synthesizing module 'Exception' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/Exception.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Exception' (10#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/Exception.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (11#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/system.v:3]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[31]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[30]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[29]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[28]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[27]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[26]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[25]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[24]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[23]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[22]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[21]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[20]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[19]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[18]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[17]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[16]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[15]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[14]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[13]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[12]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[11]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[10]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[9]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 961.492 ; gain = 152.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 961.492 ; gain = 152.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 961.492 ; gain = 152.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1326.062 ; gain = 516.871
27 Infos, 24 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1326.062 ; gain = 518.219
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1337.836 ; gain = 11.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/system.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/IMEM.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/input_text.txt' is read successfully [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/IMEM.v:36]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (2#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/IMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'REG' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/REG.v:23]
INFO: [Synth 8-6155] done synthesizing module 'REG' (3#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/REG.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (4#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignedExtended' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/SignedExtended.v:23]
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SignedExtended' (5#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/SignedExtended.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ALU_control.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (6#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ALU_control.v:6]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/DMEM.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/input_data.txt' is read successfully [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/DMEM.v:38]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (8#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/DMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ex4to6' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ex26to28.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ex4to6' (9#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ex26to28.v:23]
INFO: [Synth 8-6157] synthesizing module 'Exception' [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/Exception.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Exception' (10#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/Exception.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (11#1) [C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/system.v:3]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[31]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[30]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[29]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[28]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[27]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[26]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[25]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[24]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[23]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[22]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[21]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[20]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[19]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[18]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[17]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[16]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[15]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[14]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[13]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[12]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[11]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[10]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[9]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_address[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1381.094 ; gain = 55.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1381.094 ; gain = 55.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1381.094 ; gain = 55.031
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1381.094 ; gain = 55.031
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/system/system.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SYSTEM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/system/system.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SYSTEM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/Exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exception
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/SignedExtended.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedExtended
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/ex26to28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex4to6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/CA_Assignment/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/system/SYSTEM.srcs/sim_1/new/SYSTEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/system/system.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/system/system.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c1877ca3a4db48c8b8ce1364153cb9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SYSTEM_tb_behav xil_defaultlib.SYSTEM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.SignedExtended
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.Ex4to6
Compiling module xil_defaultlib.Exception
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.SYSTEM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SYSTEM_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/system/system.sim/sim_1/behav/xsim/xsim.dir/SYSTEM_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 27 14:50:30 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/Desktop/CA_BTL/project_t/CA_Assignment/SYSTEM/system/system.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SYSTEM_tb_behav -key {Behavioral:sim_1:Functional:SYSTEM_tb} -tclbatch {SYSTEM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SYSTEM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk = 0 reset = 0 load = 0 val = xxxxxxxx
sel = 00000011
leds = 000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SYSTEM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1381.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.094 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 14:55:46 2023...
