// SPDX-License-Identifier: GPL-2.0 OR X11
/*
 * Copyright 2016 Boundary Devices, Inc.
 */

/dts-v1/;

#include "imx7d.dtsi"

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1 &pinctrl_j2>;

	pinctrl_hog_1: hoggrp-1 {
		fsl,pins = <
			MX7D_PAD_SD3_RESET_B__GPIO6_IO11	0x5d /* eMMC reset */
			MX7D_PAD_GPIO1_IO13__GPIO1_IO13		0x7d /* MIPI backlight */
			MX7D_PAD_ECSPI2_MISO__GPIO4_IO22	0x7d /* pmic */
		>;
	};

	pinctrl_bt_rfkill: btrfkillgrp {
		fsl,pins = <
			MX7D_PAD_ECSPI2_SS0__GPIO4_IO23		0x7d
		>;
	};

	pinctrl_enet1: enet1grp {
		fsl,pins = <
			MX7D_PAD_GPIO1_IO10__ENET1_MDIO			0x3
			MX7D_PAD_GPIO1_IO11__ENET1_MDC			0x3
			MX7D_PAD_GPIO1_IO12__CCM_ENET_REF_CLK1		0x3
			MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC	0x71
			MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0	0x71
			MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	0x71
			MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2	0x71
			MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3	0x71
			MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL	0x71
			MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC	0x71
			MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0	0x11
			MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1	0x11
			MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2	0x11
			MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3	0x71
			MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL	0x11
			MX7D_PAD_SD3_STROBE__GPIO6_IO10			0x75 /* Reset */
		>;
	};

	pinctrl_flash: flashgrp {
		fsl,pins = <
			MX7D_PAD_EPDC_DATA00__QSPI_A_DATA0	0x71
			MX7D_PAD_EPDC_DATA01__QSPI_A_DATA1	0x71
			MX7D_PAD_EPDC_DATA02__QSPI_A_DATA2	0x71
			MX7D_PAD_EPDC_DATA03__QSPI_A_DATA3	0x71
			MX7D_PAD_EPDC_DATA05__QSPI_A_SCLK	0x71
			MX7D_PAD_EPDC_DATA06__QSPI_A_SS0_B	0x71
		>;
	};

	pinctrl_flexcan2: flexcan2grp {
		fsl,pins = <
			MX7D_PAD_GPIO1_IO14__FLEXCAN2_RX	0x7d
			MX7D_PAD_GPIO1_IO15__FLEXCAN2_TX	0x7d
			MX7D_PAD_EPDC_DATA14__GPIO2_IO14	0x7d
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX7D_PAD_I2C1_SCL__I2C1_SCL	0x4000007f
			MX7D_PAD_I2C1_SDA__I2C1_SDA	0x4000007f
		>;
	};

	pinctrl_i2c1_1: i2c1-1grp {
		fsl,pins = <
#define GP_I2C1_SCL	<&gpio4 8 GPIO_ACTIVE_HIGH>
			MX7D_PAD_I2C1_SCL__GPIO4_IO8	0x4000007f
#define GP_I2C1_SDA	<&gpio4 9 GPIO_ACTIVE_HIGH>
			MX7D_PAD_I2C1_SDA__GPIO4_IO9	0x4000007f
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX7D_PAD_I2C2_SCL__I2C2_SCL	0x4000007f
			MX7D_PAD_I2C2_SDA__I2C2_SDA	0x4000007f
		>;
	};

	pinctrl_i2c2_1: i2c2-1grp {
		fsl,pins = <
#define GP_I2C2_SCL	<&gpio4 10 GPIO_ACTIVE_HIGH>
			MX7D_PAD_I2C2_SCL__GPIO4_IO10	0x4000007f
#define GP_I2C2_SDA	<&gpio4 11 GPIO_ACTIVE_HIGH>
			MX7D_PAD_I2C2_SDA__GPIO4_IO11	0x4000007f
		>;
	};

	pinctrl_i2c2_rv4162: i2c2-rv4162grp {
		fsl,pins = <
			MX7D_PAD_EPDC_DATA15__GPIO2_IO15	0x7d
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX7D_PAD_I2C3_SCL__I2C3_SCL	0x4000007f
			MX7D_PAD_I2C3_SDA__I2C3_SDA	0x4000007f
		>;
	};

	pinctrl_i2c3_1: i2c3-1grp {
		fsl,pins = <
#define GP_I2C3_SCL	<&gpio4 12 GPIO_ACTIVE_HIGH>
			MX7D_PAD_I2C3_SCL__GPIO4_IO12	0x4000007f
#define GP_I2C3_SDA	<&gpio4 13 GPIO_ACTIVE_HIGH>
			MX7D_PAD_I2C3_SDA__GPIO4_IO13	0x4000007f
		>;
	};

	pinctrl_i2c3_tsc2004: i2c3tsc2004grp {
		fsl,pins = <
			MX7D_PAD_LCD_RESET__GPIO3_IO4	0x79
		>;
	};

	pinctrl_i2c4: i2c4grp {
		fsl,pins = <
			MX7D_PAD_I2C4_SCL__I2C4_SCL	0x4000007f
			MX7D_PAD_I2C4_SDA__I2C4_SDA	0x4000007f
		>;
	};

	pinctrl_i2c4_1: i2c4-1grp {
		fsl,pins = <
#define GP_I2C4_SCL	<&gpio4 14 GPIO_ACTIVE_HIGH>
			MX7D_PAD_I2C4_SCL__GPIO4_IO14	0x4000007f
#define GP_I2C4_SDA	<&gpio4 15 GPIO_ACTIVE_HIGH>
			MX7D_PAD_I2C4_SDA__GPIO4_IO15	0x4000007f
		>;
	};

	pinctrl_j2: j2grp {
		fsl,pins = <
			MX7D_PAD_SAI1_TX_DATA__GPIO6_IO15	0x7d /* pin 1 */
			MX7D_PAD_EPDC_BDR0__GPIO2_IO28		0x7d /* pin 2 */
			MX7D_PAD_SAI1_RX_DATA__GPIO6_IO12	0x7d /* pin 3 */
			MX7D_PAD_EPDC_BDR1__GPIO2_IO29		0x7d /* pin 4 */
			MX7D_PAD_SD1_WP__GPIO5_IO1		0x7d /* pin 5 */
			MX7D_PAD_EPDC_SDSHR__GPIO2_IO19		0x7d /* pin 6 */
			MX7D_PAD_SD1_RESET_B__GPIO5_IO2		0x7d /* pin 7 */
			MX7D_PAD_SD2_RESET_B__GPIO5_IO11	0x7d /* pin 10 */
			MX7D_PAD_EPDC_DATA07__GPIO2_IO7		0x7d /* pin 15 */
			MX7D_PAD_EPDC_DATA08__GPIO2_IO8		0x7d /* pin 17 */
			MX7D_PAD_EPDC_DATA09__GPIO2_IO9		0x7d /* pin 19 */
			MX7D_PAD_EPDC_DATA10__GPIO2_IO10	0x7d /* pin 21 */
			MX7D_PAD_EPDC_DATA11__GPIO2_IO11	0x7d /* pin 23 */
			MX7D_PAD_EPDC_DATA12__GPIO2_IO12	0x7d /* pin 25 */
			MX7D_PAD_SAI1_TX_SYNC__GPIO6_IO14	0x7d /* pin 26 */
			MX7D_PAD_EPDC_DATA13__GPIO2_IO13	0x7d /* pin 27 */
			MX7D_PAD_SAI1_TX_BCLK__GPIO6_IO13	0x7d /* pin 28 */
			MX7D_PAD_SD2_CD_B__GPIO5_IO9		0x7d /* pin 30 */
			MX7D_PAD_EPDC_GDCLK__GPIO2_IO24		0x7d /* pin 33 */
			MX7D_PAD_SAI2_RX_DATA__GPIO6_IO21	0x7d /* pin 34 */
			MX7D_PAD_EPDC_GDOE__GPIO2_IO25		0x7d /* pin 35 */
			MX7D_PAD_EPDC_GDRL__GPIO2_IO26		0x7d /* pin 37 */
			MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22	0x7d /* pin 38 */
			MX7D_PAD_EPDC_SDCE0__GPIO2_IO20		0x7d /* pin 39 */
			MX7D_PAD_SAI2_TX_BCLK__GPIO6_IO20	0x7d /* pin 40 */
			MX7D_PAD_EPDC_SDCE1__GPIO2_IO21		0x7d /* pin 41 */
			MX7D_PAD_SAI2_TX_SYNC__GPIO6_IO19	0x7d /* pin 42 */
			MX7D_PAD_EPDC_SDCE2__GPIO2_IO22		0x7d /* pin 43 */
			MX7D_PAD_EPDC_SDCE3__GPIO2_IO23		0x7d /* pin 45 */
			MX7D_PAD_EPDC_GDSP__GPIO2_IO27		0x7d /* pin 47 */
			MX7D_PAD_EPDC_SDCLK__GPIO2_IO16		0x7d /* pin 51 */
			MX7D_PAD_EPDC_SDLE__GPIO2_IO17		0x7d /* pin 53 */
			MX7D_PAD_EPDC_SDOE__GPIO2_IO18		0x7d /* pin 55 */
			MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30	0x7d /* pin 57 */
			MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31	0x7d /* pin 59 */
		>;
	};

	pinctrl_lcdif_dat: lcdifdatgrp {
		fsl,pins = <
			MX7D_PAD_LCD_DATA00__LCD_DATA0		0x79
			MX7D_PAD_LCD_DATA01__LCD_DATA1		0x79
			MX7D_PAD_LCD_DATA02__LCD_DATA2		0x79
			MX7D_PAD_LCD_DATA03__LCD_DATA3		0x79
			MX7D_PAD_LCD_DATA04__LCD_DATA4		0x79
			MX7D_PAD_LCD_DATA05__LCD_DATA5		0x79
			MX7D_PAD_LCD_DATA06__LCD_DATA6		0x79
			MX7D_PAD_LCD_DATA07__LCD_DATA7		0x79
			MX7D_PAD_LCD_DATA08__LCD_DATA8		0x79
			MX7D_PAD_LCD_DATA09__LCD_DATA9		0x79
			MX7D_PAD_LCD_DATA10__LCD_DATA10		0x79
			MX7D_PAD_LCD_DATA11__LCD_DATA11		0x79
			MX7D_PAD_LCD_DATA12__LCD_DATA12		0x79
			MX7D_PAD_LCD_DATA13__LCD_DATA13		0x79
			MX7D_PAD_LCD_DATA14__LCD_DATA14		0x79
			MX7D_PAD_LCD_DATA15__LCD_DATA15		0x79
			MX7D_PAD_LCD_DATA16__LCD_DATA16		0x79
			MX7D_PAD_LCD_DATA17__LCD_DATA17		0x79
			MX7D_PAD_LCD_DATA18__LCD_DATA18		0x79
			MX7D_PAD_LCD_DATA19__LCD_DATA19		0x79
			MX7D_PAD_LCD_DATA20__LCD_DATA20		0x79
			MX7D_PAD_LCD_DATA21__LCD_DATA21		0x79
			MX7D_PAD_LCD_DATA22__LCD_DATA22		0x79
			MX7D_PAD_LCD_DATA23__LCD_DATA23		0x79
		>;
	};

	pinctrl_lcdif_ctrl: lcdifctrlgrp {
		fsl,pins = <
			MX7D_PAD_LCD_CLK__LCD_CLK		0x79
			MX7D_PAD_LCD_ENABLE__LCD_ENABLE		0x79
			MX7D_PAD_LCD_VSYNC__LCD_VSYNC		0x79
			MX7D_PAD_LCD_HSYNC__LCD_HSYNC		0x79
		>;
	};

	pinctrl_pcie: pciegrp {
		fsl,pins = <
			MX7D_PAD_SAI1_RX_SYNC__GPIO6_IO16	0x79
			MX7D_PAD_SAI1_RX_BCLK__GPIO6_IO17	0x79
		>;
	};

	pinctrl_pwm2: pwm2grp {
		fsl,pins = <
			MX7D_PAD_GPIO1_IO09__PWM2_OUT		0x7d
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX	0x79
			MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX	0x79
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX	0x79
			MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX	0x79
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX7D_PAD_UART3_TX_DATA__UART3_DCE_TX	0x79
			MX7D_PAD_UART3_RX_DATA__UART3_DCE_RX	0x79
			MX7D_PAD_EPDC_DATA04__GPIO2_IO4		0x7d
		>;
	};

	pinctrl_uart6: uart6grp {
		fsl,pins = <
			MX7D_PAD_ECSPI1_MOSI__UART6_DCE_TX	0x79
			MX7D_PAD_ECSPI1_SCLK__UART6_DCE_RX 	0x79
			MX7D_PAD_ECSPI1_SS0__UART6_DCE_CTS 	0x79
			MX7D_PAD_ECSPI1_MISO__UART6_DCE_RTS	0x79
		>;
	};

	pinctrl_usbotg1_2: usbotg1_2grp {
		fsl,pins = <
			/* OTG1_ID routed both to OTG1_ID and SD2_WP */
			MX7D_PAD_SD2_WP__USB_OTG1_ID		0x78
		>;
	};

	pinctrl_usbotg2: usbotg2grp {
		fsl,pins = <
			MX7D_PAD_UART3_RTS_B__USB_OTG2_OC	0x7d
			MX7D_PAD_UART3_CTS_B__GPIO4_IO7		0x14
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX7D_PAD_SD1_CLK__SD1_CLK		0x0a
			MX7D_PAD_SD1_CMD__SD1_CMD		0x5a
			MX7D_PAD_SD1_DATA0__SD1_DATA0		0x5a
			MX7D_PAD_SD1_DATA1__SD1_DATA1		0x5a
			MX7D_PAD_SD1_DATA2__SD1_DATA2		0x5a
			MX7D_PAD_SD1_DATA3__SD1_DATA3		0x5a
			MX7D_PAD_GPIO1_IO08__SD1_VSELECT	0x75
			MX7D_PAD_SD1_CD_B__GPIO5_IO0		0x75
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1grp-100mhz {
		fsl,pins = <
			MX7D_PAD_SD1_CLK__SD1_CLK		0x09
			MX7D_PAD_SD1_CMD__SD1_CMD		0x59
			MX7D_PAD_SD1_DATA0__SD1_DATA0		0x59
			MX7D_PAD_SD1_DATA1__SD1_DATA1		0x59
			MX7D_PAD_SD1_DATA2__SD1_DATA2		0x59
			MX7D_PAD_SD1_DATA3__SD1_DATA3		0x59
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1grp-200mhz {
		fsl,pins = <
			MX7D_PAD_SD1_CLK__SD1_CLK		0x0b
			MX7D_PAD_SD1_CMD__SD1_CMD		0x5b
			MX7D_PAD_SD1_DATA0__SD1_DATA0		0x5b
			MX7D_PAD_SD1_DATA1__SD1_DATA1		0x5b
			MX7D_PAD_SD1_DATA2__SD1_DATA2		0x5b
			MX7D_PAD_SD1_DATA3__SD1_DATA3		0x5b
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX7D_PAD_SD2_CLK__SD2_CLK		0x0a
			MX7D_PAD_SD2_CMD__SD2_CMD		0x5a
			MX7D_PAD_SD2_DATA0__SD2_DATA0		0x5a
			MX7D_PAD_SD2_DATA1__SD2_DATA1   	0x5a
			MX7D_PAD_SD2_DATA2__SD2_DATA2   	0x5a
			MX7D_PAD_SD2_DATA3__SD2_DATA3   	0x5a
#define GPIRQ_WL1271	<&gpio4 20 IRQ_TYPE_LEVEL_HIGH>
			MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20	0x5a /* WL_HOST_WAKE */
			MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21	0x5a /* WL_REG_ON */
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {
		fsl,pins = <
			MX7D_PAD_SD2_CLK__SD2_CLK	0x09
			MX7D_PAD_SD2_CMD__SD2_CMD	0x59
			MX7D_PAD_SD2_DATA0__SD2_DATA0	0x59
			MX7D_PAD_SD2_DATA1__SD2_DATA1   0x59
			MX7D_PAD_SD2_DATA2__SD2_DATA2   0x59
			MX7D_PAD_SD2_DATA3__SD2_DATA3   0x59
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {
		fsl,pins = <
			MX7D_PAD_SD2_CLK__SD2_CLK	0x0b
			MX7D_PAD_SD2_CMD__SD2_CMD	0x5b
			MX7D_PAD_SD2_DATA0__SD2_DATA0	0x5b
			MX7D_PAD_SD2_DATA1__SD2_DATA1   0x5b
			MX7D_PAD_SD2_DATA2__SD2_DATA2   0x5b
			MX7D_PAD_SD2_DATA3__SD2_DATA3   0x5b
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX7D_PAD_SD3_CLK__SD3_CLK	0x0a
			MX7D_PAD_SD3_CMD__SD3_CMD	0x5a
			MX7D_PAD_SD3_DATA0__SD3_DATA0	0x5a
			MX7D_PAD_SD3_DATA1__SD3_DATA1	0x5a
			MX7D_PAD_SD3_DATA2__SD3_DATA2	0x5a
			MX7D_PAD_SD3_DATA3__SD3_DATA3	0x5a
			MX7D_PAD_SD3_DATA4__SD3_DATA4	0x5a
			MX7D_PAD_SD3_DATA5__SD3_DATA5	0x5a
			MX7D_PAD_SD3_DATA6__SD3_DATA6	0x5a
			MX7D_PAD_SD3_DATA7__SD3_DATA7	0x5a
		>;
	};

	pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {
		fsl,pins = <
			MX7D_PAD_SD3_CLK__SD3_CLK	0x09
			MX7D_PAD_SD3_CMD__SD3_CMD	0x59
			MX7D_PAD_SD3_DATA0__SD3_DATA0	0x59
			MX7D_PAD_SD3_DATA1__SD3_DATA1	0x59
			MX7D_PAD_SD3_DATA2__SD3_DATA2	0x59
			MX7D_PAD_SD3_DATA3__SD3_DATA3	0x59
			MX7D_PAD_SD3_DATA4__SD3_DATA4	0x59
			MX7D_PAD_SD3_DATA5__SD3_DATA5	0x59
			MX7D_PAD_SD3_DATA6__SD3_DATA6	0x59
			MX7D_PAD_SD3_DATA7__SD3_DATA7	0x59
		>;
	};

	pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {
		fsl,pins = <
			MX7D_PAD_SD3_CLK__SD3_CLK	0x0b
			MX7D_PAD_SD3_CMD__SD3_CMD	0x5b
			MX7D_PAD_SD3_DATA0__SD3_DATA0	0x5b
			MX7D_PAD_SD3_DATA1__SD3_DATA1	0x5b
			MX7D_PAD_SD3_DATA2__SD3_DATA2	0x5b
			MX7D_PAD_SD3_DATA3__SD3_DATA3	0x5b
			MX7D_PAD_SD3_DATA4__SD3_DATA4	0x5b
			MX7D_PAD_SD3_DATA5__SD3_DATA5	0x5b
			MX7D_PAD_SD3_DATA6__SD3_DATA6	0x5b
			MX7D_PAD_SD3_DATA7__SD3_DATA7	0x5b
		>;
	};

	pinctrl_sai1: sai1grp {
		fsl,pins = <
			MX7D_PAD_SAI1_MCLK__SAI1_MCLK           0x1f
			MX7D_PAD_ENET1_RX_CLK__SAI1_TX_BCLK     0x1f
			MX7D_PAD_ENET1_CRS__SAI1_TX_SYNC	0x1f
			MX7D_PAD_ENET1_COL__SAI1_TX_DATA0	0x30
			MX7D_PAD_ENET1_TX_CLK__SAI1_RX_DATA0	0x1f
		>;
	};
};

&iomuxc_lpsr {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_2>;

	pinctrl_hog_2: hoggrp-2 {
		fsl,pins = <
			MX7D_PAD_LPSR_GPIO1_IO02__GPIO1_IO2	0x7d /* ENET INT */
			MX7D_PAD_LPSR_GPIO1_IO03__CCM_CLKO2	0x7d /* Slow clock */
		>;
	};

	pinctrl_backlight_j9: backlightj9grp {
		fsl,pins = <
			MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7	0x7d /* J9 pin 3 */
		>;
	};

	pinctrl_mipi_csi: mipicsigrp-1 {
		fsl,pins = <
			MX7D_PAD_LPSR_GPIO1_IO06__GPIO1_IO6	0x15 /* MIPI reset */
		>;
	};

	pinctrl_pwm1: pwm1grp {
		fsl,pins = <
			MX7D_PAD_LPSR_GPIO1_IO01__PWM1_OUT	0x7d
		>;
	};

	pinctrl_reg_usb_otg1_vbus: reg-usb-otg1-vbusgrp {
		fsl,pins = <
			MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5	0x14
		>;
	};

	pinctrl_usbotg1: usbotg1grp {
		fsl,pins = <
			MX7D_PAD_LPSR_GPIO1_IO04__USB_OTG1_OC	0x7d
		>;
	};

	pinctrl_wdog1: wdog1grp {
		fsl,pins = <
			MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B	0x75
		>;
	};
};

/ {
	model = "Boundary Devices i.MX7 Nitrogen7 Board";
	compatible = "boundary,imx7d-nitrogen7", "fsl,imx7d";

	aliases {
		backlight_lcd = &backlight_lcd;
		fb_lcd = &lcdif;
		lcd = &display0;
		mmc0 = &usdhc1;
		mmc1 = &usdhc3;
		mmc2 = &usdhc2;
		t_lcd = &t_lcd;
		ts_tsc2004 = &ts_tsc2004;
	};

	backlight-j9 {
		compatible = "gpio-backlight";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_backlight_j9>;
		gpios = <&gpio1 7 GPIO_ACTIVE_HIGH>;
		default-on;
	};

	backlight_lcd: backlight-j20 {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000 0>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <6>;
		status = "okay";
	};

	bt-rfkill {
		compatible = "net,rfkill-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_bt_rfkill>;
		name = "bt-rfkill";
		type = <2>;     /* bluetooth */
		reset-gpios = <&gpio4 23 GPIO_ACTIVE_LOW>;
		clocks = <&clks IMX7D_CLKO2_ROOT_DIV>;
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x40000000>;
	};

	mipi_mclk: mipi-mclk {
		compatible = "pwm-clock";
		#clock-cells = <0>;
		clock-frequency = <22000000>;
		clock-output-names = "mipi_mclk";
		pwms = <&pwm2 0 45 0>; /* 1 / 45 ns = 22 MHz */
	};

#if 0
	panel-lcd {
		compatible = "okaya,rs800480t-7x0gp";
		backlight = <&backlight_lcd>;

		port {
			panel_in: endpoint {
				remote-endpoint = <&lcdif_out>;
			};
		};
	};
#endif

	pxp_v4l2_out {
		compatible = "fsl,imx7d-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_usb_otg1_vbus>;
		regulator-name = "usb_otg1_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_usb_otg2_vbus: regulator-usb-otg2-vbus {
		compatible = "regulator-fixed";
		regulator-name = "usb_otg2_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&gpio4 7 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_vref_1v8: regulator-1v8 {
		compatible = "regulator-fixed";
		regulator-name = "vref-1v8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	reg_vref_2v5: regulator-2v5 {
		compatible = "regulator-fixed";
		regulator-name = "vref-2v5";
		regulator-min-microvolt = <2500000>;
		regulator-max-microvolt = <2500000>;
	};

	reg_vref_3v3: regulator-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "vref-3v3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	reg_wlan: regulator-wlan {
		compatible = "regulator-fixed";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-name = "reg_wlan";
		startup-delay-us = <70000>;
		gpio = <&gpio4 21 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	sound {
		assigned-clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_SRC>,
				  <&clks IMX7D_AUDIO_MCLK_ROOT_CLK>;
		assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
		assigned-clock-rates = <0>, <12288000>;
		audio-codec = <&codec>;
		audio-cpu = <&sai1>;
		audio-routing =
			"Headphone Jack", "HP_L",
			"Headphone Jack", "HP_R",
			"Ext Spk", "SPK_LP",
			"Ext Spk", "SPK_LN",
			"Ext Spk", "SPK_RP",
			"Ext Spk", "SPK_RN",
			"LINPUT1", "Main MIC",
			"Main MIC", "MICB";
		codec-master;
		compatible = "fsl,imx7d-nitrogen7-wm8960",
			   "fsl,imx-audio-wm8960";
		hp-det = <2 0>;
		model = "wm8960-audio";
	};

	usdhc2_pwrseq: usdhc2-pwrseq {
		compatible = "mmc-pwrseq-simple";
		clocks = <&clks IMX7D_CLKO2_ROOT_DIV>;
		clock-names = "ext_clock";
	};
};

&adc1 {
	vref-supply = <&reg_vref_1v8>;
	status = "okay";
};

&adc2 {
	vref-supply = <&reg_vref_1v8>;
	status = "okay";
};

&clks {
	assigned-clocks = <&clks IMX7D_CLKO2_ROOT_SRC>,
			  <&clks IMX7D_CLKO2_ROOT_DIV>,
			  <&clks IMX7D_PLL_AUDIO_POST_DIV>;
	assigned-clock-parents = <&clks IMX7D_CKIL>;
	assigned-clock-rates = <0>, <32768>, <884736000>;
};

&cpu0 {
	cpu-supply = <&sw1a_reg>;
};

&cpu1 {
	cpu-supply = <&sw1a_reg>;
};

&csi1 {
	csi-mux-mipi = <&gpr 0x14 4>;
	fsl,mipi-mode;
	status = "okay";

	port {
		csi_ep: endpoint {
			remote-endpoint = <&csi_mipi_ep>;
		};
	};
};

&epxp {
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
#if 0
	phy-reset-gpios = <&gpio6 10 GPIO_ACTIVE_HIGH>;
#endif
	assigned-clocks = <&clks IMX7D_ENET_PHY_REF_ROOT_SRC>,
			  <&clks IMX7D_ENET_AXI_ROOT_SRC>,
			  <&clks IMX7D_ENET1_TIME_ROOT_SRC>,
			  <&clks IMX7D_ENET1_TIME_ROOT_CLK>,
			  <&clks IMX7D_ENET_AXI_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_25M_CLK>,
				 <&clks IMX7D_PLL_ENET_MAIN_250M_CLK>,
				 <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
	assigned-clock-rates = <0>, <0>, <0>, <100000000>, <267000000>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@4 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <4>;
			interrupts-extended = <&gpio1 2 IRQ_TYPE_LEVEL_LOW>;
		};
	};
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	trx-stby-gpio = <&gpio2 14 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&qspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flash>;
	status = "okay";

	flash: m25p80@0 {
		compatible = "winbond,w25q128", "jedec,spi-nor";
		m25p,fast-read;
		spi-max-frequency = <20000000>;
		spi-rx-bus-width = <4>;
		spi-tx-bus-width = <4>;
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		partition@0 {
			label = "U-Boot";
			reg = <0x0 0xC0000>;
			read-only;
		};
		partition@C0000 {
			label = "U-Boot Env";
			reg = <0xC0000 0x2000>;
			read-only;
		};
		partition@C2000 {
			label = "Kernel";
			reg = <0xC2000 0x11e000>;
		};
		partition@1E0000 {
			label = "M4";
			reg = <0x1E0000 0x20000>;
		};
	};
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_1>;
	scl-gpios = GP_I2C1_SCL;
	sda-gpios = GP_I2C1_SDA;
	status = "okay";

	pmic: pfuze3000@8 {
		compatible = "fsl,pfuze3000";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1a {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			/* use sw1c_reg to align with pfuze100/pfuze200 */
			sw1c_reg: sw1b {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <1850000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1650000>;
				regulator-boot-on;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vldo1 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen2_reg: vldo2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
				regulator-always-on;
			};

			vgen3_reg: vccsd {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen4_reg: v33 {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vldo3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vldo4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_1>;
	scl-gpios = GP_I2C2_SCL;
	sda-gpios = GP_I2C2_SDA;
	status = "okay";

	ov5640_mipi: ov5640-mipi@3c {
		compatible = "ovti,ov5640_mipisubdev";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_mipi_csi>;
		clocks = <&mipi_mclk>;
		clock-names = "xclk";
		DOVDD-supply = <&reg_vref_1v8>;
		AVDD-supply = <&reg_vref_2v5>;
		DVDD-supply = <&reg_vref_3v3>;
		powerdown-gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
		reset-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
		csi_id = <0>;
		mclk = <22000000>;
		mclk_source = <0>;
		port {
			ov5640_mipi_ep: endpoint {
				remote-endpoint = <&mipi_sensor_ep>;
			};
		};
	};

	rv4162@68 {
		compatible = "microcrystal,rv4162";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_rv4162>;
		reg = <0x68>;
		interrupts-extended = <&gpio2 15 IRQ_TYPE_LEVEL_LOW>;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_1>;
	scl-gpios = GP_I2C3_SCL;
	sda-gpios = GP_I2C3_SDA;
	status = "okay";

	ts_tsc2004: touchscreen@48 {
		compatible = "tsc2004,tsc2004";
		interrupts-extended = <&gpio3 4 IRQ_TYPE_EDGE_FALLING>;
		reg = <0x48>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_tsc2004>;
		wakeup-gpios = <&gpio3 4 GPIO_ACTIVE_LOW>;
	};
};

&i2c4 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c4>;
	pinctrl-1 = <&pinctrl_i2c4_1>;
	scl-gpios = GP_I2C4_SCL;
	sda-gpios = GP_I2C4_SDA;
	status = "okay";

	codec: wm8960@1a {
		clock-names = "mclk";
		clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_DIV>;
		compatible = "wlf,wm8960";
		reg = <0x1a>;
		wlf,gpio-cfg = <1 3>;
		/* JD2: hp detect high for headphone*/
		wlf,hp-cfg = <2 2 3>;
		wlf,shared-lrclk;
	};
};

&lcdif {
	status = "okay";

#if 0
	port {
		lcdif_out: endpoint {
			remote-endpoint = <&panel_in>;
		};
	};
#else

	display0: lcd-display {
		bits-per-pixel = <16>;
		bus-width = <18>;

		display-timings {
			native-mode = <&t_lcd>;
			t_lcd: t-lcd-default {
				/* default to Okaya display */
				clock-frequency = <30000000>;
				hactive = <800>;
				vactive = <480>;
				hfront-porch = <40>;
				hback-porch = <40>;
				hsync-len = <48>;
				vback-porch = <29>;
				vfront-porch = <13>;
				vsync-len = <3>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};
#endif
};

&mipi_csi {
	status = "okay";
	port {
		mipi_sensor_ep: endpoint@1 {
			remote-endpoint = <&ov5640_mipi_ep>;
			data-lanes = <2>;
			csis-hs-settle = <13>;
			csis-wclk;
		};

		csi_mipi_ep: endpoint@2 {
			remote-endpoint = <&csi_ep>;
		};
	};
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpios = <&gpio6 16 GPIO_ACTIVE_LOW>;
	disable-gpio = <&gpio6 17 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	assigned-clocks = <&clks IMX7D_PWM2_ROOT_SRC>, <&clks IMX7D_PWM2_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
	assigned-clock-rates = <0>, <49152000>;
	status = "okay";
};

&sai1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai1>;
	assigned-clocks = <&clks IMX7D_SAI1_ROOT_SRC>,
			  <&clks IMX7D_SAI1_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
	assigned-clock-rates = <0>, <36864000>;
	status = "okay";
};

&sdma {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	assigned-clocks = <&clks IMX7D_UART2_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	assigned-clocks = <&clks IMX7D_UART3_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	control-gpios = <&gpio2 4 GPIO_ACTIVE_HIGH>;
	rs485_txen_mask = <0x1>;
	rs485_txen_levels = <0x1>;
	uart-has-rs485-half-duplex;
	linux,rs485-enabled-at-boot-time;
	status = "okay";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	assigned-clocks = <&clks IMX7D_UART6_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
	uart-has-rtscts;
	status = "okay";
};

&usbotg1 {
	otg-id-select;
	vbus-supply = <&reg_usb_otg1_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1>, <&pinctrl_usbotg1_2>;
	status = "okay";
};

&usbotg2 {
	vbus-supply = <&reg_usb_otg2_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg2>;
	dr_mode = "host";
	status = "okay";
	over-current-active-low;
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <4>;
	cd-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&vgen3_reg>;
	enable-sdio-wakeup;
	no-1-8-v;	/* tmp, 1.8V should work*/
	keep-power-in-suspend;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	bus-width = <4>;
	mmc-pwrseq = <&usdhc2_pwrseq>;
	non-removable;
	no-sd-uhs-sdr104;
	vmmc-supply = <&reg_wlan>;
	vqmmc-1-8-v;
	cap-power-off-card;
	keep-power-in-suspend;
	status = "okay";

	#address-cells = <1>;
	#size-cells = <0>;
	wlcore: wlcore@2 {
		compatible = "ti,wl1271";
		interrupts-extended = GPIRQ_WL1271;
		reg = <2>;
		ref-clock-frequency = <38400000>;
	};
};

&usdhc3 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
	assigned-clock-rates = <400000000>;
	bus-width = <8>;
	no-mmc-hs400;
	non-removable;
	vqmmc-1-8-v;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog1>;
	fsl,ext-reset-output;
	status = "okay";
};
