/*
 * File:           D:\Mis Documentos\Archivo\AXÓN\Hitrix\DSP Completo HITRIX\Firmware DSP\DSP Completo HITRIX (con mux entrada)_IC_1_REG.h
 *
 * Created:        Friday, July 29, 2016 6:41:00 PM
 * Description:    DSP Completo HITRIX (con mux entrada):IC 1 control register definitions.
 *
 * This software is distributed in the hope that it will be useful,
 * but is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
 * CONDITIONS OF ANY KIND, without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 *
 * This software may only be used to program products purchased from
 * Analog Devices for incorporation by you into audio products that
 * are intended for resale to audio product end users. This software
 * may not be distributed whole or in any part to third parties.
 *
 * Copyright ©2016 Analog Devices, Inc. All rights reserved.
 */
#ifndef __DSP_COMPLETO_HITRIX_CON_MUX_ENTRADA_IC_1_REG_H__
#define __DSP_COMPLETO_HITRIX_CON_MUX_ENTRADA_IC_1_REG_H__


/* Asrc1BistRegister0  - Registers (IC 1) */
#define REG_ASRC1BISTREGISTER0_IC_1_ADDR          0x3000
#define REG_ASRC1BISTREGISTER0_IC_1_BYTE          3
#define REG_ASRC1BISTREGISTER0_IC_1_VALUE         0x0

/* Asrc1BistRegister1  - Registers (IC 1) */
#define REG_ASRC1BISTREGISTER1_IC_1_ADDR          0x3001
#define REG_ASRC1BISTREGISTER1_IC_1_BYTE          3
#define REG_ASRC1BISTREGISTER1_IC_1_VALUE         0x0

/* Asrc1BistRegister2  - Registers (IC 1) */
#define REG_ASRC1BISTREGISTER2_IC_1_ADDR          0x3002
#define REG_ASRC1BISTREGISTER2_IC_1_BYTE          3
#define REG_ASRC1BISTREGISTER2_IC_1_VALUE         0x0

/* Asrc1BistRegister3  - Registers (IC 1) */
#define REG_ASRC1BISTREGISTER3_IC_1_ADDR          0x3003
#define REG_ASRC1BISTREGISTER3_IC_1_BYTE          3
#define REG_ASRC1BISTREGISTER3_IC_1_VALUE         0x0

/* Asrc1BistRegister4  - Registers (IC 1) */
#define REG_ASRC1BISTREGISTER4_IC_1_ADDR          0x3004
#define REG_ASRC1BISTREGISTER4_IC_1_BYTE          3
#define REG_ASRC1BISTREGISTER4_IC_1_VALUE         0x0

/* Asrc2BistRegister0  - Registers (IC 1) */
#define REG_ASRC2BISTREGISTER0_IC_1_ADDR          0x3040
#define REG_ASRC2BISTREGISTER0_IC_1_BYTE          3
#define REG_ASRC2BISTREGISTER0_IC_1_VALUE         0x0

/* Asrc2BistRegister1  - Registers (IC 1) */
#define REG_ASRC2BISTREGISTER1_IC_1_ADDR          0x3041
#define REG_ASRC2BISTREGISTER1_IC_1_BYTE          3
#define REG_ASRC2BISTREGISTER1_IC_1_VALUE         0x0

/* Asrc2BistRegister2  - Registers (IC 1) */
#define REG_ASRC2BISTREGISTER2_IC_1_ADDR          0x3042
#define REG_ASRC2BISTREGISTER2_IC_1_BYTE          3
#define REG_ASRC2BISTREGISTER2_IC_1_VALUE         0x0

/* Asrc2BistRegister3  - Registers (IC 1) */
#define REG_ASRC2BISTREGISTER3_IC_1_ADDR          0x3043
#define REG_ASRC2BISTREGISTER3_IC_1_BYTE          3
#define REG_ASRC2BISTREGISTER3_IC_1_VALUE         0x0

/* Asrc2BistRegister4  - Registers (IC 1) */
#define REG_ASRC2BISTREGISTER4_IC_1_ADDR          0x3044
#define REG_ASRC2BISTREGISTER4_IC_1_BYTE          3
#define REG_ASRC2BISTREGISTER4_IC_1_VALUE         0x0

/* DspBistRegister0  - Registers (IC 1) */
#define REG_DSPBISTREGISTER0_IC_1_ADDR            0x3080
#define REG_DSPBISTREGISTER0_IC_1_BYTE            4
#define REG_DSPBISTREGISTER0_IC_1_VALUE           0x0

/* DspBistRegister1  - Registers (IC 1) */
#define REG_DSPBISTREGISTER1_IC_1_ADDR            0x3081
#define REG_DSPBISTREGISTER1_IC_1_BYTE            4
#define REG_DSPBISTREGISTER1_IC_1_VALUE           0x0

/* SerialInput0_Default  - Registers (IC 1) */
#define REG_SERIALINPUT0_DEFAULT_IC_1_ADDR        0xE000
#define REG_SERIALINPUT0_DEFAULT_IC_1_BYTE        2
#define REG_SERIALINPUT0_DEFAULT_IC_1_VALUE       0xA400

/* SerialInput1_Default  - Registers (IC 1) */
#define REG_SERIALINPUT1_DEFAULT_IC_1_ADDR        0xE001
#define REG_SERIALINPUT1_DEFAULT_IC_1_BYTE        2
#define REG_SERIALINPUT1_DEFAULT_IC_1_VALUE       0xA400

/* SerialInput2_Default  - Registers (IC 1) */
#define REG_SERIALINPUT2_DEFAULT_IC_1_ADDR        0xE002
#define REG_SERIALINPUT2_DEFAULT_IC_1_BYTE        2
#define REG_SERIALINPUT2_DEFAULT_IC_1_VALUE       0xA400

/* SerialInput3_Default  - Registers (IC 1) */
#define REG_SERIALINPUT3_DEFAULT_IC_1_ADDR        0xE003
#define REG_SERIALINPUT3_DEFAULT_IC_1_BYTE        2
#define REG_SERIALINPUT3_DEFAULT_IC_1_VALUE       0xA400

/* SerialInput4_Default  - Registers (IC 1) */
#define REG_SERIALINPUT4_DEFAULT_IC_1_ADDR        0xE004
#define REG_SERIALINPUT4_DEFAULT_IC_1_BYTE        2
#define REG_SERIALINPUT4_DEFAULT_IC_1_VALUE       0xA400

/* SerialInput5_Default  - Registers (IC 1) */
#define REG_SERIALINPUT5_DEFAULT_IC_1_ADDR        0xE005
#define REG_SERIALINPUT5_DEFAULT_IC_1_BYTE        2
#define REG_SERIALINPUT5_DEFAULT_IC_1_VALUE       0xA400

/* SerialInput6_Default  - Registers (IC 1) */
#define REG_SERIALINPUT6_DEFAULT_IC_1_ADDR        0xE006
#define REG_SERIALINPUT6_DEFAULT_IC_1_BYTE        2
#define REG_SERIALINPUT6_DEFAULT_IC_1_VALUE       0xA400

/* SerialInput7_Default  - Registers (IC 1) */
#define REG_SERIALINPUT7_DEFAULT_IC_1_ADDR        0xE007
#define REG_SERIALINPUT7_DEFAULT_IC_1_BYTE        2
#define REG_SERIALINPUT7_DEFAULT_IC_1_VALUE       0xA400

/* SerialInput8_Default  - Registers (IC 1) */
#define REG_SERIALINPUT8_DEFAULT_IC_1_ADDR        0xE008
#define REG_SERIALINPUT8_DEFAULT_IC_1_BYTE        2
#define REG_SERIALINPUT8_DEFAULT_IC_1_VALUE       0xA400

/* SerialInput_Reserved0  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED0_IC_1_ADDR       0xE009
#define REG_SERIALINPUT_RESERVED0_IC_1_BYTE       -2
#define REG_SERIALINPUT_RESERVED0_IC_1_VALUE      0x0

/* SerialInput_Reserved1  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED1_IC_1_ADDR       0xE00A
#define REG_SERIALINPUT_RESERVED1_IC_1_BYTE       -2
#define REG_SERIALINPUT_RESERVED1_IC_1_VALUE      0x0

/* SerialInput_Reserved2  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED2_IC_1_ADDR       0xE00B
#define REG_SERIALINPUT_RESERVED2_IC_1_BYTE       -2
#define REG_SERIALINPUT_RESERVED2_IC_1_VALUE      0x0

/* SerialInput_Reserved3  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED3_IC_1_ADDR       0xE00C
#define REG_SERIALINPUT_RESERVED3_IC_1_BYTE       -2
#define REG_SERIALINPUT_RESERVED3_IC_1_VALUE      0x0

/* SerialInput_Reserved4  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED4_IC_1_ADDR       0xE00D
#define REG_SERIALINPUT_RESERVED4_IC_1_BYTE       -2
#define REG_SERIALINPUT_RESERVED4_IC_1_VALUE      0x0

/* SerialInput_Reserved5  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED5_IC_1_ADDR       0xE00E
#define REG_SERIALINPUT_RESERVED5_IC_1_BYTE       -2
#define REG_SERIALINPUT_RESERVED5_IC_1_VALUE      0x0

/* SerialInput_Reserved6  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED6_IC_1_ADDR       0xE00F
#define REG_SERIALINPUT_RESERVED6_IC_1_BYTE       -2
#define REG_SERIALINPUT_RESERVED6_IC_1_VALUE      0x0

/* SerialInput_Reserved7  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED7_IC_1_ADDR       0xE010
#define REG_SERIALINPUT_RESERVED7_IC_1_BYTE       -2
#define REG_SERIALINPUT_RESERVED7_IC_1_VALUE      0x0

/* SerialInput_Reserved8  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED8_IC_1_ADDR       0xE011
#define REG_SERIALINPUT_RESERVED8_IC_1_BYTE       -2
#define REG_SERIALINPUT_RESERVED8_IC_1_VALUE      0x0

/* SerialInput_Reserved9  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED9_IC_1_ADDR       0xE012
#define REG_SERIALINPUT_RESERVED9_IC_1_BYTE       -2
#define REG_SERIALINPUT_RESERVED9_IC_1_VALUE      0x0

/* SerialInput_Reserved10  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED10_IC_1_ADDR      0xE013
#define REG_SERIALINPUT_RESERVED10_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED10_IC_1_VALUE     0x0

/* SerialInput_Reserved11  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED11_IC_1_ADDR      0xE014
#define REG_SERIALINPUT_RESERVED11_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED11_IC_1_VALUE     0x0

/* SerialInput_Reserved12  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED12_IC_1_ADDR      0xE015
#define REG_SERIALINPUT_RESERVED12_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED12_IC_1_VALUE     0x0

/* SerialInput_Reserved13  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED13_IC_1_ADDR      0xE016
#define REG_SERIALINPUT_RESERVED13_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED13_IC_1_VALUE     0x0

/* SerialInput_Reserved14  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED14_IC_1_ADDR      0xE017
#define REG_SERIALINPUT_RESERVED14_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED14_IC_1_VALUE     0x0

/* SerialInput_Reserved15  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED15_IC_1_ADDR      0xE018
#define REG_SERIALINPUT_RESERVED15_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED15_IC_1_VALUE     0x0

/* SerialInput_Reserved16  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED16_IC_1_ADDR      0xE019
#define REG_SERIALINPUT_RESERVED16_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED16_IC_1_VALUE     0x0

/* SerialInput_Reserved17  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED17_IC_1_ADDR      0xE01A
#define REG_SERIALINPUT_RESERVED17_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED17_IC_1_VALUE     0x0

/* SerialInput_Reserved18  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED18_IC_1_ADDR      0xE01B
#define REG_SERIALINPUT_RESERVED18_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED18_IC_1_VALUE     0x0

/* SerialInput_Reserved19  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED19_IC_1_ADDR      0xE01C
#define REG_SERIALINPUT_RESERVED19_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED19_IC_1_VALUE     0x0

/* SerialInput_Reserved20  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED20_IC_1_ADDR      0xE01D
#define REG_SERIALINPUT_RESERVED20_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED20_IC_1_VALUE     0x0

/* SerialInput_Reserved21  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED21_IC_1_ADDR      0xE01E
#define REG_SERIALINPUT_RESERVED21_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED21_IC_1_VALUE     0x0

/* SerialInput_Reserved22  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED22_IC_1_ADDR      0xE01F
#define REG_SERIALINPUT_RESERVED22_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED22_IC_1_VALUE     0x0

/* SerialInput_Reserved23  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED23_IC_1_ADDR      0xE020
#define REG_SERIALINPUT_RESERVED23_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED23_IC_1_VALUE     0x0

/* SerialInput_Reserved24  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED24_IC_1_ADDR      0xE021
#define REG_SERIALINPUT_RESERVED24_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED24_IC_1_VALUE     0x0

/* SerialInput_Reserved25  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED25_IC_1_ADDR      0xE022
#define REG_SERIALINPUT_RESERVED25_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED25_IC_1_VALUE     0x0

/* SerialInput_Reserved26  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED26_IC_1_ADDR      0xE023
#define REG_SERIALINPUT_RESERVED26_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED26_IC_1_VALUE     0x0

/* SerialInput_Reserved27  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED27_IC_1_ADDR      0xE024
#define REG_SERIALINPUT_RESERVED27_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED27_IC_1_VALUE     0x0

/* SerialInput_Reserved28  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED28_IC_1_ADDR      0xE025
#define REG_SERIALINPUT_RESERVED28_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED28_IC_1_VALUE     0x0

/* SerialInput_Reserved29  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED29_IC_1_ADDR      0xE026
#define REG_SERIALINPUT_RESERVED29_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED29_IC_1_VALUE     0x0

/* SerialInput_Reserved30  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED30_IC_1_ADDR      0xE027
#define REG_SERIALINPUT_RESERVED30_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED30_IC_1_VALUE     0x0

/* SerialInput_Reserved31  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED31_IC_1_ADDR      0xE028
#define REG_SERIALINPUT_RESERVED31_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED31_IC_1_VALUE     0x0

/* SerialInput_Reserved32  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED32_IC_1_ADDR      0xE029
#define REG_SERIALINPUT_RESERVED32_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED32_IC_1_VALUE     0x0

/* SerialInput_Reserved33  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED33_IC_1_ADDR      0xE02A
#define REG_SERIALINPUT_RESERVED33_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED33_IC_1_VALUE     0x0

/* SerialInput_Reserved34  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED34_IC_1_ADDR      0xE02B
#define REG_SERIALINPUT_RESERVED34_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED34_IC_1_VALUE     0x0

/* SerialInput_Reserved35  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED35_IC_1_ADDR      0xE02C
#define REG_SERIALINPUT_RESERVED35_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED35_IC_1_VALUE     0x0

/* SerialInput_Reserved36  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED36_IC_1_ADDR      0xE02D
#define REG_SERIALINPUT_RESERVED36_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED36_IC_1_VALUE     0x0

/* SerialInput_Reserved37  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED37_IC_1_ADDR      0xE02E
#define REG_SERIALINPUT_RESERVED37_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED37_IC_1_VALUE     0x0

/* SerialInput_Reserved38  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED38_IC_1_ADDR      0xE02F
#define REG_SERIALINPUT_RESERVED38_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED38_IC_1_VALUE     0x0

/* SerialInput_Reserved39  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED39_IC_1_ADDR      0xE030
#define REG_SERIALINPUT_RESERVED39_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED39_IC_1_VALUE     0x0

/* SerialInput_Reserved40  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED40_IC_1_ADDR      0xE031
#define REG_SERIALINPUT_RESERVED40_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED40_IC_1_VALUE     0x0

/* SerialInput_Reserved41  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED41_IC_1_ADDR      0xE032
#define REG_SERIALINPUT_RESERVED41_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED41_IC_1_VALUE     0x0

/* SerialInput_Reserved42  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED42_IC_1_ADDR      0xE033
#define REG_SERIALINPUT_RESERVED42_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED42_IC_1_VALUE     0x0

/* SerialInput_Reserved43  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED43_IC_1_ADDR      0xE034
#define REG_SERIALINPUT_RESERVED43_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED43_IC_1_VALUE     0x0

/* SerialInput_Reserved44  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED44_IC_1_ADDR      0xE035
#define REG_SERIALINPUT_RESERVED44_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED44_IC_1_VALUE     0x0

/* SerialInput_Reserved45  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED45_IC_1_ADDR      0xE036
#define REG_SERIALINPUT_RESERVED45_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED45_IC_1_VALUE     0x0

/* SerialInput_Reserved46  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED46_IC_1_ADDR      0xE037
#define REG_SERIALINPUT_RESERVED46_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED46_IC_1_VALUE     0x0

/* SerialInput_Reserved47  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED47_IC_1_ADDR      0xE038
#define REG_SERIALINPUT_RESERVED47_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED47_IC_1_VALUE     0x0

/* SerialInput_Reserved48  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED48_IC_1_ADDR      0xE039
#define REG_SERIALINPUT_RESERVED48_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED48_IC_1_VALUE     0x0

/* SerialInput_Reserved49  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED49_IC_1_ADDR      0xE03A
#define REG_SERIALINPUT_RESERVED49_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED49_IC_1_VALUE     0x0

/* SerialInput_Reserved50  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED50_IC_1_ADDR      0xE03B
#define REG_SERIALINPUT_RESERVED50_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED50_IC_1_VALUE     0x0

/* SerialInput_Reserved51  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED51_IC_1_ADDR      0xE03C
#define REG_SERIALINPUT_RESERVED51_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED51_IC_1_VALUE     0x0

/* SerialInput_Reserved52  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED52_IC_1_ADDR      0xE03D
#define REG_SERIALINPUT_RESERVED52_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED52_IC_1_VALUE     0x0

/* SerialInput_Reserved53  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED53_IC_1_ADDR      0xE03E
#define REG_SERIALINPUT_RESERVED53_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED53_IC_1_VALUE     0x0

/* SerialInput_Reserved54  - Registers (IC 1) */
#define REG_SERIALINPUT_RESERVED54_IC_1_ADDR      0xE03F
#define REG_SERIALINPUT_RESERVED54_IC_1_BYTE      -2
#define REG_SERIALINPUT_RESERVED54_IC_1_VALUE     0x0

/* SerialOutput0_Default  - Registers (IC 1) */
#define REG_SERIALOUTPUT0_DEFAULT_IC_1_ADDR       0xE040
#define REG_SERIALOUTPUT0_DEFAULT_IC_1_BYTE       2
#define REG_SERIALOUTPUT0_DEFAULT_IC_1_VALUE      0xA400

/* SerialOutput1_Default  - Registers (IC 1) */
#define REG_SERIALOUTPUT1_DEFAULT_IC_1_ADDR       0xE041
#define REG_SERIALOUTPUT1_DEFAULT_IC_1_BYTE       2
#define REG_SERIALOUTPUT1_DEFAULT_IC_1_VALUE      0x2400

/* SerialOutput2_Default  - Registers (IC 1) */
#define REG_SERIALOUTPUT2_DEFAULT_IC_1_ADDR       0xE042
#define REG_SERIALOUTPUT2_DEFAULT_IC_1_BYTE       2
#define REG_SERIALOUTPUT2_DEFAULT_IC_1_VALUE      0x2400

/* SerialOutput3_Default  - Registers (IC 1) */
#define REG_SERIALOUTPUT3_DEFAULT_IC_1_ADDR       0xE043
#define REG_SERIALOUTPUT3_DEFAULT_IC_1_BYTE       2
#define REG_SERIALOUTPUT3_DEFAULT_IC_1_VALUE      0x2400

/* SerialOutput4_Default  - Registers (IC 1) */
#define REG_SERIALOUTPUT4_DEFAULT_IC_1_ADDR       0xE044
#define REG_SERIALOUTPUT4_DEFAULT_IC_1_BYTE       2
#define REG_SERIALOUTPUT4_DEFAULT_IC_1_VALUE      0xA400

/* SerialOutput5_Default  - Registers (IC 1) */
#define REG_SERIALOUTPUT5_DEFAULT_IC_1_ADDR       0xE045
#define REG_SERIALOUTPUT5_DEFAULT_IC_1_BYTE       2
#define REG_SERIALOUTPUT5_DEFAULT_IC_1_VALUE      0x2400

/* SerialOutput6_Default  - Registers (IC 1) */
#define REG_SERIALOUTPUT6_DEFAULT_IC_1_ADDR       0xE046
#define REG_SERIALOUTPUT6_DEFAULT_IC_1_BYTE       2
#define REG_SERIALOUTPUT6_DEFAULT_IC_1_VALUE      0x2400

/* SerialOutput7_Default  - Registers (IC 1) */
#define REG_SERIALOUTPUT7_DEFAULT_IC_1_ADDR       0xE047
#define REG_SERIALOUTPUT7_DEFAULT_IC_1_BYTE       2
#define REG_SERIALOUTPUT7_DEFAULT_IC_1_VALUE      0x2400

/* SerialOutput8_Default  - Registers (IC 1) */
#define REG_SERIALOUTPUT8_DEFAULT_IC_1_ADDR       0xE048
#define REG_SERIALOUTPUT8_DEFAULT_IC_1_BYTE       2
#define REG_SERIALOUTPUT8_DEFAULT_IC_1_VALUE      0x8000

/* High Speed Slave Interface Mode  - Registers (IC 1) */
#define REG_HIGH_SPEED_SLAVE_INTERFACE_MODE_IC_1_ADDR 0xE049
#define REG_HIGH_SPEED_SLAVE_INTERFACE_MODE_IC_1_BYTE 2
#define REG_HIGH_SPEED_SLAVE_INTERFACE_MODE_IC_1_VALUE 0x0

/* ASRCInputSelectPair0_Default  - Registers (IC 1) */
#define REG_ASRCINPUTSELECTPAIR0_DEFAULT_IC_1_ADDR 0xE080
#define REG_ASRCINPUTSELECTPAIR0_DEFAULT_IC_1_BYTE 2
#define REG_ASRCINPUTSELECTPAIR0_DEFAULT_IC_1_VALUE 0x3F

/* ASRCInputSelectPair1_Default  - Registers (IC 1) */
#define REG_ASRCINPUTSELECTPAIR1_DEFAULT_IC_1_ADDR 0xE081
#define REG_ASRCINPUTSELECTPAIR1_DEFAULT_IC_1_BYTE 2
#define REG_ASRCINPUTSELECTPAIR1_DEFAULT_IC_1_VALUE 0x3F

/* ASRCInputSelectPair2_Default  - Registers (IC 1) */
#define REG_ASRCINPUTSELECTPAIR2_DEFAULT_IC_1_ADDR 0xE082
#define REG_ASRCINPUTSELECTPAIR2_DEFAULT_IC_1_BYTE 2
#define REG_ASRCINPUTSELECTPAIR2_DEFAULT_IC_1_VALUE 0x3F

/* ASRCInputSelectPair3_Default  - Registers (IC 1) */
#define REG_ASRCINPUTSELECTPAIR3_DEFAULT_IC_1_ADDR 0xE083
#define REG_ASRCINPUTSELECTPAIR3_DEFAULT_IC_1_BYTE 2
#define REG_ASRCINPUTSELECTPAIR3_DEFAULT_IC_1_VALUE 0x3F

/* ASRCInputSelectPair4_Default  - Registers (IC 1) */
#define REG_ASRCINPUTSELECTPAIR4_DEFAULT_IC_1_ADDR 0xE084
#define REG_ASRCINPUTSELECTPAIR4_DEFAULT_IC_1_BYTE 2
#define REG_ASRCINPUTSELECTPAIR4_DEFAULT_IC_1_VALUE 0x3F

/* ASRCInputSelectPair5_Default  - Registers (IC 1) */
#define REG_ASRCINPUTSELECTPAIR5_DEFAULT_IC_1_ADDR 0xE085
#define REG_ASRCINPUTSELECTPAIR5_DEFAULT_IC_1_BYTE 2
#define REG_ASRCINPUTSELECTPAIR5_DEFAULT_IC_1_VALUE 0x3F

/* ASRCInputSelectPair6_Default  - Registers (IC 1) */
#define REG_ASRCINPUTSELECTPAIR6_DEFAULT_IC_1_ADDR 0xE086
#define REG_ASRCINPUTSELECTPAIR6_DEFAULT_IC_1_BYTE 2
#define REG_ASRCINPUTSELECTPAIR6_DEFAULT_IC_1_VALUE 0x3F

/* ASRCInputSelectPair7_Default  - Registers (IC 1) */
#define REG_ASRCINPUTSELECTPAIR7_DEFAULT_IC_1_ADDR 0xE087
#define REG_ASRCINPUTSELECTPAIR7_DEFAULT_IC_1_BYTE 2
#define REG_ASRCINPUTSELECTPAIR7_DEFAULT_IC_1_VALUE 0x3F

/* ASRCOutputRateSelectorPair0_Default  - Registers (IC 1) */
#define REG_ASRCOUTPUTRATESELECTORPAIR0_DEFAULT_IC_1_ADDR 0xE088
#define REG_ASRCOUTPUTRATESELECTORPAIR0_DEFAULT_IC_1_BYTE 2
#define REG_ASRCOUTPUTRATESELECTORPAIR0_DEFAULT_IC_1_VALUE 0x3F

/* ASRCOutputRateSelectorPair1_Default  - Registers (IC 1) */
#define REG_ASRCOUTPUTRATESELECTORPAIR1_DEFAULT_IC_1_ADDR 0xE089
#define REG_ASRCOUTPUTRATESELECTORPAIR1_DEFAULT_IC_1_BYTE 2
#define REG_ASRCOUTPUTRATESELECTORPAIR1_DEFAULT_IC_1_VALUE 0x3F

/* ASRCOutputRateSelectorPair2_Default  - Registers (IC 1) */
#define REG_ASRCOUTPUTRATESELECTORPAIR2_DEFAULT_IC_1_ADDR 0xE08A
#define REG_ASRCOUTPUTRATESELECTORPAIR2_DEFAULT_IC_1_BYTE 2
#define REG_ASRCOUTPUTRATESELECTORPAIR2_DEFAULT_IC_1_VALUE 0x3F

/* ASRCOutputRateSelectorPair3_Default  - Registers (IC 1) */
#define REG_ASRCOUTPUTRATESELECTORPAIR3_DEFAULT_IC_1_ADDR 0xE08B
#define REG_ASRCOUTPUTRATESELECTORPAIR3_DEFAULT_IC_1_BYTE 2
#define REG_ASRCOUTPUTRATESELECTORPAIR3_DEFAULT_IC_1_VALUE 0x3F

/* ASRCOutputRateSelectorPair4_Default  - Registers (IC 1) */
#define REG_ASRCOUTPUTRATESELECTORPAIR4_DEFAULT_IC_1_ADDR 0xE08C
#define REG_ASRCOUTPUTRATESELECTORPAIR4_DEFAULT_IC_1_BYTE 2
#define REG_ASRCOUTPUTRATESELECTORPAIR4_DEFAULT_IC_1_VALUE 0x3F

/* ASRCOutputRateSelectorPair5_Default  - Registers (IC 1) */
#define REG_ASRCOUTPUTRATESELECTORPAIR5_DEFAULT_IC_1_ADDR 0xE08D
#define REG_ASRCOUTPUTRATESELECTORPAIR5_DEFAULT_IC_1_BYTE 2
#define REG_ASRCOUTPUTRATESELECTORPAIR5_DEFAULT_IC_1_VALUE 0x3F

/* ASRCOutputRateSelectorPair6_Default  - Registers (IC 1) */
#define REG_ASRCOUTPUTRATESELECTORPAIR6_DEFAULT_IC_1_ADDR 0xE08E
#define REG_ASRCOUTPUTRATESELECTORPAIR6_DEFAULT_IC_1_BYTE 2
#define REG_ASRCOUTPUTRATESELECTORPAIR6_DEFAULT_IC_1_VALUE 0x3F

/* ASRCOutputRateSelectorPair7_Default  - Registers (IC 1) */
#define REG_ASRCOUTPUTRATESELECTORPAIR7_DEFAULT_IC_1_ADDR 0xE08F
#define REG_ASRCOUTPUTRATESELECTORPAIR7_DEFAULT_IC_1_BYTE 2
#define REG_ASRCOUTPUTRATESELECTORPAIR7_DEFAULT_IC_1_VALUE 0x3F

/* SerialOutSelectorPair0_Default  - Registers (IC 1) */
#define REG_SERIALOUTSELECTORPAIR0_DEFAULT_IC_1_ADDR 0xE090
#define REG_SERIALOUTSELECTORPAIR0_DEFAULT_IC_1_BYTE 2
#define REG_SERIALOUTSELECTORPAIR0_DEFAULT_IC_1_VALUE 0x10

/* SerialOutSelectorPair1_Default  - Registers (IC 1) */
#define REG_SERIALOUTSELECTORPAIR1_DEFAULT_IC_1_ADDR 0xE091
#define REG_SERIALOUTSELECTORPAIR1_DEFAULT_IC_1_BYTE 2
#define REG_SERIALOUTSELECTORPAIR1_DEFAULT_IC_1_VALUE 0x11

/* SerialOutSelectorPair2_Default  - Registers (IC 1) */
#define REG_SERIALOUTSELECTORPAIR2_DEFAULT_IC_1_ADDR 0xE092
#define REG_SERIALOUTSELECTORPAIR2_DEFAULT_IC_1_BYTE 2
#define REG_SERIALOUTSELECTORPAIR2_DEFAULT_IC_1_VALUE 0x12

/* SerialOutSelectorPair3_Default  - Registers (IC 1) */
#define REG_SERIALOUTSELECTORPAIR3_DEFAULT_IC_1_ADDR 0xE093
#define REG_SERIALOUTSELECTORPAIR3_DEFAULT_IC_1_BYTE 2
#define REG_SERIALOUTSELECTORPAIR3_DEFAULT_IC_1_VALUE 0x13

/* SerialOutSelectorPair4_Default  - Registers (IC 1) */
#define REG_SERIALOUTSELECTORPAIR4_DEFAULT_IC_1_ADDR 0xE094
#define REG_SERIALOUTSELECTORPAIR4_DEFAULT_IC_1_BYTE 2
#define REG_SERIALOUTSELECTORPAIR4_DEFAULT_IC_1_VALUE 0x14

/* SerialOutSelectorPair5_Default  - Registers (IC 1) */
#define REG_SERIALOUTSELECTORPAIR5_DEFAULT_IC_1_ADDR 0xE095
#define REG_SERIALOUTSELECTORPAIR5_DEFAULT_IC_1_BYTE 2
#define REG_SERIALOUTSELECTORPAIR5_DEFAULT_IC_1_VALUE 0x15

/* SerialOutSelectorPair6_Default  - Registers (IC 1) */
#define REG_SERIALOUTSELECTORPAIR6_DEFAULT_IC_1_ADDR 0xE096
#define REG_SERIALOUTSELECTORPAIR6_DEFAULT_IC_1_BYTE 2
#define REG_SERIALOUTSELECTORPAIR6_DEFAULT_IC_1_VALUE 0x16

/* SerialOutSelectorPair7_Default  - Registers (IC 1) */
#define REG_SERIALOUTSELECTORPAIR7_DEFAULT_IC_1_ADDR 0xE097
#define REG_SERIALOUTSELECTORPAIR7_DEFAULT_IC_1_BYTE 2
#define REG_SERIALOUTSELECTORPAIR7_DEFAULT_IC_1_VALUE 0x17

/* SerialOutSelectorPair8_Default  - Registers (IC 1) */
#define REG_SERIALOUTSELECTORPAIR8_DEFAULT_IC_1_ADDR 0xE098
#define REG_SERIALOUTSELECTORPAIR8_DEFAULT_IC_1_BYTE 2
#define REG_SERIALOUTSELECTORPAIR8_DEFAULT_IC_1_VALUE 0x3F

/* SerialOutSelectorPair9_Default  - Registers (IC 1) */
#define REG_SERIALOUTSELECTORPAIR9_DEFAULT_IC_1_ADDR 0xE099
#define REG_SERIALOUTSELECTORPAIR9_DEFAULT_IC_1_BYTE 2
#define REG_SERIALOUTSELECTORPAIR9_DEFAULT_IC_1_VALUE 0x3F

/* SerialOutSelectorPair10_Default  - Registers (IC 1) */
#define REG_SERIALOUTSELECTORPAIR10_DEFAULT_IC_1_ADDR 0xE09A
#define REG_SERIALOUTSELECTORPAIR10_DEFAULT_IC_1_BYTE 2
#define REG_SERIALOUTSELECTORPAIR10_DEFAULT_IC_1_VALUE 0x3F

/* SerialOutSelectorPair11_Default  - Registers (IC 1) */
#define REG_SERIALOUTSELECTORPAIR11_DEFAULT_IC_1_ADDR 0xE09B
#define REG_SERIALOUTSELECTORPAIR11_DEFAULT_IC_1_BYTE 2
#define REG_SERIALOUTSELECTORPAIR11_DEFAULT_IC_1_VALUE 0x3F

/* S/PDIF Receiver – Read Auxiliary Outputs  - Registers (IC 1) */
#define REG_SPDIF_RECEIVER__READ_AUXILIARY_OUTPUTS_IC_1_ADDR 0xE0C0
#define REG_SPDIF_RECEIVER__READ_AUXILIARY_OUTPUTS_IC_1_BYTE 2
#define REG_SPDIF_RECEIVER__READ_AUXILIARY_OUTPUTS_IC_1_VALUE 0x800

/* spdifTX_Switch  - Registers (IC 1) */
#define REG_SPDIFTX_SWITCH_IC_1_ADDR              0xE0C1
#define REG_SPDIFTX_SWITCH_IC_1_BYTE              2
#define REG_SPDIFTX_SWITCH_IC_1_VALUE             0x1

/* spdif_read_chan_status0_Default  - Registers (IC 1) */
#define REG_SPDIF_READ_CHAN_STATUS0_DEFAULT_IC_1_ADDR 0xE0C2
#define REG_SPDIF_READ_CHAN_STATUS0_DEFAULT_IC_1_BYTE 2
#define REG_SPDIF_READ_CHAN_STATUS0_DEFAULT_IC_1_VALUE 0x0

/* spdif_read_chan_status1_Default  - Registers (IC 1) */
#define REG_SPDIF_READ_CHAN_STATUS1_DEFAULT_IC_1_ADDR 0xE0C3
#define REG_SPDIF_READ_CHAN_STATUS1_DEFAULT_IC_1_BYTE 2
#define REG_SPDIF_READ_CHAN_STATUS1_DEFAULT_IC_1_VALUE 0x0

/* spdif_read_chan_status2_Default  - Registers (IC 1) */
#define REG_SPDIF_READ_CHAN_STATUS2_DEFAULT_IC_1_ADDR 0xE0C4
#define REG_SPDIF_READ_CHAN_STATUS2_DEFAULT_IC_1_BYTE 2
#define REG_SPDIF_READ_CHAN_STATUS2_DEFAULT_IC_1_VALUE 0x0

/* spdif_read_chan_status3_Default  - Registers (IC 1) */
#define REG_SPDIF_READ_CHAN_STATUS3_DEFAULT_IC_1_ADDR 0xE0C5
#define REG_SPDIF_READ_CHAN_STATUS3_DEFAULT_IC_1_BYTE 2
#define REG_SPDIF_READ_CHAN_STATUS3_DEFAULT_IC_1_VALUE 0x0

/* spdif_read_chan_status4_Default  - Registers (IC 1) */
#define REG_SPDIF_READ_CHAN_STATUS4_DEFAULT_IC_1_ADDR 0xE0C6
#define REG_SPDIF_READ_CHAN_STATUS4_DEFAULT_IC_1_BYTE 2
#define REG_SPDIF_READ_CHAN_STATUS4_DEFAULT_IC_1_VALUE 0x0

/* spdifWord_Length_Control  - Registers (IC 1) */
#define REG_SPDIFWORD_LENGTH_CONTROL_IC_1_ADDR    0xE0C7
#define REG_SPDIFWORD_LENGTH_CONTROL_IC_1_BYTE    2
#define REG_SPDIFWORD_LENGTH_CONTROL_IC_1_VALUE   0x0

/* spdifAux_Out_Enable  - Registers (IC 1) */
#define REG_SPDIFAUX_OUT_ENABLE_IC_1_ADDR         0xE0C8
#define REG_SPDIFAUX_OUT_ENABLE_IC_1_BYTE         2
#define REG_SPDIFAUX_OUT_ENABLE_IC_1_VALUE        0x0

/* spdifLock_Bit  - Registers (IC 1) */
#define REG_SPDIFLOCK_BIT_IC_1_ADDR               0xE0C9
#define REG_SPDIFLOCK_BIT_IC_1_BYTE               2
#define REG_SPDIFLOCK_BIT_IC_1_VALUE              0x1

/* spdifHot_Ena  - Registers (IC 1) */
#define REG_SPDIFHOT_ENA_IC_1_ADDR                0xE0CA
#define REG_SPDIFHOT_ENA_IC_1_BYTE                2
#define REG_SPDIFHOT_ENA_IC_1_VALUE               0x0

/* spdifRead_Ena  - Registers (IC 1) */
#define REG_SPDIFREAD_ENA_IC_1_ADDR               0xE0CB
#define REG_SPDIFREAD_ENA_IC_1_BYTE               2
#define REG_SPDIFREAD_ENA_IC_1_VALUE              0x0

/* ASRC1_Mute_In_Out  - Registers (IC 1) */
#define REG_ASRC1_MUTE_IN_OUT_IC_1_ADDR           0xE101
#define REG_ASRC1_MUTE_IN_OUT_IC_1_BYTE           2
#define REG_ASRC1_MUTE_IN_OUT_IC_1_VALUE          0xF00

/* ASRC2_Mute_In_Out  - Registers (IC 1) */
#define REG_ASRC2_MUTE_IN_OUT_IC_1_ADDR           0xE141
#define REG_ASRC2_MUTE_IN_OUT_IC_1_BYTE           2
#define REG_ASRC2_MUTE_IN_OUT_IC_1_VALUE          0xF00

/* Serial Input Flexible TDM to DSP channel 0  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_0_IC_1_ADDR 0xE180
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_0_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_0_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 1  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_1_IC_1_ADDR 0xE181
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_1_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_1_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 2  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_2_IC_1_ADDR 0xE182
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_2_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_2_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 3  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_3_IC_1_ADDR 0xE183
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_3_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_3_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 4  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_4_IC_1_ADDR 0xE184
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_4_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_4_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 5  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_5_IC_1_ADDR 0xE185
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_5_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_5_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 6  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_6_IC_1_ADDR 0xE186
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_6_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_6_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 7  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_7_IC_1_ADDR 0xE187
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_7_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_7_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 8  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_8_IC_1_ADDR 0xE188
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_8_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_8_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 9  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_9_IC_1_ADDR 0xE189
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_9_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_9_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 10  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_10_IC_1_ADDR 0xE18A
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_10_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_10_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 11  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_11_IC_1_ADDR 0xE18B
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_11_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_11_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 12  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_12_IC_1_ADDR 0xE18C
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_12_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_12_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 13  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_13_IC_1_ADDR 0xE18D
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_13_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_13_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 14  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_14_IC_1_ADDR 0xE18E
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_14_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_14_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 15  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_15_IC_1_ADDR 0xE18F
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_15_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_15_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 16  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_16_IC_1_ADDR 0xE190
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_16_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_16_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 17  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_17_IC_1_ADDR 0xE191
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_17_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_17_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 18  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_18_IC_1_ADDR 0xE192
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_18_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_18_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 19  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_19_IC_1_ADDR 0xE193
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_19_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_19_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 20  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_20_IC_1_ADDR 0xE194
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_20_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_20_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 21  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_21_IC_1_ADDR 0xE195
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_21_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_21_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 22  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_22_IC_1_ADDR 0xE196
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_22_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_22_IC_1_VALUE 0x0

/* Serial Input Flexible TDM to DSP channel 23  - Registers (IC 1) */
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_23_IC_1_ADDR 0xE197
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_23_IC_1_BYTE 2
#define REG_SERIAL_INPUT_FLEXIBLE_TDM_TO_DSP_CHANNEL_23_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 0  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_0_IC_1_ADDR 0xE1C0
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_0_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_0_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 1  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_1_IC_1_ADDR 0xE1C1
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_1_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_1_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 2  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_2_IC_1_ADDR 0xE1C2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_2_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_2_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 3  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_3_IC_1_ADDR 0xE1C3
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_3_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_3_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 4  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_4_IC_1_ADDR 0xE1C4
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_4_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_4_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 5  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_5_IC_1_ADDR 0xE1C5
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_5_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_5_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 6  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_6_IC_1_ADDR 0xE1C6
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_6_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_6_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 7  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_7_IC_1_ADDR 0xE1C7
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_7_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_7_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 8  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_8_IC_1_ADDR 0xE1C8
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_8_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_8_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 9  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_9_IC_1_ADDR 0xE1C9
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_9_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_9_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 10  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_10_IC_1_ADDR 0xE1CA
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_10_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_10_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 11  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_11_IC_1_ADDR 0xE1CB
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_11_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_11_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 12  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_12_IC_1_ADDR 0xE1CC
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_12_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_12_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 13  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_13_IC_1_ADDR 0xE1CD
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_13_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_13_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 14  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_14_IC_1_ADDR 0xE1CE
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_14_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_14_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 15  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_15_IC_1_ADDR 0xE1CF
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_15_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_15_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 16  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_16_IC_1_ADDR 0xE1D0
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_16_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_16_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 17  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_17_IC_1_ADDR 0xE1D1
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_17_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_17_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 18  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_18_IC_1_ADDR 0xE1D2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_18_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_18_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 19  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_19_IC_1_ADDR 0xE1D3
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_19_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_19_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 20  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_20_IC_1_ADDR 0xE1D4
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_20_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_20_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 21  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_21_IC_1_ADDR 0xE1D5
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_21_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_21_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 22  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_22_IC_1_ADDR 0xE1D6
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_22_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_22_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 23  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_23_IC_1_ADDR 0xE1D7
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_23_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_23_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 24  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_24_IC_1_ADDR 0xE1D8
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_24_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_24_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 25  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_25_IC_1_ADDR 0xE1D9
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_25_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_25_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 26  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_26_IC_1_ADDR 0xE1DA
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_26_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_26_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 27  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_27_IC_1_ADDR 0xE1DB
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_27_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_27_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 28  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_28_IC_1_ADDR 0xE1DC
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_28_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_28_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 29  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_29_IC_1_ADDR 0xE1DD
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_29_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_29_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 30  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_30_IC_1_ADDR 0xE1DE
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_30_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_30_IC_1_VALUE 0x0

/* Serial Output Flexible TDM Interface Modes 31  - Registers (IC 1) */
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_31_IC_1_ADDR 0xE1DF
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_31_IC_1_BYTE 2
#define REG_SERIAL_OUTPUT_FLEXIBLE_TDM_INTERFACE_MODES_31_IC_1_VALUE 0x0

/* CRC Ideal_1  - Registers (IC 1) */
#define REG_CRC_IDEAL_1_IC_1_ADDR                 0xE200
#define REG_CRC_IDEAL_1_IC_1_BYTE                 2
#define REG_CRC_IDEAL_1_IC_1_VALUE                0x1B80

/* CRC Ideal_2  - Registers (IC 1) */
#define REG_CRC_IDEAL_2_IC_1_ADDR                 0xE201
#define REG_CRC_IDEAL_2_IC_1_BYTE                 2
#define REG_CRC_IDEAL_2_IC_1_VALUE                0x5F54

/* CRC Enable  - Registers (IC 1) */
#define REG_CRC_ENABLE_IC_1_ADDR                  0xE202
#define REG_CRC_ENABLE_IC_1_BYTE                  2
#define REG_CRC_ENABLE_IC_1_VALUE                 0x0

/* DSP Ignore Core  - Registers (IC 1) */
#define REG_DSP_IGNORE_CORE_IC_1_ADDR             0xE203
#define REG_DSP_IGNORE_CORE_IC_1_BYTE             2
#define REG_DSP_IGNORE_CORE_IC_1_VALUE            0x0

/* MP 0  - Registers (IC 1) */
#define REG_MP_0_IC_1_ADDR                        0xE204
#define REG_MP_0_IC_1_BYTE                        2
#define REG_MP_0_IC_1_VALUE                       0xB

/* MP 1  - Registers (IC 1) */
#define REG_MP_1_IC_1_ADDR                        0xE205
#define REG_MP_1_IC_1_BYTE                        2
#define REG_MP_1_IC_1_VALUE                       0xB

/* MP 2  - Registers (IC 1) */
#define REG_MP_2_IC_1_ADDR                        0xE206
#define REG_MP_2_IC_1_BYTE                        2
#define REG_MP_2_IC_1_VALUE                       0xB

/* MP 3  - Registers (IC 1) */
#define REG_MP_3_IC_1_ADDR                        0xE207
#define REG_MP_3_IC_1_BYTE                        2
#define REG_MP_3_IC_1_VALUE                       0xB

/* MP 4  - Registers (IC 1) */
#define REG_MP_4_IC_1_ADDR                        0xE208
#define REG_MP_4_IC_1_BYTE                        2
#define REG_MP_4_IC_1_VALUE                       0xB

/* MP 5  - Registers (IC 1) */
#define REG_MP_5_IC_1_ADDR                        0xE209
#define REG_MP_5_IC_1_BYTE                        2
#define REG_MP_5_IC_1_VALUE                       0xB

/* MP 6  - Registers (IC 1) */
#define REG_MP_6_IC_1_ADDR                        0xE20A
#define REG_MP_6_IC_1_BYTE                        2
#define REG_MP_6_IC_1_VALUE                       0xB

/* MP 7  - Registers (IC 1) */
#define REG_MP_7_IC_1_ADDR                        0xE20B
#define REG_MP_7_IC_1_BYTE                        2
#define REG_MP_7_IC_1_VALUE                       0xB

/* MP 8  - Registers (IC 1) */
#define REG_MP_8_IC_1_ADDR                        0xE20C
#define REG_MP_8_IC_1_BYTE                        2
#define REG_MP_8_IC_1_VALUE                       0xB

/* MP 9  - Registers (IC 1) */
#define REG_MP_9_IC_1_ADDR                        0xE20D
#define REG_MP_9_IC_1_BYTE                        2
#define REG_MP_9_IC_1_VALUE                       0xB

/* MP 10  - Registers (IC 1) */
#define REG_MP_10_IC_1_ADDR                       0xE20E
#define REG_MP_10_IC_1_BYTE                       2
#define REG_MP_10_IC_1_VALUE                      0xB

/* MP 11  - Registers (IC 1) */
#define REG_MP_11_IC_1_ADDR                       0xE20F
#define REG_MP_11_IC_1_BYTE                       2
#define REG_MP_11_IC_1_VALUE                      0xB

/* Watchdog Enable  - Registers (IC 1) */
#define REG_WATCHDOG_ENABLE_IC_1_ADDR             0xE210
#define REG_WATCHDOG_ENABLE_IC_1_BYTE             2
#define REG_WATCHDOG_ENABLE_IC_1_VALUE            0x0

/* Watchdog Value1  - Registers (IC 1) */
#define REG_WATCHDOG_VALUE1_IC_1_ADDR             0xE211
#define REG_WATCHDOG_VALUE1_IC_1_BYTE             2
#define REG_WATCHDOG_VALUE1_IC_1_VALUE            0xE

/* Watchdog Value2  - Registers (IC 1) */
#define REG_WATCHDOG_VALUE2_IC_1_ADDR             0xE212
#define REG_WATCHDOG_VALUE2_IC_1_BYTE             2
#define REG_WATCHDOG_VALUE2_IC_1_VALUE            0x0

/* Single_Stepping1  - Registers (IC 1) */
#define REG_SINGLE_STEPPING1_IC_1_ADDR            0xE213
#define REG_SINGLE_STEPPING1_IC_1_BYTE            2
#define REG_SINGLE_STEPPING1_IC_1_VALUE           0x0

/* Single_Stepping2  - Registers (IC 1) */
#define REG_SINGLE_STEPPING2_IC_1_ADDR            0xE214
#define REG_SINGLE_STEPPING2_IC_1_BYTE            2
#define REG_SINGLE_STEPPING2_IC_1_VALUE           0x0

/* Breakpoints1  - Registers (IC 1) */
#define REG_BREAKPOINTS1_IC_1_ADDR                0xE215
#define REG_BREAKPOINTS1_IC_1_BYTE                2
#define REG_BREAKPOINTS1_IC_1_VALUE               0x0

/* Breakpoints2  - Registers (IC 1) */
#define REG_BREAKPOINTS2_IC_1_ADDR                0xE216
#define REG_BREAKPOINTS2_IC_1_BYTE                2
#define REG_BREAKPOINTS2_IC_1_VALUE               0x0

/* Dynamic Address Gen 0  - Registers (IC 1) */
#define REG_DYNAMIC_ADDRESS_GEN_0_IC_1_ADDR       0xE217
#define REG_DYNAMIC_ADDRESS_GEN_0_IC_1_BYTE       2
#define REG_DYNAMIC_ADDRESS_GEN_0_IC_1_VALUE      0x0

/* Dynamic Address Gen 1  - Registers (IC 1) */
#define REG_DYNAMIC_ADDRESS_GEN_1_IC_1_ADDR       0xE218
#define REG_DYNAMIC_ADDRESS_GEN_1_IC_1_BYTE       2
#define REG_DYNAMIC_ADDRESS_GEN_1_IC_1_VALUE      0x1FE6

/* Dynamic Address Gen 2  - Registers (IC 1) */
#define REG_DYNAMIC_ADDRESS_GEN_2_IC_1_ADDR       0xE219
#define REG_DYNAMIC_ADDRESS_GEN_2_IC_1_BYTE       2
#define REG_DYNAMIC_ADDRESS_GEN_2_IC_1_VALUE      0x1

/* Dynamic Address Gen 3  - Registers (IC 1) */
#define REG_DYNAMIC_ADDRESS_GEN_3_IC_1_ADDR       0xE21A
#define REG_DYNAMIC_ADDRESS_GEN_3_IC_1_BYTE       2
#define REG_DYNAMIC_ADDRESS_GEN_3_IC_1_VALUE      0xFA3

/* Dynamic Address Gen 4  - Registers (IC 1) */
#define REG_DYNAMIC_ADDRESS_GEN_4_IC_1_ADDR       0xE21B
#define REG_DYNAMIC_ADDRESS_GEN_4_IC_1_BYTE       2
#define REG_DYNAMIC_ADDRESS_GEN_4_IC_1_VALUE      0x0

/* Dynamic Address Gen 5  - Registers (IC 1) */
#define REG_DYNAMIC_ADDRESS_GEN_5_IC_1_ADDR       0xE21C
#define REG_DYNAMIC_ADDRESS_GEN_5_IC_1_BYTE       2
#define REG_DYNAMIC_ADDRESS_GEN_5_IC_1_VALUE      0x1000

/* Dynamic Address Gen 6  - Registers (IC 1) */
#define REG_DYNAMIC_ADDRESS_GEN_6_IC_1_ADDR       0xE21D
#define REG_DYNAMIC_ADDRESS_GEN_6_IC_1_BYTE       2
#define REG_DYNAMIC_ADDRESS_GEN_6_IC_1_VALUE      0x1

/* Dynamic Address Gen 7  - Registers (IC 1) */
#define REG_DYNAMIC_ADDRESS_GEN_7_IC_1_ADDR       0xE21E
#define REG_DYNAMIC_ADDRESS_GEN_7_IC_1_BYTE       2
#define REG_DYNAMIC_ADDRESS_GEN_7_IC_1_VALUE      0x0

/* Modulo Data Memory  - Registers (IC 1) */
#define REG_MODULO_DATA_MEMORY_IC_1_ADDR          0xE21F
#define REG_MODULO_DATA_MEMORY_IC_1_BYTE          2
#define REG_MODULO_DATA_MEMORY_IC_1_VALUE         0x1FE6

/* Start_Pulse_Select  - Registers (IC 1) */
#define REG_START_PULSE_SELECT_IC_1_ADDR          0xE220
#define REG_START_PULSE_SELECT_IC_1_BYTE          2
#define REG_START_PULSE_SELECT_IC_1_VALUE         0x0

/* Dejitter_Window  - Registers (IC 1) */
#define REG_DEJITTER_WINDOW_IC_1_ADDR             0xE221
#define REG_DEJITTER_WINDOW_IC_1_BYTE             2
#define REG_DEJITTER_WINDOW_IC_1_VALUE            0x5

/* Latch9_12  - Registers (IC 1) */
#define REG_LATCH9_12_IC_1_ADDR                   0xE222
#define REG_LATCH9_12_IC_1_BYTE                   2
#define REG_LATCH9_12_IC_1_VALUE                  0x0

/* Latch1_8  - Registers (IC 1) */
#define REG_LATCH1_8_IC_1_ADDR                    0xE223
#define REG_LATCH1_8_IC_1_BYTE                    2
#define REG_LATCH1_8_IC_1_VALUE                   0x0

/* ADC0_3  - Registers (IC 1) */
#define REG_ADC0_3_IC_1_ADDR                      0xE224
#define REG_ADC0_3_IC_1_BYTE                      2
#define REG_ADC0_3_IC_1_VALUE                     0x0

/* Error_Sticky  - Registers (IC 1) */
#define REG_ERROR_STICKY_IC_1_ADDR                0xE225
#define REG_ERROR_STICKY_IC_1_BYTE                2
#define REG_ERROR_STICKY_IC_1_VALUE               0x0

/* Watchdog Error Sticky  - Registers (IC 1) */
#define REG_WATCHDOG_ERROR_STICKY_IC_1_ADDR       0xE226
#define REG_WATCHDOG_ERROR_STICKY_IC_1_BYTE       2
#define REG_WATCHDOG_ERROR_STICKY_IC_1_VALUE      0x0

/* CRC_Watchdog_Mute  - Registers (IC 1) */
#define REG_CRC_WATCHDOG_MUTE_IC_1_ADDR           0xE227
#define REG_CRC_WATCHDOG_MUTE_IC_1_BYTE           2
#define REG_CRC_WATCHDOG_MUTE_IC_1_VALUE          0x0

/* Core_Run_Bit  - Registers (IC 1) */
#define REG_CORE_RUN_BIT_IC_1_ADDR                0xE228
#define REG_CORE_RUN_BIT_IC_1_BYTE                2
#define REG_CORE_RUN_BIT_IC_1_VALUE               0x1

/* Program_Counter  - Registers (IC 1) */
#define REG_PROGRAM_COUNTER_IC_1_ADDR             0xE229
#define REG_PROGRAM_COUNTER_IC_1_BYTE             2
#define REG_PROGRAM_COUNTER_IC_1_VALUE            0x451

/* Clock Pad Multiplexer  - Registers (IC 1) */
#define REG_CLOCK_PAD_MULTIPLEXER_IC_1_ADDR       0xE240
#define REG_CLOCK_PAD_MULTIPLEXER_IC_1_BYTE       2
#define REG_CLOCK_PAD_MULTIPLEXER_IC_1_VALUE      0x2

/* Enable SPDIF to I2S Output  - Registers (IC 1) */
#define REG_ENABLE_SPDIF_TO_I2S_OUTPUT_IC_1_ADDR  0xE241
#define REG_ENABLE_SPDIF_TO_I2S_OUTPUT_IC_1_BYTE  2
#define REG_ENABLE_SPDIF_TO_I2S_OUTPUT_IC_1_VALUE 0x0

/* Bit Clock Pad Strength  - Registers (IC 1) */
#define REG_BIT_CLOCK_PAD_STRENGTH_IC_1_ADDR      0xE247
#define REG_BIT_CLOCK_PAD_STRENGTH_IC_1_BYTE      2
#define REG_BIT_CLOCK_PAD_STRENGTH_IC_1_VALUE     0x0

/* LR Clock Pad Strength  - Registers (IC 1) */
#define REG_LR_CLOCK_PAD_STRENGTH_IC_1_ADDR       0xE248
#define REG_LR_CLOCK_PAD_STRENGTH_IC_1_BYTE       2
#define REG_LR_CLOCK_PAD_STRENGTH_IC_1_VALUE      0x0

/* MultiPurpose Pin Pad Strength  - Registers (IC 1) */
#define REG_MULTIPURPOSE_PIN_PAD_STRENGTH_IC_1_ADDR 0xE249
#define REG_MULTIPURPOSE_PIN_PAD_STRENGTH_IC_1_BYTE 2
#define REG_MULTIPURPOSE_PIN_PAD_STRENGTH_IC_1_VALUE 0x0

/* SerialData Out  - Registers (IC 1) */
#define REG_SERIALDATA_OUT_IC_1_ADDR              0xE24A
#define REG_SERIALDATA_OUT_IC_1_BYTE              2
#define REG_SERIALDATA_OUT_IC_1_VALUE             0x0

/* SerialData In  - Registers (IC 1) */
#define REG_SERIALDATA_IN_IC_1_ADDR               0xE24B
#define REG_SERIALDATA_IN_IC_1_BYTE               2
#define REG_SERIALDATA_IN_IC_1_VALUE              0x0

/* Other Pad Strength  - Registers (IC 1) */
#define REG_OTHER_PAD_STRENGTH_IC_1_ADDR          0xE24C
#define REG_OTHER_PAD_STRENGTH_IC_1_BYTE          2
#define REG_OTHER_PAD_STRENGTH_IC_1_VALUE         0x0

/* Master Clk Enable  - Registers (IC 1) */
#define REG_MASTER_CLK_ENABLE_IC_1_ADDR           0xE280
#define REG_MASTER_CLK_ENABLE_IC_1_BYTE           2
#define REG_MASTER_CLK_ENABLE_IC_1_VALUE          0x1FF


/*
 *
 * Control register's field descriptions
 *
 */

/* Asrc1BistRegister0 (IC 1) */
#define R0_ASRC1BIST_IC_1                         0x0    /* 000b	[2:0] */
#define R0_ASRC1BIST_IC_1_MASK                    0x7
#define R0_ASRC1BIST_IC_1_SHIFT                   0

/* Asrc1BistRegister1 (IC 1) */
#define R1_ASRC1BIST_IC_1                         0x0    /* 000b	[2:0] */
#define R1_ASRC1BIST_IC_1_MASK                    0x7
#define R1_ASRC1BIST_IC_1_SHIFT                   0

/* Asrc1BistRegister2 (IC 1) */
#define R2_ASRC1BIST_IC_1                         0x0    /* 000b	[2:0] */
#define R2_ASRC1BIST_IC_1_MASK                    0x7
#define R2_ASRC1BIST_IC_1_SHIFT                   0

/* Asrc1BistRegister3 (IC 1) */
#define R3_ASRC1BIST_IC_1                         0x0    /* 000b	[2:0] */
#define R3_ASRC1BIST_IC_1_MASK                    0x7
#define R3_ASRC1BIST_IC_1_SHIFT                   0

/* Asrc1BistRegister4 (IC 1) */
#define R4_ASRC1BIST_IC_1                         0x0    /* 000b	[2:0] */
#define R4_ASRC1BIST_IC_1_MASK                    0x7
#define R4_ASRC1BIST_IC_1_SHIFT                   0

/* Asrc2BistRegister0 (IC 1) */
#define R5_ASRC2BIST_IC_1                         0x0    /* 000b	[2:0] */
#define R5_ASRC2BIST_IC_1_MASK                    0x7
#define R5_ASRC2BIST_IC_1_SHIFT                   0

/* Asrc2BistRegister1 (IC 1) */
#define R6_ASRC2BIST_IC_1                         0x0    /* 000b	[2:0] */
#define R6_ASRC2BIST_IC_1_MASK                    0x7
#define R6_ASRC2BIST_IC_1_SHIFT                   0

/* Asrc2BistRegister2 (IC 1) */
#define R7_ASRC2BIST_IC_1                         0x0    /* 000b	[2:0] */
#define R7_ASRC2BIST_IC_1_MASK                    0x7
#define R7_ASRC2BIST_IC_1_SHIFT                   0

/* Asrc2BistRegister3 (IC 1) */
#define R8_ASRC2BIST_IC_1                         0x0    /* 000b	[2:0] */
#define R8_ASRC2BIST_IC_1_MASK                    0x7
#define R8_ASRC2BIST_IC_1_SHIFT                   0

/* Asrc2BistRegister4 (IC 1) */
#define R9_ASRC2BIST_IC_1                         0x0    /* 000b	[2:0] */
#define R9_ASRC2BIST_IC_1_MASK                    0x7
#define R9_ASRC2BIST_IC_1_SHIFT                   0

/* DspBistRegister0 (IC 1) */
#define R10_DSPBIST_IC_1                          0x0    /* 0000b	[3:0] */
#define R10_DSPBIST_IC_1_MASK                     0xF
#define R10_DSPBIST_IC_1_SHIFT                    0

/* DspBistRegister1 (IC 1) */
#define R11_DSPBIST_IC_1                          0x0    /* 0000b	[3:0] */
#define R11_DSPBIST_IC_1_MASK                     0xF
#define R11_DSPBIST_IC_1_SHIFT                    0

/* SerialInput0_Default (IC 1) */
#define R12_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R12_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R12_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R12_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R12_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R12_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R12_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R12_CLOCK_OUTPUT_ENABLE_IC_1              0x1    /* 1b	[15] */
#define R12_TDM_TYPE_IC_1_MASK                    0x7
#define R12_TDM_TYPE_IC_1_SHIFT                   0
#define R12_MSB_POSITION_IC_1_MASK                0x38
#define R12_MSB_POSITION_IC_1_SHIFT               3
#define R12_WORD_LENGTH_IC_1_MASK                 0xC0
#define R12_WORD_LENGTH_IC_1_SHIFT                6
#define R12_LRCLK_POLARITY_IC_1_MASK              0x100
#define R12_LRCLK_POLARITY_IC_1_SHIFT             8
#define R12_BCLK_POLARITY_IC_1_MASK               0x200
#define R12_BCLK_POLARITY_IC_1_SHIFT              9
#define R12_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R12_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R12_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R12_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R12_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R12_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialInput1_Default (IC 1) */
#define R13_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R13_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R13_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R13_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R13_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R13_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R13_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R13_CLOCK_OUTPUT_ENABLE_IC_1              0x1    /* 1b	[15] */
#define R13_TDM_TYPE_IC_1_MASK                    0x7
#define R13_TDM_TYPE_IC_1_SHIFT                   0
#define R13_MSB_POSITION_IC_1_MASK                0x38
#define R13_MSB_POSITION_IC_1_SHIFT               3
#define R13_WORD_LENGTH_IC_1_MASK                 0xC0
#define R13_WORD_LENGTH_IC_1_SHIFT                6
#define R13_LRCLK_POLARITY_IC_1_MASK              0x100
#define R13_LRCLK_POLARITY_IC_1_SHIFT             8
#define R13_BCLK_POLARITY_IC_1_MASK               0x200
#define R13_BCLK_POLARITY_IC_1_SHIFT              9
#define R13_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R13_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R13_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R13_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R13_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R13_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialInput2_Default (IC 1) */
#define R14_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R14_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R14_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R14_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R14_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R14_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R14_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R14_CLOCK_OUTPUT_ENABLE_IC_1              0x1    /* 1b	[15] */
#define R14_TDM_TYPE_IC_1_MASK                    0x7
#define R14_TDM_TYPE_IC_1_SHIFT                   0
#define R14_MSB_POSITION_IC_1_MASK                0x38
#define R14_MSB_POSITION_IC_1_SHIFT               3
#define R14_WORD_LENGTH_IC_1_MASK                 0xC0
#define R14_WORD_LENGTH_IC_1_SHIFT                6
#define R14_LRCLK_POLARITY_IC_1_MASK              0x100
#define R14_LRCLK_POLARITY_IC_1_SHIFT             8
#define R14_BCLK_POLARITY_IC_1_MASK               0x200
#define R14_BCLK_POLARITY_IC_1_SHIFT              9
#define R14_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R14_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R14_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R14_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R14_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R14_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialInput3_Default (IC 1) */
#define R15_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R15_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R15_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R15_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R15_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R15_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R15_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R15_CLOCK_OUTPUT_ENABLE_IC_1              0x1    /* 1b	[15] */
#define R15_TDM_TYPE_IC_1_MASK                    0x7
#define R15_TDM_TYPE_IC_1_SHIFT                   0
#define R15_MSB_POSITION_IC_1_MASK                0x38
#define R15_MSB_POSITION_IC_1_SHIFT               3
#define R15_WORD_LENGTH_IC_1_MASK                 0xC0
#define R15_WORD_LENGTH_IC_1_SHIFT                6
#define R15_LRCLK_POLARITY_IC_1_MASK              0x100
#define R15_LRCLK_POLARITY_IC_1_SHIFT             8
#define R15_BCLK_POLARITY_IC_1_MASK               0x200
#define R15_BCLK_POLARITY_IC_1_SHIFT              9
#define R15_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R15_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R15_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R15_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R15_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R15_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialInput4_Default (IC 1) */
#define R16_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R16_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R16_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R16_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R16_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R16_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R16_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R16_CLOCK_OUTPUT_ENABLE_IC_1              0x1    /* 1b	[15] */
#define R16_TDM_TYPE_IC_1_MASK                    0x7
#define R16_TDM_TYPE_IC_1_SHIFT                   0
#define R16_MSB_POSITION_IC_1_MASK                0x38
#define R16_MSB_POSITION_IC_1_SHIFT               3
#define R16_WORD_LENGTH_IC_1_MASK                 0xC0
#define R16_WORD_LENGTH_IC_1_SHIFT                6
#define R16_LRCLK_POLARITY_IC_1_MASK              0x100
#define R16_LRCLK_POLARITY_IC_1_SHIFT             8
#define R16_BCLK_POLARITY_IC_1_MASK               0x200
#define R16_BCLK_POLARITY_IC_1_SHIFT              9
#define R16_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R16_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R16_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R16_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R16_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R16_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialInput5_Default (IC 1) */
#define R17_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R17_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R17_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R17_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R17_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R17_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R17_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R17_CLOCK_OUTPUT_ENABLE_IC_1              0x1    /* 1b	[15] */
#define R17_TDM_TYPE_IC_1_MASK                    0x7
#define R17_TDM_TYPE_IC_1_SHIFT                   0
#define R17_MSB_POSITION_IC_1_MASK                0x38
#define R17_MSB_POSITION_IC_1_SHIFT               3
#define R17_WORD_LENGTH_IC_1_MASK                 0xC0
#define R17_WORD_LENGTH_IC_1_SHIFT                6
#define R17_LRCLK_POLARITY_IC_1_MASK              0x100
#define R17_LRCLK_POLARITY_IC_1_SHIFT             8
#define R17_BCLK_POLARITY_IC_1_MASK               0x200
#define R17_BCLK_POLARITY_IC_1_SHIFT              9
#define R17_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R17_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R17_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R17_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R17_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R17_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialInput6_Default (IC 1) */
#define R18_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R18_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R18_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R18_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R18_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R18_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R18_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R18_CLOCK_OUTPUT_ENABLE_IC_1              0x1    /* 1b	[15] */
#define R18_TDM_TYPE_IC_1_MASK                    0x7
#define R18_TDM_TYPE_IC_1_SHIFT                   0
#define R18_MSB_POSITION_IC_1_MASK                0x38
#define R18_MSB_POSITION_IC_1_SHIFT               3
#define R18_WORD_LENGTH_IC_1_MASK                 0xC0
#define R18_WORD_LENGTH_IC_1_SHIFT                6
#define R18_LRCLK_POLARITY_IC_1_MASK              0x100
#define R18_LRCLK_POLARITY_IC_1_SHIFT             8
#define R18_BCLK_POLARITY_IC_1_MASK               0x200
#define R18_BCLK_POLARITY_IC_1_SHIFT              9
#define R18_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R18_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R18_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R18_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R18_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R18_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialInput7_Default (IC 1) */
#define R19_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R19_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R19_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R19_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R19_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R19_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R19_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R19_CLOCK_OUTPUT_ENABLE_IC_1              0x1    /* 1b	[15] */
#define R19_TDM_TYPE_IC_1_MASK                    0x7
#define R19_TDM_TYPE_IC_1_SHIFT                   0
#define R19_MSB_POSITION_IC_1_MASK                0x38
#define R19_MSB_POSITION_IC_1_SHIFT               3
#define R19_WORD_LENGTH_IC_1_MASK                 0xC0
#define R19_WORD_LENGTH_IC_1_SHIFT                6
#define R19_LRCLK_POLARITY_IC_1_MASK              0x100
#define R19_LRCLK_POLARITY_IC_1_SHIFT             8
#define R19_BCLK_POLARITY_IC_1_MASK               0x200
#define R19_BCLK_POLARITY_IC_1_SHIFT              9
#define R19_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R19_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R19_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R19_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R19_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R19_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialInput8_Default (IC 1) */
#define R20_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R20_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R20_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R20_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R20_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R20_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R20_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R20_CLOCK_OUTPUT_ENABLE_IC_1              0x1    /* 1b	[15] */
#define R20_TDM_TYPE_IC_1_MASK                    0x7
#define R20_TDM_TYPE_IC_1_SHIFT                   0
#define R20_MSB_POSITION_IC_1_MASK                0x38
#define R20_MSB_POSITION_IC_1_SHIFT               3
#define R20_WORD_LENGTH_IC_1_MASK                 0xC0
#define R20_WORD_LENGTH_IC_1_SHIFT                6
#define R20_LRCLK_POLARITY_IC_1_MASK              0x100
#define R20_LRCLK_POLARITY_IC_1_SHIFT             8
#define R20_BCLK_POLARITY_IC_1_MASK               0x200
#define R20_BCLK_POLARITY_IC_1_SHIFT              9
#define R20_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R20_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R20_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R20_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R20_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R20_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialOutput0_Default (IC 1) */
#define R21_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R21_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R21_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R21_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R21_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R21_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R21_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R21_CLOCK_OUTPUT_ENABLE_IC_1              0x1    /* 1b	[15] */
#define R21_TDM_TYPE_IC_1_MASK                    0x7
#define R21_TDM_TYPE_IC_1_SHIFT                   0
#define R21_MSB_POSITION_IC_1_MASK                0x38
#define R21_MSB_POSITION_IC_1_SHIFT               3
#define R21_WORD_LENGTH_IC_1_MASK                 0xC0
#define R21_WORD_LENGTH_IC_1_SHIFT                6
#define R21_LRCLK_POLARITY_IC_1_MASK              0x100
#define R21_LRCLK_POLARITY_IC_1_SHIFT             8
#define R21_BCLK_POLARITY_IC_1_MASK               0x200
#define R21_BCLK_POLARITY_IC_1_SHIFT              9
#define R21_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R21_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R21_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R21_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R21_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R21_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialOutput1_Default (IC 1) */
#define R22_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R22_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R22_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R22_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R22_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R22_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R22_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R22_CLOCK_OUTPUT_ENABLE_IC_1              0x0    /* 0b	[15] */
#define R22_TDM_TYPE_IC_1_MASK                    0x7
#define R22_TDM_TYPE_IC_1_SHIFT                   0
#define R22_MSB_POSITION_IC_1_MASK                0x38
#define R22_MSB_POSITION_IC_1_SHIFT               3
#define R22_WORD_LENGTH_IC_1_MASK                 0xC0
#define R22_WORD_LENGTH_IC_1_SHIFT                6
#define R22_LRCLK_POLARITY_IC_1_MASK              0x100
#define R22_LRCLK_POLARITY_IC_1_SHIFT             8
#define R22_BCLK_POLARITY_IC_1_MASK               0x200
#define R22_BCLK_POLARITY_IC_1_SHIFT              9
#define R22_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R22_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R22_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R22_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R22_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R22_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialOutput2_Default (IC 1) */
#define R23_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R23_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R23_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R23_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R23_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R23_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R23_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R23_CLOCK_OUTPUT_ENABLE_IC_1              0x0    /* 0b	[15] */
#define R23_TDM_TYPE_IC_1_MASK                    0x7
#define R23_TDM_TYPE_IC_1_SHIFT                   0
#define R23_MSB_POSITION_IC_1_MASK                0x38
#define R23_MSB_POSITION_IC_1_SHIFT               3
#define R23_WORD_LENGTH_IC_1_MASK                 0xC0
#define R23_WORD_LENGTH_IC_1_SHIFT                6
#define R23_LRCLK_POLARITY_IC_1_MASK              0x100
#define R23_LRCLK_POLARITY_IC_1_SHIFT             8
#define R23_BCLK_POLARITY_IC_1_MASK               0x200
#define R23_BCLK_POLARITY_IC_1_SHIFT              9
#define R23_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R23_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R23_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R23_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R23_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R23_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialOutput3_Default (IC 1) */
#define R24_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R24_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R24_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R24_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R24_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R24_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R24_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R24_CLOCK_OUTPUT_ENABLE_IC_1              0x0    /* 0b	[15] */
#define R24_TDM_TYPE_IC_1_MASK                    0x7
#define R24_TDM_TYPE_IC_1_SHIFT                   0
#define R24_MSB_POSITION_IC_1_MASK                0x38
#define R24_MSB_POSITION_IC_1_SHIFT               3
#define R24_WORD_LENGTH_IC_1_MASK                 0xC0
#define R24_WORD_LENGTH_IC_1_SHIFT                6
#define R24_LRCLK_POLARITY_IC_1_MASK              0x100
#define R24_LRCLK_POLARITY_IC_1_SHIFT             8
#define R24_BCLK_POLARITY_IC_1_MASK               0x200
#define R24_BCLK_POLARITY_IC_1_SHIFT              9
#define R24_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R24_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R24_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R24_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R24_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R24_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialOutput4_Default (IC 1) */
#define R25_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R25_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R25_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R25_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R25_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R25_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R25_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R25_CLOCK_OUTPUT_ENABLE_IC_1              0x1    /* 1b	[15] */
#define R25_TDM_TYPE_IC_1_MASK                    0x7
#define R25_TDM_TYPE_IC_1_SHIFT                   0
#define R25_MSB_POSITION_IC_1_MASK                0x38
#define R25_MSB_POSITION_IC_1_SHIFT               3
#define R25_WORD_LENGTH_IC_1_MASK                 0xC0
#define R25_WORD_LENGTH_IC_1_SHIFT                6
#define R25_LRCLK_POLARITY_IC_1_MASK              0x100
#define R25_LRCLK_POLARITY_IC_1_SHIFT             8
#define R25_BCLK_POLARITY_IC_1_MASK               0x200
#define R25_BCLK_POLARITY_IC_1_SHIFT              9
#define R25_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R25_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R25_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R25_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R25_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R25_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialOutput5_Default (IC 1) */
#define R26_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R26_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R26_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R26_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R26_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R26_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R26_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R26_CLOCK_OUTPUT_ENABLE_IC_1              0x0    /* 0b	[15] */
#define R26_TDM_TYPE_IC_1_MASK                    0x7
#define R26_TDM_TYPE_IC_1_SHIFT                   0
#define R26_MSB_POSITION_IC_1_MASK                0x38
#define R26_MSB_POSITION_IC_1_SHIFT               3
#define R26_WORD_LENGTH_IC_1_MASK                 0xC0
#define R26_WORD_LENGTH_IC_1_SHIFT                6
#define R26_LRCLK_POLARITY_IC_1_MASK              0x100
#define R26_LRCLK_POLARITY_IC_1_SHIFT             8
#define R26_BCLK_POLARITY_IC_1_MASK               0x200
#define R26_BCLK_POLARITY_IC_1_SHIFT              9
#define R26_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R26_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R26_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R26_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R26_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R26_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialOutput6_Default (IC 1) */
#define R27_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R27_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R27_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R27_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R27_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R27_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R27_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R27_CLOCK_OUTPUT_ENABLE_IC_1              0x0    /* 0b	[15] */
#define R27_TDM_TYPE_IC_1_MASK                    0x7
#define R27_TDM_TYPE_IC_1_SHIFT                   0
#define R27_MSB_POSITION_IC_1_MASK                0x38
#define R27_MSB_POSITION_IC_1_SHIFT               3
#define R27_WORD_LENGTH_IC_1_MASK                 0xC0
#define R27_WORD_LENGTH_IC_1_SHIFT                6
#define R27_LRCLK_POLARITY_IC_1_MASK              0x100
#define R27_LRCLK_POLARITY_IC_1_SHIFT             8
#define R27_BCLK_POLARITY_IC_1_MASK               0x200
#define R27_BCLK_POLARITY_IC_1_SHIFT              9
#define R27_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R27_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R27_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R27_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R27_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R27_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialOutput7_Default (IC 1) */
#define R28_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R28_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R28_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R28_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R28_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R28_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x9    /* 1001b	[13:10] */
#define R28_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R28_CLOCK_OUTPUT_ENABLE_IC_1              0x0    /* 0b	[15] */
#define R28_TDM_TYPE_IC_1_MASK                    0x7
#define R28_TDM_TYPE_IC_1_SHIFT                   0
#define R28_MSB_POSITION_IC_1_MASK                0x38
#define R28_MSB_POSITION_IC_1_SHIFT               3
#define R28_WORD_LENGTH_IC_1_MASK                 0xC0
#define R28_WORD_LENGTH_IC_1_SHIFT                6
#define R28_LRCLK_POLARITY_IC_1_MASK              0x100
#define R28_LRCLK_POLARITY_IC_1_SHIFT             8
#define R28_BCLK_POLARITY_IC_1_MASK               0x200
#define R28_BCLK_POLARITY_IC_1_SHIFT              9
#define R28_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R28_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R28_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R28_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R28_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R28_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* SerialOutput8_Default (IC 1) */
#define R29_TDM_TYPE_IC_1                         0x0    /* 000b	[2:0] */
#define R29_MSB_POSITION_IC_1                     0x0    /* 000b	[5:3] */
#define R29_WORD_LENGTH_IC_1                      0x0    /* 00b	[7:6] */
#define R29_LRCLK_POLARITY_IC_1                   0x0    /* 0b	[8] */
#define R29_BCLK_POLARITY_IC_1                    0x0    /* 0b	[9] */
#define R29_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1    0x0    /* 0000b	[13:10] */
#define R29_FRAME_SYNC_TYPE_IC_1                  0x0    /* 0b	[14] */
#define R29_CLOCK_OUTPUT_ENABLE_IC_1              0x1    /* 1b	[15] */
#define R29_TDM_TYPE_IC_1_MASK                    0x7
#define R29_TDM_TYPE_IC_1_SHIFT                   0
#define R29_MSB_POSITION_IC_1_MASK                0x38
#define R29_MSB_POSITION_IC_1_SHIFT               3
#define R29_WORD_LENGTH_IC_1_MASK                 0xC0
#define R29_WORD_LENGTH_IC_1_SHIFT                6
#define R29_LRCLK_POLARITY_IC_1_MASK              0x100
#define R29_LRCLK_POLARITY_IC_1_SHIFT             8
#define R29_BCLK_POLARITY_IC_1_MASK               0x200
#define R29_BCLK_POLARITY_IC_1_SHIFT              9
#define R29_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_MASK 0x3C00
#define R29_MASTERSLAVE_AND_CLOCLK_DOMAIN_IC_1_SHIFT 10
#define R29_FRAME_SYNC_TYPE_IC_1_MASK             0x4000
#define R29_FRAME_SYNC_TYPE_IC_1_SHIFT            14
#define R29_CLOCK_OUTPUT_ENABLE_IC_1_MASK         0x8000
#define R29_CLOCK_OUTPUT_ENABLE_IC_1_SHIFT        15

/* High Speed Slave Interface Mode (IC 1) */
#define R30_HIGH_SPEED_SLAVE_ENABLE_IC_1          0x0    /* 0b	[0] */
#define R30_HIGH_SPEED_SLAVE_RSVD_IC_1            0x000  /* 000000000000000b	[15:1] */
#define R30_HIGH_SPEED_SLAVE_ENABLE_IC_1_MASK     0x1
#define R30_HIGH_SPEED_SLAVE_ENABLE_IC_1_SHIFT    0
#define R30_HIGH_SPEED_SLAVE_RSVD_IC_1_MASK       0xFFFE
#define R30_HIGH_SPEED_SLAVE_RSVD_IC_1_SHIFT      1

/* ASRCInputSelectPair0_Default (IC 1) */
#define R31_ASRC_INPUT_DATA_SELECTOR_IC_1         0x003F /* 0000000000111111b	[15:0] */
#define R31_ASRC_INPUT_DATA_SELECTOR_IC_1_MASK    0xFFFF
#define R31_ASRC_INPUT_DATA_SELECTOR_IC_1_SHIFT   0

/* ASRCInputSelectPair1_Default (IC 1) */
#define R32_ASRC_INPUT_DATA_SELECTOR_IC_1         0x003F /* 0000000000111111b	[15:0] */
#define R32_ASRC_INPUT_DATA_SELECTOR_IC_1_MASK    0xFFFF
#define R32_ASRC_INPUT_DATA_SELECTOR_IC_1_SHIFT   0

/* ASRCInputSelectPair2_Default (IC 1) */
#define R33_ASRC_INPUT_DATA_SELECTOR_IC_1         0x003F /* 0000000000111111b	[15:0] */
#define R33_ASRC_INPUT_DATA_SELECTOR_IC_1_MASK    0xFFFF
#define R33_ASRC_INPUT_DATA_SELECTOR_IC_1_SHIFT   0

/* ASRCInputSelectPair3_Default (IC 1) */
#define R34_ASRC_INPUT_DATA_SELECTOR_IC_1         0x003F /* 0000000000111111b	[15:0] */
#define R34_ASRC_INPUT_DATA_SELECTOR_IC_1_MASK    0xFFFF
#define R34_ASRC_INPUT_DATA_SELECTOR_IC_1_SHIFT   0

/* ASRCInputSelectPair4_Default (IC 1) */
#define R35_ASRC_INPUT_DATA_SELECTOR_IC_1         0x003F /* 0000000000111111b	[15:0] */
#define R35_ASRC_INPUT_DATA_SELECTOR_IC_1_MASK    0xFFFF
#define R35_ASRC_INPUT_DATA_SELECTOR_IC_1_SHIFT   0

/* ASRCInputSelectPair5_Default (IC 1) */
#define R36_ASRC_INPUT_DATA_SELECTOR_IC_1         0x003F /* 0000000000111111b	[15:0] */
#define R36_ASRC_INPUT_DATA_SELECTOR_IC_1_MASK    0xFFFF
#define R36_ASRC_INPUT_DATA_SELECTOR_IC_1_SHIFT   0

/* ASRCInputSelectPair6_Default (IC 1) */
#define R37_ASRC_INPUT_DATA_SELECTOR_IC_1         0x003F /* 0000000000111111b	[15:0] */
#define R37_ASRC_INPUT_DATA_SELECTOR_IC_1_MASK    0xFFFF
#define R37_ASRC_INPUT_DATA_SELECTOR_IC_1_SHIFT   0

/* ASRCInputSelectPair7_Default (IC 1) */
#define R38_ASRC_INPUT_DATA_SELECTOR_IC_1         0x003F /* 0000000000111111b	[15:0] */
#define R38_ASRC_INPUT_DATA_SELECTOR_IC_1_MASK    0xFFFF
#define R38_ASRC_INPUT_DATA_SELECTOR_IC_1_SHIFT   0

/* ASRCOutputRateSelectorPair0_Default (IC 1) */
#define R39_ASRC_OUTPUT_RATE_SELECTOR_IC_1        0x003F /* 0000000000111111b	[15:0] */
#define R39_ASRC_OUTPUT_RATE_SELECTOR_IC_1_MASK   0xFFFF
#define R39_ASRC_OUTPUT_RATE_SELECTOR_IC_1_SHIFT  0

/* ASRCOutputRateSelectorPair1_Default (IC 1) */
#define R40_ASRC_OUTPUT_RATE_SELECTOR_IC_1        0x003F /* 0000000000111111b	[15:0] */
#define R40_ASRC_OUTPUT_RATE_SELECTOR_IC_1_MASK   0xFFFF
#define R40_ASRC_OUTPUT_RATE_SELECTOR_IC_1_SHIFT  0

/* ASRCOutputRateSelectorPair2_Default (IC 1) */
#define R41_ASRC_OUTPUT_RATE_SELECTOR_IC_1        0x003F /* 0000000000111111b	[15:0] */
#define R41_ASRC_OUTPUT_RATE_SELECTOR_IC_1_MASK   0xFFFF
#define R41_ASRC_OUTPUT_RATE_SELECTOR_IC_1_SHIFT  0

/* ASRCOutputRateSelectorPair3_Default (IC 1) */
#define R42_ASRC_OUTPUT_RATE_SELECTOR_IC_1        0x003F /* 0000000000111111b	[15:0] */
#define R42_ASRC_OUTPUT_RATE_SELECTOR_IC_1_MASK   0xFFFF
#define R42_ASRC_OUTPUT_RATE_SELECTOR_IC_1_SHIFT  0

/* ASRCOutputRateSelectorPair4_Default (IC 1) */
#define R43_ASRC_OUTPUT_RATE_SELECTOR_IC_1        0x003F /* 0000000000111111b	[15:0] */
#define R43_ASRC_OUTPUT_RATE_SELECTOR_IC_1_MASK   0xFFFF
#define R43_ASRC_OUTPUT_RATE_SELECTOR_IC_1_SHIFT  0

/* ASRCOutputRateSelectorPair5_Default (IC 1) */
#define R44_ASRC_OUTPUT_RATE_SELECTOR_IC_1        0x003F /* 0000000000111111b	[15:0] */
#define R44_ASRC_OUTPUT_RATE_SELECTOR_IC_1_MASK   0xFFFF
#define R44_ASRC_OUTPUT_RATE_SELECTOR_IC_1_SHIFT  0

/* ASRCOutputRateSelectorPair6_Default (IC 1) */
#define R45_ASRC_OUTPUT_RATE_SELECTOR_IC_1        0x003F /* 0000000000111111b	[15:0] */
#define R45_ASRC_OUTPUT_RATE_SELECTOR_IC_1_MASK   0xFFFF
#define R45_ASRC_OUTPUT_RATE_SELECTOR_IC_1_SHIFT  0

/* ASRCOutputRateSelectorPair7_Default (IC 1) */
#define R46_ASRC_OUTPUT_RATE_SELECTOR_IC_1        0x003F /* 0000000000111111b	[15:0] */
#define R46_ASRC_OUTPUT_RATE_SELECTOR_IC_1_MASK   0xFFFF
#define R46_ASRC_OUTPUT_RATE_SELECTOR_IC_1_SHIFT  0

/* SerialOutSelectorPair0_Default (IC 1) */
#define R47_SERIAL_OUTPUT_DATA_SELECTOR_IC_1      0x0010 /* 0000000000010000b	[15:0] */
#define R47_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_MASK 0xFFFF
#define R47_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_SHIFT 0

/* SerialOutSelectorPair1_Default (IC 1) */
#define R48_SERIAL_OUTPUT_DATA_SELECTOR_IC_1      0x0011 /* 0000000000010001b	[15:0] */
#define R48_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_MASK 0xFFFF
#define R48_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_SHIFT 0

/* SerialOutSelectorPair2_Default (IC 1) */
#define R49_SERIAL_OUTPUT_DATA_SELECTOR_IC_1      0x0012 /* 0000000000010010b	[15:0] */
#define R49_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_MASK 0xFFFF
#define R49_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_SHIFT 0

/* SerialOutSelectorPair3_Default (IC 1) */
#define R50_SERIAL_OUTPUT_DATA_SELECTOR_IC_1      0x0013 /* 0000000000010011b	[15:0] */
#define R50_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_MASK 0xFFFF
#define R50_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_SHIFT 0

/* SerialOutSelectorPair4_Default (IC 1) */
#define R51_SERIAL_OUTPUT_DATA_SELECTOR_IC_1      0x0014 /* 0000000000010100b	[15:0] */
#define R51_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_MASK 0xFFFF
#define R51_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_SHIFT 0

/* SerialOutSelectorPair5_Default (IC 1) */
#define R52_SERIAL_OUTPUT_DATA_SELECTOR_IC_1      0x0015 /* 0000000000010101b	[15:0] */
#define R52_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_MASK 0xFFFF
#define R52_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_SHIFT 0

/* SerialOutSelectorPair6_Default (IC 1) */
#define R53_SERIAL_OUTPUT_DATA_SELECTOR_IC_1      0x0016 /* 0000000000010110b	[15:0] */
#define R53_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_MASK 0xFFFF
#define R53_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_SHIFT 0

/* SerialOutSelectorPair7_Default (IC 1) */
#define R54_SERIAL_OUTPUT_DATA_SELECTOR_IC_1      0x0017 /* 0000000000010111b	[15:0] */
#define R54_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_MASK 0xFFFF
#define R54_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_SHIFT 0

/* SerialOutSelectorPair8_Default (IC 1) */
#define R55_SERIAL_OUTPUT_DATA_SELECTOR_IC_1      0x003F /* 0000000000111111b	[15:0] */
#define R55_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_MASK 0xFFFF
#define R55_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_SHIFT 0

/* SerialOutSelectorPair9_Default (IC 1) */
#define R56_SERIAL_OUTPUT_DATA_SELECTOR_IC_1      0x003F /* 0000000000111111b	[15:0] */
#define R56_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_MASK 0xFFFF
#define R56_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_SHIFT 0

/* SerialOutSelectorPair10_Default (IC 1) */
#define R57_SERIAL_OUTPUT_DATA_SELECTOR_IC_1      0x003F /* 0000000000111111b	[15:0] */
#define R57_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_MASK 0xFFFF
#define R57_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_SHIFT 0

/* SerialOutSelectorPair11_Default (IC 1) */
#define R58_SERIAL_OUTPUT_DATA_SELECTOR_IC_1      0x003F /* 0000000000111111b	[15:0] */
#define R58_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_MASK 0xFFFF
#define R58_SERIAL_OUTPUT_DATA_SELECTOR_IC_1_SHIFT 0

/* S/PDIF Receiver – Read Auxiliary Outputs (IC 1) */
#define R59_USER_DATA_IC_1                        0x0    /* 0b	[0] */
#define R59_CHANNEL_STATUS_IC_1                   0x0    /* 0b	[1] */
#define R59_BLOCK_START_IC_1                      0x0    /* 0b	[2] */
#define R59_VIRTUAL_LRCLK_IC_1                    0x0    /* 0b	[3] */
#define R59_VALIDITY_BITS_IC_1                    0x0    /* 00b	[9:8] */
#define R59_USER_DATA_IC_1_MASK                   0x1
#define R59_USER_DATA_IC_1_SHIFT                  0
#define R59_CHANNEL_STATUS_IC_1_MASK              0x2
#define R59_CHANNEL_STATUS_IC_1_SHIFT             1
#define R59_BLOCK_START_IC_1_MASK                 0x4
#define R59_BLOCK_START_IC_1_SHIFT                2
#define R59_VIRTUAL_LRCLK_IC_1_MASK               0x8
#define R59_VIRTUAL_LRCLK_IC_1_SHIFT              3
#define R59_VALIDITY_BITS_IC_1_MASK               0x300
#define R59_VALIDITY_BITS_IC_1_SHIFT              8

/* spdifTX_Switch (IC 1) */
#define R60_TX_SWITCH_IC_1                        0x1    /* 1b	[0] */
#define R60_TX_SWITCH_IC_1_MASK                   0x1
#define R60_TX_SWITCH_IC_1_SHIFT                  0

/* spdif_read_chan_status0_Default (IC 1) */
#define R61_SPDIF_READ_CHAN_STAT_IC_1             0x0000 /* 0000000000000000b	[15:0] */
#define R61_SPDIF_READ_CHAN_STAT_IC_1_MASK        0xFFFF
#define R61_SPDIF_READ_CHAN_STAT_IC_1_SHIFT       0

/* spdif_read_chan_status1_Default (IC 1) */
#define R62_SPDIF_READ_CHAN_STAT_IC_1             0x0000 /* 0000000000000000b	[15:0] */
#define R62_SPDIF_READ_CHAN_STAT_IC_1_MASK        0xFFFF
#define R62_SPDIF_READ_CHAN_STAT_IC_1_SHIFT       0

/* spdif_read_chan_status2_Default (IC 1) */
#define R63_SPDIF_READ_CHAN_STAT_IC_1             0x0000 /* 0000000000000000b	[15:0] */
#define R63_SPDIF_READ_CHAN_STAT_IC_1_MASK        0xFFFF
#define R63_SPDIF_READ_CHAN_STAT_IC_1_SHIFT       0

/* spdif_read_chan_status3_Default (IC 1) */
#define R64_SPDIF_READ_CHAN_STAT_IC_1             0x0000 /* 0000000000000000b	[15:0] */
#define R64_SPDIF_READ_CHAN_STAT_IC_1_MASK        0xFFFF
#define R64_SPDIF_READ_CHAN_STAT_IC_1_SHIFT       0

/* spdif_read_chan_status4_Default (IC 1) */
#define R65_SPDIF_READ_CHAN_STAT_IC_1             0x0000 /* 0000000000000000b	[15:0] */
#define R65_SPDIF_READ_CHAN_STAT_IC_1_MASK        0xFFFF
#define R65_SPDIF_READ_CHAN_STAT_IC_1_SHIFT       0

/* spdifWord_Length_Control (IC 1) */
#define R66_SPDIF_WORD_CONTROL_IC_1               0x0    /* 00b	[1:0] */
#define R66_SPDIF_WORD_CONTROL_IC_1_MASK          0x3
#define R66_SPDIF_WORD_CONTROL_IC_1_SHIFT         0

/* spdifAux_Out_Enable (IC 1) */
#define R67_SPDIF_AUX_OUT_ENABLE_IC_1             0x0    /* 00b	[1:0] */
#define R67_SPDIF_AUX_OUT_ENABLE_IC_1_MASK        0x3
#define R67_SPDIF_AUX_OUT_ENABLE_IC_1_SHIFT       0

/* spdifLock_Bit (IC 1) */
#define R68_SPDIF_LOCK_BIT_IC_1                   0x1    /* 1b	[0] */
#define R68_SPDIF_LOCK_BIT_IC_1_MASK              0x1
#define R68_SPDIF_LOCK_BIT_IC_1_SHIFT             0

/* spdifHot_Ena (IC 1) */
#define R69_SPDIF_HOT_ENA_IC_1                    0x0    /* 0b	[0] */
#define R69_SPDIF_HOT_ENA_IC_1_MASK               0x1
#define R69_SPDIF_HOT_ENA_IC_1_SHIFT              0

/* spdifRead_Ena (IC 1) */
#define R70_SPDIF_READ_ENA_IC_1                   0x0    /* 0b	[0] */
#define R70_SPDIF_READ_ENA_IC_1_MASK              0x1
#define R70_SPDIF_READ_ENA_IC_1_SHIFT             0

/* ASRC1_Mute_In_Out (IC 1) */
#define R71_ASRC1_MUTE0_IN_IC_1                   0x0    /* 0b	[0] */
#define R71_ASRC1_MUTE1_IN_IC_1                   0x0    /* 0b	[1] */
#define R71_ASRC1_MUTE2_IN_IC_1                   0x0    /* 0b	[2] */
#define R71_ASRC1_MUTE3_IN_IC_1                   0x0    /* 0b	[3] */
#define R71_ASRC1_MUTE0_OUT_IC_1                  0x1    /* 1b	[8] */
#define R71_ASRC1_MUTE1_OUT_IC_1                  0x1    /* 1b	[9] */
#define R71_ASRC1_MUTE2_OUT_IC_1                  0x1    /* 1b	[10] */
#define R71_ASRC1_MUTE3_OUT_IC_1                  0x1    /* 1b	[11] */
#define R71_ASRC1_MUTE0_IN_IC_1_MASK              0x1
#define R71_ASRC1_MUTE0_IN_IC_1_SHIFT             0
#define R71_ASRC1_MUTE1_IN_IC_1_MASK              0x2
#define R71_ASRC1_MUTE1_IN_IC_1_SHIFT             1
#define R71_ASRC1_MUTE2_IN_IC_1_MASK              0x4
#define R71_ASRC1_MUTE2_IN_IC_1_SHIFT             2
#define R71_ASRC1_MUTE3_IN_IC_1_MASK              0x8
#define R71_ASRC1_MUTE3_IN_IC_1_SHIFT             3
#define R71_ASRC1_MUTE0_OUT_IC_1_MASK             0x100
#define R71_ASRC1_MUTE0_OUT_IC_1_SHIFT            8
#define R71_ASRC1_MUTE1_OUT_IC_1_MASK             0x200
#define R71_ASRC1_MUTE1_OUT_IC_1_SHIFT            9
#define R71_ASRC1_MUTE2_OUT_IC_1_MASK             0x400
#define R71_ASRC1_MUTE2_OUT_IC_1_SHIFT            10
#define R71_ASRC1_MUTE3_OUT_IC_1_MASK             0x800
#define R71_ASRC1_MUTE3_OUT_IC_1_SHIFT            11

/* ASRC2_Mute_In_Out (IC 1) */
#define R72_ASRC2_MUTE0_IN_IC_1                   0x0    /* 0b	[0] */
#define R72_ASRC2_MUTE1_IN_IC_1                   0x0    /* 0b	[1] */
#define R72_ASRC2_MUTE2_IN_IC_1                   0x0    /* 0b	[2] */
#define R72_ASRC2_MUTE3_IN_IC_1                   0x0    /* 0b	[3] */
#define R72_ASRC2_MUTE0_OUT_IC_1                  0x1    /* 1b	[8] */
#define R72_ASRC2_MUTE1_OUT_IC_1                  0x1    /* 1b	[9] */
#define R72_ASRC2_MUTE2_OUT_IC_1                  0x1    /* 1b	[10] */
#define R72_ASRC2_MUTE3_OUT_IC_1                  0x1    /* 1b	[11] */
#define R72_ASRC2_MUTE0_IN_IC_1_MASK              0x1
#define R72_ASRC2_MUTE0_IN_IC_1_SHIFT             0
#define R72_ASRC2_MUTE1_IN_IC_1_MASK              0x2
#define R72_ASRC2_MUTE1_IN_IC_1_SHIFT             1
#define R72_ASRC2_MUTE2_IN_IC_1_MASK              0x4
#define R72_ASRC2_MUTE2_IN_IC_1_SHIFT             2
#define R72_ASRC2_MUTE3_IN_IC_1_MASK              0x8
#define R72_ASRC2_MUTE3_IN_IC_1_SHIFT             3
#define R72_ASRC2_MUTE0_OUT_IC_1_MASK             0x100
#define R72_ASRC2_MUTE0_OUT_IC_1_SHIFT            8
#define R72_ASRC2_MUTE1_OUT_IC_1_MASK             0x200
#define R72_ASRC2_MUTE1_OUT_IC_1_SHIFT            9
#define R72_ASRC2_MUTE2_OUT_IC_1_MASK             0x400
#define R72_ASRC2_MUTE2_OUT_IC_1_SHIFT            10
#define R72_ASRC2_MUTE3_OUT_IC_1_MASK             0x800
#define R72_ASRC2_MUTE3_OUT_IC_1_SHIFT            11

/* Serial Input Flexible TDM to DSP channel 0 (IC 1) */
#define R73_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R73_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R73_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R73_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R73_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R73_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R73_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R73_MSB_POSITION_IC_1_MASK                0x100
#define R73_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 1 (IC 1) */
#define R74_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R74_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R74_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R74_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R74_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R74_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R74_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R74_MSB_POSITION_IC_1_MASK                0x100
#define R74_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 2 (IC 1) */
#define R75_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R75_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R75_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R75_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R75_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R75_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R75_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R75_MSB_POSITION_IC_1_MASK                0x100
#define R75_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 3 (IC 1) */
#define R76_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R76_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R76_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R76_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R76_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R76_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R76_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R76_MSB_POSITION_IC_1_MASK                0x100
#define R76_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 4 (IC 1) */
#define R77_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R77_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R77_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R77_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R77_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R77_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R77_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R77_MSB_POSITION_IC_1_MASK                0x100
#define R77_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 5 (IC 1) */
#define R78_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R78_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R78_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R78_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R78_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R78_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R78_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R78_MSB_POSITION_IC_1_MASK                0x100
#define R78_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 6 (IC 1) */
#define R79_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R79_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R79_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R79_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R79_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R79_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R79_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R79_MSB_POSITION_IC_1_MASK                0x100
#define R79_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 7 (IC 1) */
#define R80_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R80_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R80_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R80_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R80_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R80_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R80_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R80_MSB_POSITION_IC_1_MASK                0x100
#define R80_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 8 (IC 1) */
#define R81_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R81_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R81_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R81_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R81_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R81_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R81_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R81_MSB_POSITION_IC_1_MASK                0x100
#define R81_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 9 (IC 1) */
#define R82_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R82_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R82_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R82_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R82_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R82_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R82_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R82_MSB_POSITION_IC_1_MASK                0x100
#define R82_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 10 (IC 1) */
#define R83_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R83_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R83_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R83_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R83_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R83_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R83_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R83_MSB_POSITION_IC_1_MASK                0x100
#define R83_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 11 (IC 1) */
#define R84_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R84_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R84_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R84_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R84_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R84_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R84_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R84_MSB_POSITION_IC_1_MASK                0x100
#define R84_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 12 (IC 1) */
#define R85_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R85_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R85_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R85_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R85_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R85_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R85_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R85_MSB_POSITION_IC_1_MASK                0x100
#define R85_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 13 (IC 1) */
#define R86_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R86_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R86_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R86_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R86_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R86_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R86_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R86_MSB_POSITION_IC_1_MASK                0x100
#define R86_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 14 (IC 1) */
#define R87_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R87_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R87_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R87_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R87_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R87_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R87_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R87_MSB_POSITION_IC_1_MASK                0x100
#define R87_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 15 (IC 1) */
#define R88_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R88_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R88_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R88_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R88_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R88_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R88_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R88_MSB_POSITION_IC_1_MASK                0x100
#define R88_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 16 (IC 1) */
#define R89_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R89_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R89_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R89_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R89_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R89_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R89_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R89_MSB_POSITION_IC_1_MASK                0x100
#define R89_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 17 (IC 1) */
#define R90_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R90_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R90_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R90_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R90_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R90_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R90_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R90_MSB_POSITION_IC_1_MASK                0x100
#define R90_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 18 (IC 1) */
#define R91_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R91_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R91_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R91_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R91_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R91_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R91_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R91_MSB_POSITION_IC_1_MASK                0x100
#define R91_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 19 (IC 1) */
#define R92_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R92_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R92_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R92_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R92_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R92_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R92_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R92_MSB_POSITION_IC_1_MASK                0x100
#define R92_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 20 (IC 1) */
#define R93_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R93_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R93_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R93_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R93_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R93_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R93_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R93_MSB_POSITION_IC_1_MASK                0x100
#define R93_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 21 (IC 1) */
#define R94_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R94_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R94_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R94_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R94_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R94_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R94_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R94_MSB_POSITION_IC_1_MASK                0x100
#define R94_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 22 (IC 1) */
#define R95_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R95_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R95_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R95_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R95_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R95_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R95_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R95_MSB_POSITION_IC_1_MASK                0x100
#define R95_MSB_POSITION_IC_1_SHIFT               8

/* Serial Input Flexible TDM to DSP channel 23 (IC 1) */
#define R96_POSITION_OF_FIRST_BYTE_IC_1           0x0    /* 000000b	[5:0] */
#define R96_NUMBER_OF_BYTES_PER_CHANNEL_IC_1      0x0    /* 00b	[7:6] */
#define R96_MSB_POSITION_IC_1                     0x0    /* 0b	[8] */
#define R96_POSITION_OF_FIRST_BYTE_IC_1_MASK      0x3F
#define R96_POSITION_OF_FIRST_BYTE_IC_1_SHIFT     0
#define R96_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_MASK 0xC0
#define R96_NUMBER_OF_BYTES_PER_CHANNEL_IC_1_SHIFT 6
#define R96_MSB_POSITION_IC_1_MASK                0x100
#define R96_MSB_POSITION_IC_1_SHIFT               8

/* Serial Output Flexible TDM Interface Modes 0 (IC 1) */
#define R97_BYTE_POSITION_LOWER_SLOT_IC_1         0x0    /* 00b	[1:0] */
#define R97_DSP_CHANNEL_LOWER_SLOT_IC_1           0x0    /* 00000b	[6:2] */
#define R97_MSB_POSITION_LOWER_SLOT_IC_1          0x0    /* 0b	[7] */
#define R97_BYTE_POSITION_UPPER_SLOT_IC_1         0x0    /* 00b	[9:8] */
#define R97_DSP_CHANNEL_UPPER_SLOT_IC_1           0x0    /* 00000b	[14:10] */
#define R97_MSB_POSITION_UPPER_SLOT_IC_1          0x0    /* 0b	[15] */
#define R97_BYTE_POSITION_LOWER_SLOT_IC_1_MASK    0x3
#define R97_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT   0
#define R97_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK      0x7C
#define R97_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT     2
#define R97_MSB_POSITION_LOWER_SLOT_IC_1_MASK     0x80
#define R97_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT    7
#define R97_BYTE_POSITION_UPPER_SLOT_IC_1_MASK    0x300
#define R97_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT   8
#define R97_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK      0x7C00
#define R97_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT     10
#define R97_MSB_POSITION_UPPER_SLOT_IC_1_MASK     0x8000
#define R97_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT    15

/* Serial Output Flexible TDM Interface Modes 1 (IC 1) */
#define R98_BYTE_POSITION_LOWER_SLOT_IC_1         0x0    /* 00b	[1:0] */
#define R98_DSP_CHANNEL_LOWER_SLOT_IC_1           0x0    /* 00000b	[6:2] */
#define R98_MSB_POSITION_LOWER_SLOT_IC_1          0x0    /* 0b	[7] */
#define R98_BYTE_POSITION_UPPER_SLOT_IC_1         0x0    /* 00b	[9:8] */
#define R98_DSP_CHANNEL_UPPER_SLOT_IC_1           0x0    /* 00000b	[14:10] */
#define R98_MSB_POSITION_UPPER_SLOT_IC_1          0x0    /* 0b	[15] */
#define R98_BYTE_POSITION_LOWER_SLOT_IC_1_MASK    0x3
#define R98_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT   0
#define R98_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK      0x7C
#define R98_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT     2
#define R98_MSB_POSITION_LOWER_SLOT_IC_1_MASK     0x80
#define R98_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT    7
#define R98_BYTE_POSITION_UPPER_SLOT_IC_1_MASK    0x300
#define R98_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT   8
#define R98_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK      0x7C00
#define R98_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT     10
#define R98_MSB_POSITION_UPPER_SLOT_IC_1_MASK     0x8000
#define R98_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT    15

/* Serial Output Flexible TDM Interface Modes 2 (IC 1) */
#define R99_BYTE_POSITION_LOWER_SLOT_IC_1         0x0    /* 00b	[1:0] */
#define R99_DSP_CHANNEL_LOWER_SLOT_IC_1           0x0    /* 00000b	[6:2] */
#define R99_MSB_POSITION_LOWER_SLOT_IC_1          0x0    /* 0b	[7] */
#define R99_BYTE_POSITION_UPPER_SLOT_IC_1         0x0    /* 00b	[9:8] */
#define R99_DSP_CHANNEL_UPPER_SLOT_IC_1           0x0    /* 00000b	[14:10] */
#define R99_MSB_POSITION_UPPER_SLOT_IC_1          0x0    /* 0b	[15] */
#define R99_BYTE_POSITION_LOWER_SLOT_IC_1_MASK    0x3
#define R99_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT   0
#define R99_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK      0x7C
#define R99_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT     2
#define R99_MSB_POSITION_LOWER_SLOT_IC_1_MASK     0x80
#define R99_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT    7
#define R99_BYTE_POSITION_UPPER_SLOT_IC_1_MASK    0x300
#define R99_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT   8
#define R99_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK      0x7C00
#define R99_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT     10
#define R99_MSB_POSITION_UPPER_SLOT_IC_1_MASK     0x8000
#define R99_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT    15

/* Serial Output Flexible TDM Interface Modes 3 (IC 1) */
#define R100_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R100_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R100_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R100_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R100_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R100_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R100_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R100_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R100_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R100_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R100_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R100_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R100_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R100_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R100_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R100_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R100_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R100_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 4 (IC 1) */
#define R101_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R101_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R101_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R101_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R101_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R101_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R101_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R101_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R101_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R101_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R101_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R101_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R101_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R101_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R101_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R101_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R101_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R101_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 5 (IC 1) */
#define R102_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R102_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R102_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R102_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R102_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R102_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R102_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R102_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R102_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R102_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R102_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R102_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R102_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R102_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R102_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R102_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R102_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R102_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 6 (IC 1) */
#define R103_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R103_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R103_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R103_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R103_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R103_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R103_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R103_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R103_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R103_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R103_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R103_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R103_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R103_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R103_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R103_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R103_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R103_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 7 (IC 1) */
#define R104_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R104_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R104_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R104_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R104_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R104_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R104_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R104_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R104_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R104_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R104_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R104_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R104_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R104_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R104_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R104_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R104_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R104_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 8 (IC 1) */
#define R105_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R105_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R105_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R105_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R105_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R105_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R105_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R105_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R105_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R105_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R105_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R105_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R105_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R105_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R105_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R105_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R105_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R105_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 9 (IC 1) */
#define R106_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R106_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R106_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R106_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R106_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R106_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R106_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R106_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R106_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R106_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R106_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R106_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R106_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R106_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R106_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R106_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R106_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R106_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 10 (IC 1) */
#define R107_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R107_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R107_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R107_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R107_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R107_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R107_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R107_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R107_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R107_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R107_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R107_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R107_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R107_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R107_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R107_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R107_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R107_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 11 (IC 1) */
#define R108_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R108_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R108_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R108_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R108_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R108_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R108_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R108_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R108_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R108_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R108_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R108_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R108_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R108_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R108_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R108_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R108_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R108_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 12 (IC 1) */
#define R109_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R109_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R109_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R109_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R109_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R109_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R109_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R109_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R109_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R109_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R109_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R109_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R109_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R109_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R109_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R109_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R109_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R109_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 13 (IC 1) */
#define R110_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R110_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R110_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R110_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R110_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R110_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R110_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R110_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R110_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R110_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R110_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R110_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R110_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R110_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R110_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R110_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R110_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R110_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 14 (IC 1) */
#define R111_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R111_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R111_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R111_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R111_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R111_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R111_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R111_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R111_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R111_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R111_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R111_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R111_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R111_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R111_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R111_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R111_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R111_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 15 (IC 1) */
#define R112_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R112_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R112_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R112_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R112_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R112_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R112_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R112_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R112_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R112_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R112_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R112_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R112_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R112_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R112_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R112_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R112_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R112_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 16 (IC 1) */
#define R113_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R113_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R113_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R113_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R113_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R113_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R113_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R113_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R113_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R113_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R113_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R113_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R113_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R113_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R113_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R113_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R113_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R113_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 17 (IC 1) */
#define R114_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R114_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R114_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R114_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R114_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R114_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R114_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R114_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R114_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R114_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R114_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R114_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R114_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R114_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R114_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R114_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R114_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R114_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 18 (IC 1) */
#define R115_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R115_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R115_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R115_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R115_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R115_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R115_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R115_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R115_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R115_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R115_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R115_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R115_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R115_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R115_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R115_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R115_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R115_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 19 (IC 1) */
#define R116_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R116_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R116_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R116_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R116_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R116_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R116_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R116_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R116_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R116_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R116_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R116_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R116_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R116_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R116_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R116_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R116_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R116_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 20 (IC 1) */
#define R117_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R117_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R117_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R117_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R117_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R117_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R117_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R117_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R117_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R117_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R117_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R117_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R117_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R117_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R117_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R117_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R117_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R117_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 21 (IC 1) */
#define R118_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R118_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R118_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R118_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R118_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R118_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R118_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R118_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R118_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R118_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R118_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R118_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R118_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R118_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R118_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R118_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R118_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R118_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 22 (IC 1) */
#define R119_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R119_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R119_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R119_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R119_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R119_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R119_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R119_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R119_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R119_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R119_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R119_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R119_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R119_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R119_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R119_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R119_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R119_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 23 (IC 1) */
#define R120_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R120_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R120_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R120_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R120_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R120_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R120_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R120_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R120_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R120_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R120_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R120_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R120_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R120_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R120_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R120_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R120_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R120_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 24 (IC 1) */
#define R121_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R121_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R121_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R121_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R121_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R121_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R121_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R121_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R121_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R121_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R121_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R121_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R121_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R121_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R121_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R121_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R121_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R121_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 25 (IC 1) */
#define R122_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R122_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R122_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R122_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R122_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R122_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R122_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R122_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R122_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R122_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R122_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R122_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R122_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R122_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R122_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R122_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R122_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R122_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 26 (IC 1) */
#define R123_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R123_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R123_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R123_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R123_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R123_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R123_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R123_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R123_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R123_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R123_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R123_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R123_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R123_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R123_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R123_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R123_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R123_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 27 (IC 1) */
#define R124_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R124_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R124_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R124_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R124_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R124_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R124_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R124_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R124_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R124_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R124_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R124_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R124_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R124_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R124_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R124_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R124_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R124_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 28 (IC 1) */
#define R125_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R125_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R125_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R125_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R125_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R125_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R125_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R125_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R125_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R125_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R125_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R125_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R125_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R125_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R125_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R125_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R125_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R125_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 29 (IC 1) */
#define R126_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R126_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R126_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R126_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R126_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R126_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R126_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R126_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R126_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R126_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R126_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R126_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R126_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R126_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R126_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R126_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R126_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R126_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 30 (IC 1) */
#define R127_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R127_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R127_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R127_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R127_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R127_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R127_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R127_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R127_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R127_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R127_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R127_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R127_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R127_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R127_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R127_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R127_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R127_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* Serial Output Flexible TDM Interface Modes 31 (IC 1) */
#define R128_BYTE_POSITION_LOWER_SLOT_IC_1        0x0    /* 00b	[1:0] */
#define R128_DSP_CHANNEL_LOWER_SLOT_IC_1          0x0    /* 00000b	[6:2] */
#define R128_MSB_POSITION_LOWER_SLOT_IC_1         0x0    /* 0b	[7] */
#define R128_BYTE_POSITION_UPPER_SLOT_IC_1        0x0    /* 00b	[9:8] */
#define R128_DSP_CHANNEL_UPPER_SLOT_IC_1          0x0    /* 00000b	[14:10] */
#define R128_MSB_POSITION_UPPER_SLOT_IC_1         0x0    /* 0b	[15] */
#define R128_BYTE_POSITION_LOWER_SLOT_IC_1_MASK   0x3
#define R128_BYTE_POSITION_LOWER_SLOT_IC_1_SHIFT  0
#define R128_DSP_CHANNEL_LOWER_SLOT_IC_1_MASK     0x7C
#define R128_DSP_CHANNEL_LOWER_SLOT_IC_1_SHIFT    2
#define R128_MSB_POSITION_LOWER_SLOT_IC_1_MASK    0x80
#define R128_MSB_POSITION_LOWER_SLOT_IC_1_SHIFT   7
#define R128_BYTE_POSITION_UPPER_SLOT_IC_1_MASK   0x300
#define R128_BYTE_POSITION_UPPER_SLOT_IC_1_SHIFT  8
#define R128_DSP_CHANNEL_UPPER_SLOT_IC_1_MASK     0x7C00
#define R128_DSP_CHANNEL_UPPER_SLOT_IC_1_SHIFT    10
#define R128_MSB_POSITION_UPPER_SLOT_IC_1_MASK    0x8000
#define R128_MSB_POSITION_UPPER_SLOT_IC_1_SHIFT   15

/* CRC Ideal_1 (IC 1) */
#define R129_CRC_IDEAL_1_IC_1                     0x1B80 /* 0001101110000000b	[15:0] */
#define R129_CRC_IDEAL_1_IC_1_MASK                0xFFFF
#define R129_CRC_IDEAL_1_IC_1_SHIFT               0

/* CRC Ideal_2 (IC 1) */
#define R130_CRC_IDEAL_2_IC_1                     0x5F54 /* 0101111101010100b	[15:0] */
#define R130_CRC_IDEAL_2_IC_1_MASK                0xFFFF
#define R130_CRC_IDEAL_2_IC_1_SHIFT               0

/* CRC Enable (IC 1) */
#define R131_CRC_ENABLE_IC_1                      0x0    /* 0b	[0] */
#define R131_CRC_ENABLE_IC_1_MASK                 0x1
#define R131_CRC_ENABLE_IC_1_SHIFT                0

/* DSP Ignore Core (IC 1) */
#define R132_DSP_IGNORE_CORE_IC_1                 0x0    /* 0b	[0] */
#define R132_DSP_IGNORE_CORE_IC_1_MASK            0x1
#define R132_DSP_IGNORE_CORE_IC_1_SHIFT           0

/* MP 0 (IC 1) */
#define R133_MULTI_PURPOSE_PIN_CONTROL_IC_1       0xB    /* 1011b	[3:0] */
#define R133_MULTI_PURPOSE_PIN_CONTROL_IC_1_MASK  0xF
#define R133_MULTI_PURPOSE_PIN_CONTROL_IC_1_SHIFT 0

/* MP 1 (IC 1) */
#define R134_MULTI_PURPOSE_PIN_CONTROL_IC_1       0xB    /* 1011b	[3:0] */
#define R134_MULTI_PURPOSE_PIN_CONTROL_IC_1_MASK  0xF
#define R134_MULTI_PURPOSE_PIN_CONTROL_IC_1_SHIFT 0

/* MP 2 (IC 1) */
#define R135_MULTI_PURPOSE_PIN_CONTROL_IC_1       0xB    /* 1011b	[3:0] */
#define R135_MULTI_PURPOSE_PIN_CONTROL_IC_1_MASK  0xF
#define R135_MULTI_PURPOSE_PIN_CONTROL_IC_1_SHIFT 0

/* MP 3 (IC 1) */
#define R136_MULTI_PURPOSE_PIN_CONTROL_IC_1       0xB    /* 1011b	[3:0] */
#define R136_MULTI_PURPOSE_PIN_CONTROL_IC_1_MASK  0xF
#define R136_MULTI_PURPOSE_PIN_CONTROL_IC_1_SHIFT 0

/* MP 4 (IC 1) */
#define R137_MULTI_PURPOSE_PIN_CONTROL_IC_1       0xB    /* 1011b	[3:0] */
#define R137_MULTI_PURPOSE_PIN_CONTROL_IC_1_MASK  0xF
#define R137_MULTI_PURPOSE_PIN_CONTROL_IC_1_SHIFT 0

/* MP 5 (IC 1) */
#define R138_MULTI_PURPOSE_PIN_CONTROL_IC_1       0xB    /* 1011b	[3:0] */
#define R138_MULTI_PURPOSE_PIN_CONTROL_IC_1_MASK  0xF
#define R138_MULTI_PURPOSE_PIN_CONTROL_IC_1_SHIFT 0

/* MP 6 (IC 1) */
#define R139_MULTI_PURPOSE_PIN_CONTROL_IC_1       0xB    /* 1011b	[3:0] */
#define R139_MULTI_PURPOSE_PIN_CONTROL_IC_1_MASK  0xF
#define R139_MULTI_PURPOSE_PIN_CONTROL_IC_1_SHIFT 0

/* MP 7 (IC 1) */
#define R140_MULTI_PURPOSE_PIN_CONTROL_IC_1       0xB    /* 1011b	[3:0] */
#define R140_MULTI_PURPOSE_PIN_CONTROL_IC_1_MASK  0xF
#define R140_MULTI_PURPOSE_PIN_CONTROL_IC_1_SHIFT 0

/* MP 8 (IC 1) */
#define R141_MULTI_PURPOSE_PIN_CONTROL_IC_1       0xB    /* 1011b	[3:0] */
#define R141_MULTI_PURPOSE_PIN_CONTROL_IC_1_MASK  0xF
#define R141_MULTI_PURPOSE_PIN_CONTROL_IC_1_SHIFT 0

/* MP 9 (IC 1) */
#define R142_MULTI_PURPOSE_PIN_CONTROL_IC_1       0xB    /* 1011b	[3:0] */
#define R142_MULTI_PURPOSE_PIN_CONTROL_IC_1_MASK  0xF
#define R142_MULTI_PURPOSE_PIN_CONTROL_IC_1_SHIFT 0

/* MP 10 (IC 1) */
#define R143_MULTI_PURPOSE_PIN_CONTROL_IC_1       0xB    /* 1011b	[3:0] */
#define R143_MULTI_PURPOSE_PIN_CONTROL_IC_1_MASK  0xF
#define R143_MULTI_PURPOSE_PIN_CONTROL_IC_1_SHIFT 0

/* MP 11 (IC 1) */
#define R144_MULTI_PURPOSE_PIN_CONTROL_IC_1       0xB    /* 1011b	[3:0] */
#define R144_MULTI_PURPOSE_PIN_CONTROL_IC_1_MASK  0xF
#define R144_MULTI_PURPOSE_PIN_CONTROL_IC_1_SHIFT 0

/* Watchdog Enable (IC 1) */
#define R145_WATCHDOG_ENABLE_IC_1                 0x0    /* 0b	[0] */
#define R145_WATCHDOG_ENABLE_IC_1_MASK            0x1
#define R145_WATCHDOG_ENABLE_IC_1_SHIFT           0

/* Watchdog Value1 (IC 1) */
#define R146_WATCHDOG_VALUE1_IC_1                 0x000E /* 0000000000001110b	[15:0] */
#define R146_WATCHDOG_VALUE1_IC_1_MASK            0xFFFF
#define R146_WATCHDOG_VALUE1_IC_1_SHIFT           0

/* Watchdog Value2 (IC 1) */
#define R147_WATCHDOG_VALUE2_IC_1                 0x0000 /* 0000000000000000b	[15:0] */
#define R147_WATCHDOG_VALUE2_IC_1_MASK            0xFFFF
#define R147_WATCHDOG_VALUE2_IC_1_SHIFT           0

/* Single_Stepping1 (IC 1) */
#define R148_SINGLE_STEPPING1_IC_1                0x0000 /* 0000000000000000b	[15:0] */
#define R148_SINGLE_STEPPING1_IC_1_MASK           0xFFFF
#define R148_SINGLE_STEPPING1_IC_1_SHIFT          0

/* Single_Stepping2 (IC 1) */
#define R149_SINGLE_STEPPING2_IC_1                0x0000 /* 0000000000000000b	[15:0] */
#define R149_SINGLE_STEPPING2_IC_1_MASK           0xFFFF
#define R149_SINGLE_STEPPING2_IC_1_SHIFT          0

/* Breakpoints1 (IC 1) */
#define R150_BREAKPOINTS1_IC_1                    0x0000 /* 0000000000000000b	[15:0] */
#define R150_BREAKPOINTS1_IC_1_MASK               0xFFFF
#define R150_BREAKPOINTS1_IC_1_SHIFT              0

/* Breakpoints2 (IC 1) */
#define R151_BREAKPOINTS2_IC_1                    0x0000 /* 0000000000000000b	[15:0] */
#define R151_BREAKPOINTS2_IC_1_MASK               0xFFFF
#define R151_BREAKPOINTS2_IC_1_SHIFT              0

/* Dynamic Address Gen 0 (IC 1) */
#define R152_DYNAMIC_ADDRESS_GEN_0_IC_1           0x0000 /* 0000000000000000b	[15:0] */
#define R152_DYNAMIC_ADDRESS_GEN_0_IC_1_MASK      0xFFFF
#define R152_DYNAMIC_ADDRESS_GEN_0_IC_1_SHIFT     0

/* Dynamic Address Gen 1 (IC 1) */
#define R153_DYNAMIC_ADDRESS_GEN_1_IC_1           0x1FE6 /* 0001111111100110b	[15:0] */
#define R153_DYNAMIC_ADDRESS_GEN_1_IC_1_MASK      0xFFFF
#define R153_DYNAMIC_ADDRESS_GEN_1_IC_1_SHIFT     0

/* Dynamic Address Gen 2 (IC 1) */
#define R154_DYNAMIC_ADDRESS_GEN_2_IC_1           0x0001 /* 0000000000000001b	[15:0] */
#define R154_DYNAMIC_ADDRESS_GEN_2_IC_1_MASK      0xFFFF
#define R154_DYNAMIC_ADDRESS_GEN_2_IC_1_SHIFT     0

/* Dynamic Address Gen 3 (IC 1) */
#define R155_DYNAMIC_ADDRESS_GEN_3_IC_1           0x0FA3 /* 0000111110100011b	[15:0] */
#define R155_DYNAMIC_ADDRESS_GEN_3_IC_1_MASK      0xFFFF
#define R155_DYNAMIC_ADDRESS_GEN_3_IC_1_SHIFT     0

/* Dynamic Address Gen 4 (IC 1) */
#define R156_DYNAMIC_ADDRESS_GEN_4_IC_1           0x0000 /* 0000000000000000b	[15:0] */
#define R156_DYNAMIC_ADDRESS_GEN_4_IC_1_MASK      0xFFFF
#define R156_DYNAMIC_ADDRESS_GEN_4_IC_1_SHIFT     0

/* Dynamic Address Gen 5 (IC 1) */
#define R157_DYNAMIC_ADDRESS_GEN_5_IC_1           0x1000 /* 0001000000000000b	[15:0] */
#define R157_DYNAMIC_ADDRESS_GEN_5_IC_1_MASK      0xFFFF
#define R157_DYNAMIC_ADDRESS_GEN_5_IC_1_SHIFT     0

/* Dynamic Address Gen 6 (IC 1) */
#define R158_DYNAMIC_ADDRESS_GEN_6_IC_1           0x0001 /* 0000000000000001b	[15:0] */
#define R158_DYNAMIC_ADDRESS_GEN_6_IC_1_MASK      0xFFFF
#define R158_DYNAMIC_ADDRESS_GEN_6_IC_1_SHIFT     0

/* Dynamic Address Gen 7 (IC 1) */
#define R159_DYNAMIC_ADDRESS_GEN_7_IC_1           0x0000 /* 0000000000000000b	[15:0] */
#define R159_DYNAMIC_ADDRESS_GEN_7_IC_1_MASK      0xFFFF
#define R159_DYNAMIC_ADDRESS_GEN_7_IC_1_SHIFT     0

/* Modulo Data Memory (IC 1) */
#define R160_MODULO_DATA_MEMORY_IC_1              0x1FE6 /* 0001111111100110b	[15:0] */
#define R160_MODULO_DATA_MEMORY_IC_1_MASK         0xFFFF
#define R160_MODULO_DATA_MEMORY_IC_1_SHIFT        0

/* Start_Pulse_Select (IC 1) */
#define R161_START_PULSE_SELECT_IC_1              0x0    /* 00000b	[4:0] */
#define R161_START_PULSE_SELECT_IC_1_MASK         0x1F
#define R161_START_PULSE_SELECT_IC_1_SHIFT        0

/* Dejitter_Window (IC 1) */
#define R162_DEJITTER_WINDOW_IC_1                 0x5    /* 000101b	[5:0] */
#define R162_DEJITTER_WINDOW_IC_1_MASK            0x3F
#define R162_DEJITTER_WINDOW_IC_1_SHIFT           0

/* Latch9_12 (IC 1) */
#define R163_LATCH_9_IC_1                         0x0    /* 00b	[1:0] */
#define R163_LATCH_10_IC_1                        0x0    /* 00b	[3:2] */
#define R163_LATCH_11_IC_1                        0x0    /* 00b	[5:4] */
#define R163_LATCH_12_IC_1                        0x0    /* 00b	[7:6] */
#define R163_LATCH_9_IC_1_MASK                    0x3
#define R163_LATCH_9_IC_1_SHIFT                   0
#define R163_LATCH_10_IC_1_MASK                   0xC
#define R163_LATCH_10_IC_1_SHIFT                  2
#define R163_LATCH_11_IC_1_MASK                   0x30
#define R163_LATCH_11_IC_1_SHIFT                  4
#define R163_LATCH_12_IC_1_MASK                   0xC0
#define R163_LATCH_12_IC_1_SHIFT                  6

/* Latch1_8 (IC 1) */
#define R164_LATCH_1_IC_1                         0x0    /* 00b	[1:0] */
#define R164_LATCH_2_IC_1                         0x0    /* 00b	[3:2] */
#define R164_LATCH_3_IC_1                         0x0    /* 00b	[5:4] */
#define R164_LATCH_4_IC_1                         0x0    /* 00b	[7:6] */
#define R164_LATCH_5_IC_1                         0x0    /* 00b	[9:8] */
#define R164_LATCH_6_IC_1                         0x0    /* 00b	[11:10] */
#define R164_LATCH_7_IC_1                         0x0    /* 00b	[13:12] */
#define R164_LATCH_8_IC_1                         0x0    /* 00b	[15:14] */
#define R164_LATCH_1_IC_1_MASK                    0x3
#define R164_LATCH_1_IC_1_SHIFT                   0
#define R164_LATCH_2_IC_1_MASK                    0xC
#define R164_LATCH_2_IC_1_SHIFT                   2
#define R164_LATCH_3_IC_1_MASK                    0x30
#define R164_LATCH_3_IC_1_SHIFT                   4
#define R164_LATCH_4_IC_1_MASK                    0xC0
#define R164_LATCH_4_IC_1_SHIFT                   6
#define R164_LATCH_5_IC_1_MASK                    0x300
#define R164_LATCH_5_IC_1_SHIFT                   8
#define R164_LATCH_6_IC_1_MASK                    0xC00
#define R164_LATCH_6_IC_1_SHIFT                   10
#define R164_LATCH_7_IC_1_MASK                    0x3000
#define R164_LATCH_7_IC_1_SHIFT                   12
#define R164_LATCH_8_IC_1_MASK                    0xC000
#define R164_LATCH_8_IC_1_SHIFT                   14

/* ADC0_3 (IC 1) */
#define R165_ADC0_IC_1                            0x0    /* 00b	[1:0] */
#define R165_ADC1_IC_1                            0x0    /* 00b	[3:2] */
#define R165_ADC2_IC_1                            0x0    /* 00b	[5:4] */
#define R165_ADC3_IC_1                            0x0    /* 00b	[7:6] */
#define R165_ADC0_IC_1_MASK                       0x3
#define R165_ADC0_IC_1_SHIFT                      0
#define R165_ADC1_IC_1_MASK                       0xC
#define R165_ADC1_IC_1_SHIFT                      2
#define R165_ADC2_IC_1_MASK                       0x30
#define R165_ADC2_IC_1_SHIFT                      4
#define R165_ADC3_IC_1_MASK                       0xC0
#define R165_ADC3_IC_1_SHIFT                      6

/* Error_Sticky (IC 1) */
#define R166_ERROR_STICKY_IC_1                    0x0    /* 0b	[0] */
#define R166_ERROR_STICKY_IC_1_MASK               0x1
#define R166_ERROR_STICKY_IC_1_SHIFT              0

/* Watchdog Error Sticky (IC 1) */
#define R167_WATCHDOG_ERROR_STICKY_ENABLED_IC_1   0x0    /* 0b	[0] */
#define R167_WATCHDOW_ERROR_STICKY_RSVD_IC_1      0x000  /* 000000000000000b	[15:1] */
#define R167_WATCHDOG_ERROR_STICKY_ENABLED_IC_1_MASK 0x1
#define R167_WATCHDOG_ERROR_STICKY_ENABLED_IC_1_SHIFT 0
#define R167_WATCHDOW_ERROR_STICKY_RSVD_IC_1_MASK 0xFFFE
#define R167_WATCHDOW_ERROR_STICKY_RSVD_IC_1_SHIFT 1

/* CRC_Watchdog_Mute (IC 1) */
#define R168_WATCHDOG_MUTE_IC_1                   0x0    /* 0b	[0] */
#define R168_CRC_MUTE_IC_1                        0x0    /* 0b	[1] */
#define R168_WATCHDOG_MUTE_IC_1_MASK              0x1
#define R168_WATCHDOG_MUTE_IC_1_SHIFT             0
#define R168_CRC_MUTE_IC_1_MASK                   0x2
#define R168_CRC_MUTE_IC_1_SHIFT                  1

/* Core_Run_Bit (IC 1) */
#define R169_CORE_RUN_BIT_IC_1                    0x1    /* 1b	[0] */
#define R169_CORE_RUN_BIT_IC_1_MASK               0x1
#define R169_CORE_RUN_BIT_IC_1_SHIFT              0

/* Program_Counter (IC 1) */
#define R170_PROGRAM_COUNTER_IC_1                 0x0451 /* 0000010001010001b	[15:0] */
#define R170_PROGRAM_COUNTER_IC_1_MASK            0xFFFF
#define R170_PROGRAM_COUNTER_IC_1_SHIFT           0

/* Clock Pad Multiplexer (IC 1) */
#define R171_CLOCK_DOMAIN_3_IC_1                  0x0    /* 0b	[0] */
#define R171_CLOCK_DOMAIN_4_IC_1                  0x1    /* 1b	[1] */
#define R171_CLOCK_DOMAIN_5_IC_1                  0x0    /* 0b	[2] */
#define R171_CLOCK_DOMAIN_6_IC_1                  0x0    /* 0b	[3] */
#define R171_CLOCK_DOMAIN_7_IC_1                  0x0    /* 0b	[4] */
#define R171_CLOCK_DOMAIN_8_IC_1                  0x0    /* 0b	[5] */
#define R171_CLOCK_DOMAIN_3_IC_1_MASK             0x1
#define R171_CLOCK_DOMAIN_3_IC_1_SHIFT            0
#define R171_CLOCK_DOMAIN_4_IC_1_MASK             0x2
#define R171_CLOCK_DOMAIN_4_IC_1_SHIFT            1
#define R171_CLOCK_DOMAIN_5_IC_1_MASK             0x4
#define R171_CLOCK_DOMAIN_5_IC_1_SHIFT            2
#define R171_CLOCK_DOMAIN_6_IC_1_MASK             0x8
#define R171_CLOCK_DOMAIN_6_IC_1_SHIFT            3
#define R171_CLOCK_DOMAIN_7_IC_1_MASK             0x10
#define R171_CLOCK_DOMAIN_7_IC_1_SHIFT            4
#define R171_CLOCK_DOMAIN_8_IC_1_MASK             0x20
#define R171_CLOCK_DOMAIN_8_IC_1_SHIFT            5

/* Enable SPDIF to I2S Output (IC 1) */
#define R172_GROUP_1_ENABLE_IC_1                  0x0    /* 0b	[0] */
#define R172_GROUP_2_ENABLE_IC_1                  0x0    /* 0b	[1] */
#define R172_OUTPUT_MODE_IC_1                     0x0    /* 0b	[2] */
#define R172_GROUP_1_ENABLE_IC_1_MASK             0x1
#define R172_GROUP_1_ENABLE_IC_1_SHIFT            0
#define R172_GROUP_2_ENABLE_IC_1_MASK             0x2
#define R172_GROUP_2_ENABLE_IC_1_SHIFT            1
#define R172_OUTPUT_MODE_IC_1_MASK                0x4
#define R172_OUTPUT_MODE_IC_1_SHIFT               2

/* Bit Clock Pad Strength (IC 1) */
#define R173_BCLK0_IC_1                           0x0    /* 0b	[0] */
#define R173_BCLK1_IC_1                           0x0    /* 0b	[1] */
#define R173_BCLK2_IC_1                           0x0    /* 0b	[2] */
#define R173_BCLK3_IC_1                           0x0    /* 0b	[3] */
#define R173_BCLK4_IC_1                           0x0    /* 0b	[4] */
#define R173_BCLK5_IC_1                           0x0    /* 0b	[5] */
#define R173_BCLK6_IC_1                           0x0    /* 0b	[6] */
#define R173_BCLK7_IC_1                           0x0    /* 0b	[7] */
#define R173_BCLK8_IC_1                           0x0    /* 0b	[8] */
#define R173_BCLK9_IC_1                           0x0    /* 0b	[9] */
#define R173_BCLK10_IC_1                          0x0    /* 0b	[10] */
#define R173_BCLK11_IC_1                          0x0    /* 0b	[11] */
#define R173_BCLK0_IC_1_MASK                      0x1
#define R173_BCLK0_IC_1_SHIFT                     0
#define R173_BCLK1_IC_1_MASK                      0x2
#define R173_BCLK1_IC_1_SHIFT                     1
#define R173_BCLK2_IC_1_MASK                      0x4
#define R173_BCLK2_IC_1_SHIFT                     2
#define R173_BCLK3_IC_1_MASK                      0x8
#define R173_BCLK3_IC_1_SHIFT                     3
#define R173_BCLK4_IC_1_MASK                      0x10
#define R173_BCLK4_IC_1_SHIFT                     4
#define R173_BCLK5_IC_1_MASK                      0x20
#define R173_BCLK5_IC_1_SHIFT                     5
#define R173_BCLK6_IC_1_MASK                      0x40
#define R173_BCLK6_IC_1_SHIFT                     6
#define R173_BCLK7_IC_1_MASK                      0x80
#define R173_BCLK7_IC_1_SHIFT                     7
#define R173_BCLK8_IC_1_MASK                      0x100
#define R173_BCLK8_IC_1_SHIFT                     8
#define R173_BCLK9_IC_1_MASK                      0x200
#define R173_BCLK9_IC_1_SHIFT                     9
#define R173_BCLK10_IC_1_MASK                     0x400
#define R173_BCLK10_IC_1_SHIFT                    10
#define R173_BCLK11_IC_1_MASK                     0x800
#define R173_BCLK11_IC_1_SHIFT                    11

/* LR Clock Pad Strength (IC 1) */
#define R174_LRCLK0_IC_1                          0x0    /* 0b	[0] */
#define R174_LRCLK1_IC_1                          0x0    /* 0b	[1] */
#define R174_LRCLK2_IC_1                          0x0    /* 0b	[2] */
#define R174_LRCLK3_IC_1                          0x0    /* 0b	[3] */
#define R174_LRCLK4_IC_1                          0x0    /* 0b	[4] */
#define R174_LRCLK5_IC_1                          0x0    /* 0b	[5] */
#define R174_LRCLK6_IC_1                          0x0    /* 0b	[6] */
#define R174_LRCLK7_IC_1                          0x0    /* 0b	[7] */
#define R174_LRCLK8_IC_1                          0x0    /* 0b	[8] */
#define R174_LRCLK9_IC_1                          0x0    /* 0b	[9] */
#define R174_LRCLK10_IC_1                         0x0    /* 0b	[10] */
#define R174_LRCLK11_IC_1                         0x0    /* 0b	[11] */
#define R174_LRCLK0_IC_1_MASK                     0x1
#define R174_LRCLK0_IC_1_SHIFT                    0
#define R174_LRCLK1_IC_1_MASK                     0x2
#define R174_LRCLK1_IC_1_SHIFT                    1
#define R174_LRCLK2_IC_1_MASK                     0x4
#define R174_LRCLK2_IC_1_SHIFT                    2
#define R174_LRCLK3_IC_1_MASK                     0x8
#define R174_LRCLK3_IC_1_SHIFT                    3
#define R174_LRCLK4_IC_1_MASK                     0x10
#define R174_LRCLK4_IC_1_SHIFT                    4
#define R174_LRCLK5_IC_1_MASK                     0x20
#define R174_LRCLK5_IC_1_SHIFT                    5
#define R174_LRCLK6_IC_1_MASK                     0x40
#define R174_LRCLK6_IC_1_SHIFT                    6
#define R174_LRCLK7_IC_1_MASK                     0x80
#define R174_LRCLK7_IC_1_SHIFT                    7
#define R174_LRCLK8_IC_1_MASK                     0x100
#define R174_LRCLK8_IC_1_SHIFT                    8
#define R174_LRCLK9_IC_1_MASK                     0x200
#define R174_LRCLK9_IC_1_SHIFT                    9
#define R174_LRCLK10_IC_1_MASK                    0x400
#define R174_LRCLK10_IC_1_SHIFT                   10
#define R174_LRCLK11_IC_1_MASK                    0x800
#define R174_LRCLK11_IC_1_SHIFT                   11

/* MultiPurpose Pin Pad Strength (IC 1) */
#define R175_MPP0_IC_1                            0x0    /* 0b	[0] */
#define R175_MPP1_IC_1                            0x0    /* 0b	[1] */
#define R175_MPP2_IC_1                            0x0    /* 0b	[2] */
#define R175_MPP3_IC_1                            0x0    /* 0b	[3] */
#define R175_MPP4_IC_1                            0x0    /* 0b	[4] */
#define R175_MPP5_IC_1                            0x0    /* 0b	[5] */
#define R175_MPP6_IC_1                            0x0    /* 0b	[6] */
#define R175_MPP7_IC_1                            0x0    /* 0b	[7] */
#define R175_MPP8_IC_1                            0x0    /* 0b	[8] */
#define R175_MPP9_IC_1                            0x0    /* 0b	[9] */
#define R175_MPP10_IC_1                           0x0    /* 0b	[10] */
#define R175_MPP11_IC_1                           0x0    /* 0b	[11] */
#define R175_MPP0_IC_1_MASK                       0x1
#define R175_MPP0_IC_1_SHIFT                      0
#define R175_MPP1_IC_1_MASK                       0x2
#define R175_MPP1_IC_1_SHIFT                      1
#define R175_MPP2_IC_1_MASK                       0x4
#define R175_MPP2_IC_1_SHIFT                      2
#define R175_MPP3_IC_1_MASK                       0x8
#define R175_MPP3_IC_1_SHIFT                      3
#define R175_MPP4_IC_1_MASK                       0x10
#define R175_MPP4_IC_1_SHIFT                      4
#define R175_MPP5_IC_1_MASK                       0x20
#define R175_MPP5_IC_1_SHIFT                      5
#define R175_MPP6_IC_1_MASK                       0x40
#define R175_MPP6_IC_1_SHIFT                      6
#define R175_MPP7_IC_1_MASK                       0x80
#define R175_MPP7_IC_1_SHIFT                      7
#define R175_MPP8_IC_1_MASK                       0x100
#define R175_MPP8_IC_1_SHIFT                      8
#define R175_MPP9_IC_1_MASK                       0x200
#define R175_MPP9_IC_1_SHIFT                      9
#define R175_MPP10_IC_1_MASK                      0x400
#define R175_MPP10_IC_1_SHIFT                     10
#define R175_MPP11_IC_1_MASK                      0x800
#define R175_MPP11_IC_1_SHIFT                     11

/* SerialData Out (IC 1) */
#define R176_SDATA_OUT0_IC_1                      0x0    /* 0b	[0] */
#define R176_SDATA_OUT1_IC_1                      0x0    /* 0b	[1] */
#define R176_SDATA_OUT2_IC_1                      0x0    /* 0b	[2] */
#define R176_SDATA_OUT3_IC_1                      0x0    /* 0b	[3] */
#define R176_SDATA_OUT4_IC_1                      0x0    /* 0b	[4] */
#define R176_SDATA_OUT5_IC_1                      0x0    /* 0b	[5] */
#define R176_SDATA_OUT6_IC_1                      0x0    /* 0b	[6] */
#define R176_SDATA_OUT7_IC_1                      0x0    /* 0b	[7] */
#define R176_SDATA_OUT8_IC_1                      0x0    /* 0b	[8] */
#define R176_SDATA_OUT0_IC_1_MASK                 0x1
#define R176_SDATA_OUT0_IC_1_SHIFT                0
#define R176_SDATA_OUT1_IC_1_MASK                 0x2
#define R176_SDATA_OUT1_IC_1_SHIFT                1
#define R176_SDATA_OUT2_IC_1_MASK                 0x4
#define R176_SDATA_OUT2_IC_1_SHIFT                2
#define R176_SDATA_OUT3_IC_1_MASK                 0x8
#define R176_SDATA_OUT3_IC_1_SHIFT                3
#define R176_SDATA_OUT4_IC_1_MASK                 0x10
#define R176_SDATA_OUT4_IC_1_SHIFT                4
#define R176_SDATA_OUT5_IC_1_MASK                 0x20
#define R176_SDATA_OUT5_IC_1_SHIFT                5
#define R176_SDATA_OUT6_IC_1_MASK                 0x40
#define R176_SDATA_OUT6_IC_1_SHIFT                6
#define R176_SDATA_OUT7_IC_1_MASK                 0x80
#define R176_SDATA_OUT7_IC_1_SHIFT                7
#define R176_SDATA_OUT8_IC_1_MASK                 0x100
#define R176_SDATA_OUT8_IC_1_SHIFT                8

/* SerialData In (IC 1) */
#define R177_SERIAL_DATA_IN_IC_1                  0x0000 /* 0000000000000000b	[15:0] */
#define R177_SERIAL_DATA_IN_IC_1_MASK             0xFFFF
#define R177_SERIAL_DATA_IN_IC_1_SHIFT            0

/* Other Pad Strength (IC 1) */
#define R178_CLKOUT_IC_1                          0x0    /* 0b	[0] */
#define R178_SPDIFO_IC_1                          0x0    /* 0b	[1] */
#define R178_SDA_COUT_IC_1                        0x0    /* 0b	[2] */
#define R178_ADDR0_IC_1                           0x0    /* 0b	[3] */
#define R178_ADDR1_CDATA_IC_1                     0x0    /* 0b	[4] */
#define R178_CLKATCH_IC_1                         0x0    /* 0b	[5] */
#define R178_SCLK_CCLK_IC_1                       0x0    /* 0b	[6] */
#define R178_CLKOUT_IC_1_MASK                     0x1
#define R178_CLKOUT_IC_1_SHIFT                    0
#define R178_SPDIFO_IC_1_MASK                     0x2
#define R178_SPDIFO_IC_1_SHIFT                    1
#define R178_SDA_COUT_IC_1_MASK                   0x4
#define R178_SDA_COUT_IC_1_SHIFT                  2
#define R178_ADDR0_IC_1_MASK                      0x8
#define R178_ADDR0_IC_1_SHIFT                     3
#define R178_ADDR1_CDATA_IC_1_MASK                0x10
#define R178_ADDR1_CDATA_IC_1_SHIFT               4
#define R178_CLKATCH_IC_1_MASK                    0x20
#define R178_CLKATCH_IC_1_SHIFT                   5
#define R178_SCLK_CCLK_IC_1_MASK                  0x40
#define R178_SCLK_CCLK_IC_1_SHIFT                 6

/* Master Clk Enable (IC 1) */
#define R179_MCLK_TO_ROUTING_MATRIX_FARM_IC_1     0x1    /* 1b	[0] */
#define R179_MCLK_TO_SERIAL_INPUTS_IC_1           0x1    /* 1b	[1] */
#define R179_MCLK_TO_SERIAL_OUTPUTS_IC_1          0x1    /* 1b	[2] */
#define R179_MCLK_TO_ASRC1_IC_1                   0x1    /* 1b	[3] */
#define R179_MCLK_TO_ASRC2_IC_1                   0x1    /* 1b	[4] */
#define R179_MCLK_TO_DSP_CORE_IC_1                0x1    /* 1b	[5] */
#define R179_MCLK_TO_SPDIF_RECEIVER_IC_1          0x1    /* 1b	[6] */
#define R179_MCLK_TO_SPDIF_TRANSMITTER_IC_1       0x1    /* 1b	[7] */
#define R179_MCLK_TO_AUX_ADCS_IC_1                0x1    /* 1b	[8] */
#define R179_MCLK_TO_ROUTING_MATRIX_FARM_IC_1_MASK 0x1
#define R179_MCLK_TO_ROUTING_MATRIX_FARM_IC_1_SHIFT 0
#define R179_MCLK_TO_SERIAL_INPUTS_IC_1_MASK      0x2
#define R179_MCLK_TO_SERIAL_INPUTS_IC_1_SHIFT     1
#define R179_MCLK_TO_SERIAL_OUTPUTS_IC_1_MASK     0x4
#define R179_MCLK_TO_SERIAL_OUTPUTS_IC_1_SHIFT    2
#define R179_MCLK_TO_ASRC1_IC_1_MASK              0x8
#define R179_MCLK_TO_ASRC1_IC_1_SHIFT             3
#define R179_MCLK_TO_ASRC2_IC_1_MASK              0x10
#define R179_MCLK_TO_ASRC2_IC_1_SHIFT             4
#define R179_MCLK_TO_DSP_CORE_IC_1_MASK           0x20
#define R179_MCLK_TO_DSP_CORE_IC_1_SHIFT          5
#define R179_MCLK_TO_SPDIF_RECEIVER_IC_1_MASK     0x40
#define R179_MCLK_TO_SPDIF_RECEIVER_IC_1_SHIFT    6
#define R179_MCLK_TO_SPDIF_TRANSMITTER_IC_1_MASK  0x80
#define R179_MCLK_TO_SPDIF_TRANSMITTER_IC_1_SHIFT 7
#define R179_MCLK_TO_AUX_ADCS_IC_1_MASK           0x100
#define R179_MCLK_TO_AUX_ADCS_IC_1_SHIFT          8

#endif
