vcs -sverilog design_files/*.sv verif/*.sv tests/*.sv testbench.sv
./simv
