--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: idea_com_map.vhd
-- /___/   /\     Timestamp: Fri Jan 19 13:37:05 2024
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 4 -pcf idea_com.pcf -rpw 100 -tpw 0 -ar Structure -tm idea_com -w -dir netgen/map -ofmt vhdl -sim idea_com_map.ncd idea_com_map.vhd 
-- Device	: 3s500efg320-4 (PRODUCTION 1.27 2013-10-13)
-- Input file	: idea_com_map.ncd
-- Output file	: /nas/lrz/home/ge34gak/VHDL Pratikum/rcs2/netgen/map/idea_com_map.vhd
-- # of Entities	: 1
-- Design Name	: idea_com
-- Xilinx	: /nas/ei/share/tools/xilinx/ise/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity idea_com is
  port (
    Clk : in STD_LOGIC := 'X'; 
    Reset : in STD_LOGIC := 'X'; 
    RxD : in STD_LOGIC := 'X'; 
    TxD : out STD_LOGIC; 
    LEDs : out STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end idea_com;

architecture Structure of idea_com is
  signal NlwRenamedSig_IO_Reset : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin1_not0001_0 : STD_LOGIC; 
  signal clk_div_1_CLK_OUT_7985 : STD_LOGIC; 
  signal idea_1_idea1_Res : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_cmp_eq0008 : STD_LOGIC; 
  signal idea_1_start_idea_8092 : STD_LOGIC; 
  signal Reset_IBUF_8102 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdone1_8103 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdone_or0000 : STD_LOGIC; 
  signal idea_1_uart1_tx_write1_8105 : STD_LOGIC; 
  signal idea_1_uart1_tx_write2_8106 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdatardy_8107 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_s125_0 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxclk_8133 : STD_LOGIC; 
  signal idea_1_uart1_rx_idle_8134 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxstop_8135 : STD_LOGIC; 
  signal idea_1_uart1_rx_paritygen_8136 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxparity_8137 : STD_LOGIC; 
  signal idea_1_uart1_tx_txclk_8150 : STD_LOGIC; 
  signal idea_1_uart1_tx_tag1_8164 : STD_LOGIC; 
  signal idea_1_N52 : STD_LOGIC; 
  signal idea_1_N15_0 : STD_LOGIC; 
  signal idea_1_LEDs_3_mux00009 : STD_LOGIC; 
  signal idea_1_uart1_tx_tag2_8220 : STD_LOGIC; 
  signal idea_1_uart1_tx_txparity_8221 : STD_LOGIC; 
  signal idea_1_uart1_rx_parity_error_not0001_0 : STD_LOGIC; 
  signal idea_1_uart1_rx_read2_8223 : STD_LOGIC; 
  signal idea_1_uart1_rx_read1_8224 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxdatardy_8225 : STD_LOGIC; 
  signal idea_1_uart1_rx_parity_error_8226 : STD_LOGIC; 
  signal idea_1_byte_cntr_not0001_0 : STD_LOGIC; 
  signal idea_1_byte_cntr_or0000_0 : STD_LOGIC; 
  signal idea_1_N35 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_s346_0 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd5_8235 : STD_LOGIC; 
  signal idea_1_idea1_roucou_READY_8236 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd6_8237 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd4_8238 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd7_8239 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd3_8241 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd8_8243 : STD_LOGIC; 
  signal idea_1_state_cmp_eq0000 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_15_Q : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_31_Q : STD_LOGIC; 
  signal idea_1_N43 : STD_LOGIC; 
  signal idea_1_key_72_not0001_0 : STD_LOGIC; 
  signal idea_1_key_90_not0001_0 : STD_LOGIC; 
  signal idea_1_key_104_not0001_0 : STD_LOGIC; 
  signal idea_1_key_112_not0001_0 : STD_LOGIC; 
  signal idea_1_key_64_not0001_0 : STD_LOGIC; 
  signal idea_1_key_120_not0001_0 : STD_LOGIC; 
  signal idea_1_byte_cntr_not000124_8254 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd10_8255 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd11_8256 : STD_LOGIC; 
  signal idea_1_byte_cntr_not00017_0 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd9_8258 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_s78_0 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_Q : STD_LOGIC; 
  signal Clk_BUFGP : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1 : STD_LOGIC; 
  signal clk_div_1_CLK_OUT1 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdone_or00004_0 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdone_or000010_8266 : STD_LOGIC; 
  signal idea_1_state_cmp_eq0002_0 : STD_LOGIC; 
  signal idea_1_txdata_cmp_eq0000 : STD_LOGIC; 
  signal idea_1_key_0_not0001_0 : STD_LOGIC; 
  signal idea_1_x1_0_not0001_0 : STD_LOGIC; 
  signal idea_1_N44 : STD_LOGIC; 
  signal idea_1_x1_15_not0001_0 : STD_LOGIC; 
  signal idea_1_x2_10_not0001_0 : STD_LOGIC; 
  signal idea_1_N33 : STD_LOGIC; 
  signal idea_1_key_8_not0001_0 : STD_LOGIC; 
  signal idea_1_N39_0 : STD_LOGIC; 
  signal idea_1_x3_10_not0001_0 : STD_LOGIC; 
  signal idea_1_x4_8_not0001_0 : STD_LOGIC; 
  signal idea_1_write_8279 : STD_LOGIC; 
  signal idea_1_idea1_roucou_S_i_8321 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_10_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_0_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_11_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_1_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_12_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_2_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_13_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_3_0 : STD_LOGIC; 
  signal N841 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd2_8338 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_14_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_4_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_15_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_5_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_7_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_6_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_9_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux1_8_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_0_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_0_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_10_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_1_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_11_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_2_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_12_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_3_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_13_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_4_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_14_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_5_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_15_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_6_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_1_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_7_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_2_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_8_0 : STD_LOGIC; 
  signal idea_1_uart1_tx_paritycycle31_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_3_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_9_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_4_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_0_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_5_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_1_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_6_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_2_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_7_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_3_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_8_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_4_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux4_9_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_5_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_7_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_6_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_9_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_8_0 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxcnt_not0001_0 : STD_LOGIC; 
  signal idea_1_idea1_roucou_should_increment_8432 : STD_LOGIC; 
  signal idea_1_idea1_roucou_should_reset_8433 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_1_8434 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_2_8435 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_3_8436 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_4_8437 : STD_LOGIC; 
  signal idea_1_idea1_roucou_Result_1_0 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_12 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_3_8440 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_4_8441 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_5_8442 : STD_LOGIC; 
  signal idea_1_idea1_roucou_Result_2_0 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_2_8444 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_3_8445 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_4_8446 : STD_LOGIC; 
  signal idea_1_uart1_rx_hunt_8450 : STD_LOGIC; 
  signal N843 : STD_LOGIC; 
  signal N845 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O244_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O249_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O232 : STD_LOGIC; 
  signal N877_0 : STD_LOGIC; 
  signal idea_1_uart1_rx_idle1_8459 : STD_LOGIC; 
  signal idea_1_uart1_rx_overrun_8460 : STD_LOGIC; 
  signal idea_1_x3_0_not0001_0 : STD_LOGIC; 
  signal idea_1_x2_0_not0001_0 : STD_LOGIC; 
  signal N317 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_16_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_10_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_17_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_11_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_9_9_SW0_8478 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_20_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_10_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_18_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_20_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_19_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_12_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_4_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_11_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_23_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_13_4_0 : STD_LOGIC; 
  signal N319 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_21_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_12_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_24_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_30_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_25_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_14_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_25_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_13_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_26_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_31_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_27_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_15_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_26_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_30_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_24_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_23_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_27_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_31_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_N3 : STD_LOGIC; 
  signal idea_1_idea1_keyge_N2 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_cmp_eq000411_8549 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O286_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_32_5_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O306_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_33_5_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O326_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_34_5_0 : STD_LOGIC; 
  signal N323 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_17_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_1_26_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O46_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_35_5_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_29_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_28_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_18_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_2_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_29_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_28_9_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O86_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_37_5_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O106_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_38_5_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_19_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_3_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_20_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_4_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_30_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_5_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_13_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_6_26_0 : STD_LOGIC; 
  signal idea_1_key_31_not0001_0 : STD_LOGIC; 
  signal idea_1_key_20_not0001_0 : STD_LOGIC; 
  signal idea_1_N14_0 : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal idea_1_state_cmp_eq0001_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_31_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_14_26_0 : STD_LOGIC; 
  signal N589_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_15_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_33_43_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_33_48_0 : STD_LOGIC; 
  signal N685 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_33_57_0 : STD_LOGIC; 
  signal idea_1_idea1_ke4_8_0 : STD_LOGIC; 
  signal N679 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_36_43 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_36_48_0 : STD_LOGIC; 
  signal idea_1_idea1_ke4_11_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_N01 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1099_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2499_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16137_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2699_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_10_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_10_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_11_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_11_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_12_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_12_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_13_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_13_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_14_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_14_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux3_15_0 : STD_LOGIC; 
  signal idea_1_idea1_Mux2_15_0 : STD_LOGIC; 
  signal idea_1_loopback_select_8698 : STD_LOGIC; 
  signal idea_1_txdata_cmp_eq0008 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_13_0 : STD_LOGIC; 
  signal N853 : STD_LOGIC; 
  signal N851 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_N11 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1011_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10137_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1044_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14132_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1211_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14137_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1649_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12137_0 : STD_LOGIC; 
  signal N849 : STD_LOGIC; 
  signal N847 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2244_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1094_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2811_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2444_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1294_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1244_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1299_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1458_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1432_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14168_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O458_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O432_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4168_0 : STD_LOGIC; 
  signal N53_0 : STD_LOGIC; 
  signal N43_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2458_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2432 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24168_0 : STD_LOGIC; 
  signal N33_0 : STD_LOGIC; 
  signal N865 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1611_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O166_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4120 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1258_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1232_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12168_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O658_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O632_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6168_0 : STD_LOGIC; 
  signal N51_0 : STD_LOGIC; 
  signal N45_0 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_1_8763 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_3_1_8764 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_1_8765 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O206_0 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000012_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000025_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000062_0 : STD_LOGIC; 
  signal N867 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1811_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O186_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6120 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1058_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1032_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10168_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O858_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O832_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8168_0 : STD_LOGIC; 
  signal N49_0 : STD_LOGIC; 
  signal N47_0 : STD_LOGIC; 
  signal idea_1_key_100_not0001_0 : STD_LOGIC; 
  signal N869 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2011_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8120 : STD_LOGIC; 
  signal idea_1_read_8804 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_not0001 : STD_LOGIC; 
  signal idea_1_key_60_not0001_0 : STD_LOGIC; 
  signal idea_1_key_40_not0001_0 : STD_LOGIC; 
  signal idea_1_key_32_not0001_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_80_57_0 : STD_LOGIC; 
  signal N285 : STD_LOGIC; 
  signal N709_0 : STD_LOGIC; 
  signal N706_0 : STD_LOGIC; 
  signal N705_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_81_57_0 : STD_LOGIC; 
  signal N299 : STD_LOGIC; 
  signal N715_0 : STD_LOGIC; 
  signal N597_0 : STD_LOGIC; 
  signal N702_0 : STD_LOGIC; 
  signal N699_0 : STD_LOGIC; 
  signal N703_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_26_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_41_0 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd1_8828 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_116_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_18_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_131_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_13_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_26_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_41_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_81 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_82_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_82_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_258_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_92_8839 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_214_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_261_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_13_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_13_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_26_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_41_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_92_8846 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_214_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_261_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_26_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_41_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_82_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_82_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_92_8853 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_214_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_261_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_13_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_13_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_26_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_41_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_92_8860 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_214_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_261_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_26_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_41_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_82_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_82_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_92_8867 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_214_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_261_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_82_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_13_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_26_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_41_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_92_8874 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_214_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_261_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_26_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_41_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_92_8879 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_214_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_261_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_82_57_0 : STD_LOGIC; 
  signal N301 : STD_LOGIC; 
  signal N718_0 : STD_LOGIC; 
  signal N697_0 : STD_LOGIC; 
  signal N700_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_82_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_92_8888 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_214_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_261_0 : STD_LOGIC; 
  signal idea_1_uart1_rx_framing_error_8891 : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd12_8896 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_83_57_0 : STD_LOGIC; 
  signal N303 : STD_LOGIC; 
  signal N721_0 : STD_LOGIC; 
  signal N688_0 : STD_LOGIC; 
  signal N696_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_84_57_0 : STD_LOGIC; 
  signal N305 : STD_LOGIC; 
  signal N724_0 : STD_LOGIC; 
  signal N691_0 : STD_LOGIC; 
  signal N693_0 : STD_LOGIC; 
  signal N649_0 : STD_LOGIC; 
  signal N694_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_85_57_0 : STD_LOGIC; 
  signal N307 : STD_LOGIC; 
  signal N727_0 : STD_LOGIC; 
  signal N655_0 : STD_LOGIC; 
  signal N690_0 : STD_LOGIC; 
  signal N610_0 : STD_LOGIC; 
  signal N687_0 : STD_LOGIC; 
  signal RxD_IBUF_8925 : STD_LOGIC; 
  signal idea_1_uart1_rx_rx1_8926 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_86_57_0 : STD_LOGIC; 
  signal N309 : STD_LOGIC; 
  signal N730_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_94_57_0 : STD_LOGIC; 
  signal N295 : STD_LOGIC; 
  signal N712_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_N01 : STD_LOGIC; 
  signal idea_1_idea1_roucou_INIT_8934 : STD_LOGIC; 
  signal N671_0 : STD_LOGIC; 
  signal N618_0 : STD_LOGIC; 
  signal N576_0 : STD_LOGIC; 
  signal N619_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_87_57_0 : STD_LOGIC; 
  signal N311 : STD_LOGIC; 
  signal N733_0 : STD_LOGIC; 
  signal N616_0 : STD_LOGIC; 
  signal N615_0 : STD_LOGIC; 
  signal N613_0 : STD_LOGIC; 
  signal N612_0 : STD_LOGIC; 
  signal N646_0 : STD_LOGIC; 
  signal N588_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_2_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_1_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_2_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_0_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_4_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_3_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_6_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_3_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_6_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_5_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_9_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_5_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_8_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_7_4_0 : STD_LOGIC; 
  signal N586_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_9_4_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10132_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_8_9_0 : STD_LOGIC; 
  signal N664_0 : STD_LOGIC; 
  signal N667_0 : STD_LOGIC; 
  signal idea_1_x4_0_not0001_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000025_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000062_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000049_0 : STD_LOGIC; 
  signal N607_0 : STD_LOGIC; 
  signal N609_0 : STD_LOGIC; 
  signal N643_0 : STD_LOGIC; 
  signal N585_0 : STD_LOGIC; 
  signal idea_1_key_50_not0001_0 : STD_LOGIC; 
  signal N637_0 : STD_LOGIC; 
  signal N640_0 : STD_LOGIC; 
  signal N604_0 : STD_LOGIC; 
  signal N606_0 : STD_LOGIC; 
  signal N634_0 : STD_LOGIC; 
  signal N582_0 : STD_LOGIC; 
  signal N631_0 : STD_LOGIC; 
  signal N583_0 : STD_LOGIC; 
  signal N628_0 : STD_LOGIC; 
  signal N661_0 : STD_LOGIC; 
  signal N600_0 : STD_LOGIC; 
  signal N603_0 : STD_LOGIC; 
  signal N625_0 : STD_LOGIC; 
  signal N579_0 : STD_LOGIC; 
  signal N595_0 : STD_LOGIC; 
  signal N580_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_114_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_1141_0 : STD_LOGIC; 
  signal N601_0 : STD_LOGIC; 
  signal N658_0 : STD_LOGIC; 
  signal N652_0 : STD_LOGIC; 
  signal N577_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1049_9020 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1849_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3011_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2049_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1411_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24132_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2044_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2644_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2132_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1249_9030 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18137_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2137_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2058_9033 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2032 : STD_LOGIC; 
  signal N29_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2249_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3211_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3044_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1644_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1444_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3049_9041 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3058_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1449_9043 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2258_9044 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2232 : STD_LOGIC; 
  signal N31_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3244_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O844_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12132_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2844_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16132_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O411_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1494_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2449_9054 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3249_9055 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3258_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O126_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1658_9058 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1632 : STD_LOGIC; 
  signal N25_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1844_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1499_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18132_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2832_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2649_9066 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2658_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1858_9068 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1832 : STD_LOGIC; 
  signal N27_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2849_9071 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2858_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O444_0 : STD_LOGIC; 
  signal N594_0 : STD_LOGIC; 
  signal N573_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20137_0 : STD_LOGIC; 
  signal N598_0 : STD_LOGIC; 
  signal N592_0 : STD_LOGIC; 
  signal N574_0 : STD_LOGIC; 
  signal N591_0 : STD_LOGIC; 
  signal idea_1_key_80_not0001_0 : STD_LOGIC; 
  signal N871 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10120 : STD_LOGIC; 
  signal N873 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12120 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3232_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32168_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3032_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30168_0 : STD_LOGIC; 
  signal N41_0 : STD_LOGIC; 
  signal N39_0 : STD_LOGIC; 
  signal N875 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14120 : STD_LOGIC; 
  signal N861 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30120 : STD_LOGIC; 
  signal N863 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O211_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32120 : STD_LOGIC; 
  signal N855 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24137_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24120 : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28168_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2632 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26168_0 : STD_LOGIC; 
  signal N37_0 : STD_LOGIC; 
  signal N35_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_119_9110 : STD_LOGIC; 
  signal idea_1_N0_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_186 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_129_9113 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_186 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_129_9115 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_114_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_114_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_186 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_129_9119 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_186 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_129_9121 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101_9122 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_114_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_114_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121_9125 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O644_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301_9127 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O146_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141_9129 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_186 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_129_9131 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321_9132 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O66_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O611_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_186 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_129_9136 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O449_9137 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22137_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O811_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22132_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20132_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_114_0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_114_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O649_9144 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_186 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_129_9146 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O849_9147 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_186 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_129_9149 : STD_LOGIC; 
  signal N857 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26120 : STD_LOGIC; 
  signal N859 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28120 : STD_LOGIC; 
  signal clk_div_1_counter_and0000_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41_9156 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61_9157 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81_9158 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_0_9159 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_0_9160 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_0_9161 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_0_9162 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_0_9163 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_0_9164 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_0_9165 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_0_9166 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_1_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_3_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_5_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_7_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_9_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_11_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_1_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_3_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_5_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_7_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_9_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_11_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_1_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_3_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_5_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_7_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_9_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_11_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_13_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_15_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_17_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_19_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_21_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_23_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_25_Q : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_27_Q : STD_LOGIC; 
  signal idea_1_uart1_tx_sout_9350 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num2_16_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num1_16_0 : STD_LOGIC; 
  signal N835 : STD_LOGIC; 
  signal idea_1_uart1_tx_paritycycle16 : STD_LOGIC; 
  signal N831 : STD_LOGIC; 
  signal idea_1_idea1_ke6_0_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_0_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_90_57_0 : STD_LOGIC; 
  signal N287 : STD_LOGIC; 
  signal idea_1_idea1_ke4_10_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_91_57_0 : STD_LOGIC; 
  signal N289 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_92_57_0 : STD_LOGIC; 
  signal N291 : STD_LOGIC; 
  signal idea_1_idea1_ke4_12_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_93_57_0 : STD_LOGIC; 
  signal N293 : STD_LOGIC; 
  signal idea_1_idea1_ke4_13_0 : STD_LOGIC; 
  signal N711 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_46_57_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_46_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_95_57_0 : STD_LOGIC; 
  signal N297 : STD_LOGIC; 
  signal idea_1_idea1_ke4_15_0 : STD_LOGIC; 
  signal N714 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_33_21_0 : STD_LOGIC; 
  signal N717 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_34_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_34_57_0 : STD_LOGIC; 
  signal N720 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_35_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_35_57_0 : STD_LOGIC; 
  signal N723 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_36_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_36_57_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_5_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_5_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_6_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_6_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_7_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_7_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_8_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_8_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_9_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_9_0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2494 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2694 : STD_LOGIC; 
  signal N837 : STD_LOGIC; 
  signal N623 : STD_LOGIC; 
  signal N621 : STD_LOGIC; 
  signal N683 : STD_LOGIC; 
  signal N708 : STD_LOGIC; 
  signal N681 : STD_LOGIC; 
  signal N677 : STD_LOGIC; 
  signal N675 : STD_LOGIC; 
  signal N726 : STD_LOGIC; 
  signal N729 : STD_LOGIC; 
  signal N732 : STD_LOGIC; 
  signal N673 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_37_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_37_57_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_38_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_38_57_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_39_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_39_57_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_88_57_0 : STD_LOGIC; 
  signal N313 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_89_57_0 : STD_LOGIC; 
  signal N315 : STD_LOGIC; 
  signal idea_1_idea1_ke4_9_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_10_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_10_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_11_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_11_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_12_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_12_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_13_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_13_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_14_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_14_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_15_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_15_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_1_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_1_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_2_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_2_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_3_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_3_0 : STD_LOGIC; 
  signal idea_1_idea1_ke5_4_0 : STD_LOGIC; 
  signal idea_1_idea1_ke6_4_0 : STD_LOGIC; 
  signal N839 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_32_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_32_57_0 : STD_LOGIC; 
  signal N833 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_0_21_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_0_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_14_9_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_14_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_15_9_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_15_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_0_26_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_0_4_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_16_9_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_16_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_17_9_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_17_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_1_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_1_21_O : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_18_9_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_18_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_19_9_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_19_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_36_5_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_2_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_3_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_4_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_5_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_6_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_7_21_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_7_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_7_26_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_7_9_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_8_21_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_8_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_8_26_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_9_21_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_9_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_9_26_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_10_21_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_10_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_10_26_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_11_21_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_11_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_11_26_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_12_21_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_12_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_20_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_12_26_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_21_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_13_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_22_21_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_22_9_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_30_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_14_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_23_26_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_23_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_23_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_31_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_15_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_32_10_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_16_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_24_26_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_24_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_16_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_24_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_33_10_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_32_43 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_32_48 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_25_26_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_25_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_17_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_25_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_34_10_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_34_43 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_34_48 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_26_26_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_26_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_18_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_26_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_35_10_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_35_43 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_35_48 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_27_26_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_27_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_19_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_27_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_36_10_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_28_26_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_28_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_28_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_37_10_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_37_43 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_37_48 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_29_26_SW0_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_29_26_0 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_29_21_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_38_10_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_39_48 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_39_43 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_38_43 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_38_48 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_80_57_SW1_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_81_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_82_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_90_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_83_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_91_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_84_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_92_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_85_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_93_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_86_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_94_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_87_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_95_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_88_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_89_57_SW2_O : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000049_O : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000012_O : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin1_2_DYMUX_9596 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin1_2_CLKINV_9587 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin1_2_CEINV_9586 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_1_DXMUX_9634 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_1_DYMUX_9620 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_1_CLKINV_9610 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_1_CEINV_9609 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_3_DXMUX_9672 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_3_DYMUX_9658 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_3_CLKINV_9648 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_3_CEINV_9647 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_5_DXMUX_9710 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_5_DYMUX_9696 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_5_CLKINV_9686 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_5_CEINV_9685 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_7_DXMUX_9748 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_7_DYMUX_9734 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_7_CLKINV_9724 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_7_CEINV_9723 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_9_DXMUX_9786 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_9_DYMUX_9772 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_9_CLKINV_9762 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_9_CEINV_9761 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_1_DXMUX_9824 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_1_DYMUX_9810 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_1_CLKINV_9800 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_1_CEINV_9799 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_3_DXMUX_9862 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_3_DYMUX_9848 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_3_CLKINV_9838 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_3_CEINV_9837 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_5_DXMUX_9900 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_5_DYMUX_9886 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_5_CLKINV_9876 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_5_CEINV_9875 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_7_DXMUX_9938 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_7_DYMUX_9924 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_7_CLKINV_9914 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_7_CEINV_9913 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_9_DXMUX_9976 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_9_DYMUX_9962 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_9_CLKINV_9952 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_9_CEINV_9951 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_1_DXMUX_10014 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_1_DYMUX_10000 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_1_CLKINV_9990 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_1_CEINV_9989 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_3_DXMUX_10052 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_3_DYMUX_10038 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_3_CLKINV_10028 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_3_CEINV_10027 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_5_DXMUX_10090 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_5_DYMUX_10076 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_5_CLKINV_10066 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_5_CEINV_10065 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_7_DXMUX_10128 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_7_DYMUX_10114 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_7_CLKINV_10104 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_7_CEINV_10103 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_9_DXMUX_10166 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_9_DYMUX_10152 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_9_CLKINV_10142 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_9_CEINV_10141 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_1_DXMUX_10204 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_1_DYMUX_10190 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_1_CLKINV_10180 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_1_CEINV_10179 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_3_DXMUX_10242 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_3_DYMUX_10228 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_3_CLKINV_10218 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_3_CEINV_10217 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_5_DXMUX_10280 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_5_DYMUX_10266 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_5_CLKINV_10256 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_5_CEINV_10255 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_7_DXMUX_10318 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_7_DYMUX_10304 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_7_CLKINV_10294 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_7_CEINV_10293 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_9_DXMUX_10356 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_9_DYMUX_10342 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_9_CLKINV_10332 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_9_CEINV_10331 : STD_LOGIC; 
  signal idea_1_idea1_roucou_should_reset_not0001 : STD_LOGIC; 
  signal idea_1_idea1_roucou_NEXT_STATE_1_DYMUX_10380 : STD_LOGIC; 
  signal idea_1_idea1_roucou_NEXT_STATE_mux0006_1_1_10377 : STD_LOGIC; 
  signal idea_1_idea1_roucou_NEXT_STATE_1_SRINV_10371 : STD_LOGIC; 
  signal idea_1_idea1_roucou_NEXT_STATE_1_CLKINV_10370 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin1_not0001 : STD_LOGIC; 
  signal idea_1_idea1_roucou_NEXT_STATE_2_DYMUX_10414 : STD_LOGIC; 
  signal idea_1_idea1_roucou_NEXT_STATE_mux0006_0_1 : STD_LOGIC; 
  signal idea_1_idea1_roucou_NEXT_STATE_2_SRINV_10406 : STD_LOGIC; 
  signal idea_1_idea1_roucou_NEXT_STATE_2_CLKINV_10405 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdatardy_not0001_pack_3 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdatardy_DYMUX_10450 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdatardy_and0001 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdatardy_CLKINV_10439 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdatardy_CEINV_10438 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_11_DXMUX_10500 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_11_FXMUX_10499 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_11_DYMUX_10486 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_11_GYMUX_10485 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_11_CLKINV_10476 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_11_CEINV_10475 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_13_DXMUX_10540 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_13_FXMUX_10539 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_13_DYMUX_10526 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_13_GYMUX_10525 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_13_CLKINV_10516 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_13_CEINV_10515 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_15_DXMUX_10580 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_15_FXMUX_10579 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_15_DYMUX_10566 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_15_GYMUX_10565 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_15_CLKINV_10556 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_15_CEINV_10555 : STD_LOGIC; 
  signal idea_1_uart1_rx_paritygen_DXMUX_10619 : STD_LOGIC; 
  signal idea_1_uart1_rx_paritygen_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_paritygen_DYMUX_10605 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxparity_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_paritygen_SRINV_10595 : STD_LOGIC; 
  signal idea_1_uart1_rx_paritygen_CLKINV_10594 : STD_LOGIC; 
  signal idea_1_uart1_tx_txclk_not0002_inv : STD_LOGIC; 
  signal idea_1_uart1_tx_cnt_2_DYMUX_10645 : STD_LOGIC; 
  signal idea_1_uart1_tx_cnt_2_CLKINV_10635 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_1_DXMUX_10694 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_1_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_1_DYMUX_10679 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_0_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_1_SRINV_10669 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_1_CLKINV_10668 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_3_DXMUX_10734 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_3_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_3_DYMUX_10719 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_2_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_3_SRINV_10709 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_3_CLKINV_10708 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_5_DXMUX_10774 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_5_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_5_DYMUX_10759 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_4_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_5_SRINV_10749 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_5_CLKINV_10748 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_7_DXMUX_10814 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_7_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_7_DYMUX_10799 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_6_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_7_SRINV_10789 : STD_LOGIC; 
  signal idea_1_uart1_rx_rsr_7_CLKINV_10788 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_1_DXMUX_10855 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_1_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_1_DYMUX_10841 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_0_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_1_SRINV_10833 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_1_CLKINV_10832 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_3_DXMUX_10897 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_3_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_3_DYMUX_10883 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_2_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_3_SRINV_10875 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_3_CLKINV_10874 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_5_DXMUX_10939 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_5_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_5_DYMUX_10925 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_4_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_5_SRINV_10917 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_5_CLKINV_10916 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_7_DXMUX_10981 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_7_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_7_DYMUX_10967 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_6_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_7_SRINV_10959 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_7_CLKINV_10958 : STD_LOGIC; 
  signal idea_1_LEDs_3_REVUSED_11007 : STD_LOGIC; 
  signal idea_1_LEDs_3_DYMUX_11006 : STD_LOGIC; 
  signal idea_1_LEDs_3_mux000026 : STD_LOGIC; 
  signal idea_1_LEDs_3_SRINV_10996 : STD_LOGIC; 
  signal idea_1_LEDs_3_CLKINV_10995 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_11_DXMUX_11046 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_11_DYMUX_11032 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_11_CLKINV_11022 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_11_CEINV_11021 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_13_DXMUX_11084 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_13_DYMUX_11070 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_13_CLKINV_11060 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_13_CEINV_11059 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_15_DXMUX_11122 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_15_DYMUX_11108 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_15_CLKINV_11098 : STD_LOGIC; 
  signal idea_1_idea1_Re1_Q_15_CEINV_11097 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_11_DXMUX_11160 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_11_DYMUX_11146 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_11_CLKINV_11136 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_11_CEINV_11135 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_13_DXMUX_11198 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_13_DYMUX_11184 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_13_CLKINV_11174 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_13_CEINV_11173 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_15_DXMUX_11236 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_15_DYMUX_11222 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_15_CLKINV_11212 : STD_LOGIC; 
  signal idea_1_idea1_Re2_Q_15_CEINV_11211 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_11_DXMUX_11274 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_11_DYMUX_11260 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_11_CLKINV_11250 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_11_CEINV_11249 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_13_DXMUX_11312 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_13_DYMUX_11298 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_13_CLKINV_11288 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_13_CEINV_11287 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_15_DXMUX_11350 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_15_DYMUX_11336 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_15_CLKINV_11326 : STD_LOGIC; 
  signal idea_1_idea1_Re3_Q_15_CEINV_11325 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_11_DXMUX_11388 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_11_DYMUX_11374 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_11_CLKINV_11364 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_11_CEINV_11363 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_13_DXMUX_11426 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_13_DYMUX_11412 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_13_CLKINV_11402 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_13_CEINV_11401 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_15_DXMUX_11464 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_15_DYMUX_11450 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_15_CLKINV_11440 : STD_LOGIC; 
  signal idea_1_idea1_Re4_Q_15_CEINV_11439 : STD_LOGIC; 
  signal idea_1_uart1_tx_tag1_DXMUX_11504 : STD_LOGIC; 
  signal idea_1_uart1_tx_tag1_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_tx_tag1_DYMUX_11489 : STD_LOGIC; 
  signal idea_1_uart1_tx_txparity_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_tx_tag1_SRINV_11481 : STD_LOGIC; 
  signal idea_1_uart1_tx_tag1_CLKINV_11480 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxdatardy_DXMUX_11549 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxdatardy_mux0000 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxdatardy_DYMUX_11532 : STD_LOGIC; 
  signal idea_1_uart1_rx_parity_error_mux0000 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxdatardy_SRINV_11523 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxdatardy_CLKINV_11522 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxdatardy_CEINV_11521 : STD_LOGIC; 
  signal idea_1_byte_cntr_2_DXMUX_11593 : STD_LOGIC; 
  signal idea_1_byte_cntr_mux0000_2_Q : STD_LOGIC; 
  signal idea_1_byte_cntr_2_DYMUX_11580 : STD_LOGIC; 
  signal idea_1_byte_cntr_mux0000_3_Q : STD_LOGIC; 
  signal idea_1_byte_cntr_2_SRINV_11571 : STD_LOGIC; 
  signal idea_1_byte_cntr_2_CLKINV_11570 : STD_LOGIC; 
  signal idea_1_byte_cntr_2_CEINV_11569 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_s346 : STD_LOGIC; 
  signal idea_1_idea1_roucou_should_increment_not0001 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd4_DXMUX_11659 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd4_In : STD_LOGIC; 
  signal idea_1_state_FSM_FFd4_DYMUX_11646 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd4_SRINV_11636 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd4_CLKINV_11635 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd6_DXMUX_11692 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd6_In_11689 : STD_LOGIC; 
  signal N21_pack_2 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd6_SRINV_11677 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd6_CLKINV_11676 : STD_LOGIC; 
  signal idea_1_key_72_not0001 : STD_LOGIC; 
  signal idea_1_key_90_not0001 : STD_LOGIC; 
  signal idea_1_key_104_not0001 : STD_LOGIC; 
  signal idea_1_key_112_not0001 : STD_LOGIC; 
  signal idea_1_key_64_not0001 : STD_LOGIC; 
  signal idea_1_key_120_not0001 : STD_LOGIC; 
  signal idea_1_byte_cntr_not0001 : STD_LOGIC; 
  signal idea_1_byte_cntr_not000124_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_s78 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_s125 : STD_LOGIC; 
  signal clk_div_1_CLK_OUT1_DYMUX_11826 : STD_LOGIC; 
  signal clk_div_1_CLK_OUT1_BYINV_11825 : STD_LOGIC; 
  signal clk_div_1_CLK_OUT1_SRINVNOT : STD_LOGIC; 
  signal clk_div_1_CLK_OUT1_CLKINV_11823 : STD_LOGIC; 
  signal clk_div_1_CLK_OUT1_CEINVNOT : STD_LOGIC; 
  signal idea_1_uart1_tx_txdone1_DXMUX_11860 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdone : STD_LOGIC; 
  signal idea_1_uart1_tx_txdone_or000010_pack_1 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdone1_CLKINV_11844 : STD_LOGIC; 
  signal idea_1_uart1_tx_tag2_DXMUX_11894 : STD_LOGIC; 
  signal idea_1_uart1_tx_tsr_7_and0000 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdone_or0000_pack_2 : STD_LOGIC; 
  signal idea_1_uart1_tx_tag2_CLKINV_11876 : STD_LOGIC; 
  signal idea_1_key_0_not0001 : STD_LOGIC; 
  signal idea_1_x1_0_not0001 : STD_LOGIC; 
  signal idea_1_x1_15_not0001 : STD_LOGIC; 
  signal idea_1_x2_10_not0001 : STD_LOGIC; 
  signal idea_1_key_8_not0001 : STD_LOGIC; 
  signal idea_1_N39 : STD_LOGIC; 
  signal idea_1_x3_10_not0001 : STD_LOGIC; 
  signal idea_1_x4_8_not0001 : STD_LOGIC; 
  signal idea_1_uart1_tx_write2_DXMUX_12013 : STD_LOGIC; 
  signal idea_1_uart1_tx_write2_DYMUX_12006 : STD_LOGIC; 
  signal idea_1_uart1_tx_write2_SRINV_12004 : STD_LOGIC; 
  signal idea_1_uart1_tx_write2_CLKINV_12003 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_1_DXMUX_12034 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_1_DYMUX_12028 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_1_CLKINV_12026 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_1_CEINV_12025 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_3_DXMUX_12054 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_3_DYMUX_12048 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_3_CLKINV_12046 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_3_CEINV_12045 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_5_DXMUX_12074 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_5_DYMUX_12068 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_5_CLKINV_12066 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_5_CEINV_12065 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_7_DXMUX_12094 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_7_DYMUX_12088 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_7_CLKINV_12086 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_7_CEINV_12085 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_9_DXMUX_12114 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_9_DYMUX_12108 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_9_CLKINV_12106 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_9_CEINV_12105 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_1_DXMUX_12134 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_1_DYMUX_12128 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_1_CLKINV_12126 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_1_CEINV_12125 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_3_DXMUX_12154 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_3_DYMUX_12148 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_3_CLKINV_12146 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_3_CEINV_12145 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_5_DXMUX_12174 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_5_DYMUX_12168 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_5_CLKINV_12166 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_5_CEINV_12165 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_7_DXMUX_12194 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_7_DYMUX_12188 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_7_CLKINV_12186 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_7_CEINV_12185 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_9_DXMUX_12214 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_9_DYMUX_12208 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_9_CLKINV_12206 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_9_CEINV_12205 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_1_DXMUX_12234 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_1_DYMUX_12228 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_1_CLKINV_12226 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_1_CEINV_12225 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_3_DXMUX_12254 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_3_DYMUX_12248 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_3_CLKINV_12246 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_3_CEINV_12245 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_5_DXMUX_12274 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_5_DYMUX_12268 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_5_CLKINV_12266 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_5_CEINV_12265 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_7_DXMUX_12294 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_7_DYMUX_12288 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_7_CLKINV_12286 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_7_CEINV_12285 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_9_DXMUX_12314 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_9_DYMUX_12308 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_9_CLKINV_12306 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_9_CEINV_12305 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_1_DXMUX_12334 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_1_DYMUX_12328 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_1_CLKINV_12326 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_1_CEINV_12325 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_3_DXMUX_12354 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_3_DYMUX_12348 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_3_CLKINV_12346 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_3_CEINV_12345 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_5_DXMUX_12374 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_5_DYMUX_12368 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_5_CLKINV_12366 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_5_CEINV_12365 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_7_DXMUX_12394 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_7_DYMUX_12388 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_7_CLKINV_12386 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_7_CEINV_12385 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_9_DXMUX_12414 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_9_DYMUX_12408 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_9_CLKINV_12406 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_9_CEINV_12405 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_1_DXMUX_12434 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_1_DYMUX_12428 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_1_CLKINV_12426 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_1_CEINV_12425 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_3_DXMUX_12454 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_3_DYMUX_12448 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_3_CLKINV_12446 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_3_CEINV_12445 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_5_DXMUX_12474 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_5_DYMUX_12468 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_5_CLKINV_12466 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_5_CEINV_12465 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_7_DXMUX_12494 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_7_DYMUX_12488 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_7_CLKINV_12486 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_7_CEINV_12485 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_9_DXMUX_12514 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_9_DYMUX_12508 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_9_CLKINV_12506 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_9_CEINV_12505 : STD_LOGIC; 
  signal idea_1_write_DXMUX_12643 : STD_LOGIC; 
  signal idea_1_write_mux0000_12640 : STD_LOGIC; 
  signal N841_pack_2 : STD_LOGIC; 
  signal idea_1_write_SRINV_12627 : STD_LOGIC; 
  signal idea_1_write_CLKINV_12626 : STD_LOGIC; 
  signal idea_1_uart1_tx_paritycycle31_12969 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxcnt_0_DXMUX_13212 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxcnt_0_DYMUX_13206 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxcnt_0_SRINV_13196 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxcnt_0_CLKINV_13195 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_1_DYMUX_13226 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_1_SRINV_13224 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_1_CLKINV_13223 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_1_CEINV_13222 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_2_DYMUX_13241 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_2_SRINV_13239 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_2_CLKINV_13238 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_2_CEINV_13237 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_3_DYMUX_13256 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_3_SRINV_13254 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_3_CLKINV_13253 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_3_CEINV_13252 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_4_DYMUX_13271 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_4_SRINV_13269 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_4_CLKINV_13268 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_0_4_CEINV_13267 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_12_DYMUX_13286 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_12_SRINV_13284 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_12_CLKINV_13283 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_12_CEINV_13282 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_3_DYMUX_13301 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_3_SRINV_13299 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_3_CLKINV_13298 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_3_CEINV_13297 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_4_DYMUX_13316 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_4_SRINV_13314 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_4_CLKINV_13313 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_4_CEINV_13312 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_5_DYMUX_13331 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_5_SRINV_13329 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_5_CLKINV_13328 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_5_CEINV_13327 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_2_DYMUX_13346 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_2_SRINV_13344 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_2_CLKINV_13343 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_2_CEINV_13342 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_3_DYMUX_13361 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_3_SRINV_13359 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_3_CLKINV_13358 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_3_CEINV_13357 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_4_DYMUX_13376 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_4_SRINV_13374 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_4_CLKINV_13373 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_4_CEINV_13372 : STD_LOGIC; 
  signal idea_1_uart1_rx_hunt_DXMUX_13394 : STD_LOGIC; 
  signal idea_1_uart1_rx_hunt_BXINV_13393 : STD_LOGIC; 
  signal idea_1_uart1_rx_hunt_REVUSED_13392 : STD_LOGIC; 
  signal idea_1_uart1_rx_hunt_SRINV_13390 : STD_LOGIC; 
  signal idea_1_uart1_rx_hunt_CLKINV_13389 : STD_LOGIC; 
  signal idea_1_uart1_rx_hunt_CEINV_13388 : STD_LOGIC; 
  signal N877 : STD_LOGIC; 
  signal N843_pack_1 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd2_DXMUX_13437 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd2_BXINV_13436 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd2_REVUSED_13435 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd2_SRINV_13433 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd2_CLKINV_13432 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd2_CEINV_13431 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd9_DXMUX_13468 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd9_DYMUX_13462 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd10_In : STD_LOGIC; 
  signal idea_1_state_FSM_FFd9_SRINV_13452 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd9_CLKINV_13451 : STD_LOGIC; 
  signal idea_1_uart1_rx_overrun_DXMUX_13503 : STD_LOGIC; 
  signal idea_1_uart1_rx_overrun_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_overrun_not0001_pack_3 : STD_LOGIC; 
  signal idea_1_uart1_rx_overrun_CLKINV_13486 : STD_LOGIC; 
  signal idea_1_uart1_rx_overrun_CEINV_13485 : STD_LOGIC; 
  signal idea_1_x3_0_not0001 : STD_LOGIC; 
  signal idea_1_x2_0_not0001 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_16_4_13556 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_10_4_13549 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_17_4_13580 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_11_4_13573 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_20_9_13604 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_10_9_13597 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_18_4_13628 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_20_4_13621 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_19_4_13652 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_12_4_13645 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_4_9_13676 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_11_9_13669 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_23_4_13700 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_13_4_13693 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_21_9_13724 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_12_9_13717 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_24_4_13748 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_30_4_13741 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_25_4_13772 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_14_4_13765 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_25_9_13796 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_13_9_13789 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_26_4_13820 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_31_4_13813 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_27_4_13844 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_15_4_13837 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_26_9_13868 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_30_9_13861 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin1_0_DXMUX_13895 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin1_0_DYMUX_13889 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin1_0_CLKINV_13879 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin1_0_CEINV_13878 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_24_9_13921 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_23_9_13914 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_27_9_13945 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_31_9_13938 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O286_13969 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_32_5_13962 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O306_13993 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_33_5_13986 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O326_14017 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_34_5_14010 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_17_26_14041 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_1_26_14034 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O46_14065 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_35_5_14058 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_29_4_14089 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_28_4_14082 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_18_26_14113 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_2_26_14106 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_29_9_14137 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_28_9_14130 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O86_14161 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_37_5_14154 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O106_14185 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_38_5_14178 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_19_26_14209 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_3_26_14202 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_20_26_14233 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_4_26_14226 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_30_26_14257 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_5_26_14250 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_13_26_14281 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_6_26_14274 : STD_LOGIC; 
  signal idea_1_x1_11_DXMUX_14299 : STD_LOGIC; 
  signal idea_1_x1_11_DYMUX_14293 : STD_LOGIC; 
  signal idea_1_x1_11_CLKINV_14291 : STD_LOGIC; 
  signal idea_1_x1_11_CEINV_14290 : STD_LOGIC; 
  signal idea_1_key_31_not0001 : STD_LOGIC; 
  signal idea_1_key_20_not0001 : STD_LOGIC; 
  signal idea_1_x1_13_DXMUX_14343 : STD_LOGIC; 
  signal idea_1_x1_13_DYMUX_14337 : STD_LOGIC; 
  signal idea_1_x1_13_CLKINV_14335 : STD_LOGIC; 
  signal idea_1_x1_13_CEINV_14334 : STD_LOGIC; 
  signal idea_1_x1_15_DXMUX_14363 : STD_LOGIC; 
  signal idea_1_x1_15_DYMUX_14357 : STD_LOGIC; 
  signal idea_1_x1_15_CLKINV_14355 : STD_LOGIC; 
  signal idea_1_x1_15_CEINV_14354 : STD_LOGIC; 
  signal idea_1_x2_11_DXMUX_14383 : STD_LOGIC; 
  signal idea_1_x2_11_DYMUX_14377 : STD_LOGIC; 
  signal idea_1_x2_11_CLKINV_14375 : STD_LOGIC; 
  signal idea_1_x2_11_CEINV_14374 : STD_LOGIC; 
  signal idea_1_x2_13_DXMUX_14403 : STD_LOGIC; 
  signal idea_1_x2_13_DYMUX_14397 : STD_LOGIC; 
  signal idea_1_x2_13_CLKINV_14395 : STD_LOGIC; 
  signal idea_1_x2_13_CEINV_14394 : STD_LOGIC; 
  signal idea_1_x2_15_DXMUX_14423 : STD_LOGIC; 
  signal idea_1_x2_15_DYMUX_14417 : STD_LOGIC; 
  signal idea_1_x2_15_CLKINV_14415 : STD_LOGIC; 
  signal idea_1_x2_15_CEINV_14414 : STD_LOGIC; 
  signal idea_1_x3_11_DXMUX_14443 : STD_LOGIC; 
  signal idea_1_x3_11_DYMUX_14437 : STD_LOGIC; 
  signal idea_1_x3_11_CLKINV_14435 : STD_LOGIC; 
  signal idea_1_x3_11_CEINV_14434 : STD_LOGIC; 
  signal idea_1_x3_13_DXMUX_14463 : STD_LOGIC; 
  signal idea_1_x3_13_DYMUX_14457 : STD_LOGIC; 
  signal idea_1_x3_13_CLKINV_14455 : STD_LOGIC; 
  signal idea_1_x3_13_CEINV_14454 : STD_LOGIC; 
  signal idea_1_x3_15_DXMUX_14483 : STD_LOGIC; 
  signal idea_1_x3_15_DYMUX_14477 : STD_LOGIC; 
  signal idea_1_x3_15_CLKINV_14475 : STD_LOGIC; 
  signal idea_1_x3_15_CEINV_14474 : STD_LOGIC; 
  signal idea_1_x4_11_DXMUX_14503 : STD_LOGIC; 
  signal idea_1_x4_11_DYMUX_14497 : STD_LOGIC; 
  signal idea_1_x4_11_CLKINV_14495 : STD_LOGIC; 
  signal idea_1_x4_11_CEINV_14494 : STD_LOGIC; 
  signal idea_1_x4_13_DXMUX_14523 : STD_LOGIC; 
  signal idea_1_x4_13_DYMUX_14517 : STD_LOGIC; 
  signal idea_1_x4_13_CLKINV_14515 : STD_LOGIC; 
  signal idea_1_x4_13_CEINV_14514 : STD_LOGIC; 
  signal idea_1_x4_15_DXMUX_14543 : STD_LOGIC; 
  signal idea_1_x4_15_DYMUX_14537 : STD_LOGIC; 
  signal idea_1_x4_15_CLKINV_14535 : STD_LOGIC; 
  signal idea_1_x4_15_CEINV_14534 : STD_LOGIC; 
  signal idea_1_start_idea_DXMUX_14576 : STD_LOGIC; 
  signal idea_1_start_idea_mux0000_14573 : STD_LOGIC; 
  signal N23_pack_2 : STD_LOGIC; 
  signal idea_1_start_idea_CLKINV_14561 : STD_LOGIC; 
  signal idea_1_start_idea_CEINVNOT : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_31_26_14602 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_14_26_14595 : STD_LOGIC; 
  signal N589 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_15_26_14619 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_33_57_14650 : STD_LOGIC; 
  signal idea_1_idea1_ke4_8_Q : STD_LOGIC; 
  signal idea_1_idea1_ke4_11_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1099 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2499 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16137 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2699 : STD_LOGIC; 
  signal idea_1_key_1_DXMUX_14728 : STD_LOGIC; 
  signal idea_1_key_1_DYMUX_14722 : STD_LOGIC; 
  signal idea_1_key_1_CLKINV_14720 : STD_LOGIC; 
  signal idea_1_key_1_CEINV_14719 : STD_LOGIC; 
  signal idea_1_key_3_DXMUX_14748 : STD_LOGIC; 
  signal idea_1_key_3_DYMUX_14742 : STD_LOGIC; 
  signal idea_1_key_3_CLKINV_14740 : STD_LOGIC; 
  signal idea_1_key_3_CEINV_14739 : STD_LOGIC; 
  signal idea_1_key_5_DXMUX_14768 : STD_LOGIC; 
  signal idea_1_key_5_DYMUX_14762 : STD_LOGIC; 
  signal idea_1_key_5_CLKINV_14760 : STD_LOGIC; 
  signal idea_1_key_5_CEINV_14759 : STD_LOGIC; 
  signal idea_1_key_7_DXMUX_14788 : STD_LOGIC; 
  signal idea_1_key_7_DYMUX_14782 : STD_LOGIC; 
  signal idea_1_key_7_CLKINV_14780 : STD_LOGIC; 
  signal idea_1_key_7_CEINV_14779 : STD_LOGIC; 
  signal idea_1_key_9_DXMUX_14808 : STD_LOGIC; 
  signal idea_1_key_9_DYMUX_14802 : STD_LOGIC; 
  signal idea_1_key_9_CLKINV_14800 : STD_LOGIC; 
  signal idea_1_key_9_CEINV_14799 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_11_DXMUX_14828 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_11_DYMUX_14822 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_11_CLKINV_14820 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_11_CEINV_14819 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_13_DXMUX_14848 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_13_DYMUX_14842 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_13_CLKINV_14840 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_13_CEINV_14839 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_15_DXMUX_14868 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_15_DYMUX_14862 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_15_CLKINV_14860 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_3_Q_15_CEINV_14859 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_11_DXMUX_14888 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_11_DYMUX_14882 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_11_CLKINV_14880 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_11_CEINV_14879 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_13_DXMUX_14908 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_13_DYMUX_14902 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_13_CLKINV_14900 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_13_CEINV_14899 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_15_DXMUX_14928 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_15_DYMUX_14922 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_15_CLKINV_14920 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_4_Q_15_CEINV_14919 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_11_DXMUX_14948 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_11_DYMUX_14942 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_11_CLKINV_14940 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_11_CEINV_14939 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_13_DXMUX_14968 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_13_DYMUX_14962 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_13_CLKINV_14960 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_13_CEINV_14959 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_15_DXMUX_14988 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_15_DYMUX_14982 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_15_CLKINV_14980 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_6_Q_15_CEINV_14979 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_11_DXMUX_15008 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_11_DYMUX_15002 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_11_CLKINV_15000 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_11_CEINV_14999 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_13_DXMUX_15028 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_13_DYMUX_15022 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_13_CLKINV_15020 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_13_CEINV_15019 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_15_DXMUX_15048 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_15_DYMUX_15042 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_15_CLKINV_15040 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_7_Q_15_CEINV_15039 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_11_DXMUX_15068 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_11_DYMUX_15062 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_11_CLKINV_15060 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_11_CEINV_15059 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_13_DXMUX_15088 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_13_DYMUX_15082 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_13_CLKINV_15080 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_13_CEINV_15079 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_15_DXMUX_15108 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_15_DYMUX_15102 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_15_CLKINV_15100 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_8_Q_15_CEINV_15099 : STD_LOGIC; 
  signal idea_1_idea1_roucou_NEXT_STATE_0_DXMUX_15141 : STD_LOGIC; 
  signal idea_1_idea1_roucou_NEXT_STATE_mux0006_2_1_15138 : STD_LOGIC; 
  signal idea_1_idea1_Res_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_roucou_NEXT_STATE_0_SRINV_15124 : STD_LOGIC; 
  signal idea_1_idea1_roucou_NEXT_STATE_0_CLKINV_15123 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_13_15311 : STD_LOGIC; 
  signal idea_1_txdata_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_15335 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_15328 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1011_15359 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10137 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1044_15383 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14132_15376 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1211_15407 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14137_15400 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1649_15431 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12137 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_15455 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_15448 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2244_15479 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1094 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O249_15503 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2811_15496 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2444_15527 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1294 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1244_15551 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1299 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal N33 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_sST_0_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4168_15623 : STD_LOGIC; 
  signal N865_pack_1 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O206 : STD_LOGIC; 
  signal idea_1_idea1_keyge_N11_pack_1 : STD_LOGIC; 
  signal idea_1_byte_cntr_4_DXMUX_15728 : STD_LOGIC; 
  signal idea_1_byte_cntr_mux0000_0_Q_15725 : STD_LOGIC; 
  signal N6_pack_2 : STD_LOGIC; 
  signal idea_1_byte_cntr_4_SRINV_15712 : STD_LOGIC; 
  signal idea_1_byte_cntr_4_CLKINV_15711 : STD_LOGIC; 
  signal idea_1_byte_cntr_4_CEINV_15710 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000012_15743 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000025_15755 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000062_15767 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6168_15791 : STD_LOGIC; 
  signal N867_pack_1 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal idea_1_key_101_DXMUX_15833 : STD_LOGIC; 
  signal idea_1_key_101_DYMUX_15827 : STD_LOGIC; 
  signal idea_1_key_101_CLKINV_15825 : STD_LOGIC; 
  signal idea_1_key_101_CEINV_15824 : STD_LOGIC; 
  signal idea_1_key_103_DXMUX_15853 : STD_LOGIC; 
  signal idea_1_key_103_DYMUX_15847 : STD_LOGIC; 
  signal idea_1_key_103_CLKINV_15845 : STD_LOGIC; 
  signal idea_1_key_103_CEINV_15844 : STD_LOGIC; 
  signal idea_1_key_111_DXMUX_15873 : STD_LOGIC; 
  signal idea_1_key_111_DYMUX_15867 : STD_LOGIC; 
  signal idea_1_key_111_CLKINV_15865 : STD_LOGIC; 
  signal idea_1_key_111_CEINV_15864 : STD_LOGIC; 
  signal idea_1_key_105_DXMUX_15893 : STD_LOGIC; 
  signal idea_1_key_105_DYMUX_15887 : STD_LOGIC; 
  signal idea_1_key_105_CLKINV_15885 : STD_LOGIC; 
  signal idea_1_key_105_CEINV_15884 : STD_LOGIC; 
  signal idea_1_key_113_DXMUX_15913 : STD_LOGIC; 
  signal idea_1_key_113_DYMUX_15907 : STD_LOGIC; 
  signal idea_1_key_113_CLKINV_15905 : STD_LOGIC; 
  signal idea_1_key_113_CEINV_15904 : STD_LOGIC; 
  signal idea_1_key_121_DXMUX_15933 : STD_LOGIC; 
  signal idea_1_key_121_DYMUX_15927 : STD_LOGIC; 
  signal idea_1_key_121_CLKINV_15925 : STD_LOGIC; 
  signal idea_1_key_121_CEINV_15924 : STD_LOGIC; 
  signal idea_1_key_107_DXMUX_15953 : STD_LOGIC; 
  signal idea_1_key_107_DYMUX_15947 : STD_LOGIC; 
  signal idea_1_key_107_CLKINV_15945 : STD_LOGIC; 
  signal idea_1_key_107_CEINV_15944 : STD_LOGIC; 
  signal idea_1_key_115_DXMUX_15973 : STD_LOGIC; 
  signal idea_1_key_115_DYMUX_15967 : STD_LOGIC; 
  signal idea_1_key_115_CLKINV_15965 : STD_LOGIC; 
  signal idea_1_key_115_CEINV_15964 : STD_LOGIC; 
  signal idea_1_key_123_DXMUX_15993 : STD_LOGIC; 
  signal idea_1_key_123_DYMUX_15987 : STD_LOGIC; 
  signal idea_1_key_123_CLKINV_15985 : STD_LOGIC; 
  signal idea_1_key_123_CEINV_15984 : STD_LOGIC; 
  signal idea_1_key_109_DXMUX_16013 : STD_LOGIC; 
  signal idea_1_key_109_DYMUX_16007 : STD_LOGIC; 
  signal idea_1_key_109_CLKINV_16005 : STD_LOGIC; 
  signal idea_1_key_109_CEINV_16004 : STD_LOGIC; 
  signal idea_1_key_117_DXMUX_16033 : STD_LOGIC; 
  signal idea_1_key_117_DYMUX_16027 : STD_LOGIC; 
  signal idea_1_key_117_CLKINV_16025 : STD_LOGIC; 
  signal idea_1_key_117_CEINV_16024 : STD_LOGIC; 
  signal idea_1_key_125_DXMUX_16053 : STD_LOGIC; 
  signal idea_1_key_125_DYMUX_16047 : STD_LOGIC; 
  signal idea_1_key_125_CLKINV_16045 : STD_LOGIC; 
  signal idea_1_key_125_CEINV_16044 : STD_LOGIC; 
  signal idea_1_key_119_DXMUX_16073 : STD_LOGIC; 
  signal idea_1_key_119_DYMUX_16067 : STD_LOGIC; 
  signal idea_1_key_119_CLKINV_16065 : STD_LOGIC; 
  signal idea_1_key_119_CEINV_16064 : STD_LOGIC; 
  signal idea_1_key_127_DXMUX_16093 : STD_LOGIC; 
  signal idea_1_key_127_DYMUX_16087 : STD_LOGIC; 
  signal idea_1_key_127_CLKINV_16085 : STD_LOGIC; 
  signal idea_1_key_127_CEINV_16084 : STD_LOGIC; 
  signal idea_1_uart1_rx_idle1_DYMUX_16105 : STD_LOGIC; 
  signal idea_1_uart1_rx_idle1_CLKINV_16102 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8168_16132 : STD_LOGIC; 
  signal N869_pack_1 : STD_LOGIC; 
  signal idea_1_uart1_rx_read2_DXMUX_16151 : STD_LOGIC; 
  signal idea_1_uart1_rx_read2_DYMUX_16144 : STD_LOGIC; 
  signal idea_1_uart1_rx_read2_SRINV_16142 : STD_LOGIC; 
  signal idea_1_uart1_rx_read2_CLKINV_16141 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_1_DXMUX_16177 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_1_DYMUX_16168 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_1_SRINV_16166 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_1_CLKINV_16165 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_1_CEINV_16164 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_3_DXMUX_16205 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_3_DYMUX_16196 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_3_SRINV_16194 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_3_CLKINV_16193 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_3_CEINV_16192 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_5_DXMUX_16233 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_5_DYMUX_16224 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_5_SRINV_16222 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_5_CLKINV_16221 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_5_CEINV_16220 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_7_DXMUX_16261 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_7_DYMUX_16252 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_7_SRINV_16250 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_7_CLKINV_16249 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_7_CEINV_16248 : STD_LOGIC; 
  signal idea_1_key_60_not0001 : STD_LOGIC; 
  signal idea_1_key_40_not0001 : STD_LOGIC; 
  signal idea_1_key_100_not0001 : STD_LOGIC; 
  signal idea_1_key_32_not0001 : STD_LOGIC; 
  signal idea_1_uart1_tx_cnt_0_DXMUX_16343 : STD_LOGIC; 
  signal idea_1_uart1_tx_cnt_0_DYMUX_16335 : STD_LOGIC; 
  signal idea_1_uart1_tx_cnt_0_SRINV_16325 : STD_LOGIC; 
  signal idea_1_uart1_tx_cnt_0_CLKINV_16324 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxclk_DYMUX_16355 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxclk_CLKINV_16353 : STD_LOGIC; 
  signal N709 : STD_LOGIC; 
  signal N706 : STD_LOGIC; 
  signal N705 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdone_or00004_16404 : STD_LOGIC; 
  signal N715 : STD_LOGIC; 
  signal N597 : STD_LOGIC; 
  signal N702 : STD_LOGIC; 
  signal N699 : STD_LOGIC; 
  signal N703 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_26_16488 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_41_16481 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_116_16512 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_18_16504 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_131_16536 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_13_16529 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_26_16560 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_41_16553 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_82_16584 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_82_16577 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_261_16608 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_92_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_13_16632 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_13_16625 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_26_16656 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_41_16649 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_261_16680 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_92_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_26_16704 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_41_16697 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_82_16728 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_82_16721 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_261_16752 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_92_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_13_16776 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_13_16769 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_26_16800 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_41_16793 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_261_16824 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_92_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_26_16848 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_41_16841 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_82_16872 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_82_16865 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_261_16896 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_92_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_82_16920 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_13_16913 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_26_16944 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_41_16937 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_261_16968 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_92_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_26_16992 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_41_16985 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_261_17016 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_92_pack_1 : STD_LOGIC; 
  signal N718 : STD_LOGIC; 
  signal N697 : STD_LOGIC; 
  signal N700 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_82_17076 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_81_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_261_17100 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_92_pack_1 : STD_LOGIC; 
  signal idea_1_uart1_tx_txclk_DYMUX_17112 : STD_LOGIC; 
  signal idea_1_uart1_tx_txclk_CLKINV_17109 : STD_LOGIC; 
  signal idea_1_uart1_tx_txclk_CEINV_17108 : STD_LOGIC; 
  signal idea_1_LEDs_1_DXMUX_17138 : STD_LOGIC; 
  signal idea_1_LEDs_1_DYMUX_17131 : STD_LOGIC; 
  signal idea_1_LEDs_1_SRINV_17129 : STD_LOGIC; 
  signal idea_1_LEDs_1_CLKINV_17128 : STD_LOGIC; 
  signal idea_1_LEDs_1_CEINV_17127 : STD_LOGIC; 
  signal idea_1_LEDs_2_DYMUX_17153 : STD_LOGIC; 
  signal idea_1_LEDs_2_SRINV_17151 : STD_LOGIC; 
  signal idea_1_LEDs_2_CLKINV_17150 : STD_LOGIC; 
  signal idea_1_LEDs_2_CEINV_17149 : STD_LOGIC; 
  signal idea_1_idea1_roucou_CURRENT_STATE_1_DXMUX_17171 : STD_LOGIC; 
  signal idea_1_idea1_roucou_CURRENT_STATE_1_DYMUX_17166 : STD_LOGIC; 
  signal idea_1_idea1_roucou_CURRENT_STATE_1_CLKINV_17164 : STD_LOGIC; 
  signal idea_1_idea1_roucou_CURRENT_STATE_2_DYMUX_17180 : STD_LOGIC; 
  signal idea_1_idea1_roucou_CURRENT_STATE_2_CLKINV_17178 : STD_LOGIC; 
  signal idea_1_N14 : STD_LOGIC; 
  signal N15_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_3_1_DXMUX_17239 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_3_1_FXMUX_17238 : STD_LOGIC; 
  signal idea_1_idea1_roucou_S_i_not0001 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_3_1_SRINV_17224 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_3_1_CLKINV_17223 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_3_1_CEINV_17222 : STD_LOGIC; 
  signal N721 : STD_LOGIC; 
  signal N688 : STD_LOGIC; 
  signal N696 : STD_LOGIC; 
  signal N724 : STD_LOGIC; 
  signal N691 : STD_LOGIC; 
  signal N693 : STD_LOGIC; 
  signal N649 : STD_LOGIC; 
  signal N694 : STD_LOGIC; 
  signal idea_1_uart1_rx_parity_error_not0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_rhr_not0001_pack_1 : STD_LOGIC; 
  signal N727 : STD_LOGIC; 
  signal N655 : STD_LOGIC; 
  signal N690 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd12_DYMUX_17408 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd12_BYINV_17407 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd12_SRINV_17406 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd12_CLKINV_17405 : STD_LOGIC; 
  signal N610 : STD_LOGIC; 
  signal N687 : STD_LOGIC; 
  signal idea_1_uart1_rx_rx1_DYMUX_17442 : STD_LOGIC; 
  signal idea_1_uart1_rx_rx1_CLKINV_17440 : STD_LOGIC; 
  signal N730 : STD_LOGIC; 
  signal N712 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin_2_DXMUX_17498 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin_mux0002_2_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_N01_pack_5 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin_2_SRINV_17483 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin_2_CLKINV_17482 : STD_LOGIC; 
  signal N671 : STD_LOGIC; 
  signal N618 : STD_LOGIC; 
  signal N576 : STD_LOGIC; 
  signal N619 : STD_LOGIC; 
  signal N733 : STD_LOGIC; 
  signal idea_1_uart1_rx_hunt_or0000 : STD_LOGIC; 
  signal idea_1_uart1_rx_hunt_and0000 : STD_LOGIC; 
  signal N616 : STD_LOGIC; 
  signal N615 : STD_LOGIC; 
  signal N613 : STD_LOGIC; 
  signal N612 : STD_LOGIC; 
  signal N646 : STD_LOGIC; 
  signal N588 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_2_4_17680 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_1_4_17673 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_2_9_17704 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_0_9_17697 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_4_4_17728 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_3_4_17721 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_6_9_17752 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_3_9_17745 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_6_4_17776 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_5_4_17769 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_9_9_17800 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_5_9_17793 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_8_4_17824 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_7_4_17817 : STD_LOGIC; 
  signal N586 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_9_4_17841 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10132 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_8_9_17865 : STD_LOGIC; 
  signal N664 : STD_LOGIC; 
  signal N667 : STD_LOGIC; 
  signal idea_1_x1_1_DXMUX_17914 : STD_LOGIC; 
  signal idea_1_x1_1_DYMUX_17908 : STD_LOGIC; 
  signal idea_1_x1_1_CLKINV_17906 : STD_LOGIC; 
  signal idea_1_x1_1_CEINV_17905 : STD_LOGIC; 
  signal idea_1_x1_3_DXMUX_17934 : STD_LOGIC; 
  signal idea_1_x1_3_DYMUX_17928 : STD_LOGIC; 
  signal idea_1_x1_3_CLKINV_17926 : STD_LOGIC; 
  signal idea_1_x1_3_CEINV_17925 : STD_LOGIC; 
  signal idea_1_x1_5_DXMUX_17954 : STD_LOGIC; 
  signal idea_1_x1_5_DYMUX_17948 : STD_LOGIC; 
  signal idea_1_x1_5_CLKINV_17946 : STD_LOGIC; 
  signal idea_1_x1_5_CEINV_17945 : STD_LOGIC; 
  signal idea_1_x2_1_DXMUX_17974 : STD_LOGIC; 
  signal idea_1_x2_1_DYMUX_17968 : STD_LOGIC; 
  signal idea_1_x2_1_CLKINV_17966 : STD_LOGIC; 
  signal idea_1_x2_1_CEINV_17965 : STD_LOGIC; 
  signal idea_1_x1_7_DXMUX_17994 : STD_LOGIC; 
  signal idea_1_x1_7_DYMUX_17988 : STD_LOGIC; 
  signal idea_1_x1_7_CLKINV_17986 : STD_LOGIC; 
  signal idea_1_x1_7_CEINV_17985 : STD_LOGIC; 
  signal idea_1_x2_3_DXMUX_18014 : STD_LOGIC; 
  signal idea_1_x2_3_DYMUX_18008 : STD_LOGIC; 
  signal idea_1_x2_3_CLKINV_18006 : STD_LOGIC; 
  signal idea_1_x2_3_CEINV_18005 : STD_LOGIC; 
  signal idea_1_x1_9_DXMUX_18034 : STD_LOGIC; 
  signal idea_1_x1_9_DYMUX_18028 : STD_LOGIC; 
  signal idea_1_x1_9_CLKINV_18026 : STD_LOGIC; 
  signal idea_1_x1_9_CEINV_18025 : STD_LOGIC; 
  signal idea_1_x2_5_DXMUX_18054 : STD_LOGIC; 
  signal idea_1_x2_5_DYMUX_18048 : STD_LOGIC; 
  signal idea_1_x2_5_CLKINV_18046 : STD_LOGIC; 
  signal idea_1_x2_5_CEINV_18045 : STD_LOGIC; 
  signal idea_1_x3_1_DXMUX_18074 : STD_LOGIC; 
  signal idea_1_x3_1_DYMUX_18068 : STD_LOGIC; 
  signal idea_1_x3_1_CLKINV_18066 : STD_LOGIC; 
  signal idea_1_x3_1_CEINV_18065 : STD_LOGIC; 
  signal idea_1_x2_7_DXMUX_18094 : STD_LOGIC; 
  signal idea_1_x2_7_DYMUX_18088 : STD_LOGIC; 
  signal idea_1_x2_7_CLKINV_18086 : STD_LOGIC; 
  signal idea_1_x2_7_CEINV_18085 : STD_LOGIC; 
  signal idea_1_x3_3_DXMUX_18114 : STD_LOGIC; 
  signal idea_1_x3_3_DYMUX_18108 : STD_LOGIC; 
  signal idea_1_x3_3_CLKINV_18106 : STD_LOGIC; 
  signal idea_1_x3_3_CEINV_18105 : STD_LOGIC; 
  signal idea_1_x4_1_DXMUX_18134 : STD_LOGIC; 
  signal idea_1_x4_1_DYMUX_18128 : STD_LOGIC; 
  signal idea_1_x4_1_CLKINV_18126 : STD_LOGIC; 
  signal idea_1_x4_1_CEINV_18125 : STD_LOGIC; 
  signal idea_1_x2_9_DXMUX_18154 : STD_LOGIC; 
  signal idea_1_x2_9_DYMUX_18148 : STD_LOGIC; 
  signal idea_1_x2_9_CLKINV_18146 : STD_LOGIC; 
  signal idea_1_x2_9_CEINV_18145 : STD_LOGIC; 
  signal idea_1_x3_5_DXMUX_18174 : STD_LOGIC; 
  signal idea_1_x3_5_DYMUX_18168 : STD_LOGIC; 
  signal idea_1_x3_5_CLKINV_18166 : STD_LOGIC; 
  signal idea_1_x3_5_CEINV_18165 : STD_LOGIC; 
  signal idea_1_x4_3_DXMUX_18194 : STD_LOGIC; 
  signal idea_1_x4_3_DYMUX_18188 : STD_LOGIC; 
  signal idea_1_x4_3_CLKINV_18186 : STD_LOGIC; 
  signal idea_1_x4_3_CEINV_18185 : STD_LOGIC; 
  signal idea_1_x3_7_DXMUX_18214 : STD_LOGIC; 
  signal idea_1_x3_7_DYMUX_18208 : STD_LOGIC; 
  signal idea_1_x3_7_CLKINV_18206 : STD_LOGIC; 
  signal idea_1_x3_7_CEINV_18205 : STD_LOGIC; 
  signal idea_1_x4_5_DXMUX_18234 : STD_LOGIC; 
  signal idea_1_x4_5_DYMUX_18228 : STD_LOGIC; 
  signal idea_1_x4_5_CLKINV_18226 : STD_LOGIC; 
  signal idea_1_x4_5_CEINV_18225 : STD_LOGIC; 
  signal idea_1_x3_9_DXMUX_18254 : STD_LOGIC; 
  signal idea_1_x3_9_DYMUX_18248 : STD_LOGIC; 
  signal idea_1_x3_9_CLKINV_18246 : STD_LOGIC; 
  signal idea_1_x3_9_CEINV_18245 : STD_LOGIC; 
  signal idea_1_x4_7_DXMUX_18274 : STD_LOGIC; 
  signal idea_1_x4_7_DYMUX_18268 : STD_LOGIC; 
  signal idea_1_x4_7_CLKINV_18266 : STD_LOGIC; 
  signal idea_1_x4_7_CEINV_18265 : STD_LOGIC; 
  signal idea_1_x4_9_DXMUX_18294 : STD_LOGIC; 
  signal idea_1_x4_9_DYMUX_18288 : STD_LOGIC; 
  signal idea_1_x4_9_CLKINV_18286 : STD_LOGIC; 
  signal idea_1_x4_9_CEINV_18285 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000025_18308 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000062_18320 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000049_18332 : STD_LOGIC; 
  signal N607 : STD_LOGIC; 
  signal N609 : STD_LOGIC; 
  signal N643 : STD_LOGIC; 
  signal N585 : STD_LOGIC; 
  signal idea_1_key_50_not0001 : STD_LOGIC; 
  signal idea_1_N33_pack_1 : STD_LOGIC; 
  signal N637 : STD_LOGIC; 
  signal N640 : STD_LOGIC; 
  signal N604 : STD_LOGIC; 
  signal N606 : STD_LOGIC; 
  signal N634 : STD_LOGIC; 
  signal N582 : STD_LOGIC; 
  signal N631 : STD_LOGIC; 
  signal N583 : STD_LOGIC; 
  signal N628 : STD_LOGIC; 
  signal N661 : STD_LOGIC; 
  signal N600 : STD_LOGIC; 
  signal N603 : STD_LOGIC; 
  signal N625 : STD_LOGIC; 
  signal N579 : STD_LOGIC; 
  signal N595 : STD_LOGIC; 
  signal N580 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_114_18620 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_1141_18613 : STD_LOGIC; 
  signal N601 : STD_LOGIC; 
  signal N658 : STD_LOGIC; 
  signal idea_1_idea1_roucou_READY_DYMUX_18652 : STD_LOGIC; 
  signal idea_1_idea1_roucou_READY_CLKINV_18650 : STD_LOGIC; 
  signal N652 : STD_LOGIC; 
  signal N577 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1058_18701 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1049_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1849_18725 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3011_18718 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2049_18749 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1411_18742 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24132 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2044_18766 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2644_18797 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2132_18790 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1258_18821 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1249_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18137 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2137_18838 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2058_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2249_18893 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3211_18886 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O166 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3044_18910 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1644_18941 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1444_18934 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3058_18965 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3049_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1458_18989 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1449_pack_1 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2258_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O186 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3244_19030 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O844_19061 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12132 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2844_19085 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16132 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O411_19109 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1494_19102 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2458_19133 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2449_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3258_19157 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3249_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O126_19181 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1611 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1658_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1844_19229 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1499_19222 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O244_19253 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18132 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2832_19265 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2658_19289 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2649_pack_1 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1858_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2858_19337 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2849_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O444_19361 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1811 : STD_LOGIC; 
  signal N594 : STD_LOGIC; 
  signal N573 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20137 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2011 : STD_LOGIC; 
  signal N598 : STD_LOGIC; 
  signal N592 : STD_LOGIC; 
  signal N574 : STD_LOGIC; 
  signal idea_1_byte_cntr_or0000 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_1_DXMUX_19491 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_1_FXMUX_19490 : STD_LOGIC; 
  signal N591 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_1_SRINV_19474 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_1_CLKINV_19473 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_1_CEINV_19472 : STD_LOGIC; 
  signal idea_1_key_11_DXMUX_19512 : STD_LOGIC; 
  signal idea_1_key_11_DYMUX_19506 : STD_LOGIC; 
  signal idea_1_key_11_CLKINV_19504 : STD_LOGIC; 
  signal idea_1_key_11_CEINV_19503 : STD_LOGIC; 
  signal idea_1_key_13_DXMUX_19532 : STD_LOGIC; 
  signal idea_1_key_13_DYMUX_19526 : STD_LOGIC; 
  signal idea_1_key_13_CLKINV_19524 : STD_LOGIC; 
  signal idea_1_key_13_CEINV_19523 : STD_LOGIC; 
  signal idea_1_key_21_DXMUX_19552 : STD_LOGIC; 
  signal idea_1_key_21_DYMUX_19546 : STD_LOGIC; 
  signal idea_1_key_21_CLKINV_19544 : STD_LOGIC; 
  signal idea_1_key_21_CEINV_19543 : STD_LOGIC; 
  signal idea_1_key_15_DXMUX_19572 : STD_LOGIC; 
  signal idea_1_key_15_DYMUX_19566 : STD_LOGIC; 
  signal idea_1_key_15_CLKINV_19564 : STD_LOGIC; 
  signal idea_1_key_15_CEINV_19563 : STD_LOGIC; 
  signal idea_1_key_23_DXMUX_19592 : STD_LOGIC; 
  signal idea_1_key_23_DYMUX_19586 : STD_LOGIC; 
  signal idea_1_key_23_CLKINV_19584 : STD_LOGIC; 
  signal idea_1_key_23_CEINV_19583 : STD_LOGIC; 
  signal idea_1_key_31_DXMUX_19612 : STD_LOGIC; 
  signal idea_1_key_31_DYMUX_19606 : STD_LOGIC; 
  signal idea_1_key_31_CLKINV_19604 : STD_LOGIC; 
  signal idea_1_key_31_CEINV_19603 : STD_LOGIC; 
  signal idea_1_key_33_DXMUX_19632 : STD_LOGIC; 
  signal idea_1_key_33_DYMUX_19626 : STD_LOGIC; 
  signal idea_1_key_33_CLKINV_19624 : STD_LOGIC; 
  signal idea_1_key_33_CEINV_19623 : STD_LOGIC; 
  signal idea_1_key_41_DXMUX_19652 : STD_LOGIC; 
  signal idea_1_key_41_DYMUX_19646 : STD_LOGIC; 
  signal idea_1_key_41_CLKINV_19644 : STD_LOGIC; 
  signal idea_1_key_41_CEINV_19643 : STD_LOGIC; 
  signal idea_1_key_17_DXMUX_19672 : STD_LOGIC; 
  signal idea_1_key_17_DYMUX_19666 : STD_LOGIC; 
  signal idea_1_key_17_CLKINV_19664 : STD_LOGIC; 
  signal idea_1_key_17_CEINV_19663 : STD_LOGIC; 
  signal idea_1_key_25_DXMUX_19692 : STD_LOGIC; 
  signal idea_1_key_25_DYMUX_19686 : STD_LOGIC; 
  signal idea_1_key_25_CLKINV_19684 : STD_LOGIC; 
  signal idea_1_key_25_CEINV_19683 : STD_LOGIC; 
  signal idea_1_key_27_DXMUX_19712 : STD_LOGIC; 
  signal idea_1_key_27_DYMUX_19706 : STD_LOGIC; 
  signal idea_1_key_27_CLKINV_19704 : STD_LOGIC; 
  signal idea_1_key_27_CEINV_19703 : STD_LOGIC; 
  signal idea_1_key_35_DXMUX_19732 : STD_LOGIC; 
  signal idea_1_key_35_DYMUX_19726 : STD_LOGIC; 
  signal idea_1_key_35_CLKINV_19724 : STD_LOGIC; 
  signal idea_1_key_35_CEINV_19723 : STD_LOGIC; 
  signal idea_1_key_43_DXMUX_19752 : STD_LOGIC; 
  signal idea_1_key_43_DYMUX_19746 : STD_LOGIC; 
  signal idea_1_key_43_CLKINV_19744 : STD_LOGIC; 
  signal idea_1_key_43_CEINV_19743 : STD_LOGIC; 
  signal idea_1_key_51_DXMUX_19772 : STD_LOGIC; 
  signal idea_1_key_51_DYMUX_19766 : STD_LOGIC; 
  signal idea_1_key_51_CLKINV_19764 : STD_LOGIC; 
  signal idea_1_key_51_CEINV_19763 : STD_LOGIC; 
  signal idea_1_key_19_DXMUX_19792 : STD_LOGIC; 
  signal idea_1_key_19_DYMUX_19786 : STD_LOGIC; 
  signal idea_1_key_19_CLKINV_19784 : STD_LOGIC; 
  signal idea_1_key_19_CEINV_19783 : STD_LOGIC; 
  signal idea_1_key_29_DXMUX_19812 : STD_LOGIC; 
  signal idea_1_key_29_DYMUX_19806 : STD_LOGIC; 
  signal idea_1_key_29_CLKINV_19804 : STD_LOGIC; 
  signal idea_1_key_29_CEINV_19803 : STD_LOGIC; 
  signal idea_1_key_37_DXMUX_19832 : STD_LOGIC; 
  signal idea_1_key_37_DYMUX_19826 : STD_LOGIC; 
  signal idea_1_key_37_CLKINV_19824 : STD_LOGIC; 
  signal idea_1_key_37_CEINV_19823 : STD_LOGIC; 
  signal idea_1_key_45_DXMUX_19852 : STD_LOGIC; 
  signal idea_1_key_45_DYMUX_19846 : STD_LOGIC; 
  signal idea_1_key_45_CLKINV_19844 : STD_LOGIC; 
  signal idea_1_key_45_CEINV_19843 : STD_LOGIC; 
  signal idea_1_key_53_DXMUX_19872 : STD_LOGIC; 
  signal idea_1_key_53_DYMUX_19866 : STD_LOGIC; 
  signal idea_1_key_53_CLKINV_19864 : STD_LOGIC; 
  signal idea_1_key_53_CEINV_19863 : STD_LOGIC; 
  signal idea_1_key_61_DXMUX_19892 : STD_LOGIC; 
  signal idea_1_key_61_DYMUX_19886 : STD_LOGIC; 
  signal idea_1_key_61_CLKINV_19884 : STD_LOGIC; 
  signal idea_1_key_61_CEINV_19883 : STD_LOGIC; 
  signal idea_1_key_39_DXMUX_19912 : STD_LOGIC; 
  signal idea_1_key_39_DYMUX_19906 : STD_LOGIC; 
  signal idea_1_key_39_CLKINV_19904 : STD_LOGIC; 
  signal idea_1_key_39_CEINV_19903 : STD_LOGIC; 
  signal idea_1_key_47_DXMUX_19932 : STD_LOGIC; 
  signal idea_1_key_47_DYMUX_19926 : STD_LOGIC; 
  signal idea_1_key_47_CLKINV_19924 : STD_LOGIC; 
  signal idea_1_key_47_CEINV_19923 : STD_LOGIC; 
  signal idea_1_key_55_DXMUX_19952 : STD_LOGIC; 
  signal idea_1_key_55_DYMUX_19946 : STD_LOGIC; 
  signal idea_1_key_55_CLKINV_19944 : STD_LOGIC; 
  signal idea_1_key_55_CEINV_19943 : STD_LOGIC; 
  signal idea_1_key_63_DXMUX_19972 : STD_LOGIC; 
  signal idea_1_key_63_DYMUX_19966 : STD_LOGIC; 
  signal idea_1_key_63_CLKINV_19964 : STD_LOGIC; 
  signal idea_1_key_63_CEINV_19963 : STD_LOGIC; 
  signal idea_1_key_71_DXMUX_19992 : STD_LOGIC; 
  signal idea_1_key_71_DYMUX_19986 : STD_LOGIC; 
  signal idea_1_key_71_CLKINV_19984 : STD_LOGIC; 
  signal idea_1_key_71_CEINV_19983 : STD_LOGIC; 
  signal idea_1_key_49_DXMUX_20012 : STD_LOGIC; 
  signal idea_1_key_49_DYMUX_20006 : STD_LOGIC; 
  signal idea_1_key_49_CLKINV_20004 : STD_LOGIC; 
  signal idea_1_key_49_CEINV_20003 : STD_LOGIC; 
  signal idea_1_key_57_DXMUX_20032 : STD_LOGIC; 
  signal idea_1_key_57_DYMUX_20026 : STD_LOGIC; 
  signal idea_1_key_57_CLKINV_20024 : STD_LOGIC; 
  signal idea_1_key_57_CEINV_20023 : STD_LOGIC; 
  signal idea_1_key_65_DXMUX_20052 : STD_LOGIC; 
  signal idea_1_key_65_DYMUX_20046 : STD_LOGIC; 
  signal idea_1_key_65_CLKINV_20044 : STD_LOGIC; 
  signal idea_1_key_65_CEINV_20043 : STD_LOGIC; 
  signal idea_1_key_73_DXMUX_20072 : STD_LOGIC; 
  signal idea_1_key_73_DYMUX_20066 : STD_LOGIC; 
  signal idea_1_key_73_CLKINV_20064 : STD_LOGIC; 
  signal idea_1_key_73_CEINV_20063 : STD_LOGIC; 
  signal idea_1_key_81_DXMUX_20092 : STD_LOGIC; 
  signal idea_1_key_81_DYMUX_20086 : STD_LOGIC; 
  signal idea_1_key_81_CLKINV_20084 : STD_LOGIC; 
  signal idea_1_key_81_CEINV_20083 : STD_LOGIC; 
  signal idea_1_key_59_DXMUX_20112 : STD_LOGIC; 
  signal idea_1_key_59_DYMUX_20106 : STD_LOGIC; 
  signal idea_1_key_59_CLKINV_20104 : STD_LOGIC; 
  signal idea_1_key_59_CEINV_20103 : STD_LOGIC; 
  signal idea_1_key_67_DXMUX_20132 : STD_LOGIC; 
  signal idea_1_key_67_DYMUX_20126 : STD_LOGIC; 
  signal idea_1_key_67_CLKINV_20124 : STD_LOGIC; 
  signal idea_1_key_67_CEINV_20123 : STD_LOGIC; 
  signal idea_1_key_75_DXMUX_20152 : STD_LOGIC; 
  signal idea_1_key_75_DYMUX_20146 : STD_LOGIC; 
  signal idea_1_key_75_CLKINV_20144 : STD_LOGIC; 
  signal idea_1_key_75_CEINV_20143 : STD_LOGIC; 
  signal idea_1_key_83_DXMUX_20172 : STD_LOGIC; 
  signal idea_1_key_83_DYMUX_20166 : STD_LOGIC; 
  signal idea_1_key_83_CLKINV_20164 : STD_LOGIC; 
  signal idea_1_key_83_CEINV_20163 : STD_LOGIC; 
  signal idea_1_key_91_DXMUX_20192 : STD_LOGIC; 
  signal idea_1_key_91_DYMUX_20186 : STD_LOGIC; 
  signal idea_1_key_91_CLKINV_20184 : STD_LOGIC; 
  signal idea_1_key_91_CEINV_20183 : STD_LOGIC; 
  signal idea_1_key_69_DXMUX_20212 : STD_LOGIC; 
  signal idea_1_key_69_DYMUX_20206 : STD_LOGIC; 
  signal idea_1_key_69_CLKINV_20204 : STD_LOGIC; 
  signal idea_1_key_69_CEINV_20203 : STD_LOGIC; 
  signal idea_1_key_77_DXMUX_20232 : STD_LOGIC; 
  signal idea_1_key_77_DYMUX_20226 : STD_LOGIC; 
  signal idea_1_key_77_CLKINV_20224 : STD_LOGIC; 
  signal idea_1_key_77_CEINV_20223 : STD_LOGIC; 
  signal idea_1_key_85_DXMUX_20252 : STD_LOGIC; 
  signal idea_1_key_85_DYMUX_20246 : STD_LOGIC; 
  signal idea_1_key_85_CLKINV_20244 : STD_LOGIC; 
  signal idea_1_key_85_CEINV_20243 : STD_LOGIC; 
  signal idea_1_key_93_DXMUX_20272 : STD_LOGIC; 
  signal idea_1_key_93_DYMUX_20266 : STD_LOGIC; 
  signal idea_1_key_93_CLKINV_20264 : STD_LOGIC; 
  signal idea_1_key_93_CEINV_20263 : STD_LOGIC; 
  signal idea_1_key_79_DXMUX_20292 : STD_LOGIC; 
  signal idea_1_key_79_DYMUX_20286 : STD_LOGIC; 
  signal idea_1_key_79_CLKINV_20284 : STD_LOGIC; 
  signal idea_1_key_79_CEINV_20283 : STD_LOGIC; 
  signal idea_1_key_87_DXMUX_20312 : STD_LOGIC; 
  signal idea_1_key_87_DYMUX_20306 : STD_LOGIC; 
  signal idea_1_key_87_CLKINV_20304 : STD_LOGIC; 
  signal idea_1_key_87_CEINV_20303 : STD_LOGIC; 
  signal idea_1_key_95_DXMUX_20332 : STD_LOGIC; 
  signal idea_1_key_95_DYMUX_20326 : STD_LOGIC; 
  signal idea_1_key_95_CLKINV_20324 : STD_LOGIC; 
  signal idea_1_key_95_CEINV_20323 : STD_LOGIC; 
  signal idea_1_key_89_DXMUX_20352 : STD_LOGIC; 
  signal idea_1_key_89_DYMUX_20346 : STD_LOGIC; 
  signal idea_1_key_89_CLKINV_20344 : STD_LOGIC; 
  signal idea_1_key_89_CEINV_20343 : STD_LOGIC; 
  signal idea_1_key_97_DXMUX_20372 : STD_LOGIC; 
  signal idea_1_key_97_DYMUX_20366 : STD_LOGIC; 
  signal idea_1_key_97_CLKINV_20364 : STD_LOGIC; 
  signal idea_1_key_97_CEINV_20363 : STD_LOGIC; 
  signal idea_1_key_99_DXMUX_20392 : STD_LOGIC; 
  signal idea_1_key_99_DYMUX_20386 : STD_LOGIC; 
  signal idea_1_key_99_CLKINV_20384 : STD_LOGIC; 
  signal idea_1_key_99_CEINV_20383 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10168_20418 : STD_LOGIC; 
  signal N871_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_DXMUX_20439 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_DYMUX_20432 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_SRINV_20430 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_CLKINV_20429 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_1_CEINV_20428 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_3_DXMUX_20463 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_3_DYMUX_20456 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_3_SRINV_20454 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_3_CLKINV_20453 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_3_CEINV_20452 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12168_20490 : STD_LOGIC; 
  signal N873_pack_1 : STD_LOGIC; 
  signal N41 : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14168_20538 : STD_LOGIC; 
  signal N875_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30168_20562 : STD_LOGIC; 
  signal N861_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32168_20586 : STD_LOGIC; 
  signal N863_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24168_20610 : STD_LOGIC; 
  signal N855_pack_1 : STD_LOGIC; 
  signal idea_1_N15 : STD_LOGIC; 
  signal N13_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_roucou_INIT_DYMUX_20642 : STD_LOGIC; 
  signal idea_1_idea1_roucou_INIT_CLKINV_20640 : STD_LOGIC; 
  signal N37 : STD_LOGIC; 
  signal N35 : STD_LOGIC; 
  signal idea_1_N0 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_119_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_214_20715 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_129_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_214_20739 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_129_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_114_20763 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_114_20756 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_214_20787 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_129_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_214_20811 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_129_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1032_20835 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_114_20859 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_114_20852 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1232_20883 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O644_20907 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O211_20900 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3032_20931 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1432_20955 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_214_20979 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_129_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3232_21003 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O66_21027 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O146_21020 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O611_21051 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_214_21075 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_129_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O458_21099 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O449_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22137 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O811_21116 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22132 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20132 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_114_21171 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_114_21164 : STD_LOGIC; 
  signal idea_1_uart1_rx_idle_DXMUX_21202 : STD_LOGIC; 
  signal idea_1_uart1_rx_idle_and0000 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxcnt_not0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_idle_CLKINV_21182 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O658_21229 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O649_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_214_21253 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_129_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O858_21277 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O849_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24137 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_214_21313 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_129_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_258 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26168_21349 : STD_LOGIC; 
  signal N857_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28168_21373 : STD_LOGIC; 
  signal N859_pack_1 : STD_LOGIC; 
  signal idea_1_key_80_not0001 : STD_LOGIC; 
  signal idea_1_N43_pack_1 : STD_LOGIC; 
  signal idea_1_state_cmp_eq0002 : STD_LOGIC; 
  signal idea_1_txdata_cmp_eq0008_pack_1 : STD_LOGIC; 
  signal clk_div_1_counter_and0000 : STD_LOGIC; 
  signal idea_1_loopback_select_not0001 : STD_LOGIC; 
  signal idea_1_state_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal idea_1_x4_0_not0001 : STD_LOGIC; 
  signal idea_1_N44_pack_1 : STD_LOGIC; 
  signal idea_1_byte_cntr_not00017_21505 : STD_LOGIC; 
  signal idea_1_N52_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O432_21529 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O632_21553 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O832_21577 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81_pack_1 : STD_LOGIC; 
  signal idea_1_txdata_0_DXMUX_21608 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_0_pack_2 : STD_LOGIC; 
  signal idea_1_txdata_0_CLKINV_21591 : STD_LOGIC; 
  signal idea_1_txdata_0_CEINVNOT : STD_LOGIC; 
  signal idea_1_txdata_1_DXMUX_21641 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_0_pack_2 : STD_LOGIC; 
  signal idea_1_txdata_1_CLKINV_21624 : STD_LOGIC; 
  signal idea_1_txdata_1_CEINVNOT : STD_LOGIC; 
  signal idea_1_txdata_2_DXMUX_21674 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_0_pack_2 : STD_LOGIC; 
  signal idea_1_txdata_2_CLKINV_21657 : STD_LOGIC; 
  signal idea_1_txdata_2_CEINVNOT : STD_LOGIC; 
  signal idea_1_txdata_3_DXMUX_21707 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_0_pack_2 : STD_LOGIC; 
  signal idea_1_txdata_3_CLKINV_21690 : STD_LOGIC; 
  signal idea_1_txdata_3_CEINVNOT : STD_LOGIC; 
  signal idea_1_txdata_4_DXMUX_21740 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_0_pack_2 : STD_LOGIC; 
  signal idea_1_txdata_4_CLKINV_21723 : STD_LOGIC; 
  signal idea_1_txdata_4_CEINVNOT : STD_LOGIC; 
  signal idea_1_txdata_5_DXMUX_21773 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_0_pack_2 : STD_LOGIC; 
  signal idea_1_txdata_5_CLKINV_21756 : STD_LOGIC; 
  signal idea_1_txdata_5_CEINVNOT : STD_LOGIC; 
  signal idea_1_idea1_roucou_S_i_DYMUX_21785 : STD_LOGIC; 
  signal idea_1_idea1_roucou_S_i_BYINV_21784 : STD_LOGIC; 
  signal idea_1_idea1_roucou_S_i_SRINV_21783 : STD_LOGIC; 
  signal idea_1_idea1_roucou_S_i_CLKINV_21782 : STD_LOGIC; 
  signal idea_1_txdata_6_DXMUX_21818 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_0_pack_2 : STD_LOGIC; 
  signal idea_1_txdata_6_CLKINV_21801 : STD_LOGIC; 
  signal idea_1_txdata_6_CEINVNOT : STD_LOGIC; 
  signal idea_1_txdata_7_DXMUX_21851 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_0_pack_2 : STD_LOGIC; 
  signal idea_1_txdata_7_CLKINV_21834 : STD_LOGIC; 
  signal idea_1_txdata_7_CEINVNOT : STD_LOGIC; 
  signal idea_1_idea1_roucou_should_reset_DYMUX_21863 : STD_LOGIC; 
  signal idea_1_idea1_roucou_should_reset_BYINV_21862 : STD_LOGIC; 
  signal idea_1_idea1_roucou_should_reset_SRINV_21861 : STD_LOGIC; 
  signal idea_1_idea1_roucou_should_reset_CLKINV_21860 : STD_LOGIC; 
  signal idea_1_idea1_roucou_should_increment_DYMUX_21875 : STD_LOGIC; 
  signal idea_1_idea1_roucou_should_increment_BYINV_21874 : STD_LOGIC; 
  signal idea_1_idea1_roucou_should_increment_SRINV_21873 : STD_LOGIC; 
  signal idea_1_idea1_roucou_should_increment_CLKINV_21872 : STD_LOGIC; 
  signal idea_1_byte_cntr_0_DXMUX_22078 : STD_LOGIC; 
  signal idea_1_byte_cntr_mux0000_4_Q : STD_LOGIC; 
  signal idea_1_N35_pack_2 : STD_LOGIC; 
  signal idea_1_byte_cntr_0_SRINV_22061 : STD_LOGIC; 
  signal idea_1_byte_cntr_0_CLKINV_22060 : STD_LOGIC; 
  signal idea_1_byte_cntr_0_CEINV_22059 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_15_DXMUX_22116 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_15_FXMUX_22115 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_15_XORF_22114 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_15_CYINIT_22113 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_15_CLKINV_22098 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_15_CEINV_22097 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_XORF_22155 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYINIT_22154 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CY0F_22153 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYSELF_22145 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_BXINV_22143 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_XORG_22141 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYMUXG_22140 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_0_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CY0G_22138 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYSELG_22130 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_XORF_22194 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYINIT_22193 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CY0F_22192 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_XORG_22182 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_2_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYSELF_22180 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYMUXFAST_22179 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYAND_22178 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_FASTCARRY_22177 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYMUXG2_22176 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYMUXF2_22175 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CY0G_22174 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYSELG_22166 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_XORF_22233 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYINIT_22232 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CY0F_22231 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_XORG_22221 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_4_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYSELF_22219 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYMUXFAST_22218 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYAND_22217 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_FASTCARRY_22216 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYMUXG2_22215 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYMUXF2_22214 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CY0G_22213 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYSELG_22205 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_XORF_22272 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYINIT_22271 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CY0F_22270 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_XORG_22260 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_6_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYSELF_22258 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYMUXFAST_22257 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYAND_22256 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_FASTCARRY_22255 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYMUXG2_22254 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYMUXF2_22253 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CY0G_22252 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYSELG_22244 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_XORF_22311 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYINIT_22310 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CY0F_22309 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_XORG_22299 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_8_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYSELF_22297 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYMUXFAST_22296 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYAND_22295 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_FASTCARRY_22294 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYMUXG2_22293 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYMUXF2_22292 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CY0G_22291 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYSELG_22283 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_XORF_22350 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYINIT_22349 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CY0F_22348 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_XORG_22338 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_10_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYSELF_22336 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYMUXFAST_22335 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYAND_22334 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_FASTCARRY_22333 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYMUXG2_22332 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYMUXF2_22331 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CY0G_22330 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYSELG_22322 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_XORF_22389 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYINIT_22388 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CY0F_22387 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_XORG_22377 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_12_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYSELF_22375 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYMUXFAST_22374 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYAND_22373 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_FASTCARRY_22372 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYMUXG2_22371 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYMUXF2_22370 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CY0G_22369 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYSELG_22361 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_XORF_22420 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CYINIT_22419 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CY0F_22418 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CYSELF_22410 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_XORG_22407 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_14_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_15_1_22404 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_DXMUX_22469 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_FXMUX_22468 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_XORF_22467 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_CYINIT_22466 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_CY0F_22465 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_CYSELF_22459 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_BXINV_22457 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_DYMUX_22452 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_GYMUX_22451 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_XORG_22450 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_CYMUXG_22449 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_0_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_CY0G_22447 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_CYSELG_22441 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_CLKINV_22439 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_0_CEINV_22438 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_DXMUX_22524 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_FXMUX_22523 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_XORF_22522 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_CYINIT_22521 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_CY0F_22520 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_DYMUX_22509 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_GYMUX_22508 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_XORG_22507 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_2_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_CYSELF_22505 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_CYMUXFAST_22504 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_CYAND_22503 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_FASTCARRY_22502 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_CYMUXG2_22501 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_CYMUXF2_22500 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_CY0G_22499 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_CYSELG_22493 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_CLKINV_22491 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_2_CEINV_22490 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_DXMUX_22579 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_FXMUX_22578 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_XORF_22577 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_CYINIT_22576 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_CY0F_22575 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_DYMUX_22564 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_GYMUX_22563 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_XORG_22562 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_4_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_CYSELF_22560 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_CYMUXFAST_22559 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_CYAND_22558 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_FASTCARRY_22557 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_CYMUXG2_22556 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_CYMUXF2_22555 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_CY0G_22554 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_CYSELG_22548 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_CLKINV_22546 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_4_CEINV_22545 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_DXMUX_22634 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_FXMUX_22633 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_XORF_22632 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_CYINIT_22631 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_CY0F_22630 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_DYMUX_22619 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_GYMUX_22618 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_XORG_22617 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_6_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_CYSELF_22615 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_CYMUXFAST_22614 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_CYAND_22613 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_FASTCARRY_22612 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_CYMUXG2_22611 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_CYMUXF2_22610 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_CY0G_22609 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_CYSELG_22603 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_CLKINV_22601 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_6_CEINV_22600 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_DXMUX_22689 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_FXMUX_22688 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_XORF_22687 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_CYINIT_22686 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_CY0F_22685 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_DYMUX_22674 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_GYMUX_22673 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_XORG_22672 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_8_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_CYSELF_22670 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_CYMUXFAST_22669 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_CYAND_22668 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_FASTCARRY_22667 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_CYMUXG2_22666 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_CYMUXF2_22665 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_CY0G_22664 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_CYSELG_22658 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_CLKINV_22656 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_8_CEINV_22655 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_DXMUX_22744 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_FXMUX_22743 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_XORF_22742 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_CYINIT_22741 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_CY0F_22740 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_DYMUX_22729 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_GYMUX_22728 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_XORG_22727 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_10_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_CYSELF_22725 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_CYMUXFAST_22724 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_CYAND_22723 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_FASTCARRY_22722 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_CYMUXG2_22721 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_CYMUXF2_22720 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_CY0G_22719 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_CYSELG_22713 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_CLKINV_22711 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_10_CEINV_22710 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_DXMUX_22799 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_FXMUX_22798 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_XORF_22797 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_CYINIT_22796 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_CY0F_22795 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_DYMUX_22784 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_GYMUX_22783 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_XORG_22782 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_12_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_CYSELF_22780 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_CYMUXFAST_22779 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_CYAND_22778 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_FASTCARRY_22777 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_CYMUXG2_22776 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_CYMUXF2_22775 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_CY0G_22774 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_CYSELG_22768 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_CLKINV_22766 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_12_CEINV_22765 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_14_DXMUX_22846 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_14_FXMUX_22845 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_14_XORF_22844 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_14_CYINIT_22843 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_14_CY0F_22842 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_14_CYSELF_22836 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_14_DYMUX_22830 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_14_GYMUX_22829 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_14_XORG_22828 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_cy_14_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_14_CLKINV_22820 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_2_Q_14_CEINV_22819 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYINIT_22880 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CY0F_22879 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYSELF_22871 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_BXINV_22869 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYMUXG_22868 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_0_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CY0G_22866 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYSELG_22858 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CY0F_22911 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYSELF_22902 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYMUXFAST_22901 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYAND_22900 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_FASTCARRY_22899 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYMUXG2_22898 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYMUXF2_22897 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CY0G_22896 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYSELG_22888 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CY0F_22942 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYSELF_22933 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYMUXFAST_22932 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYAND_22931 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_FASTCARRY_22930 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYMUXG2_22929 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYMUXF2_22928 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CY0G_22927 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYSELG_22919 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CY0F_22973 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYSELF_22964 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYMUXFAST_22963 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYAND_22962 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_FASTCARRY_22961 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYMUXG2_22960 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYMUXF2_22959 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CY0G_22958 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYSELG_22950 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CY0F_23004 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYSELF_22995 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYMUXFAST_22994 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYAND_22993 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_FASTCARRY_22992 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYMUXG2_22991 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYMUXF2_22990 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CY0G_22989 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYSELG_22981 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CY0F_23035 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYSELF_23026 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYMUXFAST_23025 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYAND_23024 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_FASTCARRY_23023 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYMUXG2_23022 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYMUXF2_23021 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CY0G_23020 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYSELG_23012 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CY0F_23066 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYSELF_23057 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYMUXFAST_23056 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYAND_23055 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_FASTCARRY_23054 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYMUXG2_23053 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYMUXF2_23052 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CY0G_23051 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYSELG_23043 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CY0F_23097 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYSELF_23088 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYMUXFAST_23087 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYAND_23086 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_FASTCARRY_23085 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYMUXG2_23084 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYMUXF2_23083 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CY0G_23082 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYSELG_23074 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_LOGIC_ZERO_23145 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_CYINIT_23144 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num_32_inv : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_DYMUX_23130 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_GYMUX_23129 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_XORG_23128 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_CYSELF_23127 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_CYMUXFAST_23126 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_CYAND_23125 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_FASTCARRY_23124 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_CYMUXG2_23123 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_CYMUXF2_23122 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_CY0G_23121 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_CYSELG_23115 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_CLKINV_23112 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_0_CEINV_23111 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_DXMUX_23200 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_FXMUX_23199 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_XORF_23198 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_CYINIT_23197 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_CY0F_23196 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_DYMUX_23184 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_GYMUX_23183 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_XORG_23182 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_CYSELF_23180 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_CYMUXFAST_23179 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_CYAND_23178 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_FASTCARRY_23177 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_CYMUXG2_23176 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_CYMUXF2_23175 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_CY0G_23174 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_CYSELG_23168 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_CLKINV_23165 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_1_CEINV_23164 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_DXMUX_23259 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_FXMUX_23258 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_XORF_23257 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_CYINIT_23256 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_CY0F_23255 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_DYMUX_23243 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_GYMUX_23242 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_XORG_23241 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_CYSELF_23239 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_CYMUXFAST_23238 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_CYAND_23237 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_FASTCARRY_23236 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_CYMUXG2_23235 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_CYMUXF2_23234 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_CY0G_23233 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_CYSELG_23227 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_CLKINV_23224 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_3_CEINV_23223 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_DXMUX_23318 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_FXMUX_23317 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_XORF_23316 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_CYINIT_23315 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_CY0F_23314 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_DYMUX_23302 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_GYMUX_23301 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_XORG_23300 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_CYSELF_23298 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_CYMUXFAST_23297 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_CYAND_23296 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_FASTCARRY_23295 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_CYMUXG2_23294 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_CYMUXF2_23293 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_CY0G_23292 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_CYSELG_23286 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_CLKINV_23283 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_5_CEINV_23282 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_DXMUX_23377 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_FXMUX_23376 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_XORF_23375 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_CYINIT_23374 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_CY0F_23373 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_DYMUX_23361 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_GYMUX_23360 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_XORG_23359 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_CYSELF_23357 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_CYMUXFAST_23356 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_CYAND_23355 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_FASTCARRY_23354 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_CYMUXG2_23353 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_CYMUXF2_23352 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_CY0G_23351 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_CYSELG_23345 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_CLKINV_23342 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_7_CEINV_23341 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_DXMUX_23436 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_FXMUX_23435 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_XORF_23434 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_CYINIT_23433 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_CY0F_23432 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_DYMUX_23420 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_GYMUX_23419 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_XORG_23418 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_CYSELF_23416 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_CYMUXFAST_23415 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_CYAND_23414 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_FASTCARRY_23413 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_CYMUXG2_23412 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_CYMUXF2_23411 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_CY0G_23410 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_CYSELG_23404 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_CLKINV_23401 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_9_CEINV_23400 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_DXMUX_23495 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_FXMUX_23494 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_XORF_23493 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_CYINIT_23492 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_CY0F_23491 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_DYMUX_23479 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_GYMUX_23478 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_XORG_23477 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_CYSELF_23475 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_CYMUXFAST_23474 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_CYAND_23473 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_FASTCARRY_23472 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_CYMUXG2_23471 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_CYMUXF2_23470 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_CY0G_23469 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_CYSELG_23463 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_CLKINV_23460 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_11_CEINV_23459 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_DXMUX_23554 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_FXMUX_23553 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_XORF_23552 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_CYINIT_23551 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_CY0F_23550 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_DYMUX_23538 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_GYMUX_23537 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_XORG_23536 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_CYSELF_23534 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_CYMUXFAST_23533 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_CYAND_23532 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_FASTCARRY_23531 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_CYMUXG2_23530 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_CYMUXF2_23529 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_CY0G_23528 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_CYSELG_23522 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_CLKINV_23519 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_1_Q_13_CEINV_23518 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_LOGIC_ZERO_23588 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYINIT_23587 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYSELF_23578 : STD_LOGIC; 
  signal clk_div_1_counter_0_rt_23577 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_BXINV_23576 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYMUXG_23575 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_0_1 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_LOGIC_ONE_23573 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYSELG_23566 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_1_1_23565 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_LOGIC_ZERO_23619 : STD_LOGIC; 
  signal clk_div_1_counter_4_rt_23610 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYSELF_23609 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYMUXFAST_23608 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYAND_23607 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_FASTCARRY_23606 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYMUXG2_23605 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYMUXF2_23604 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_LOGIC_ONE_23603 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYSELG_23594 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_3_1 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_LOGIC_ZERO_23650 : STD_LOGIC; 
  signal clk_div_1_counter_6_rt_23641 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYSELF_23640 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYMUXFAST_23639 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYAND_23638 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_FASTCARRY_23637 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYMUXG2_23636 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYMUXF2_23635 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_LOGIC_ONE_23634 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYSELG_23628 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_5_1_23627 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_6_1_23675 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYSELF_23674 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYMUXFAST_23673 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYAND_23672 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_FASTCARRY_23671 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYMUXG2_23670 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYMUXF2_23669 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_LOGIC_ONE_23668 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYSELG_23662 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_7_1_23661 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_8_1_23705 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYSELF_23704 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYMUXFAST_23703 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYAND_23702 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_FASTCARRY_23701 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYMUXG2_23700 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYMUXF2_23699 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_LOGIC_ONE_23698 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYSELG_23692 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_9_1_23691 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_LOGIC_ONE_23741 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_10_1_23735 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYSELF_23734 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYMUXFAST_23733 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYAND_23732 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_FASTCARRY_23731 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYMUXG2_23730 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYMUXF2_23729 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_LOGIC_ZERO_23728 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYSELG_23719 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_11_1 : STD_LOGIC; 
  signal clk_div_1_counter_0_DXMUX_23787 : STD_LOGIC; 
  signal clk_div_1_counter_0_XORF_23785 : STD_LOGIC; 
  signal clk_div_1_counter_0_LOGIC_ONE_23784 : STD_LOGIC; 
  signal clk_div_1_counter_0_CYINIT_23783 : STD_LOGIC; 
  signal clk_div_1_counter_0_CYSELF_23774 : STD_LOGIC; 
  signal clk_div_1_counter_0_BXINV_23772 : STD_LOGIC; 
  signal clk_div_1_counter_0_DYMUX_23767 : STD_LOGIC; 
  signal clk_div_1_counter_0_XORG_23765 : STD_LOGIC; 
  signal clk_div_1_counter_0_CYMUXG_23764 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_0_Q : STD_LOGIC; 
  signal clk_div_1_counter_0_LOGIC_ZERO_23762 : STD_LOGIC; 
  signal clk_div_1_counter_0_CYSELG_23753 : STD_LOGIC; 
  signal clk_div_1_counter_0_G : STD_LOGIC; 
  signal clk_div_1_counter_0_SRINV_23751 : STD_LOGIC; 
  signal clk_div_1_counter_0_CLKINV_23750 : STD_LOGIC; 
  signal clk_div_1_counter_2_DXMUX_23839 : STD_LOGIC; 
  signal clk_div_1_counter_2_XORF_23837 : STD_LOGIC; 
  signal clk_div_1_counter_2_CYINIT_23836 : STD_LOGIC; 
  signal clk_div_1_counter_2_F : STD_LOGIC; 
  signal clk_div_1_counter_2_DYMUX_23822 : STD_LOGIC; 
  signal clk_div_1_counter_2_XORG_23820 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_2_Q : STD_LOGIC; 
  signal clk_div_1_counter_2_CYSELF_23818 : STD_LOGIC; 
  signal clk_div_1_counter_2_CYMUXFAST_23817 : STD_LOGIC; 
  signal clk_div_1_counter_2_CYAND_23816 : STD_LOGIC; 
  signal clk_div_1_counter_2_FASTCARRY_23815 : STD_LOGIC; 
  signal clk_div_1_counter_2_CYMUXG2_23814 : STD_LOGIC; 
  signal clk_div_1_counter_2_CYMUXF2_23813 : STD_LOGIC; 
  signal clk_div_1_counter_2_LOGIC_ZERO_23812 : STD_LOGIC; 
  signal clk_div_1_counter_2_CYSELG_23803 : STD_LOGIC; 
  signal clk_div_1_counter_2_G : STD_LOGIC; 
  signal clk_div_1_counter_2_SRINV_23801 : STD_LOGIC; 
  signal clk_div_1_counter_2_CLKINV_23800 : STD_LOGIC; 
  signal clk_div_1_counter_4_DXMUX_23891 : STD_LOGIC; 
  signal clk_div_1_counter_4_XORF_23889 : STD_LOGIC; 
  signal clk_div_1_counter_4_CYINIT_23888 : STD_LOGIC; 
  signal clk_div_1_counter_4_F : STD_LOGIC; 
  signal clk_div_1_counter_4_DYMUX_23874 : STD_LOGIC; 
  signal clk_div_1_counter_4_XORG_23872 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_4_Q : STD_LOGIC; 
  signal clk_div_1_counter_4_CYSELF_23870 : STD_LOGIC; 
  signal clk_div_1_counter_4_CYMUXFAST_23869 : STD_LOGIC; 
  signal clk_div_1_counter_4_CYAND_23868 : STD_LOGIC; 
  signal clk_div_1_counter_4_FASTCARRY_23867 : STD_LOGIC; 
  signal clk_div_1_counter_4_CYMUXG2_23866 : STD_LOGIC; 
  signal clk_div_1_counter_4_CYMUXF2_23865 : STD_LOGIC; 
  signal clk_div_1_counter_4_LOGIC_ZERO_23864 : STD_LOGIC; 
  signal clk_div_1_counter_4_CYSELG_23855 : STD_LOGIC; 
  signal clk_div_1_counter_4_G : STD_LOGIC; 
  signal clk_div_1_counter_4_SRINV_23853 : STD_LOGIC; 
  signal clk_div_1_counter_4_CLKINV_23852 : STD_LOGIC; 
  signal clk_div_1_counter_6_DXMUX_23943 : STD_LOGIC; 
  signal clk_div_1_counter_6_XORF_23941 : STD_LOGIC; 
  signal clk_div_1_counter_6_CYINIT_23940 : STD_LOGIC; 
  signal clk_div_1_counter_6_F : STD_LOGIC; 
  signal clk_div_1_counter_6_DYMUX_23926 : STD_LOGIC; 
  signal clk_div_1_counter_6_XORG_23924 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_6_Q : STD_LOGIC; 
  signal clk_div_1_counter_6_CYSELF_23922 : STD_LOGIC; 
  signal clk_div_1_counter_6_CYMUXFAST_23921 : STD_LOGIC; 
  signal clk_div_1_counter_6_CYAND_23920 : STD_LOGIC; 
  signal clk_div_1_counter_6_FASTCARRY_23919 : STD_LOGIC; 
  signal clk_div_1_counter_6_CYMUXG2_23918 : STD_LOGIC; 
  signal clk_div_1_counter_6_CYMUXF2_23917 : STD_LOGIC; 
  signal clk_div_1_counter_6_LOGIC_ZERO_23916 : STD_LOGIC; 
  signal clk_div_1_counter_6_CYSELG_23907 : STD_LOGIC; 
  signal clk_div_1_counter_6_G : STD_LOGIC; 
  signal clk_div_1_counter_6_SRINV_23905 : STD_LOGIC; 
  signal clk_div_1_counter_6_CLKINV_23904 : STD_LOGIC; 
  signal clk_div_1_counter_8_DXMUX_23995 : STD_LOGIC; 
  signal clk_div_1_counter_8_XORF_23993 : STD_LOGIC; 
  signal clk_div_1_counter_8_CYINIT_23992 : STD_LOGIC; 
  signal clk_div_1_counter_8_F : STD_LOGIC; 
  signal clk_div_1_counter_8_DYMUX_23978 : STD_LOGIC; 
  signal clk_div_1_counter_8_XORG_23976 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_8_Q : STD_LOGIC; 
  signal clk_div_1_counter_8_CYSELF_23974 : STD_LOGIC; 
  signal clk_div_1_counter_8_CYMUXFAST_23973 : STD_LOGIC; 
  signal clk_div_1_counter_8_CYAND_23972 : STD_LOGIC; 
  signal clk_div_1_counter_8_FASTCARRY_23971 : STD_LOGIC; 
  signal clk_div_1_counter_8_CYMUXG2_23970 : STD_LOGIC; 
  signal clk_div_1_counter_8_CYMUXF2_23969 : STD_LOGIC; 
  signal clk_div_1_counter_8_LOGIC_ZERO_23968 : STD_LOGIC; 
  signal clk_div_1_counter_8_CYSELG_23959 : STD_LOGIC; 
  signal clk_div_1_counter_8_G : STD_LOGIC; 
  signal clk_div_1_counter_8_SRINV_23957 : STD_LOGIC; 
  signal clk_div_1_counter_8_CLKINV_23956 : STD_LOGIC; 
  signal clk_div_1_counter_10_DXMUX_24047 : STD_LOGIC; 
  signal clk_div_1_counter_10_XORF_24045 : STD_LOGIC; 
  signal clk_div_1_counter_10_CYINIT_24044 : STD_LOGIC; 
  signal clk_div_1_counter_10_F : STD_LOGIC; 
  signal clk_div_1_counter_10_DYMUX_24030 : STD_LOGIC; 
  signal clk_div_1_counter_10_XORG_24028 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_10_Q : STD_LOGIC; 
  signal clk_div_1_counter_10_CYSELF_24026 : STD_LOGIC; 
  signal clk_div_1_counter_10_CYMUXFAST_24025 : STD_LOGIC; 
  signal clk_div_1_counter_10_CYAND_24024 : STD_LOGIC; 
  signal clk_div_1_counter_10_FASTCARRY_24023 : STD_LOGIC; 
  signal clk_div_1_counter_10_CYMUXG2_24022 : STD_LOGIC; 
  signal clk_div_1_counter_10_CYMUXF2_24021 : STD_LOGIC; 
  signal clk_div_1_counter_10_LOGIC_ZERO_24020 : STD_LOGIC; 
  signal clk_div_1_counter_10_CYSELG_24011 : STD_LOGIC; 
  signal clk_div_1_counter_10_G : STD_LOGIC; 
  signal clk_div_1_counter_10_SRINV_24009 : STD_LOGIC; 
  signal clk_div_1_counter_10_CLKINV_24008 : STD_LOGIC; 
  signal clk_div_1_counter_12_DXMUX_24099 : STD_LOGIC; 
  signal clk_div_1_counter_12_XORF_24097 : STD_LOGIC; 
  signal clk_div_1_counter_12_CYINIT_24096 : STD_LOGIC; 
  signal clk_div_1_counter_12_F : STD_LOGIC; 
  signal clk_div_1_counter_12_DYMUX_24082 : STD_LOGIC; 
  signal clk_div_1_counter_12_XORG_24080 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_12_Q : STD_LOGIC; 
  signal clk_div_1_counter_12_CYSELF_24078 : STD_LOGIC; 
  signal clk_div_1_counter_12_CYMUXFAST_24077 : STD_LOGIC; 
  signal clk_div_1_counter_12_CYAND_24076 : STD_LOGIC; 
  signal clk_div_1_counter_12_FASTCARRY_24075 : STD_LOGIC; 
  signal clk_div_1_counter_12_CYMUXG2_24074 : STD_LOGIC; 
  signal clk_div_1_counter_12_CYMUXF2_24073 : STD_LOGIC; 
  signal clk_div_1_counter_12_LOGIC_ZERO_24072 : STD_LOGIC; 
  signal clk_div_1_counter_12_CYSELG_24063 : STD_LOGIC; 
  signal clk_div_1_counter_12_G : STD_LOGIC; 
  signal clk_div_1_counter_12_SRINV_24061 : STD_LOGIC; 
  signal clk_div_1_counter_12_CLKINV_24060 : STD_LOGIC; 
  signal clk_div_1_counter_14_DXMUX_24151 : STD_LOGIC; 
  signal clk_div_1_counter_14_XORF_24149 : STD_LOGIC; 
  signal clk_div_1_counter_14_CYINIT_24148 : STD_LOGIC; 
  signal clk_div_1_counter_14_F : STD_LOGIC; 
  signal clk_div_1_counter_14_DYMUX_24134 : STD_LOGIC; 
  signal clk_div_1_counter_14_XORG_24132 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_14_Q : STD_LOGIC; 
  signal clk_div_1_counter_14_CYSELF_24130 : STD_LOGIC; 
  signal clk_div_1_counter_14_CYMUXFAST_24129 : STD_LOGIC; 
  signal clk_div_1_counter_14_CYAND_24128 : STD_LOGIC; 
  signal clk_div_1_counter_14_FASTCARRY_24127 : STD_LOGIC; 
  signal clk_div_1_counter_14_CYMUXG2_24126 : STD_LOGIC; 
  signal clk_div_1_counter_14_CYMUXF2_24125 : STD_LOGIC; 
  signal clk_div_1_counter_14_LOGIC_ZERO_24124 : STD_LOGIC; 
  signal clk_div_1_counter_14_CYSELG_24115 : STD_LOGIC; 
  signal clk_div_1_counter_14_G : STD_LOGIC; 
  signal clk_div_1_counter_14_SRINV_24113 : STD_LOGIC; 
  signal clk_div_1_counter_14_CLKINV_24112 : STD_LOGIC; 
  signal clk_div_1_counter_16_DXMUX_24203 : STD_LOGIC; 
  signal clk_div_1_counter_16_XORF_24201 : STD_LOGIC; 
  signal clk_div_1_counter_16_CYINIT_24200 : STD_LOGIC; 
  signal clk_div_1_counter_16_F : STD_LOGIC; 
  signal clk_div_1_counter_16_DYMUX_24186 : STD_LOGIC; 
  signal clk_div_1_counter_16_XORG_24184 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_16_Q : STD_LOGIC; 
  signal clk_div_1_counter_16_CYSELF_24182 : STD_LOGIC; 
  signal clk_div_1_counter_16_CYMUXFAST_24181 : STD_LOGIC; 
  signal clk_div_1_counter_16_CYAND_24180 : STD_LOGIC; 
  signal clk_div_1_counter_16_FASTCARRY_24179 : STD_LOGIC; 
  signal clk_div_1_counter_16_CYMUXG2_24178 : STD_LOGIC; 
  signal clk_div_1_counter_16_CYMUXF2_24177 : STD_LOGIC; 
  signal clk_div_1_counter_16_LOGIC_ZERO_24176 : STD_LOGIC; 
  signal clk_div_1_counter_16_CYSELG_24167 : STD_LOGIC; 
  signal clk_div_1_counter_16_G : STD_LOGIC; 
  signal clk_div_1_counter_16_SRINV_24165 : STD_LOGIC; 
  signal clk_div_1_counter_16_CLKINV_24164 : STD_LOGIC; 
  signal clk_div_1_counter_18_DXMUX_24255 : STD_LOGIC; 
  signal clk_div_1_counter_18_XORF_24253 : STD_LOGIC; 
  signal clk_div_1_counter_18_CYINIT_24252 : STD_LOGIC; 
  signal clk_div_1_counter_18_F : STD_LOGIC; 
  signal clk_div_1_counter_18_DYMUX_24238 : STD_LOGIC; 
  signal clk_div_1_counter_18_XORG_24236 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_18_Q : STD_LOGIC; 
  signal clk_div_1_counter_18_CYSELF_24234 : STD_LOGIC; 
  signal clk_div_1_counter_18_CYMUXFAST_24233 : STD_LOGIC; 
  signal clk_div_1_counter_18_CYAND_24232 : STD_LOGIC; 
  signal clk_div_1_counter_18_FASTCARRY_24231 : STD_LOGIC; 
  signal clk_div_1_counter_18_CYMUXG2_24230 : STD_LOGIC; 
  signal clk_div_1_counter_18_CYMUXF2_24229 : STD_LOGIC; 
  signal clk_div_1_counter_18_LOGIC_ZERO_24228 : STD_LOGIC; 
  signal clk_div_1_counter_18_CYSELG_24219 : STD_LOGIC; 
  signal clk_div_1_counter_18_G : STD_LOGIC; 
  signal clk_div_1_counter_18_SRINV_24217 : STD_LOGIC; 
  signal clk_div_1_counter_18_CLKINV_24216 : STD_LOGIC; 
  signal clk_div_1_counter_20_DXMUX_24307 : STD_LOGIC; 
  signal clk_div_1_counter_20_XORF_24305 : STD_LOGIC; 
  signal clk_div_1_counter_20_CYINIT_24304 : STD_LOGIC; 
  signal clk_div_1_counter_20_F : STD_LOGIC; 
  signal clk_div_1_counter_20_DYMUX_24290 : STD_LOGIC; 
  signal clk_div_1_counter_20_XORG_24288 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_20_Q : STD_LOGIC; 
  signal clk_div_1_counter_20_CYSELF_24286 : STD_LOGIC; 
  signal clk_div_1_counter_20_CYMUXFAST_24285 : STD_LOGIC; 
  signal clk_div_1_counter_20_CYAND_24284 : STD_LOGIC; 
  signal clk_div_1_counter_20_FASTCARRY_24283 : STD_LOGIC; 
  signal clk_div_1_counter_20_CYMUXG2_24282 : STD_LOGIC; 
  signal clk_div_1_counter_20_CYMUXF2_24281 : STD_LOGIC; 
  signal clk_div_1_counter_20_LOGIC_ZERO_24280 : STD_LOGIC; 
  signal clk_div_1_counter_20_CYSELG_24271 : STD_LOGIC; 
  signal clk_div_1_counter_20_G : STD_LOGIC; 
  signal clk_div_1_counter_20_SRINV_24269 : STD_LOGIC; 
  signal clk_div_1_counter_20_CLKINV_24268 : STD_LOGIC; 
  signal clk_div_1_counter_22_DXMUX_24359 : STD_LOGIC; 
  signal clk_div_1_counter_22_XORF_24357 : STD_LOGIC; 
  signal clk_div_1_counter_22_CYINIT_24356 : STD_LOGIC; 
  signal clk_div_1_counter_22_F : STD_LOGIC; 
  signal clk_div_1_counter_22_DYMUX_24342 : STD_LOGIC; 
  signal clk_div_1_counter_22_XORG_24340 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_22_Q : STD_LOGIC; 
  signal clk_div_1_counter_22_CYSELF_24338 : STD_LOGIC; 
  signal clk_div_1_counter_22_CYMUXFAST_24337 : STD_LOGIC; 
  signal clk_div_1_counter_22_CYAND_24336 : STD_LOGIC; 
  signal clk_div_1_counter_22_FASTCARRY_24335 : STD_LOGIC; 
  signal clk_div_1_counter_22_CYMUXG2_24334 : STD_LOGIC; 
  signal clk_div_1_counter_22_CYMUXF2_24333 : STD_LOGIC; 
  signal clk_div_1_counter_22_LOGIC_ZERO_24332 : STD_LOGIC; 
  signal clk_div_1_counter_22_CYSELG_24323 : STD_LOGIC; 
  signal clk_div_1_counter_22_G : STD_LOGIC; 
  signal clk_div_1_counter_22_SRINV_24321 : STD_LOGIC; 
  signal clk_div_1_counter_22_CLKINV_24320 : STD_LOGIC; 
  signal clk_div_1_counter_24_DXMUX_24411 : STD_LOGIC; 
  signal clk_div_1_counter_24_XORF_24409 : STD_LOGIC; 
  signal clk_div_1_counter_24_CYINIT_24408 : STD_LOGIC; 
  signal clk_div_1_counter_24_F : STD_LOGIC; 
  signal clk_div_1_counter_24_DYMUX_24394 : STD_LOGIC; 
  signal clk_div_1_counter_24_XORG_24392 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_24_Q : STD_LOGIC; 
  signal clk_div_1_counter_24_CYSELF_24390 : STD_LOGIC; 
  signal clk_div_1_counter_24_CYMUXFAST_24389 : STD_LOGIC; 
  signal clk_div_1_counter_24_CYAND_24388 : STD_LOGIC; 
  signal clk_div_1_counter_24_FASTCARRY_24387 : STD_LOGIC; 
  signal clk_div_1_counter_24_CYMUXG2_24386 : STD_LOGIC; 
  signal clk_div_1_counter_24_CYMUXF2_24385 : STD_LOGIC; 
  signal clk_div_1_counter_24_LOGIC_ZERO_24384 : STD_LOGIC; 
  signal clk_div_1_counter_24_CYSELG_24375 : STD_LOGIC; 
  signal clk_div_1_counter_24_G : STD_LOGIC; 
  signal clk_div_1_counter_24_SRINV_24373 : STD_LOGIC; 
  signal clk_div_1_counter_24_CLKINV_24372 : STD_LOGIC; 
  signal clk_div_1_counter_26_DXMUX_24463 : STD_LOGIC; 
  signal clk_div_1_counter_26_XORF_24461 : STD_LOGIC; 
  signal clk_div_1_counter_26_CYINIT_24460 : STD_LOGIC; 
  signal clk_div_1_counter_26_F : STD_LOGIC; 
  signal clk_div_1_counter_26_DYMUX_24446 : STD_LOGIC; 
  signal clk_div_1_counter_26_XORG_24444 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_26_Q : STD_LOGIC; 
  signal clk_div_1_counter_26_CYSELF_24442 : STD_LOGIC; 
  signal clk_div_1_counter_26_CYMUXFAST_24441 : STD_LOGIC; 
  signal clk_div_1_counter_26_CYAND_24440 : STD_LOGIC; 
  signal clk_div_1_counter_26_FASTCARRY_24439 : STD_LOGIC; 
  signal clk_div_1_counter_26_CYMUXG2_24438 : STD_LOGIC; 
  signal clk_div_1_counter_26_CYMUXF2_24437 : STD_LOGIC; 
  signal clk_div_1_counter_26_LOGIC_ZERO_24436 : STD_LOGIC; 
  signal clk_div_1_counter_26_CYSELG_24427 : STD_LOGIC; 
  signal clk_div_1_counter_26_G : STD_LOGIC; 
  signal clk_div_1_counter_26_SRINV_24425 : STD_LOGIC; 
  signal clk_div_1_counter_26_CLKINV_24424 : STD_LOGIC; 
  signal clk_div_1_counter_28_DXMUX_24515 : STD_LOGIC; 
  signal clk_div_1_counter_28_XORF_24513 : STD_LOGIC; 
  signal clk_div_1_counter_28_CYINIT_24512 : STD_LOGIC; 
  signal clk_div_1_counter_28_F : STD_LOGIC; 
  signal clk_div_1_counter_28_DYMUX_24498 : STD_LOGIC; 
  signal clk_div_1_counter_28_XORG_24496 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_28_Q : STD_LOGIC; 
  signal clk_div_1_counter_28_CYSELF_24494 : STD_LOGIC; 
  signal clk_div_1_counter_28_CYMUXFAST_24493 : STD_LOGIC; 
  signal clk_div_1_counter_28_CYAND_24492 : STD_LOGIC; 
  signal clk_div_1_counter_28_FASTCARRY_24491 : STD_LOGIC; 
  signal clk_div_1_counter_28_CYMUXG2_24490 : STD_LOGIC; 
  signal clk_div_1_counter_28_CYMUXF2_24489 : STD_LOGIC; 
  signal clk_div_1_counter_28_LOGIC_ZERO_24488 : STD_LOGIC; 
  signal clk_div_1_counter_28_CYSELG_24479 : STD_LOGIC; 
  signal clk_div_1_counter_28_G : STD_LOGIC; 
  signal clk_div_1_counter_28_SRINV_24477 : STD_LOGIC; 
  signal clk_div_1_counter_28_CLKINV_24476 : STD_LOGIC; 
  signal clk_div_1_counter_30_DXMUX_24560 : STD_LOGIC; 
  signal clk_div_1_counter_30_XORF_24558 : STD_LOGIC; 
  signal clk_div_1_counter_30_LOGIC_ZERO_24557 : STD_LOGIC; 
  signal clk_div_1_counter_30_CYINIT_24556 : STD_LOGIC; 
  signal clk_div_1_counter_30_CYSELF_24547 : STD_LOGIC; 
  signal clk_div_1_counter_30_F : STD_LOGIC; 
  signal clk_div_1_counter_30_DYMUX_24541 : STD_LOGIC; 
  signal clk_div_1_counter_30_XORG_24539 : STD_LOGIC; 
  signal clk_div_1_Mcount_counter_cy_30_Q : STD_LOGIC; 
  signal clk_div_1_counter_31_rt_24536 : STD_LOGIC; 
  signal clk_div_1_counter_30_SRINV_24528 : STD_LOGIC; 
  signal clk_div_1_counter_30_CLKINV_24527 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_LOGIC_ZERO_24594 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYINIT_24593 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYSELF_24584 : STD_LOGIC; 
  signal clk_div_1_counter_1_rt : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_BXINV_24582 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYMUXG_24581 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_0_Q : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_LOGIC_ONE_24579 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYSELG_24572 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_1_Q_24571 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_LOGIC_ZERO_24625 : STD_LOGIC; 
  signal clk_div_1_counter_5_rt : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYSELF_24615 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYMUXFAST_24614 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYAND_24613 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_FASTCARRY_24612 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYMUXG2_24611 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYMUXF2_24610 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_LOGIC_ONE_24609 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYSELG_24600 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_3_Q : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_LOGIC_ZERO_24656 : STD_LOGIC; 
  signal clk_div_1_counter_7_rt : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYSELF_24646 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYMUXFAST_24645 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYAND_24644 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_FASTCARRY_24643 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYMUXG2_24642 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYMUXF2_24641 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_LOGIC_ONE_24640 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYSELG_24634 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_5_Q_24633 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_6_Q_24681 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYSELF_24680 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYMUXFAST_24679 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYAND_24678 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_FASTCARRY_24677 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYMUXG2_24676 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYMUXF2_24675 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_LOGIC_ONE_24674 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYSELG_24668 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_7_Q_24667 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_8_Q_24711 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYSELF_24710 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYMUXFAST_24709 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYAND_24708 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_FASTCARRY_24707 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYMUXG2_24706 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYMUXF2_24705 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_LOGIC_ONE_24704 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYSELG_24698 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_9_Q_24697 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_LOGIC_ONE_24747 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_10_Q_24740 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYSELF_24739 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYMUXFAST_24738 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYAND_24737 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_FASTCARRY_24736 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYMUXG2_24735 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYMUXF2_24734 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_LOGIC_ZERO_24733 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYSELG_24724 : STD_LOGIC; 
  signal clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_11_Q : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_1_CYINIT_24776 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_1_CYSELF_24770 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_1_BXINV_24768 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_1_CYMUXG_24767 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_0_Q : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_1_LOGIC_ZERO_24765 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_1_CYSELG_24759 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_3_CYSELF_24800 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_3_CYMUXFAST_24799 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_3_CYAND_24798 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_3_FASTCARRY_24797 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_3_CYMUXG2_24796 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_3_CYMUXF2_24795 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_3_LOGIC_ZERO_24794 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_3_CYSELG_24788 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_5_CYSELF_24830 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_5_CYMUXFAST_24829 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_5_CYAND_24828 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_5_FASTCARRY_24827 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_5_CYMUXG2_24826 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_5_CYMUXF2_24825 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_5_LOGIC_ZERO_24824 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_5_CYSELG_24818 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_7_CYSELF_24860 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_7_CYMUXFAST_24859 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_7_CYAND_24858 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_7_FASTCARRY_24857 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_7_CYMUXG2_24856 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_7_CYMUXF2_24855 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_7_LOGIC_ZERO_24854 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_7_CYSELG_24848 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_9_CYSELF_24890 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_9_CYMUXFAST_24889 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_9_CYAND_24888 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_9_FASTCARRY_24887 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_9_CYMUXG2_24886 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_9_CYMUXF2_24885 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_9_LOGIC_ZERO_24884 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_9_CYSELG_24878 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_11_CYSELF_24920 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_11_CYMUXFAST_24919 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_11_CYAND_24918 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_11_FASTCARRY_24917 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_11_CYMUXG2_24916 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_11_CYMUXF2_24915 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_11_LOGIC_ZERO_24914 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_11_CYSELG_24908 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_13_CYSELF_24950 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_13_CYMUXFAST_24949 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_13_CYAND_24948 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_13_FASTCARRY_24947 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_13_CYMUXG2_24946 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_13_CYMUXF2_24945 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_13_LOGIC_ZERO_24944 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_13_CYSELG_24938 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_15_CYSELF_24980 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_15_CYMUXFAST_24979 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_15_CYAND_24978 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_15_FASTCARRY_24977 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_15_CYMUXG2_24976 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_15_CYMUXF2_24975 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_15_LOGIC_ZERO_24974 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_15_CYSELG_24968 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_17_CYINIT_25015 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_17_CYSELF_25009 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_17_BXINV_25007 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_17_CYMUXG_25006 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_16_Q : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_17_LOGIC_ZERO_25004 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_17_CYSELG_24998 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_19_CYSELF_25039 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_19_CYMUXFAST_25038 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_19_CYAND_25037 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_19_FASTCARRY_25036 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_19_CYMUXG2_25035 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_19_CYMUXF2_25034 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_19_LOGIC_ZERO_25033 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_19_CYSELG_25027 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_21_CYSELF_25069 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_21_CYMUXFAST_25068 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_21_CYAND_25067 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_21_FASTCARRY_25066 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_21_CYMUXG2_25065 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_21_CYMUXF2_25064 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_21_LOGIC_ZERO_25063 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_21_CYSELG_25057 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_23_CYSELF_25099 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_23_CYMUXFAST_25098 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_23_CYAND_25097 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_23_FASTCARRY_25096 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_23_CYMUXG2_25095 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_23_CYMUXF2_25094 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_23_LOGIC_ZERO_25093 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_23_CYSELG_25087 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_25_CYSELF_25129 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_25_CYMUXFAST_25128 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_25_CYAND_25127 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_25_FASTCARRY_25126 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_25_CYMUXG2_25125 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_25_CYMUXF2_25124 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_25_LOGIC_ZERO_25123 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_25_CYSELG_25117 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_27_CYSELF_25159 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_27_CYMUXFAST_25158 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_27_CYAND_25157 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_27_FASTCARRY_25156 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_27_CYMUXG2_25155 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_27_CYMUXF2_25154 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_27_LOGIC_ZERO_25153 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_27_CYSELG_25147 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_29_CYSELF_25189 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_29_CYMUXFAST_25188 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_29_CYAND_25187 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_29_FASTCARRY_25186 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_29_CYMUXG2_25185 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_29_CYMUXF2_25184 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_29_LOGIC_ZERO_25183 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_29_CYSELG_25177 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_31_CYSELF_25219 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_31_CYMUXFAST_25218 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_31_CYAND_25217 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_31_FASTCARRY_25216 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_31_CYMUXG2_25215 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_31_CYMUXF2_25214 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_31_LOGIC_ZERO_25213 : STD_LOGIC; 
  signal idea_1_Mcompar_state_cmp_eq0001_cy_31_CYSELG_25207 : STD_LOGIC; 
  signal Clk_INBUF : STD_LOGIC; 
  signal RxD_INBUF : STD_LOGIC; 
  signal TxD_O : STD_LOGIC; 
  signal Reset_INBUF : STD_LOGIC; 
  signal LEDs_0_O : STD_LOGIC; 
  signal LEDs_1_O : STD_LOGIC; 
  signal LEDs_2_O : STD_LOGIC; 
  signal LEDs_3_O : STD_LOGIC; 
  signal LEDs_4_O : STD_LOGIC; 
  signal LEDs_5_O : STD_LOGIC; 
  signal LEDs_6_O : STD_LOGIC; 
  signal LEDs_7_O : STD_LOGIC; 
  signal Clk_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal Clk_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal clk_div_1_CLK_OUT_BUFG_S_INVNOT : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT2 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT3 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT4 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT5 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT6 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT7 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT8 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT9 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT10 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT11 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT12 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT13 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT14 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT15 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT16 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT17 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_P33 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_P34 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_P35 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN0 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN2 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN3 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN4 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN5 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN6 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN7 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN8 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN9 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN10 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN11 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN12 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN13 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN14 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN15 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN16 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN17 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_RSTP_INT : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_RSTB_INT : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_RSTA_INT : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_CLK_INT : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_CEP_INT : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_CEB_INT : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_Mmult_num_CEA_INT : STD_LOGIC; 
  signal N849_F5MUX_25471 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_SW0 : STD_LOGIC; 
  signal N849_BXINV_25464 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_SW01_25462 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_0_F5MUX_25496 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_3_25494 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_0_BXINV_25488 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_4_25486 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2032_F5MUX_25521 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20321_25519 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2032_BXINV_25514 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20322_25512 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2232_F5MUX_25546 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22321_25544 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2232_BXINV_25539 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22322_25537 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1632_F5MUX_25571 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16321_25569 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1632_BXINV_25564 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16322_25562 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2432_F5MUX_25596 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24321_25594 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2432_BXINV_25589 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24322_25587 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4120_F5MUX_25621 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41201_25619 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4120_BXINV_25614 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41202_25612 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1832_F5MUX_25646 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18321_25644 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1832_BXINV_25639 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18322_25637 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2632_F5MUX_25671 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26321_25669 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2632_BXINV_25664 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26322_25662 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6120_F5MUX_25696 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61201_25694 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6120_BXINV_25689 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61202_25687 : STD_LOGIC; 
  signal idea_1_uart1_tx_sout_DXMUX_25727 : STD_LOGIC; 
  signal idea_1_uart1_tx_sout_F5MUX_25725 : STD_LOGIC; 
  signal idea_1_uart1_tx_sout_mux00031_25723 : STD_LOGIC; 
  signal idea_1_uart1_tx_sout_BXINV_25718 : STD_LOGIC; 
  signal idea_1_uart1_tx_sout_mux00032 : STD_LOGIC; 
  signal idea_1_uart1_tx_sout_CLKINV_25707 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8120_F5MUX_25756 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81201_25754 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8120_BXINV_25749 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81202_25747 : STD_LOGIC; 
  signal N845_F5MUX_25781 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2168_SW0 : STD_LOGIC; 
  signal N845_BXINV_25774 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2168_SW01_25772 : STD_LOGIC; 
  signal idea_1_uart1_tx_paritycycle16_F5MUX_25806 : STD_LOGIC; 
  signal idea_1_uart1_tx_paritycycle16_F : STD_LOGIC; 
  signal idea_1_uart1_tx_paritycycle16_BXINV_25795 : STD_LOGIC; 
  signal idea_1_uart1_tx_paritycycle161_25793 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_0_F5MUX_25831 : STD_LOGIC; 
  signal N800 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_0_BXINV_25823 : STD_LOGIC; 
  signal N799 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_10_F5MUX_25856 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_31_25854 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_10_BXINV_25848 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_41_25846 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_11_F5MUX_25881 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_32_25879 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_11_BXINV_25873 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_42_25871 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_12_F5MUX_25906 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_33_25904 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_12_BXINV_25898 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_43_25896 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_13_F5MUX_25931 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_34_25929 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_13_BXINV_25923 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_44_25921 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_14_F5MUX_25956 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_35_25954 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_14_BXINV_25948 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_45_25946 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_15_F5MUX_25981 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_36_25979 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_15_BXINV_25973 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_46_25971 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_1_F5MUX_26006 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_37_26004 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_1_BXINV_25998 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_47_25996 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_2_F5MUX_26031 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_38_26029 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_2_BXINV_26023 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_48_26021 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_3_F5MUX_26056 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_39_26054 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_3_BXINV_26048 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_49_26046 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_4_F5MUX_26081 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_310_26079 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_4_BXINV_26073 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_410_26071 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10120_F5MUX_26106 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101201_26104 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10120_BXINV_26099 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101202_26097 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_5_F5MUX_26131 : STD_LOGIC; 
  signal N822 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_5_BXINV_26123 : STD_LOGIC; 
  signal N821 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_6_F5MUX_26156 : STD_LOGIC; 
  signal N824 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_6_BXINV_26148 : STD_LOGIC; 
  signal N823 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_7_F5MUX_26181 : STD_LOGIC; 
  signal N826 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_7_BXINV_26173 : STD_LOGIC; 
  signal N825 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_8_F5MUX_26206 : STD_LOGIC; 
  signal N828 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_8_BXINV_26198 : STD_LOGIC; 
  signal N827 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_9_F5MUX_26231 : STD_LOGIC; 
  signal N830 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_9_BXINV_26223 : STD_LOGIC; 
  signal N829 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12120_F5MUX_26256 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121201_26254 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12120_BXINV_26249 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121202_26247 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30120_F5MUX_26281 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301201_26279 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30120_BXINV_26274 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301202_26272 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14120_F5MUX_26306 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141201_26304 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14120_BXINV_26299 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141202_26297 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24120_F5MUX_26331 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O241201_26329 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24120_BXINV_26324 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O241202_26322 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32120_F5MUX_26356 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321201_26354 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32120_BXINV_26349 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321202_26347 : STD_LOGIC; 
  signal N831_F5MUX_26381 : STD_LOGIC; 
  signal N880 : STD_LOGIC; 
  signal N831_BXINV_26374 : STD_LOGIC; 
  signal N879 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26120_F5MUX_26406 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O261201_26404 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26120_BXINV_26399 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O261202_26397 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28120_F5MUX_26431 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281201_26429 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28120_BXINV_26424 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281202_26422 : STD_LOGIC; 
  signal idea_1_byte_cntr_3_DXMUX_26464 : STD_LOGIC; 
  signal idea_1_byte_cntr_3_F5MUX_26462 : STD_LOGIC; 
  signal idea_1_byte_cntr_mux0000_1_1 : STD_LOGIC; 
  signal idea_1_byte_cntr_3_BXINV_26455 : STD_LOGIC; 
  signal idea_1_byte_cntr_3_G : STD_LOGIC; 
  signal idea_1_byte_cntr_3_SRINV_26444 : STD_LOGIC; 
  signal idea_1_byte_cntr_3_CLKINV_26443 : STD_LOGIC; 
  signal idea_1_byte_cntr_3_CEINV_26442 : STD_LOGIC; 
  signal N851_F5MUX_26493 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_SW0 : STD_LOGIC; 
  signal N851_BXINV_26486 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_SW01_26484 : STD_LOGIC; 
  signal N623_F5MUX_26518 : STD_LOGIC; 
  signal N890 : STD_LOGIC; 
  signal N623_BXINV_26511 : STD_LOGIC; 
  signal N889 : STD_LOGIC; 
  signal N621_F5MUX_26543 : STD_LOGIC; 
  signal N892 : STD_LOGIC; 
  signal N621_BXINV_26536 : STD_LOGIC; 
  signal N891 : STD_LOGIC; 
  signal N685_F5MUX_26568 : STD_LOGIC; 
  signal N748 : STD_LOGIC; 
  signal N685_BXINV_26561 : STD_LOGIC; 
  signal N747 : STD_LOGIC; 
  signal N683_F5MUX_26593 : STD_LOGIC; 
  signal N746 : STD_LOGIC; 
  signal N683_BXINV_26586 : STD_LOGIC; 
  signal N745 : STD_LOGIC; 
  signal N708_F5MUX_26618 : STD_LOGIC; 
  signal N782 : STD_LOGIC; 
  signal N708_BXINV_26611 : STD_LOGIC; 
  signal N781 : STD_LOGIC; 
  signal N681_F5MUX_26643 : STD_LOGIC; 
  signal N744 : STD_LOGIC; 
  signal N681_BXINV_26636 : STD_LOGIC; 
  signal N743 : STD_LOGIC; 
  signal N714_F5MUX_26668 : STD_LOGIC; 
  signal N786 : STD_LOGIC; 
  signal N714_BXINV_26661 : STD_LOGIC; 
  signal N785 : STD_LOGIC; 
  signal N679_F5MUX_26693 : STD_LOGIC; 
  signal N742 : STD_LOGIC; 
  signal N679_BXINV_26686 : STD_LOGIC; 
  signal N741 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_186_F5MUX_26718 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_1861_26716 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_186_BXINV_26710 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_0_1862_26708 : STD_LOGIC; 
  signal N717_F5MUX_26743 : STD_LOGIC; 
  signal N788 : STD_LOGIC; 
  signal N717_BXINV_26736 : STD_LOGIC; 
  signal N787 : STD_LOGIC; 
  signal N677_F5MUX_26768 : STD_LOGIC; 
  signal N740 : STD_LOGIC; 
  signal N677_BXINV_26761 : STD_LOGIC; 
  signal N739 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_186_F5MUX_26793 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_1861_26791 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_186_BXINV_26785 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_1_1862_26783 : STD_LOGIC; 
  signal N720_F5MUX_26818 : STD_LOGIC; 
  signal N790 : STD_LOGIC; 
  signal N720_BXINV_26811 : STD_LOGIC; 
  signal N789 : STD_LOGIC; 
  signal N675_F5MUX_26843 : STD_LOGIC; 
  signal N738 : STD_LOGIC; 
  signal N675_BXINV_26836 : STD_LOGIC; 
  signal N737 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_186_F5MUX_26868 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_1861_26866 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_186_BXINV_26860 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_2_1862_26858 : STD_LOGIC; 
  signal N723_F5MUX_26893 : STD_LOGIC; 
  signal N792 : STD_LOGIC; 
  signal N723_BXINV_26886 : STD_LOGIC; 
  signal N791 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_186_F5MUX_26918 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_1861_26916 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_186_BXINV_26910 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_3_1862_26908 : STD_LOGIC; 
  signal N726_F5MUX_26943 : STD_LOGIC; 
  signal N794 : STD_LOGIC; 
  signal N726_BXINV_26936 : STD_LOGIC; 
  signal N793 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O232_F5MUX_26968 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2321_26966 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O232_BXINV_26961 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2322_26959 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_186_F5MUX_26993 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_1861_26991 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_186_BXINV_26985 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_4_1862_26983 : STD_LOGIC; 
  signal N729_F5MUX_27018 : STD_LOGIC; 
  signal N796 : STD_LOGIC; 
  signal N729_BXINV_27011 : STD_LOGIC; 
  signal N795 : STD_LOGIC; 
  signal N711_F5MUX_27043 : STD_LOGIC; 
  signal N784 : STD_LOGIC; 
  signal N711_BXINV_27036 : STD_LOGIC; 
  signal N783 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_186_F5MUX_27068 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_1861_27066 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_186_BXINV_27060 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_5_1862_27058 : STD_LOGIC; 
  signal N732_F5MUX_27093 : STD_LOGIC; 
  signal N798 : STD_LOGIC; 
  signal N732_BXINV_27086 : STD_LOGIC; 
  signal N797 : STD_LOGIC; 
  signal N673_F5MUX_27118 : STD_LOGIC; 
  signal N736 : STD_LOGIC; 
  signal N673_BXINV_27111 : STD_LOGIC; 
  signal N735 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_5_F5MUX_27143 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_311_27141 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_5_BXINV_27135 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_411_27133 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_6_F5MUX_27168 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_312_27166 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_6_BXINV_27160 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_412_27158 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_7_F5MUX_27193 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_313_27191 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_7_BXINV_27185 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_413_27183 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_8_F5MUX_27218 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_314_27216 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_8_BXINV_27210 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_414_27208 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_9_F5MUX_27243 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_315_27241 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_9_BXINV_27235 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_415_27233 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_186_F5MUX_27268 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_1861_27266 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_186_BXINV_27260 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_6_1862_27258 : STD_LOGIC; 
  signal N285_F5MUX_27293 : STD_LOGIC; 
  signal N750 : STD_LOGIC; 
  signal N285_BXINV_27286 : STD_LOGIC; 
  signal N749 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_186_F5MUX_27318 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_1861_27316 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_186_BXINV_27310 : STD_LOGIC; 
  signal idea_1_txdata_mux0000_7_1862_27308 : STD_LOGIC; 
  signal N299_F5MUX_27343 : STD_LOGIC; 
  signal N764 : STD_LOGIC; 
  signal N299_BXINV_27336 : STD_LOGIC; 
  signal N763 : STD_LOGIC; 
  signal N301_F5MUX_27368 : STD_LOGIC; 
  signal N766 : STD_LOGIC; 
  signal N301_BXINV_27361 : STD_LOGIC; 
  signal N765 : STD_LOGIC; 
  signal N287_F5MUX_27393 : STD_LOGIC; 
  signal N752 : STD_LOGIC; 
  signal N287_BXINV_27386 : STD_LOGIC; 
  signal N751 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_10_F5MUX_27418 : STD_LOGIC; 
  signal N802 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_10_BXINV_27410 : STD_LOGIC; 
  signal N801 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_11_F5MUX_27443 : STD_LOGIC; 
  signal N804 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_11_BXINV_27435 : STD_LOGIC; 
  signal N803 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_12_F5MUX_27468 : STD_LOGIC; 
  signal N806 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_12_BXINV_27460 : STD_LOGIC; 
  signal N805 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_13_F5MUX_27493 : STD_LOGIC; 
  signal N808 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_13_BXINV_27485 : STD_LOGIC; 
  signal N807 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_14_F5MUX_27518 : STD_LOGIC; 
  signal N810 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_14_BXINV_27510 : STD_LOGIC; 
  signal N809 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_15_F5MUX_27543 : STD_LOGIC; 
  signal N812 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_15_BXINV_27535 : STD_LOGIC; 
  signal N811 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_1_F5MUX_27568 : STD_LOGIC; 
  signal N814 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_1_BXINV_27560 : STD_LOGIC; 
  signal N813 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_2_F5MUX_27593 : STD_LOGIC; 
  signal N816 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_2_BXINV_27585 : STD_LOGIC; 
  signal N815 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_3_F5MUX_27618 : STD_LOGIC; 
  signal N818 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_3_BXINV_27610 : STD_LOGIC; 
  signal N817 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_4_F5MUX_27643 : STD_LOGIC; 
  signal N820 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu1_4_BXINV_27635 : STD_LOGIC; 
  signal N819 : STD_LOGIC; 
  signal N303_F5MUX_27668 : STD_LOGIC; 
  signal N768 : STD_LOGIC; 
  signal N303_BXINV_27661 : STD_LOGIC; 
  signal N767 : STD_LOGIC; 
  signal N289_F5MUX_27693 : STD_LOGIC; 
  signal N754 : STD_LOGIC; 
  signal N289_BXINV_27686 : STD_LOGIC; 
  signal N753 : STD_LOGIC; 
  signal idea_1_LEDs_3_mux00009_F5MUX_27718 : STD_LOGIC; 
  signal idea_1_LEDs_3_mux00009_F : STD_LOGIC; 
  signal idea_1_LEDs_3_mux00009_BXINV_27707 : STD_LOGIC; 
  signal idea_1_LEDs_3_mux000091_27705 : STD_LOGIC; 
  signal N305_F5MUX_27743 : STD_LOGIC; 
  signal N770 : STD_LOGIC; 
  signal N305_BXINV_27736 : STD_LOGIC; 
  signal N769 : STD_LOGIC; 
  signal N291_F5MUX_27768 : STD_LOGIC; 
  signal N756 : STD_LOGIC; 
  signal N291_BXINV_27761 : STD_LOGIC; 
  signal N755 : STD_LOGIC; 
  signal N853_F5MUX_27793 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_SW0 : STD_LOGIC; 
  signal N853_BXINV_27786 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_SW01_27784 : STD_LOGIC; 
  signal N307_F5MUX_27818 : STD_LOGIC; 
  signal N772 : STD_LOGIC; 
  signal N307_BXINV_27811 : STD_LOGIC; 
  signal N771 : STD_LOGIC; 
  signal N293_F5MUX_27843 : STD_LOGIC; 
  signal N758 : STD_LOGIC; 
  signal N293_BXINV_27836 : STD_LOGIC; 
  signal N757 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd11_DXMUX_27877 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd11_F5MUX_27875 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd12_rt_27873 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd11_BXINV_27865 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd11_REVUSED_27864 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd11_In11_27862 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd11_SRINV_27856 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd11_CLKINV_27855 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_0_F5MUX_27906 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_3_27904 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu2_0_BXINV_27898 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_4_27896 : STD_LOGIC; 
  signal N309_F5MUX_27931 : STD_LOGIC; 
  signal N774 : STD_LOGIC; 
  signal N309_BXINV_27924 : STD_LOGIC; 
  signal N773 : STD_LOGIC; 
  signal N295_F5MUX_27956 : STD_LOGIC; 
  signal N760 : STD_LOGIC; 
  signal N295_BXINV_27949 : STD_LOGIC; 
  signal N759 : STD_LOGIC; 
  signal N311_F5MUX_27981 : STD_LOGIC; 
  signal N776 : STD_LOGIC; 
  signal N311_BXINV_27974 : STD_LOGIC; 
  signal N775 : STD_LOGIC; 
  signal N297_F5MUX_28006 : STD_LOGIC; 
  signal N762 : STD_LOGIC; 
  signal N297_BXINV_27999 : STD_LOGIC; 
  signal N761 : STD_LOGIC; 
  signal N313_F5MUX_28031 : STD_LOGIC; 
  signal N778 : STD_LOGIC; 
  signal N313_BXINV_28024 : STD_LOGIC; 
  signal N777 : STD_LOGIC; 
  signal N837_F5MUX_28056 : STD_LOGIC; 
  signal N886 : STD_LOGIC; 
  signal N837_BXINV_28049 : STD_LOGIC; 
  signal N885 : STD_LOGIC; 
  signal N315_F5MUX_28081 : STD_LOGIC; 
  signal N780 : STD_LOGIC; 
  signal N315_BXINV_28074 : STD_LOGIC; 
  signal N779 : STD_LOGIC; 
  signal N839_F5MUX_28106 : STD_LOGIC; 
  signal N888 : STD_LOGIC; 
  signal N839_BXINV_28099 : STD_LOGIC; 
  signal N887 : STD_LOGIC; 
  signal N833_F5MUX_28131 : STD_LOGIC; 
  signal N882 : STD_LOGIC; 
  signal N833_BXINV_28124 : STD_LOGIC; 
  signal N881 : STD_LOGIC; 
  signal idea_1_read_DXMUX_28162 : STD_LOGIC; 
  signal idea_1_read_F5MUX_28160 : STD_LOGIC; 
  signal idea_1_read_F : STD_LOGIC; 
  signal idea_1_read_BXINV_28149 : STD_LOGIC; 
  signal idea_1_read_mux00001_28147 : STD_LOGIC; 
  signal idea_1_read_SRINV_28142 : STD_LOGIC; 
  signal idea_1_read_CLKINV_28141 : STD_LOGIC; 
  signal N835_F5MUX_28190 : STD_LOGIC; 
  signal N884 : STD_LOGIC; 
  signal N835_BXINV_28183 : STD_LOGIC; 
  signal N883 : STD_LOGIC; 
  signal N847_F5MUX_28215 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_SW0 : STD_LOGIC; 
  signal N847_BXINV_28208 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_SW01_28206 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_5_F5MUX_28240 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_311_28238 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_5_BXINV_28232 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_411_28230 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_6_F5MUX_28265 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_312_28263 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_6_BXINV_28257 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_412_28255 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_7_F5MUX_28290 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_313_28288 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_7_BXINV_28282 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_413_28280 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_8_F5MUX_28315 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_314_28313 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_8_BXINV_28307 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_414_28305 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_9_F5MUX_28340 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_315_28338 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_9_BXINV_28332 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_415_28330 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_10_F5MUX_28365 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_31_28363 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_10_BXINV_28357 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_41_28355 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_11_F5MUX_28390 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_32_28388 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_11_BXINV_28382 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_42_28380 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_12_F5MUX_28415 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_33_28413 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_12_BXINV_28407 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_43_28405 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_13_F5MUX_28440 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_34_28438 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_13_BXINV_28432 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_44_28430 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_14_F5MUX_28465 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_35_28463 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_14_BXINV_28457 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_45_28455 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_15_F5MUX_28490 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_36_28488 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_15_BXINV_28482 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_46_28480 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_1_F5MUX_28515 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_37_28513 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_1_BXINV_28507 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_47_28505 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_2_F5MUX_28540 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_38_28538 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_2_BXINV_28532 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_48_28530 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_3_F5MUX_28565 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_39_28563 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_3_BXINV_28557 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_49_28555 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_4_F5MUX_28590 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_310_28588 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_Mu3_4_BXINV_28582 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_410_28580 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_0_21_28613 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_0_21_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_14_9_28637 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_14_9_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_15_9_28661 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_15_9_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_33_43 : STD_LOGIC; 
  signal idea_1_idea1_keyge_N2_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_0_26_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_16_9_28733 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_16_9_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_17_9_28757 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_17_9_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_1_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_18_9_28805 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_18_9_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_19_9_28829 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_19_9_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_36_5_28853 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_cmp_eq000411_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_2_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_3_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_4_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_5_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_6_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_7_21_28997 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_7_21_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_7_26_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_8_21_29045 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_8_21_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_8_26_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_9_21_29093 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_9_21_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_9_26_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_10_21_29141 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_10_21_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_10_26_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_11_21_29189 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_11_21_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_11_26_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_12_21_29237 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_12_21_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_20_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_12_26_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_21_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_13_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_22_21_29357 : STD_LOGIC; 
  signal N345_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_22_9_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_30_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_14_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_23_26_29453 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_23_26_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_33_48 : STD_LOGIC; 
  signal idea_1_idea1_keyge_N3_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_23_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_31_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_15_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_32_21_29573 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_32_10_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_16_26_29597 : STD_LOGIC; 
  signal N323_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_24_26_29621 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_24_26_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_16_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_24_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_33_21_29693 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_33_10_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_32_57_29717 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_32_43_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_25_26_29741 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_25_26_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_17_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_25_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_34_21_29813 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_34_10_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_ke4_9_Q : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_34_43_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_26_26_29861 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_26_26_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_36_48 : STD_LOGIC; 
  signal idea_1_idea1_keyge_N01_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_18_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_26_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_35_21_29957 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_35_10_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_ke4_10_Q : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_35_43_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_34_57_30005 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_34_48_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_27_26_30029 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_27_26_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_19_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_27_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_36_21_30101 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_36_10_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_35_57_30125 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_35_48_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_28_26_30149 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_28_26_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_28_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_37_21_30197 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_37_10_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_ke4_12_Q : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_37_48_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_36_57_30245 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_36_43_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_29_26_30269 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_29_26_SW0_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_29_21_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_38_21_30317 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_38_10_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_46_21_30341 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_39_48_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_ke4_13_Q : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_38_48_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_37_57_30389 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_37_43_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_39_21_30413 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_32_48_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_38_57_30437 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_38_43_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_46_57_30461 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2494_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_ke4_15_Q : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2694_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_39_57_30509 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_39_43_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_80_57_30533 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_80_57_SW1_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_81_57_30557 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_81_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_82_57_30581 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_82_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_90_57_30605 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_90_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_83_57_30629 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_83_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_91_57_30653 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_91_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_84_57_30677 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_84_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_92_57_30701 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_92_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_85_57_30725 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_85_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_93_57_30749 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_93_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_86_57_30773 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_86_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_94_57_30797 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_94_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_87_57_30821 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_87_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_95_57_30845 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_95_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_88_57_30869 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_88_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_89_57_30893 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_89_57_SW2_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000049_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_0_4_30941 : STD_LOGIC; 
  signal N317_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_1_9_30965 : STD_LOGIC; 
  signal N319_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_7_9_30989 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_9_9_SW0_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000012_O_pack_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281 : STD_LOGIC; 
  signal idea_1_idea1_keyge_new_key_cmp_eq0008_pack_1 : STD_LOGIC; 
  signal idea_1_uart1_rx_framing_error_DYMUX_31058 : STD_LOGIC; 
  signal idea_1_uart1_rx_framing_error_mux0000 : STD_LOGIC; 
  signal idea_1_uart1_rx_framing_error_CLKINV_31048 : STD_LOGIC; 
  signal idea_1_uart1_rx_framing_error_CEINV_31047 : STD_LOGIC; 
  signal idea_1_loopback_select_DXMUX_31083 : STD_LOGIC; 
  signal idea_1_loopback_select_FXMUX_31082 : STD_LOGIC; 
  signal idea_1_state_cmp_eq0001 : STD_LOGIC; 
  signal idea_1_loopback_select_CLKINV_31073 : STD_LOGIC; 
  signal idea_1_loopback_select_CEINV_31072 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxstop_DYMUX_31104 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxstop_mux0001 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxstop_CLKINV_31093 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_1_DXMUX_31146 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_1_FXMUX_31145 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_1_DYMUX_31132 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_1_GYMUX_31131 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_1_CLKINV_31122 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_1_CEINV_31121 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_3_DXMUX_31186 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_3_FXMUX_31185 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_3_DYMUX_31172 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_3_GYMUX_31171 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_3_CLKINV_31162 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_3_CEINV_31161 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_5_DXMUX_31226 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_5_FXMUX_31225 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_5_DYMUX_31212 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_5_GYMUX_31211 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_5_CLKINV_31202 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_5_CEINV_31201 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_7_DXMUX_31266 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_7_FXMUX_31265 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_7_DYMUX_31252 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_7_GYMUX_31251 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_7_CLKINV_31242 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_7_CEINV_31241 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_9_DXMUX_31306 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_9_FXMUX_31305 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_9_DYMUX_31292 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_9_GYMUX_31291 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_9_CLKINV_31282 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_DP_r_5_Q_9_CEINV_31281 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxcnt_3_DXMUX_31344 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxcnt_3_DYMUX_31332 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxcnt_3_SRINV_31323 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxcnt_3_CLKINV_31322 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_1_DYMUX_31368 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_1_GYMUX_31367 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_1_SRINV_31359 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_1_CLKINV_31358 : STD_LOGIC; 
  signal idea_1_idea1_roucou_cin_2_1_CEINV_31357 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd1_DYMUX_31390 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd1_In : STD_LOGIC; 
  signal idea_1_state_FSM_FFd1_SRINV_31381 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd1_CLKINV_31380 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd5_REVUSED_31414 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd5_DYMUX_31413 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd5_In1_31410 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd5_SRINV_31403 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd5_CLKINV_31402 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd7_DYMUX_31436 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd7_In : STD_LOGIC; 
  signal idea_1_state_FSM_FFd7_SRINV_31428 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd7_CLKINV_31427 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd8_REVUSED_31460 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd8_DYMUX_31459 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd8_In1 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd8_SRINV_31448 : STD_LOGIC; 
  signal idea_1_state_FSM_FFd8_CLKINV_31447 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin_1_DXMUX_31499 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin_mux0002_1_1 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin_1_DYMUX_31487 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin_mux0002_0_2 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin_1_SRINV_31479 : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin_1_CLKINV_31478 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdatardy_FFY_RSTAND_10456 : STD_LOGIC; 
  signal idea_1_uart1_tx_cnt_2_FFY_RSTAND_10650 : STD_LOGIC; 
  signal idea_1_uart1_tx_txdone1_FFX_SET : STD_LOGIC; 
  signal idea_1_uart1_tx_tag2_FFX_RSTAND_11899 : STD_LOGIC; 
  signal idea_1_uart1_rx_overrun_FFX_RSTAND_13509 : STD_LOGIC; 
  signal idea_1_uart1_rx_idle1_FFY_SET : STD_LOGIC; 
  signal idea_1_uart1_tx_txclk_FFY_RSTAND_17118 : STD_LOGIC; 
  signal idea_1_uart1_rx_idle_FFX_SET : STD_LOGIC; 
  signal idea_1_uart1_tx_sout_FFX_SET : STD_LOGIC; 
  signal idea_1_uart1_rx_framing_error_FFY_RSTAND_31064 : STD_LOGIC; 
  signal idea_1_uart1_rx_rxstop_FFY_RSTAND_31109 : STD_LOGIC; 
  signal LEDs_4_OUTPUT_OFF_O1INV_25291 : STD_LOGIC; 
  signal LEDs_5_OUTPUT_OFF_O1INV_25299 : STD_LOGIC; 
  signal LEDs_6_OUTPUT_OFF_O1INV_25307 : STD_LOGIC; 
  signal LEDs_7_OUTPUT_OFF_O1INV_25315 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal idea_1_idea1_clockrou_CTL_cin1 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_r_1_Q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_mul : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_Re1_Q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_r_2_Q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_Re2_Q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_r_3_Q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_add : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_Re3_Q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_r_4_Q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_Re4_Q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_roucou_CURRENT_STATE : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal idea_1_idea1_roucou_NEXT_STATE : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal idea_1_idea1_clockrou_CTL_cin : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_r_5_Q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_uart1_tx_cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal idea_1_uart1_rx_rsr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal idea_1_uart1_tx_tsr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal idea_1_txdata : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal idea_1_LEDs : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal idea_1_byte_cntr : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_r_6_Q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_r_7_Q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_r_8_Q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_x1 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_x4 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_x2 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_x3 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_uart1_rx_rxcnt : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal idea_1_idea1_roucou_cin : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal idea_1_key : STD_LOGIC_VECTOR ( 127 downto 0 ); 
  signal idea_1_uart1_rx_rhr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal idea_1_idea1_clockrou_sST : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_Mu2 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_Mu1 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_mul0_num : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_mul0_ou_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_Mu3 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal clk_div_1_counter : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal idea_1_idea1_clockrou_CTL_Result : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal idea_1_idea1_Ry1 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_Ry2 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_Ry3 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_Ry4 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_xo : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_uart1_tx_Result : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal idea_1_idea1_Mux1 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_Mux4 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_Mux2 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_Mux3 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_uart1_rx_Result : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal idea_1_idea1_roucou_Result : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal idea_1_txdata_mux0000 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_mul0_ou_mux0000 : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_add0_Madd_O_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal clk_div_1_Mcount_counter_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal idea_1_Mcompar_state_cmp_eq0001_lut : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal idea_1_idea1_ke6 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_ke5 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal idea_1_idea1_clockrou_DP_mul0_num2 : STD_LOGIC_VECTOR ( 16 downto 16 ); 
  signal idea_1_idea1_clockrou_DP_mul0_num1 : STD_LOGIC_VECTOR ( 16 downto 16 ); 
begin
  NlwRenamedSig_IO_Reset <= Reset;
  idea_1_idea1_clockrou_CTL_cin1_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_Result(2),
      O => idea_1_idea1_clockrou_CTL_cin1_2_DYMUX_9596
    );
  idea_1_idea1_clockrou_CTL_cin1_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_CTL_cin1_2_CLKINV_9587
    );
  idea_1_idea1_clockrou_CTL_cin1_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin1_not0001_0,
      O => idea_1_idea1_clockrou_CTL_cin1_2_CEINV_9586
    );
  idea_1_idea1_Re1_Q_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(1),
      O => idea_1_idea1_Re1_Q_1_DXMUX_9634
    );
  idea_1_idea1_Re1_Q_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(0),
      O => idea_1_idea1_Re1_Q_1_DYMUX_9620
    );
  idea_1_idea1_Re1_Q_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re1_Q_1_CLKINV_9610
    );
  idea_1_idea1_Re1_Q_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re1_Q_1_CEINV_9609
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_0_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(0),
      ADR1 => idea_1_idea1_clockrou_DP_mul(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(0)
    );
  idea_1_idea1_Re1_Q_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(3),
      O => idea_1_idea1_Re1_Q_3_DXMUX_9672
    );
  idea_1_idea1_Re1_Q_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(2),
      O => idea_1_idea1_Re1_Q_3_DYMUX_9658
    );
  idea_1_idea1_Re1_Q_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re1_Q_3_CLKINV_9648
    );
  idea_1_idea1_Re1_Q_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re1_Q_3_CEINV_9647
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_2_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(2),
      ADR1 => idea_1_idea1_clockrou_DP_mul(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(2)
    );
  idea_1_idea1_Re1_Q_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(5),
      O => idea_1_idea1_Re1_Q_5_DXMUX_9710
    );
  idea_1_idea1_Re1_Q_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(4),
      O => idea_1_idea1_Re1_Q_5_DYMUX_9696
    );
  idea_1_idea1_Re1_Q_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re1_Q_5_CLKINV_9686
    );
  idea_1_idea1_Re1_Q_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re1_Q_5_CEINV_9685
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_4_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(4),
      ADR1 => idea_1_idea1_clockrou_DP_mul(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(4)
    );
  idea_1_idea1_Re1_Q_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(7),
      O => idea_1_idea1_Re1_Q_7_DXMUX_9748
    );
  idea_1_idea1_Re1_Q_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(6),
      O => idea_1_idea1_Re1_Q_7_DYMUX_9734
    );
  idea_1_idea1_Re1_Q_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re1_Q_7_CLKINV_9724
    );
  idea_1_idea1_Re1_Q_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re1_Q_7_CEINV_9723
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_6_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(6),
      ADR1 => idea_1_idea1_clockrou_DP_mul(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(6)
    );
  idea_1_idea1_Re1_Q_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(9),
      O => idea_1_idea1_Re1_Q_9_DXMUX_9786
    );
  idea_1_idea1_Re1_Q_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(8),
      O => idea_1_idea1_Re1_Q_9_DYMUX_9772
    );
  idea_1_idea1_Re1_Q_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re1_Q_9_CLKINV_9762
    );
  idea_1_idea1_Re1_Q_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re1_Q_9_CEINV_9761
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_8_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(8),
      ADR1 => idea_1_idea1_clockrou_DP_mul(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(8)
    );
  idea_1_idea1_Re2_Q_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(1),
      O => idea_1_idea1_Re2_Q_1_DXMUX_9824
    );
  idea_1_idea1_Re2_Q_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(0),
      O => idea_1_idea1_Re2_Q_1_DYMUX_9810
    );
  idea_1_idea1_Re2_Q_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re2_Q_1_CLKINV_9800
    );
  idea_1_idea1_Re2_Q_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re2_Q_1_CEINV_9799
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_0_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(0),
      ADR1 => idea_1_idea1_clockrou_DP_mul(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(0)
    );
  idea_1_idea1_Re2_Q_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(3),
      O => idea_1_idea1_Re2_Q_3_DXMUX_9862
    );
  idea_1_idea1_Re2_Q_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(2),
      O => idea_1_idea1_Re2_Q_3_DYMUX_9848
    );
  idea_1_idea1_Re2_Q_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re2_Q_3_CLKINV_9838
    );
  idea_1_idea1_Re2_Q_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re2_Q_3_CEINV_9837
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_2_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(2),
      ADR1 => idea_1_idea1_clockrou_DP_mul(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(2)
    );
  idea_1_idea1_Re2_Q_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(5),
      O => idea_1_idea1_Re2_Q_5_DXMUX_9900
    );
  idea_1_idea1_Re2_Q_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(4),
      O => idea_1_idea1_Re2_Q_5_DYMUX_9886
    );
  idea_1_idea1_Re2_Q_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re2_Q_5_CLKINV_9876
    );
  idea_1_idea1_Re2_Q_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re2_Q_5_CEINV_9875
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_4_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(4),
      ADR1 => idea_1_idea1_clockrou_DP_mul(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(4)
    );
  idea_1_idea1_Re2_Q_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(7),
      O => idea_1_idea1_Re2_Q_7_DXMUX_9938
    );
  idea_1_idea1_Re2_Q_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(6),
      O => idea_1_idea1_Re2_Q_7_DYMUX_9924
    );
  idea_1_idea1_Re2_Q_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re2_Q_7_CLKINV_9914
    );
  idea_1_idea1_Re2_Q_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re2_Q_7_CEINV_9913
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_6_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(6),
      ADR1 => idea_1_idea1_clockrou_DP_mul(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(6)
    );
  idea_1_idea1_Re2_Q_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(9),
      O => idea_1_idea1_Re2_Q_9_DXMUX_9976
    );
  idea_1_idea1_Re2_Q_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(8),
      O => idea_1_idea1_Re2_Q_9_DYMUX_9962
    );
  idea_1_idea1_Re2_Q_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re2_Q_9_CLKINV_9952
    );
  idea_1_idea1_Re2_Q_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re2_Q_9_CEINV_9951
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_8_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(8),
      ADR1 => idea_1_idea1_clockrou_DP_mul(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(8)
    );
  idea_1_idea1_Re3_Q_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(1),
      O => idea_1_idea1_Re3_Q_1_DXMUX_10014
    );
  idea_1_idea1_Re3_Q_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(0),
      O => idea_1_idea1_Re3_Q_1_DYMUX_10000
    );
  idea_1_idea1_Re3_Q_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re3_Q_1_CLKINV_9990
    );
  idea_1_idea1_Re3_Q_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re3_Q_1_CEINV_9989
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_0_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(0),
      ADR1 => idea_1_idea1_clockrou_DP_add(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(0)
    );
  idea_1_idea1_Re3_Q_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(3),
      O => idea_1_idea1_Re3_Q_3_DXMUX_10052
    );
  idea_1_idea1_Re3_Q_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(2),
      O => idea_1_idea1_Re3_Q_3_DYMUX_10038
    );
  idea_1_idea1_Re3_Q_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re3_Q_3_CLKINV_10028
    );
  idea_1_idea1_Re3_Q_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re3_Q_3_CEINV_10027
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_2_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(2),
      ADR1 => idea_1_idea1_clockrou_DP_add(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(2)
    );
  idea_1_idea1_Re3_Q_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(5),
      O => idea_1_idea1_Re3_Q_5_DXMUX_10090
    );
  idea_1_idea1_Re3_Q_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(4),
      O => idea_1_idea1_Re3_Q_5_DYMUX_10076
    );
  idea_1_idea1_Re3_Q_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re3_Q_5_CLKINV_10066
    );
  idea_1_idea1_Re3_Q_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re3_Q_5_CEINV_10065
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_4_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(4),
      ADR1 => idea_1_idea1_clockrou_DP_add(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(4)
    );
  idea_1_idea1_Re3_Q_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(7),
      O => idea_1_idea1_Re3_Q_7_DXMUX_10128
    );
  idea_1_idea1_Re3_Q_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(6),
      O => idea_1_idea1_Re3_Q_7_DYMUX_10114
    );
  idea_1_idea1_Re3_Q_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re3_Q_7_CLKINV_10104
    );
  idea_1_idea1_Re3_Q_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re3_Q_7_CEINV_10103
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_6_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(6),
      ADR1 => idea_1_idea1_clockrou_DP_add(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(6)
    );
  idea_1_idea1_Re3_Q_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(9),
      O => idea_1_idea1_Re3_Q_9_DXMUX_10166
    );
  idea_1_idea1_Re3_Q_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(8),
      O => idea_1_idea1_Re3_Q_9_DYMUX_10152
    );
  idea_1_idea1_Re3_Q_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re3_Q_9_CLKINV_10142
    );
  idea_1_idea1_Re3_Q_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re3_Q_9_CEINV_10141
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_8_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(8),
      ADR1 => idea_1_idea1_clockrou_DP_add(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(8)
    );
  idea_1_idea1_Re4_Q_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(1),
      O => idea_1_idea1_Re4_Q_1_DXMUX_10204
    );
  idea_1_idea1_Re4_Q_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(0),
      O => idea_1_idea1_Re4_Q_1_DYMUX_10190
    );
  idea_1_idea1_Re4_Q_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re4_Q_1_CLKINV_10180
    );
  idea_1_idea1_Re4_Q_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re4_Q_1_CEINV_10179
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_0_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(0),
      ADR1 => idea_1_idea1_clockrou_DP_add(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(0)
    );
  idea_1_idea1_Re4_Q_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(3),
      O => idea_1_idea1_Re4_Q_3_DXMUX_10242
    );
  idea_1_idea1_Re4_Q_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(2),
      O => idea_1_idea1_Re4_Q_3_DYMUX_10228
    );
  idea_1_idea1_Re4_Q_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re4_Q_3_CLKINV_10218
    );
  idea_1_idea1_Re4_Q_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re4_Q_3_CEINV_10217
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_2_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(2),
      ADR1 => idea_1_idea1_clockrou_DP_add(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(2)
    );
  idea_1_idea1_Re4_Q_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(5),
      O => idea_1_idea1_Re4_Q_5_DXMUX_10280
    );
  idea_1_idea1_Re4_Q_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(4),
      O => idea_1_idea1_Re4_Q_5_DYMUX_10266
    );
  idea_1_idea1_Re4_Q_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re4_Q_5_CLKINV_10256
    );
  idea_1_idea1_Re4_Q_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re4_Q_5_CEINV_10255
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_4_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(4),
      ADR1 => idea_1_idea1_clockrou_DP_add(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(4)
    );
  idea_1_idea1_Re4_Q_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(7),
      O => idea_1_idea1_Re4_Q_7_DXMUX_10318
    );
  idea_1_idea1_Re4_Q_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(6),
      O => idea_1_idea1_Re4_Q_7_DYMUX_10304
    );
  idea_1_idea1_Re4_Q_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re4_Q_7_CLKINV_10294
    );
  idea_1_idea1_Re4_Q_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re4_Q_7_CEINV_10293
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_6_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(6),
      ADR1 => idea_1_idea1_clockrou_DP_add(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(6)
    );
  idea_1_idea1_Re4_Q_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(9),
      O => idea_1_idea1_Re4_Q_9_DXMUX_10356
    );
  idea_1_idea1_Re4_Q_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(8),
      O => idea_1_idea1_Re4_Q_9_DYMUX_10342
    );
  idea_1_idea1_Re4_Q_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re4_Q_9_CLKINV_10332
    );
  idea_1_idea1_Re4_Q_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re4_Q_9_CEINV_10331
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_8_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(8),
      ADR1 => idea_1_idea1_clockrou_DP_add(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(8)
    );
  idea_1_idea1_roucou_NEXT_STATE_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_NEXT_STATE_mux0006_1_1_10377,
      O => idea_1_idea1_roucou_NEXT_STATE_1_DYMUX_10380
    );
  idea_1_idea1_roucou_NEXT_STATE_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N4,
      O => idea_1_idea1_roucou_NEXT_STATE_1_SRINV_10371
    );
  idea_1_idea1_roucou_NEXT_STATE_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_NEXT_STATE_1_CLKINV_10370
    );
  idea_1_idea1_roucou_NEXT_STATE_mux0006_1_1 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_CURRENT_STATE(2),
      ADR1 => idea_1_idea1_Res,
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => VCC,
      O => idea_1_idea1_roucou_NEXT_STATE_mux0006_1_1_10377
    );
  idea_1_idea1_roucou_NEXT_STATE_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin1_not0001,
      O => idea_1_idea1_clockrou_CTL_cin1_not0001_0
    );
  idea_1_idea1_roucou_NEXT_STATE_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_NEXT_STATE_mux0006_0_1,
      O => idea_1_idea1_roucou_NEXT_STATE_2_DYMUX_10414
    );
  idea_1_idea1_roucou_NEXT_STATE_2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_CURRENT_STATE(1),
      O => idea_1_idea1_roucou_NEXT_STATE_2_SRINV_10406
    );
  idea_1_idea1_roucou_NEXT_STATE_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_NEXT_STATE_2_CLKINV_10405
    );
  idea_1_idea1_roucou_NEXT_STATE_mux0006_0_11 : X_LUT4
    generic map(
      INIT => X"A2AA"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_CURRENT_STATE(2),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(0),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_roucou_NEXT_STATE_mux0006_0_1
    );
  idea_1_uart1_tx_txdatardy_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txdatardy_and0001,
      O => idea_1_uart1_tx_txdatardy_DYMUX_10450
    );
  idea_1_uart1_tx_txdatardy_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_tx_txdatardy_CLKINV_10439
    );
  idea_1_uart1_tx_txdatardy_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txdatardy_not0001_pack_3,
      O => idea_1_uart1_tx_txdatardy_CEINV_10438
    );
  idea_1_uart1_tx_txdatardy_and00011 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => idea_1_uart1_tx_write1_8105,
      ADR1 => idea_1_uart1_tx_write2_8106,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_tx_txdatardy_and0001
    );
  idea_1_idea1_clockrou_DP_r_5_Q_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_11_FXMUX_10499,
      O => idea_1_idea1_clockrou_DP_r_5_Q_11_DXMUX_10500
    );
  idea_1_idea1_clockrou_DP_r_5_Q_11_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(11),
      O => idea_1_idea1_clockrou_DP_r_5_Q_11_FXMUX_10499
    );
  idea_1_idea1_clockrou_DP_r_5_Q_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_11_GYMUX_10485,
      O => idea_1_idea1_clockrou_DP_r_5_Q_11_DYMUX_10486
    );
  idea_1_idea1_clockrou_DP_r_5_Q_11_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(10),
      O => idea_1_idea1_clockrou_DP_r_5_Q_11_GYMUX_10485
    );
  idea_1_idea1_clockrou_DP_r_5_Q_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_5_Q_11_CLKINV_10476
    );
  idea_1_idea1_clockrou_DP_r_5_Q_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_5_Q_11_CEINV_10475
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_10_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(10),
      ADR1 => idea_1_idea1_clockrou_DP_add(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(10)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_13_FXMUX_10539,
      O => idea_1_idea1_clockrou_DP_r_5_Q_13_DXMUX_10540
    );
  idea_1_idea1_clockrou_DP_r_5_Q_13_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(13),
      O => idea_1_idea1_clockrou_DP_r_5_Q_13_FXMUX_10539
    );
  idea_1_idea1_clockrou_DP_r_5_Q_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_13_GYMUX_10525,
      O => idea_1_idea1_clockrou_DP_r_5_Q_13_DYMUX_10526
    );
  idea_1_idea1_clockrou_DP_r_5_Q_13_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(12),
      O => idea_1_idea1_clockrou_DP_r_5_Q_13_GYMUX_10525
    );
  idea_1_idea1_clockrou_DP_r_5_Q_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_5_Q_13_CLKINV_10516
    );
  idea_1_idea1_clockrou_DP_r_5_Q_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_5_Q_13_CEINV_10515
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_12_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(12),
      ADR1 => idea_1_idea1_clockrou_DP_add(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(12)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_15_FXMUX_10579,
      O => idea_1_idea1_clockrou_DP_r_5_Q_15_DXMUX_10580
    );
  idea_1_idea1_clockrou_DP_r_5_Q_15_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(15),
      O => idea_1_idea1_clockrou_DP_r_5_Q_15_FXMUX_10579
    );
  idea_1_idea1_clockrou_DP_r_5_Q_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_15_GYMUX_10565,
      O => idea_1_idea1_clockrou_DP_r_5_Q_15_DYMUX_10566
    );
  idea_1_idea1_clockrou_DP_r_5_Q_15_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(14),
      O => idea_1_idea1_clockrou_DP_r_5_Q_15_GYMUX_10565
    );
  idea_1_idea1_clockrou_DP_r_5_Q_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_5_Q_15_CLKINV_10556
    );
  idea_1_idea1_clockrou_DP_r_5_Q_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_5_Q_15_CEINV_10555
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_14_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(14),
      ADR1 => idea_1_idea1_clockrou_DP_add(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(14)
    );
  idea_1_uart1_rx_paritygen_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_paritygen_mux0001,
      O => idea_1_uart1_rx_paritygen_DXMUX_10619
    );
  idea_1_uart1_rx_paritygen_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxparity_mux0001,
      O => idea_1_uart1_rx_paritygen_DYMUX_10605
    );
  idea_1_uart1_rx_paritygen_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_paritygen_SRINV_10595
    );
  idea_1_uart1_rx_paritygen_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxclk_8133,
      O => idea_1_uart1_rx_paritygen_CLKINV_10594
    );
  idea_1_uart1_rx_rxparity_mux00011 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_rxstop_8135,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_rxparity_mux0001
    );
  idea_1_uart1_tx_cnt_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_Result(2),
      O => idea_1_uart1_tx_cnt_2_DYMUX_10645
    );
  idea_1_uart1_tx_cnt_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_tx_cnt_2_CLKINV_10635
    );
  idea_1_uart1_tx_Mcount_cnt_xor_2_11 : X_LUT4
    generic map(
      INIT => X"6C6C"
    )
    port map (
      ADR0 => idea_1_uart1_tx_cnt(0),
      ADR1 => idea_1_uart1_tx_cnt(2),
      ADR2 => idea_1_uart1_tx_cnt(1),
      ADR3 => VCC,
      O => idea_1_uart1_tx_Result(2)
    );
  idea_1_uart1_rx_rsr_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr_1_mux0001,
      O => idea_1_uart1_rx_rsr_1_DXMUX_10694
    );
  idea_1_uart1_rx_rsr_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr_0_mux0001,
      O => idea_1_uart1_rx_rsr_1_DYMUX_10679
    );
  idea_1_uart1_rx_rsr_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_rsr_1_SRINV_10669
    );
  idea_1_uart1_rx_rsr_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxclk_8133,
      O => idea_1_uart1_rx_rsr_1_CLKINV_10668
    );
  idea_1_uart1_rx_rsr_0_mux00011 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_rsr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_rsr_0_mux0001
    );
  idea_1_uart1_rx_rsr_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr_3_mux0001,
      O => idea_1_uart1_rx_rsr_3_DXMUX_10734
    );
  idea_1_uart1_rx_rsr_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr_2_mux0001,
      O => idea_1_uart1_rx_rsr_3_DYMUX_10719
    );
  idea_1_uart1_rx_rsr_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_rsr_3_SRINV_10709
    );
  idea_1_uart1_rx_rsr_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxclk_8133,
      O => idea_1_uart1_rx_rsr_3_CLKINV_10708
    );
  idea_1_uart1_rx_rsr_2_mux00011 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_rsr(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_rsr_2_mux0001
    );
  idea_1_uart1_rx_rsr_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr_5_mux0001,
      O => idea_1_uart1_rx_rsr_5_DXMUX_10774
    );
  idea_1_uart1_rx_rsr_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr_4_mux0001,
      O => idea_1_uart1_rx_rsr_5_DYMUX_10759
    );
  idea_1_uart1_rx_rsr_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_rsr_5_SRINV_10749
    );
  idea_1_uart1_rx_rsr_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxclk_8133,
      O => idea_1_uart1_rx_rsr_5_CLKINV_10748
    );
  idea_1_uart1_rx_rsr_4_mux00011 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_rsr(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_rsr_4_mux0001
    );
  idea_1_uart1_rx_rsr_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr_7_mux0001,
      O => idea_1_uart1_rx_rsr_7_DXMUX_10814
    );
  idea_1_uart1_rx_rsr_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr_6_mux0001,
      O => idea_1_uart1_rx_rsr_7_DYMUX_10799
    );
  idea_1_uart1_rx_rsr_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_rsr_7_SRINV_10789
    );
  idea_1_uart1_rx_rsr_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxclk_8133,
      O => idea_1_uart1_rx_rsr_7_CLKINV_10788
    );
  idea_1_uart1_rx_rsr_6_mux00011 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_rsr(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_rsr_6_mux0001
    );
  idea_1_uart1_tx_tsr_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_tsr_1_mux0001,
      O => idea_1_uart1_tx_tsr_1_DXMUX_10855
    );
  idea_1_uart1_tx_tsr_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_tsr_0_mux0001,
      O => idea_1_uart1_tx_tsr_1_DYMUX_10841
    );
  idea_1_uart1_tx_tsr_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_tx_tsr_1_SRINV_10833
    );
  idea_1_uart1_tx_tsr_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txclk_8150,
      O => idea_1_uart1_tx_tsr_1_CLKINV_10832
    );
  idea_1_uart1_tx_tsr_0_mux00011 : X_LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdone_or0000,
      ADR1 => idea_1_uart1_tx_tsr(1),
      ADR2 => idea_1_uart1_tx_txdatardy_8107,
      ADR3 => idea_1_txdata(0),
      O => idea_1_uart1_tx_tsr_0_mux0001
    );
  idea_1_uart1_tx_tsr_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_tsr_3_mux0001,
      O => idea_1_uart1_tx_tsr_3_DXMUX_10897
    );
  idea_1_uart1_tx_tsr_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_tsr_2_mux0001,
      O => idea_1_uart1_tx_tsr_3_DYMUX_10883
    );
  idea_1_uart1_tx_tsr_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_tx_tsr_3_SRINV_10875
    );
  idea_1_uart1_tx_tsr_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txclk_8150,
      O => idea_1_uart1_tx_tsr_3_CLKINV_10874
    );
  idea_1_uart1_tx_tsr_2_mux00011 : X_LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdone_or0000,
      ADR1 => idea_1_uart1_tx_tsr(3),
      ADR2 => idea_1_uart1_tx_txdatardy_8107,
      ADR3 => idea_1_txdata(2),
      O => idea_1_uart1_tx_tsr_2_mux0001
    );
  idea_1_uart1_tx_tsr_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_tsr_5_mux0001,
      O => idea_1_uart1_tx_tsr_5_DXMUX_10939
    );
  idea_1_uart1_tx_tsr_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_tsr_4_mux0001,
      O => idea_1_uart1_tx_tsr_5_DYMUX_10925
    );
  idea_1_uart1_tx_tsr_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_tx_tsr_5_SRINV_10917
    );
  idea_1_uart1_tx_tsr_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txclk_8150,
      O => idea_1_uart1_tx_tsr_5_CLKINV_10916
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_1_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(1),
      ADR1 => idea_1_idea1_clockrou_DP_mul(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(1)
    );
  idea_1_uart1_tx_tsr_4_mux00011 : X_LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdone_or0000,
      ADR1 => idea_1_uart1_tx_tsr(5),
      ADR2 => idea_1_uart1_tx_txdatardy_8107,
      ADR3 => idea_1_txdata(4),
      O => idea_1_uart1_tx_tsr_4_mux0001
    );
  idea_1_uart1_tx_tsr_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_tsr_7_mux0001,
      O => idea_1_uart1_tx_tsr_7_DXMUX_10981
    );
  idea_1_uart1_tx_tsr_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_tsr_6_mux0001,
      O => idea_1_uart1_tx_tsr_7_DYMUX_10967
    );
  idea_1_uart1_tx_tsr_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_tx_tsr_7_SRINV_10959
    );
  idea_1_uart1_tx_tsr_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txclk_8150,
      O => idea_1_uart1_tx_tsr_7_CLKINV_10958
    );
  idea_1_uart1_tx_tsr_6_mux00011 : X_LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdone_or0000,
      ADR1 => idea_1_uart1_tx_tsr(7),
      ADR2 => idea_1_uart1_tx_txdatardy_8107,
      ADR3 => idea_1_txdata(6),
      O => idea_1_uart1_tx_tsr_6_mux0001
    );
  idea_1_LEDs_3_REVUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_N52,
      O => idea_1_LEDs_3_REVUSED_11007
    );
  idea_1_LEDs_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_LEDs_3_mux000026,
      O => idea_1_LEDs_3_DYMUX_11006
    );
  idea_1_LEDs_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_LEDs_3_SRINV_10996
    );
  idea_1_LEDs_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_LEDs_3_CLKINV_10995
    );
  idea_1_idea1_Re1_Q_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(11),
      O => idea_1_idea1_Re1_Q_11_DXMUX_11046
    );
  idea_1_idea1_Re1_Q_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(10),
      O => idea_1_idea1_Re1_Q_11_DYMUX_11032
    );
  idea_1_idea1_Re1_Q_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re1_Q_11_CLKINV_11022
    );
  idea_1_idea1_Re1_Q_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re1_Q_11_CEINV_11021
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_10_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(10),
      ADR1 => idea_1_idea1_clockrou_DP_mul(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(10)
    );
  idea_1_idea1_Re1_Q_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(13),
      O => idea_1_idea1_Re1_Q_13_DXMUX_11084
    );
  idea_1_idea1_Re1_Q_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(12),
      O => idea_1_idea1_Re1_Q_13_DYMUX_11070
    );
  idea_1_idea1_Re1_Q_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re1_Q_13_CLKINV_11060
    );
  idea_1_idea1_Re1_Q_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re1_Q_13_CEINV_11059
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_12_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(12),
      ADR1 => idea_1_idea1_clockrou_DP_mul(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(12)
    );
  idea_1_idea1_Re1_Q_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(15),
      O => idea_1_idea1_Re1_Q_15_DXMUX_11122
    );
  idea_1_idea1_Re1_Q_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry1(14),
      O => idea_1_idea1_Re1_Q_15_DYMUX_11108
    );
  idea_1_idea1_Re1_Q_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re1_Q_15_CLKINV_11098
    );
  idea_1_idea1_Re1_Q_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re1_Q_15_CEINV_11097
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_14_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(14),
      ADR1 => idea_1_idea1_clockrou_DP_mul(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(14)
    );
  idea_1_idea1_Re2_Q_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(11),
      O => idea_1_idea1_Re2_Q_11_DXMUX_11160
    );
  idea_1_idea1_Re2_Q_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(10),
      O => idea_1_idea1_Re2_Q_11_DYMUX_11146
    );
  idea_1_idea1_Re2_Q_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re2_Q_11_CLKINV_11136
    );
  idea_1_idea1_Re2_Q_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re2_Q_11_CEINV_11135
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_10_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(10),
      ADR1 => idea_1_idea1_clockrou_DP_mul(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(10)
    );
  idea_1_idea1_Re2_Q_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(13),
      O => idea_1_idea1_Re2_Q_13_DXMUX_11198
    );
  idea_1_idea1_Re2_Q_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(12),
      O => idea_1_idea1_Re2_Q_13_DYMUX_11184
    );
  idea_1_idea1_Re2_Q_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re2_Q_13_CLKINV_11174
    );
  idea_1_idea1_Re2_Q_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re2_Q_13_CEINV_11173
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_12_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(12),
      ADR1 => idea_1_idea1_clockrou_DP_mul(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(12)
    );
  idea_1_idea1_Re2_Q_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(15),
      O => idea_1_idea1_Re2_Q_15_DXMUX_11236
    );
  idea_1_idea1_Re2_Q_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry2(14),
      O => idea_1_idea1_Re2_Q_15_DYMUX_11222
    );
  idea_1_idea1_Re2_Q_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re2_Q_15_CLKINV_11212
    );
  idea_1_idea1_Re2_Q_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re2_Q_15_CEINV_11211
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_14_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(14),
      ADR1 => idea_1_idea1_clockrou_DP_mul(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(14)
    );
  idea_1_idea1_Re3_Q_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(11),
      O => idea_1_idea1_Re3_Q_11_DXMUX_11274
    );
  idea_1_idea1_Re3_Q_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(10),
      O => idea_1_idea1_Re3_Q_11_DYMUX_11260
    );
  idea_1_idea1_Re3_Q_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re3_Q_11_CLKINV_11250
    );
  idea_1_idea1_Re3_Q_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re3_Q_11_CEINV_11249
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_10_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(10),
      ADR1 => idea_1_idea1_clockrou_DP_add(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(10)
    );
  idea_1_idea1_Re3_Q_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(13),
      O => idea_1_idea1_Re3_Q_13_DXMUX_11312
    );
  idea_1_idea1_Re3_Q_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(12),
      O => idea_1_idea1_Re3_Q_13_DYMUX_11298
    );
  idea_1_idea1_Re3_Q_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re3_Q_13_CLKINV_11288
    );
  idea_1_idea1_Re3_Q_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re3_Q_13_CEINV_11287
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_12_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(12),
      ADR1 => idea_1_idea1_clockrou_DP_add(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(12)
    );
  idea_1_idea1_Re3_Q_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(15),
      O => idea_1_idea1_Re3_Q_15_DXMUX_11350
    );
  idea_1_idea1_Re3_Q_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry3(14),
      O => idea_1_idea1_Re3_Q_15_DYMUX_11336
    );
  idea_1_idea1_Re3_Q_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re3_Q_15_CLKINV_11326
    );
  idea_1_idea1_Re3_Q_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re3_Q_15_CEINV_11325
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_14_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(14),
      ADR1 => idea_1_idea1_clockrou_DP_add(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(14)
    );
  idea_1_idea1_Re4_Q_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(11),
      O => idea_1_idea1_Re4_Q_11_DXMUX_11388
    );
  idea_1_idea1_Re4_Q_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(10),
      O => idea_1_idea1_Re4_Q_11_DYMUX_11374
    );
  idea_1_idea1_Re4_Q_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re4_Q_11_CLKINV_11364
    );
  idea_1_idea1_Re4_Q_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re4_Q_11_CEINV_11363
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_10_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(10),
      ADR1 => idea_1_idea1_clockrou_DP_add(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(10)
    );
  idea_1_idea1_Re4_Q_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(13),
      O => idea_1_idea1_Re4_Q_13_DXMUX_11426
    );
  idea_1_idea1_Re4_Q_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(12),
      O => idea_1_idea1_Re4_Q_13_DYMUX_11412
    );
  idea_1_idea1_Re4_Q_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re4_Q_13_CLKINV_11402
    );
  idea_1_idea1_Re4_Q_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re4_Q_13_CEINV_11401
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_12_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(12),
      ADR1 => idea_1_idea1_clockrou_DP_add(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(12)
    );
  idea_1_idea1_Re4_Q_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(15),
      O => idea_1_idea1_Re4_Q_15_DXMUX_11464
    );
  idea_1_idea1_Re4_Q_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Ry4(14),
      O => idea_1_idea1_Re4_Q_15_DYMUX_11450
    );
  idea_1_idea1_Re4_Q_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_Re4_Q_15_CLKINV_11440
    );
  idea_1_idea1_Re4_Q_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res,
      O => idea_1_idea1_Re4_Q_15_CEINV_11439
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_14_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(14),
      ADR1 => idea_1_idea1_clockrou_DP_add(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(14)
    );
  idea_1_uart1_tx_tag1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_tag1_mux0001,
      O => idea_1_uart1_tx_tag1_DXMUX_11504
    );
  idea_1_uart1_tx_tag1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txparity_mux0001,
      O => idea_1_uart1_tx_tag1_DYMUX_11489
    );
  idea_1_uart1_tx_tag1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_tx_tag1_SRINV_11481
    );
  idea_1_uart1_tx_tag1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txclk_8150,
      O => idea_1_uart1_tx_tag1_CLKINV_11480
    );
  idea_1_uart1_tx_txparity_mux00011 : X_LUT4
    generic map(
      INIT => X"66F6"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txparity_8221,
      ADR1 => idea_1_uart1_tx_tsr(0),
      ADR2 => idea_1_uart1_tx_txdatardy_8107,
      ADR3 => idea_1_uart1_tx_txdone_or0000,
      O => idea_1_uart1_tx_txparity_mux0001
    );
  idea_1_uart1_rx_rxdatardy_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxdatardy_mux0000,
      O => idea_1_uart1_rx_rxdatardy_DXMUX_11549
    );
  idea_1_uart1_rx_rxdatardy_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_parity_error_mux0000,
      O => idea_1_uart1_rx_rxdatardy_DYMUX_11532
    );
  idea_1_uart1_rx_rxdatardy_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_rxdatardy_SRINV_11523
    );
  idea_1_uart1_rx_rxdatardy_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_rxdatardy_CLKINV_11522
    );
  idea_1_uart1_rx_rxdatardy_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_parity_error_not0001_0,
      O => idea_1_uart1_rx_rxdatardy_CEINV_11521
    );
  idea_1_uart1_rx_parity_error_mux00001 : X_LUT4
    generic map(
      INIT => X"A2A2"
    )
    port map (
      ADR0 => idea_1_uart1_rx_paritygen_8136,
      ADR1 => idea_1_uart1_rx_read1_8224,
      ADR2 => idea_1_uart1_rx_read2_8223,
      ADR3 => VCC,
      O => idea_1_uart1_rx_parity_error_mux0000
    );
  idea_1_byte_cntr_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_mux0000_2_Q,
      O => idea_1_byte_cntr_2_DXMUX_11593
    );
  idea_1_byte_cntr_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_mux0000_3_Q,
      O => idea_1_byte_cntr_2_DYMUX_11580
    );
  idea_1_byte_cntr_2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_or0000_0,
      O => idea_1_byte_cntr_2_SRINV_11571
    );
  idea_1_byte_cntr_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_byte_cntr_2_CLKINV_11570
    );
  idea_1_byte_cntr_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_not0001_0,
      O => idea_1_byte_cntr_2_CEINV_11569
    );
  idea_1_idea1_Re1_Q_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_1_DYMUX_9620,
      CE => idea_1_idea1_Re1_Q_1_CEINV_9609,
      CLK => idea_1_idea1_Re1_Q_1_CLKINV_9610,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(0)
    );
  idea_1_byte_cntr_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"2828"
    )
    port map (
      ADR0 => idea_1_N35,
      ADR1 => idea_1_byte_cntr(0),
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => VCC,
      O => idea_1_byte_cntr_mux0000_3_Q
    );
  idea_1_idea1_clockrou_s346_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346,
      O => idea_1_idea1_clockrou_s346_0
    );
  idea_1_idea1_roucou_should_increment_not00011 : X_LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => idea_1_idea1_clockrou_CTL_cin(0),
      O => idea_1_idea1_roucou_should_increment_not0001
    );
  idea_1_state_FSM_FFd4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd4_In,
      O => idea_1_state_FSM_FFd4_DXMUX_11659
    );
  idea_1_state_FSM_FFd4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd5_8235,
      O => idea_1_state_FSM_FFd4_DYMUX_11646
    );
  idea_1_state_FSM_FFd4_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_state_FSM_FFd4_SRINV_11636
    );
  idea_1_state_FSM_FFd4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_state_FSM_FFd4_CLKINV_11635
    );
  idea_1_state_FSM_FFd5_In_SW0 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd7_8239,
      ADR1 => idea_1_state_FSM_FFd4_8238,
      ADR2 => idea_1_idea1_roucou_READY_8236,
      ADR3 => VCC,
      O => N11
    );
  idea_1_state_FSM_FFd6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd6_In_11689,
      O => idea_1_state_FSM_FFd6_DXMUX_11692
    );
  idea_1_state_FSM_FFd6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N21_pack_2,
      O => N21
    );
  idea_1_state_FSM_FFd6_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_state_FSM_FFd6_SRINV_11677
    );
  idea_1_state_FSM_FFd6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_state_FSM_FFd6_CLKINV_11676
    );
  idea_1_state_FSM_FFd6_In_SW0 : X_LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      ADR0 => idea_1_state_cmp_eq0000,
      ADR1 => idea_1_uart1_rx_rxdatardy_8225,
      ADR2 => idea_1_Mcompar_state_cmp_eq0001_cy_15_Q,
      ADR3 => idea_1_Mcompar_state_cmp_eq0001_cy_31_Q,
      O => N21_pack_2
    );
  idea_1_key_72_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_72_not0001,
      O => idea_1_key_72_not0001_0
    );
  idea_1_key_72_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_90_not0001,
      O => idea_1_key_90_not0001_0
    );
  idea_1_key_90_not00011 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_byte_cntr(1),
      ADR1 => idea_1_byte_cntr(0),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => idea_1_N43,
      O => idea_1_key_90_not0001
    );
  idea_1_key_104_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_104_not0001,
      O => idea_1_key_104_not0001_0
    );
  idea_1_key_104_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_112_not0001,
      O => idea_1_key_112_not0001_0
    );
  idea_1_key_112_not00011 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_N43,
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_byte_cntr(1),
      O => idea_1_key_112_not0001
    );
  idea_1_key_64_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_64_not0001,
      O => idea_1_key_64_not0001_0
    );
  idea_1_key_64_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_120_not0001,
      O => idea_1_key_120_not0001_0
    );
  idea_1_key_120_not00012 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(1),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => idea_1_N43,
      O => idea_1_key_120_not0001
    );
  idea_1_byte_cntr_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_not0001,
      O => idea_1_byte_cntr_not0001_0
    );
  idea_1_byte_cntr_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_not000124_pack_1,
      O => idea_1_byte_cntr_not000124_8254
    );
  idea_1_byte_cntr_not000124 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_byte_cntr_not00017_0,
      ADR1 => idea_1_state_FSM_FFd8_8243,
      ADR2 => idea_1_state_FSM_FFd7_8239,
      ADR3 => idea_1_state_FSM_FFd9_8258,
      O => idea_1_byte_cntr_not000124_pack_1
    );
  idea_1_idea1_clockrou_s78_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78,
      O => idea_1_idea1_clockrou_s78_0
    );
  idea_1_idea1_clockrou_s78_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125,
      O => idea_1_idea1_clockrou_s125_0
    );
  idea_1_idea1_clockrou_CTL_S_cmp_eq00011 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(0),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_s125
    );
  clk_div_1_CLK_OUT1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT1_BYINV_11825,
      O => clk_div_1_CLK_OUT1_DYMUX_11826
    );
  clk_div_1_CLK_OUT1_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => clk_div_1_CLK_OUT1_BYINV_11825
    );
  clk_div_1_CLK_OUT1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1,
      O => clk_div_1_CLK_OUT1_SRINVNOT
    );
  clk_div_1_CLK_OUT1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_CLK_OUT1_CLKINV_11823
    );
  clk_div_1_CLK_OUT1_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_Q,
      O => clk_div_1_CLK_OUT1_CEINVNOT
    );
  idea_1_uart1_tx_txdone1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txdone,
      O => idea_1_uart1_tx_txdone1_DXMUX_11860
    );
  idea_1_uart1_tx_txdone1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txdone_or000010_pack_1,
      O => idea_1_uart1_tx_txdone_or000010_8266
    );
  idea_1_uart1_tx_txdone1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_tx_txdone1_CLKINV_11844
    );
  idea_1_uart1_tx_txdone_or000010 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_uart1_tx_tsr(4),
      ADR1 => idea_1_uart1_tx_tsr(5),
      ADR2 => idea_1_uart1_tx_tsr(6),
      ADR3 => idea_1_uart1_tx_tsr(7),
      O => idea_1_uart1_tx_txdone_or000010_pack_1
    );
  idea_1_uart1_tx_tag2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_tsr_7_and0000,
      O => idea_1_uart1_tx_tag2_DXMUX_11894
    );
  idea_1_uart1_tx_tag2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txdone_or0000_pack_2,
      O => idea_1_uart1_tx_txdone_or0000
    );
  idea_1_uart1_tx_tag2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txclk_8150,
      O => idea_1_uart1_tx_tag2_CLKINV_11876
    );
  idea_1_uart1_tx_txdone_or000017 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdone_or00004_0,
      ADR1 => idea_1_uart1_tx_tag1_8164,
      ADR2 => idea_1_uart1_tx_tag2_8220,
      ADR3 => idea_1_uart1_tx_txdone_or000010_8266,
      O => idea_1_uart1_tx_txdone_or0000_pack_2
    );
  idea_1_key_0_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_0_not0001,
      O => idea_1_key_0_not0001_0
    );
  idea_1_key_0_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x1_0_not0001,
      O => idea_1_x1_0_not0001_0
    );
  idea_1_x1_0_not00011 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => idea_1_txdata_cmp_eq0000,
      ADR1 => idea_1_state_FSM_FFd9_8258,
      ADR2 => Reset_IBUF_8102,
      ADR3 => VCC,
      O => idea_1_x1_0_not0001
    );
  idea_1_x1_15_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x1_15_not0001,
      O => idea_1_x1_15_not0001_0
    );
  idea_1_x1_15_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x2_10_not0001,
      O => idea_1_x2_10_not0001_0
    );
  idea_1_x2_10_not00011 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_byte_cntr(1),
      ADR1 => idea_1_byte_cntr(0),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => idea_1_N44,
      O => idea_1_x2_10_not0001
    );
  idea_1_key_8_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_8_not0001,
      O => idea_1_key_8_not0001_0
    );
  idea_1_key_8_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_N39,
      O => idea_1_N39_0
    );
  idea_1_key_104_not000111 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_N39
    );
  idea_1_x3_10_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x3_10_not0001,
      O => idea_1_x3_10_not0001_0
    );
  idea_1_x3_10_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x4_8_not0001,
      O => idea_1_x4_8_not0001_0
    );
  idea_1_x4_8_not00011 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(1),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => idea_1_N44,
      O => idea_1_x4_8_not0001
    );
  idea_1_uart1_tx_write2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_write1_8105,
      O => idea_1_uart1_tx_write2_DXMUX_12013
    );
  idea_1_uart1_tx_write2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_write_8279,
      O => idea_1_uart1_tx_write2_DYMUX_12006
    );
  idea_1_uart1_tx_write2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_tx_write2_SRINV_12004
    );
  idea_1_uart1_tx_write2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_tx_write2_CLKINV_12003
    );
  idea_1_idea1_clockrou_DP_r_3_Q_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(1),
      O => idea_1_idea1_clockrou_DP_r_3_Q_1_DXMUX_12034
    );
  idea_1_idea1_clockrou_DP_r_3_Q_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(0),
      O => idea_1_idea1_clockrou_DP_r_3_Q_1_DYMUX_12028
    );
  idea_1_idea1_clockrou_DP_r_3_Q_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_3_Q_1_CLKINV_12026
    );
  idea_1_idea1_clockrou_DP_r_3_Q_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_3_Q_1_CEINV_12025
    );
  idea_1_idea1_clockrou_DP_r_3_Q_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(3),
      O => idea_1_idea1_clockrou_DP_r_3_Q_3_DXMUX_12054
    );
  idea_1_idea1_clockrou_DP_r_3_Q_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(2),
      O => idea_1_idea1_clockrou_DP_r_3_Q_3_DYMUX_12048
    );
  idea_1_idea1_clockrou_DP_r_3_Q_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_3_Q_3_CLKINV_12046
    );
  idea_1_idea1_clockrou_DP_r_3_Q_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_3_Q_3_CEINV_12045
    );
  idea_1_idea1_clockrou_DP_r_3_Q_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(5),
      O => idea_1_idea1_clockrou_DP_r_3_Q_5_DXMUX_12074
    );
  idea_1_idea1_clockrou_DP_r_3_Q_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(4),
      O => idea_1_idea1_clockrou_DP_r_3_Q_5_DYMUX_12068
    );
  idea_1_idea1_clockrou_DP_r_3_Q_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_3_Q_5_CLKINV_12066
    );
  idea_1_idea1_clockrou_DP_r_3_Q_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_3_Q_5_CEINV_12065
    );
  idea_1_idea1_clockrou_DP_r_3_Q_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(7),
      O => idea_1_idea1_clockrou_DP_r_3_Q_7_DXMUX_12094
    );
  idea_1_idea1_clockrou_DP_r_3_Q_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(6),
      O => idea_1_idea1_clockrou_DP_r_3_Q_7_DYMUX_12088
    );
  idea_1_idea1_clockrou_DP_r_3_Q_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_3_Q_7_CLKINV_12086
    );
  idea_1_idea1_clockrou_DP_r_3_Q_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_3_Q_7_CEINV_12085
    );
  idea_1_idea1_clockrou_DP_r_3_Q_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(9),
      O => idea_1_idea1_clockrou_DP_r_3_Q_9_DXMUX_12114
    );
  idea_1_idea1_clockrou_DP_r_3_Q_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(8),
      O => idea_1_idea1_clockrou_DP_r_3_Q_9_DYMUX_12108
    );
  idea_1_idea1_clockrou_DP_r_3_Q_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_3_Q_9_CLKINV_12106
    );
  idea_1_idea1_clockrou_DP_r_3_Q_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_3_Q_9_CEINV_12105
    );
  idea_1_idea1_clockrou_DP_r_4_Q_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(1),
      O => idea_1_idea1_clockrou_DP_r_4_Q_1_DXMUX_12134
    );
  idea_1_idea1_clockrou_DP_r_4_Q_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(0),
      O => idea_1_idea1_clockrou_DP_r_4_Q_1_DYMUX_12128
    );
  idea_1_idea1_clockrou_DP_r_4_Q_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_4_Q_1_CLKINV_12126
    );
  idea_1_idea1_clockrou_DP_r_4_Q_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_4_Q_1_CEINV_12125
    );
  idea_1_idea1_clockrou_DP_r_4_Q_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(3),
      O => idea_1_idea1_clockrou_DP_r_4_Q_3_DXMUX_12154
    );
  idea_1_idea1_clockrou_DP_r_4_Q_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(2),
      O => idea_1_idea1_clockrou_DP_r_4_Q_3_DYMUX_12148
    );
  idea_1_idea1_clockrou_DP_r_4_Q_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_4_Q_3_CLKINV_12146
    );
  idea_1_idea1_clockrou_DP_r_4_Q_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_4_Q_3_CEINV_12145
    );
  idea_1_idea1_clockrou_DP_r_4_Q_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(5),
      O => idea_1_idea1_clockrou_DP_r_4_Q_5_DXMUX_12174
    );
  idea_1_idea1_clockrou_DP_r_4_Q_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(4),
      O => idea_1_idea1_clockrou_DP_r_4_Q_5_DYMUX_12168
    );
  idea_1_idea1_clockrou_DP_r_4_Q_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_4_Q_5_CLKINV_12166
    );
  idea_1_idea1_clockrou_DP_r_4_Q_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_4_Q_5_CEINV_12165
    );
  idea_1_idea1_clockrou_DP_r_4_Q_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(7),
      O => idea_1_idea1_clockrou_DP_r_4_Q_7_DXMUX_12194
    );
  idea_1_idea1_clockrou_DP_r_4_Q_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(6),
      O => idea_1_idea1_clockrou_DP_r_4_Q_7_DYMUX_12188
    );
  idea_1_idea1_clockrou_DP_r_4_Q_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_4_Q_7_CLKINV_12186
    );
  idea_1_idea1_clockrou_DP_r_4_Q_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_4_Q_7_CEINV_12185
    );
  idea_1_idea1_clockrou_DP_r_4_Q_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(9),
      O => idea_1_idea1_clockrou_DP_r_4_Q_9_DXMUX_12214
    );
  idea_1_idea1_clockrou_DP_r_4_Q_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(8),
      O => idea_1_idea1_clockrou_DP_r_4_Q_9_DYMUX_12208
    );
  idea_1_idea1_clockrou_DP_r_4_Q_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_4_Q_9_CLKINV_12206
    );
  idea_1_idea1_clockrou_DP_r_4_Q_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_4_Q_9_CEINV_12205
    );
  idea_1_idea1_clockrou_DP_r_6_Q_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_1_FXMUX_31145,
      O => idea_1_idea1_clockrou_DP_r_6_Q_1_DXMUX_12234
    );
  idea_1_idea1_clockrou_DP_r_6_Q_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_1_GYMUX_31131,
      O => idea_1_idea1_clockrou_DP_r_6_Q_1_DYMUX_12228
    );
  idea_1_idea1_clockrou_DP_r_6_Q_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_6_Q_1_CLKINV_12226
    );
  idea_1_idea1_clockrou_DP_r_6_Q_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_6_Q_1_CEINV_12225
    );
  idea_1_idea1_clockrou_DP_r_6_Q_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_3_FXMUX_31185,
      O => idea_1_idea1_clockrou_DP_r_6_Q_3_DXMUX_12254
    );
  idea_1_idea1_clockrou_DP_r_6_Q_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_3_GYMUX_31171,
      O => idea_1_idea1_clockrou_DP_r_6_Q_3_DYMUX_12248
    );
  idea_1_idea1_clockrou_DP_r_6_Q_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_6_Q_3_CLKINV_12246
    );
  idea_1_idea1_clockrou_DP_r_6_Q_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_6_Q_3_CEINV_12245
    );
  idea_1_idea1_clockrou_DP_r_6_Q_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_5_FXMUX_31225,
      O => idea_1_idea1_clockrou_DP_r_6_Q_5_DXMUX_12274
    );
  idea_1_idea1_clockrou_DP_r_6_Q_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_5_GYMUX_31211,
      O => idea_1_idea1_clockrou_DP_r_6_Q_5_DYMUX_12268
    );
  idea_1_idea1_clockrou_DP_r_6_Q_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_6_Q_5_CLKINV_12266
    );
  idea_1_idea1_clockrou_DP_r_6_Q_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_6_Q_5_CEINV_12265
    );
  idea_1_idea1_clockrou_DP_r_6_Q_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_7_FXMUX_31265,
      O => idea_1_idea1_clockrou_DP_r_6_Q_7_DXMUX_12294
    );
  idea_1_idea1_clockrou_DP_r_6_Q_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_7_GYMUX_31251,
      O => idea_1_idea1_clockrou_DP_r_6_Q_7_DYMUX_12288
    );
  idea_1_idea1_clockrou_DP_r_6_Q_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_6_Q_7_CLKINV_12286
    );
  idea_1_idea1_clockrou_DP_r_6_Q_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_6_Q_7_CEINV_12285
    );
  idea_1_idea1_clockrou_DP_r_6_Q_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_9_FXMUX_31305,
      O => idea_1_idea1_clockrou_DP_r_6_Q_9_DXMUX_12314
    );
  idea_1_idea1_clockrou_DP_r_6_Q_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_9_GYMUX_31291,
      O => idea_1_idea1_clockrou_DP_r_6_Q_9_DYMUX_12308
    );
  idea_1_idea1_clockrou_DP_r_6_Q_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_6_Q_9_CLKINV_12306
    );
  idea_1_idea1_clockrou_DP_r_6_Q_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_6_Q_9_CEINV_12305
    );
  idea_1_idea1_clockrou_DP_r_7_Q_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(1),
      O => idea_1_idea1_clockrou_DP_r_7_Q_1_DXMUX_12334
    );
  idea_1_idea1_clockrou_DP_r_7_Q_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(0),
      O => idea_1_idea1_clockrou_DP_r_7_Q_1_DYMUX_12328
    );
  idea_1_idea1_clockrou_DP_r_7_Q_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_7_Q_1_CLKINV_12326
    );
  idea_1_idea1_clockrou_DP_r_7_Q_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_7_Q_1_CEINV_12325
    );
  idea_1_idea1_clockrou_DP_r_7_Q_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(3),
      O => idea_1_idea1_clockrou_DP_r_7_Q_3_DXMUX_12354
    );
  idea_1_idea1_clockrou_DP_r_7_Q_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(2),
      O => idea_1_idea1_clockrou_DP_r_7_Q_3_DYMUX_12348
    );
  idea_1_idea1_clockrou_DP_r_7_Q_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_7_Q_3_CLKINV_12346
    );
  idea_1_idea1_clockrou_DP_r_7_Q_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_7_Q_3_CEINV_12345
    );
  idea_1_idea1_clockrou_DP_r_7_Q_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(5),
      O => idea_1_idea1_clockrou_DP_r_7_Q_5_DXMUX_12374
    );
  idea_1_idea1_clockrou_DP_r_7_Q_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(4),
      O => idea_1_idea1_clockrou_DP_r_7_Q_5_DYMUX_12368
    );
  idea_1_idea1_clockrou_DP_r_7_Q_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_7_Q_5_CLKINV_12366
    );
  idea_1_idea1_clockrou_DP_r_7_Q_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_7_Q_5_CEINV_12365
    );
  idea_1_idea1_clockrou_DP_r_7_Q_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(7),
      O => idea_1_idea1_clockrou_DP_r_7_Q_7_DXMUX_12394
    );
  idea_1_idea1_clockrou_DP_r_7_Q_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(6),
      O => idea_1_idea1_clockrou_DP_r_7_Q_7_DYMUX_12388
    );
  idea_1_idea1_clockrou_DP_r_7_Q_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_7_Q_7_CLKINV_12386
    );
  idea_1_idea1_clockrou_DP_r_7_Q_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_7_Q_7_CEINV_12385
    );
  idea_1_idea1_clockrou_DP_r_7_Q_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(9),
      O => idea_1_idea1_clockrou_DP_r_7_Q_9_DXMUX_12414
    );
  idea_1_idea1_clockrou_DP_r_7_Q_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(8),
      O => idea_1_idea1_clockrou_DP_r_7_Q_9_DYMUX_12408
    );
  idea_1_idea1_clockrou_DP_r_7_Q_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_7_Q_9_CLKINV_12406
    );
  idea_1_idea1_clockrou_DP_r_7_Q_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_7_Q_9_CEINV_12405
    );
  idea_1_idea1_clockrou_DP_r_8_Q_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(1),
      O => idea_1_idea1_clockrou_DP_r_8_Q_1_DXMUX_12434
    );
  idea_1_idea1_clockrou_DP_r_8_Q_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(0),
      O => idea_1_idea1_clockrou_DP_r_8_Q_1_DYMUX_12428
    );
  idea_1_idea1_clockrou_DP_r_8_Q_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_8_Q_1_CLKINV_12426
    );
  idea_1_idea1_clockrou_DP_r_8_Q_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_8_Q_1_CEINV_12425
    );
  idea_1_idea1_clockrou_DP_r_8_Q_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(3),
      O => idea_1_idea1_clockrou_DP_r_8_Q_3_DXMUX_12454
    );
  idea_1_idea1_clockrou_DP_r_8_Q_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(2),
      O => idea_1_idea1_clockrou_DP_r_8_Q_3_DYMUX_12448
    );
  idea_1_idea1_clockrou_DP_r_8_Q_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_8_Q_3_CLKINV_12446
    );
  idea_1_idea1_clockrou_DP_r_8_Q_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_8_Q_3_CEINV_12445
    );
  idea_1_idea1_clockrou_DP_r_8_Q_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(5),
      O => idea_1_idea1_clockrou_DP_r_8_Q_5_DXMUX_12474
    );
  idea_1_idea1_clockrou_DP_r_8_Q_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(4),
      O => idea_1_idea1_clockrou_DP_r_8_Q_5_DYMUX_12468
    );
  idea_1_idea1_clockrou_DP_r_8_Q_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_8_Q_5_CLKINV_12466
    );
  idea_1_idea1_clockrou_DP_r_8_Q_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_8_Q_5_CEINV_12465
    );
  idea_1_idea1_clockrou_DP_r_8_Q_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(7),
      O => idea_1_idea1_clockrou_DP_r_8_Q_7_DXMUX_12494
    );
  idea_1_idea1_clockrou_DP_r_8_Q_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(6),
      O => idea_1_idea1_clockrou_DP_r_8_Q_7_DYMUX_12488
    );
  idea_1_idea1_clockrou_DP_r_8_Q_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_8_Q_7_CLKINV_12486
    );
  idea_1_idea1_clockrou_DP_r_8_Q_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_8_Q_7_CEINV_12485
    );
  idea_1_idea1_clockrou_DP_r_8_Q_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(9),
      O => idea_1_idea1_clockrou_DP_r_8_Q_9_DXMUX_12514
    );
  idea_1_idea1_clockrou_DP_r_8_Q_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(8),
      O => idea_1_idea1_clockrou_DP_r_8_Q_9_DYMUX_12508
    );
  idea_1_idea1_clockrou_DP_r_8_Q_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_8_Q_9_CLKINV_12506
    );
  idea_1_idea1_clockrou_DP_r_8_Q_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_8_Q_9_CEINV_12505
    );
  idea_1_idea1_Mux1_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(10),
      O => idea_1_idea1_Mux1_10_0
    );
  idea_1_idea1_Mux1_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(0),
      O => idea_1_idea1_Mux1_0_0
    );
  idea_1_idea1_mu1_O_0_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(0),
      ADR1 => idea_1_x1(0),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(0)
    );
  idea_1_idea1_Mux1_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(11),
      O => idea_1_idea1_Mux1_11_0
    );
  idea_1_idea1_Mux1_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(1),
      O => idea_1_idea1_Mux1_1_0
    );
  idea_1_idea1_mu1_O_1_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(1),
      ADR1 => idea_1_x1(1),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(1)
    );
  idea_1_idea1_Mux1_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(12),
      O => idea_1_idea1_Mux1_12_0
    );
  idea_1_idea1_Mux1_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(2),
      O => idea_1_idea1_Mux1_2_0
    );
  idea_1_idea1_mu1_O_2_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(2),
      ADR1 => idea_1_x1(2),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(2)
    );
  idea_1_idea1_Mux1_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(13),
      O => idea_1_idea1_Mux1_13_0
    );
  idea_1_idea1_Mux1_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(3),
      O => idea_1_idea1_Mux1_3_0
    );
  idea_1_idea1_mu1_O_3_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(3),
      ADR1 => idea_1_x1(3),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(3)
    );
  idea_1_write_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_write_mux0000_12640,
      O => idea_1_write_DXMUX_12643
    );
  idea_1_write_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N841_pack_2,
      O => N841
    );
  idea_1_write_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_write_SRINV_12627
    );
  idea_1_write_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_write_CLKINV_12626
    );
  idea_1_write_mux0000_SW2 : X_LUT4
    generic map(
      INIT => X"FBFB"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd10_8255,
      ADR1 => idea_1_state_FSM_FFd3_8241,
      ADR2 => idea_1_N15_0,
      ADR3 => VCC,
      O => N841_pack_2
    );
  idea_1_idea1_Mux1_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(14),
      O => idea_1_idea1_Mux1_14_0
    );
  idea_1_idea1_Mux1_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(4),
      O => idea_1_idea1_Mux1_4_0
    );
  idea_1_idea1_mu1_O_4_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(4),
      ADR1 => idea_1_x1(4),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(4)
    );
  idea_1_idea1_Mux1_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(15),
      O => idea_1_idea1_Mux1_15_0
    );
  idea_1_idea1_Mux1_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(5),
      O => idea_1_idea1_Mux1_5_0
    );
  idea_1_idea1_mu1_O_5_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(5),
      ADR1 => idea_1_x1(5),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(5)
    );
  idea_1_idea1_Mux1_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(7),
      O => idea_1_idea1_Mux1_7_0
    );
  idea_1_idea1_Mux1_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(6),
      O => idea_1_idea1_Mux1_6_0
    );
  idea_1_idea1_mu1_O_6_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(6),
      ADR1 => idea_1_x1(6),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(6)
    );
  idea_1_idea1_Mux1_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(9),
      O => idea_1_idea1_Mux1_9_0
    );
  idea_1_idea1_Mux1_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux1(8),
      O => idea_1_idea1_Mux1_8_0
    );
  idea_1_idea1_mu1_O_8_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(8),
      ADR1 => idea_1_x1(8),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(8)
    );
  idea_1_idea1_Mux4_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(0),
      O => idea_1_idea1_Mux4_0_0
    );
  idea_1_idea1_Mux4_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(0),
      O => idea_1_idea1_Mux2_0_0
    );
  idea_1_idea1_mu2_O_0_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(0),
      ADR2 => idea_1_x2(0),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(0)
    );
  idea_1_idea1_Mux4_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(10),
      O => idea_1_idea1_Mux4_10_0
    );
  idea_1_idea1_Mux4_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(1),
      O => idea_1_idea1_Mux2_1_0
    );
  idea_1_idea1_mu2_O_1_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(1),
      ADR2 => idea_1_x2(1),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(1)
    );
  idea_1_idea1_Mux4_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(11),
      O => idea_1_idea1_Mux4_11_0
    );
  idea_1_idea1_Mux4_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(2),
      O => idea_1_idea1_Mux2_2_0
    );
  idea_1_idea1_mu2_O_2_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(2),
      ADR2 => idea_1_x2(2),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(2)
    );
  idea_1_idea1_Mux4_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(12),
      O => idea_1_idea1_Mux4_12_0
    );
  idea_1_idea1_Mux4_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(3),
      O => idea_1_idea1_Mux2_3_0
    );
  idea_1_idea1_mu2_O_3_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(3),
      ADR2 => idea_1_x2(3),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(3)
    );
  idea_1_idea1_Mux4_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(13),
      O => idea_1_idea1_Mux4_13_0
    );
  idea_1_idea1_Mux4_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(4),
      O => idea_1_idea1_Mux2_4_0
    );
  idea_1_idea1_mu2_O_4_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(4),
      ADR2 => idea_1_x2(4),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(4)
    );
  idea_1_idea1_Mux4_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(14),
      O => idea_1_idea1_Mux4_14_0
    );
  idea_1_idea1_Mux4_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(5),
      O => idea_1_idea1_Mux2_5_0
    );
  idea_1_idea1_mu2_O_5_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(5),
      ADR2 => idea_1_x2(5),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(5)
    );
  idea_1_idea1_Mux4_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(15),
      O => idea_1_idea1_Mux4_15_0
    );
  idea_1_idea1_Mux4_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(6),
      O => idea_1_idea1_Mux2_6_0
    );
  idea_1_idea1_mu2_O_6_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(6),
      ADR2 => idea_1_x2(6),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(6)
    );
  idea_1_idea1_Mux4_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(1),
      O => idea_1_idea1_Mux4_1_0
    );
  idea_1_idea1_Mux4_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(7),
      O => idea_1_idea1_Mux2_7_0
    );
  idea_1_idea1_mu2_O_7_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(7),
      ADR2 => idea_1_x2(7),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(7)
    );
  idea_1_idea1_Mux4_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(2),
      O => idea_1_idea1_Mux4_2_0
    );
  idea_1_idea1_Mux4_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(8),
      O => idea_1_idea1_Mux2_8_0
    );
  idea_1_idea1_mu2_O_8_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(8),
      ADR2 => idea_1_x2(8),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(8)
    );
  idea_1_uart1_tx_paritycycle31_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_paritycycle31_12969,
      O => idea_1_uart1_tx_paritycycle31_0
    );
  idea_1_uart1_tx_paritycycle31 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_uart1_tx_tsr(5),
      ADR1 => idea_1_uart1_tx_tsr(6),
      ADR2 => idea_1_uart1_tx_tsr(7),
      ADR3 => idea_1_uart1_tx_tag1_8164,
      O => idea_1_uart1_tx_paritycycle31_12969
    );
  idea_1_idea1_Mux4_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(3),
      O => idea_1_idea1_Mux4_3_0
    );
  idea_1_idea1_Mux4_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(9),
      O => idea_1_idea1_Mux2_9_0
    );
  idea_1_idea1_mu2_O_9_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(9),
      ADR2 => idea_1_x2(9),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(9)
    );
  idea_1_idea1_Mux4_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(4),
      O => idea_1_idea1_Mux4_4_0
    );
  idea_1_idea1_Mux4_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(0),
      O => idea_1_idea1_Mux3_0_0
    );
  idea_1_idea1_mu3_O_0_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(0),
      ADR2 => idea_1_x3(0),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(0)
    );
  idea_1_idea1_Mux4_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(5),
      O => idea_1_idea1_Mux4_5_0
    );
  idea_1_idea1_Mux4_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(1),
      O => idea_1_idea1_Mux3_1_0
    );
  idea_1_idea1_mu3_O_1_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(1),
      ADR2 => idea_1_x3(1),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(1)
    );
  idea_1_idea1_Mux4_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(6),
      O => idea_1_idea1_Mux4_6_0
    );
  idea_1_idea1_Mux4_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(2),
      O => idea_1_idea1_Mux3_2_0
    );
  idea_1_idea1_mu3_O_2_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(2),
      ADR2 => idea_1_x3(2),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(2)
    );
  idea_1_idea1_Mux4_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(7),
      O => idea_1_idea1_Mux4_7_0
    );
  idea_1_idea1_Mux4_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(3),
      O => idea_1_idea1_Mux3_3_0
    );
  idea_1_idea1_mu3_O_3_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(3),
      ADR2 => idea_1_x3(3),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(3)
    );
  idea_1_idea1_Mux4_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(8),
      O => idea_1_idea1_Mux4_8_0
    );
  idea_1_idea1_Mux4_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(4),
      O => idea_1_idea1_Mux3_4_0
    );
  idea_1_idea1_mu3_O_4_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(4),
      ADR2 => idea_1_x3(4),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(4)
    );
  idea_1_idea1_Mux4_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux4(9),
      O => idea_1_idea1_Mux4_9_0
    );
  idea_1_idea1_Mux4_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(5),
      O => idea_1_idea1_Mux3_5_0
    );
  idea_1_idea1_mu3_O_5_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(5),
      ADR2 => idea_1_x3(5),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(5)
    );
  idea_1_idea1_Mux3_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(7),
      O => idea_1_idea1_Mux3_7_0
    );
  idea_1_idea1_Mux3_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(6),
      O => idea_1_idea1_Mux3_6_0
    );
  idea_1_idea1_mu3_O_6_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(6),
      ADR2 => idea_1_x3(6),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(6)
    );
  idea_1_idea1_Mux3_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(9),
      O => idea_1_idea1_Mux3_9_0
    );
  idea_1_idea1_Mux3_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(8),
      O => idea_1_idea1_Mux3_8_0
    );
  idea_1_idea1_mu3_O_8_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(8),
      ADR2 => idea_1_x3(8),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(8)
    );
  idea_1_uart1_rx_rxcnt_0_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxcnt(0),
      O => idea_1_uart1_rx_rxcnt_0_DXMUX_13212
    );
  idea_1_uart1_rx_rxcnt_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_Result(1),
      O => idea_1_uart1_rx_rxcnt_0_DYMUX_13206
    );
  idea_1_uart1_rx_rxcnt_0_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxcnt_not0001_0,
      O => idea_1_uart1_rx_rxcnt_0_SRINV_13196
    );
  idea_1_uart1_rx_rxcnt_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_rxcnt_0_CLKINV_13195
    );
  idea_1_uart1_rx_Mcount_rxcnt_xor_1_11 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_uart1_rx_rxcnt(1),
      ADR1 => idea_1_uart1_rx_rxcnt(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_Result(1)
    );
  idea_1_idea1_roucou_cin_0_1_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(0),
      O => idea_1_idea1_roucou_cin_0_1_DYMUX_13226
    );
  idea_1_idea1_roucou_cin_0_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_0_1_SRINV_13224
    );
  idea_1_idea1_roucou_cin_0_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_0_1_CLKINV_13223
    );
  idea_1_idea1_roucou_cin_0_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_0_1_CEINV_13222
    );
  idea_1_idea1_roucou_cin_0_2_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(0),
      O => idea_1_idea1_roucou_cin_0_2_DYMUX_13241
    );
  idea_1_idea1_roucou_cin_0_2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_0_2_SRINV_13239
    );
  idea_1_idea1_roucou_cin_0_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_0_2_CLKINV_13238
    );
  idea_1_idea1_roucou_cin_0_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_0_2_CEINV_13237
    );
  idea_1_idea1_roucou_cin_0_3_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(0),
      O => idea_1_idea1_roucou_cin_0_3_DYMUX_13256
    );
  idea_1_idea1_roucou_cin_0_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_0_3_SRINV_13254
    );
  idea_1_idea1_roucou_cin_0_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_0_3_CLKINV_13253
    );
  idea_1_idea1_roucou_cin_0_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_0_3_CEINV_13252
    );
  idea_1_idea1_roucou_cin_0_4_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(0),
      O => idea_1_idea1_roucou_cin_0_4_DYMUX_13271
    );
  idea_1_idea1_roucou_cin_0_4_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_0_4_SRINV_13269
    );
  idea_1_idea1_roucou_cin_0_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_0_4_CLKINV_13268
    );
  idea_1_idea1_roucou_cin_0_4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_0_4_CEINV_13267
    );
  idea_1_idea1_roucou_cin_12_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_Result_1_0,
      O => idea_1_idea1_roucou_cin_12_DYMUX_13286
    );
  idea_1_idea1_roucou_cin_12_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_12_SRINV_13284
    );
  idea_1_idea1_roucou_cin_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_12_CLKINV_13283
    );
  idea_1_idea1_roucou_cin_12_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_12_CEINV_13282
    );
  idea_1_idea1_roucou_cin_1_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_Result_1_0,
      O => idea_1_idea1_roucou_cin_1_3_DYMUX_13301
    );
  idea_1_idea1_roucou_cin_1_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_1_3_SRINV_13299
    );
  idea_1_idea1_roucou_cin_1_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_1_3_CLKINV_13298
    );
  idea_1_idea1_roucou_cin_1_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_1_3_CEINV_13297
    );
  idea_1_idea1_roucou_cin_1_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_Result_1_0,
      O => idea_1_idea1_roucou_cin_1_4_DYMUX_13316
    );
  idea_1_idea1_roucou_cin_1_4_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_1_4_SRINV_13314
    );
  idea_1_idea1_roucou_cin_1_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_1_4_CLKINV_13313
    );
  idea_1_idea1_roucou_cin_1_4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_1_4_CEINV_13312
    );
  idea_1_idea1_roucou_cin_1_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_Result_1_0,
      O => idea_1_idea1_roucou_cin_1_5_DYMUX_13331
    );
  idea_1_idea1_roucou_cin_1_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_1_5_SRINV_13329
    );
  idea_1_idea1_roucou_cin_1_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_1_5_CLKINV_13328
    );
  idea_1_idea1_roucou_cin_1_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_1_5_CEINV_13327
    );
  idea_1_idea1_roucou_cin_2_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_Result_2_0,
      O => idea_1_idea1_roucou_cin_2_2_DYMUX_13346
    );
  idea_1_idea1_roucou_cin_2_2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_2_2_SRINV_13344
    );
  idea_1_idea1_roucou_cin_2_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_2_2_CLKINV_13343
    );
  idea_1_idea1_roucou_cin_2_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_2_2_CEINV_13342
    );
  idea_1_idea1_roucou_cin_2_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_Result_2_0,
      O => idea_1_idea1_roucou_cin_2_3_DYMUX_13361
    );
  idea_1_idea1_roucou_cin_2_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_2_3_SRINV_13359
    );
  idea_1_idea1_roucou_cin_2_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_2_3_CLKINV_13358
    );
  idea_1_idea1_roucou_cin_2_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_2_3_CEINV_13357
    );
  idea_1_idea1_roucou_cin_2_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_Result_2_0,
      O => idea_1_idea1_roucou_cin_2_4_DYMUX_13376
    );
  idea_1_idea1_roucou_cin_2_4_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_2_4_SRINV_13374
    );
  idea_1_idea1_roucou_cin_2_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_2_4_CLKINV_13373
    );
  idea_1_idea1_roucou_cin_2_4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_2_4_CEINV_13372
    );
  idea_1_uart1_rx_hunt_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_hunt_BXINV_13393,
      O => idea_1_uart1_rx_hunt_DXMUX_13394
    );
  idea_1_uart1_rx_hunt_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => idea_1_uart1_rx_hunt_BXINV_13393
    );
  idea_1_uart1_rx_hunt_REVUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_hunt_and0000,
      O => idea_1_uart1_rx_hunt_REVUSED_13392
    );
  idea_1_uart1_rx_hunt_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_hunt_SRINV_13390
    );
  idea_1_uart1_rx_hunt_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_hunt_CLKINV_13389
    );
  idea_1_uart1_rx_hunt_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_hunt_or0000,
      O => idea_1_uart1_rx_hunt_CEINV_13388
    );
  N877_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N877,
      O => N877_0
    );
  N877_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N843_pack_1,
      O => N843
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O278_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O244_0,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O249_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O232,
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N843_pack_1
    );
  idea_1_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd2_BXINV_13436,
      O => idea_1_state_FSM_FFd2_DXMUX_13437
    );
  idea_1_state_FSM_FFd2_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => idea_1_state_FSM_FFd2_BXINV_13436
    );
  idea_1_state_FSM_FFd2_REVUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd3_8241,
      O => idea_1_state_FSM_FFd2_REVUSED_13435
    );
  idea_1_state_FSM_FFd2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_state_FSM_FFd2_SRINV_13433
    );
  idea_1_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_state_FSM_FFd2_CLKINV_13432
    );
  idea_1_state_FSM_FFd2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txdatardy_8107,
      O => idea_1_state_FSM_FFd2_CEINV_13431
    );
  idea_1_state_FSM_FFd9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd10_8255,
      O => idea_1_state_FSM_FFd9_DXMUX_13468
    );
  idea_1_state_FSM_FFd9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd10_In,
      O => idea_1_state_FSM_FFd9_DYMUX_13462
    );
  idea_1_state_FSM_FFd9_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_state_FSM_FFd9_SRINV_13452
    );
  idea_1_state_FSM_FFd9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_state_FSM_FFd9_CLKINV_13451
    );
  idea_1_state_FSM_FFd10_In1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_uart1_rx_rxdatardy_8225,
      ADR1 => idea_1_state_FSM_FFd11_8256,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_state_FSM_FFd10_In
    );
  idea_1_uart1_rx_overrun_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_overrun_mux0001,
      O => idea_1_uart1_rx_overrun_DXMUX_13503
    );
  idea_1_uart1_rx_overrun_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_overrun_CLKINV_13486
    );
  idea_1_uart1_rx_overrun_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_overrun_not0001_pack_3,
      O => idea_1_uart1_rx_overrun_CEINV_13485
    );
  idea_1_idea1_clockrou_CTL_cin1_2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin1_2_DYMUX_9596,
      CE => idea_1_idea1_clockrou_CTL_cin1_2_CEINV_9586,
      CLK => idea_1_idea1_clockrou_CTL_cin1_2_CLKINV_9587,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_CTL_cin1(2)
    );
  idea_1_x3_0_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x3_0_not0001,
      O => idea_1_x3_0_not0001_0
    );
  idea_1_x3_0_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x2_0_not0001,
      O => idea_1_x2_0_not0001_0
    );
  idea_1_x2_0_not00011 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => idea_1_N44,
      ADR1 => idea_1_byte_cntr(0),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => idea_1_byte_cntr(1),
      O => idea_1_x2_0_not0001
    );
  idea_1_idea1_keyge_new_key_16_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_16_4_13556,
      O => idea_1_idea1_keyge_new_key_16_4_0
    );
  idea_1_idea1_keyge_new_key_16_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_10_4_13549,
      O => idea_1_idea1_keyge_new_key_10_4_0
    );
  idea_1_idea1_keyge_new_key_10_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(88),
      ADR1 => idea_1_key(56),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_10_4_13549
    );
  idea_1_idea1_keyge_new_key_17_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_17_4_13580,
      O => idea_1_idea1_keyge_new_key_17_4_0
    );
  idea_1_idea1_keyge_new_key_17_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_11_4_13573,
      O => idea_1_idea1_keyge_new_key_11_4_0
    );
  idea_1_idea1_keyge_new_key_11_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(89),
      ADR1 => idea_1_key(57),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_11_4_13573
    );
  idea_1_idea1_keyge_new_key_20_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_20_9_13604,
      O => idea_1_idea1_keyge_new_key_20_9_0
    );
  idea_1_idea1_keyge_new_key_20_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_10_9_13597,
      O => idea_1_idea1_keyge_new_key_10_9_0
    );
  idea_1_idea1_keyge_new_key_10_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(102),
      ADR1 => idea_1_key(95),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_keyge_new_key_9_9_SW0_8478,
      O => idea_1_idea1_keyge_new_key_10_9_13597
    );
  idea_1_idea1_keyge_new_key_18_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_18_4_13628,
      O => idea_1_idea1_keyge_new_key_18_4_0
    );
  idea_1_idea1_keyge_new_key_18_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_20_4_13621,
      O => idea_1_idea1_keyge_new_key_20_4_0
    );
  idea_1_idea1_keyge_new_key_20_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(98),
      ADR1 => idea_1_key(66),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_20_4_13621
    );
  idea_1_idea1_keyge_new_key_19_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_19_4_13652,
      O => idea_1_idea1_keyge_new_key_19_4_0
    );
  idea_1_idea1_keyge_new_key_19_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_12_4_13645,
      O => idea_1_idea1_keyge_new_key_12_4_0
    );
  idea_1_idea1_keyge_new_key_12_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(90),
      ADR1 => idea_1_key(58),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_12_4_13645
    );
  idea_1_idea1_keyge_new_key_4_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_4_9_13676,
      O => idea_1_idea1_keyge_new_key_4_9_0
    );
  idea_1_idea1_keyge_new_key_4_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_11_9_13669,
      O => idea_1_idea1_keyge_new_key_11_9_0
    );
  idea_1_idea1_keyge_new_key_11_9 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(96),
      ADR1 => idea_1_key(103),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_keyge_new_key_9_9_SW0_8478,
      O => idea_1_idea1_keyge_new_key_11_9_13669
    );
  idea_1_idea1_keyge_new_key_23_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_23_4_13700,
      O => idea_1_idea1_keyge_new_key_23_4_0
    );
  idea_1_idea1_keyge_new_key_23_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_13_4_13693,
      O => idea_1_idea1_keyge_new_key_13_4_0
    );
  idea_1_idea1_keyge_new_key_13_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(91),
      ADR1 => idea_1_key(59),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_13_4_13693
    );
  idea_1_idea1_keyge_new_key_21_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_21_9_13724,
      O => idea_1_idea1_keyge_new_key_21_9_0
    );
  idea_1_idea1_keyge_new_key_21_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_12_9_13717,
      O => idea_1_idea1_keyge_new_key_12_9_0
    );
  idea_1_idea1_keyge_new_key_12_9 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(97),
      ADR1 => idea_1_key(104),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N319,
      O => idea_1_idea1_keyge_new_key_12_9_13717
    );
  idea_1_idea1_keyge_new_key_24_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_24_4_13748,
      O => idea_1_idea1_keyge_new_key_24_4_0
    );
  idea_1_idea1_keyge_new_key_24_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_30_4_13741,
      O => idea_1_idea1_keyge_new_key_30_4_0
    );
  idea_1_idea1_keyge_new_key_30_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(108),
      ADR1 => idea_1_key(76),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_30_4_13741
    );
  idea_1_idea1_keyge_new_key_25_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_25_4_13772,
      O => idea_1_idea1_keyge_new_key_25_4_0
    );
  idea_1_idea1_keyge_new_key_25_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_14_4_13765,
      O => idea_1_idea1_keyge_new_key_14_4_0
    );
  idea_1_idea1_keyge_new_key_14_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(92),
      ADR1 => idea_1_key(60),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_14_4_13765
    );
  idea_1_idea1_keyge_new_key_25_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_25_9_13796,
      O => idea_1_idea1_keyge_new_key_25_9_0
    );
  idea_1_idea1_keyge_new_key_25_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_13_9_13789,
      O => idea_1_idea1_keyge_new_key_13_9_0
    );
  idea_1_idea1_keyge_new_key_13_9 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(98),
      ADR1 => idea_1_key(105),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_keyge_new_key_9_9_SW0_8478,
      O => idea_1_idea1_keyge_new_key_13_9_13789
    );
  idea_1_idea1_keyge_new_key_26_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_26_4_13820,
      O => idea_1_idea1_keyge_new_key_26_4_0
    );
  idea_1_idea1_keyge_new_key_26_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_31_4_13813,
      O => idea_1_idea1_keyge_new_key_31_4_0
    );
  idea_1_idea1_keyge_new_key_31_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(109),
      ADR1 => idea_1_key(77),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_31_4_13813
    );
  idea_1_idea1_keyge_new_key_27_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_27_4_13844,
      O => idea_1_idea1_keyge_new_key_27_4_0
    );
  idea_1_idea1_keyge_new_key_27_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_15_4_13837,
      O => idea_1_idea1_keyge_new_key_15_4_0
    );
  idea_1_idea1_keyge_new_key_15_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(93),
      ADR1 => idea_1_key(61),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_15_4_13837
    );
  idea_1_idea1_keyge_new_key_26_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_26_9_13868,
      O => idea_1_idea1_keyge_new_key_26_9_0
    );
  idea_1_idea1_keyge_new_key_26_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_30_9_13861,
      O => idea_1_idea1_keyge_new_key_30_9_0
    );
  idea_1_idea1_keyge_new_key_30_9 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(115),
      ADR1 => idea_1_key(122),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_keyge_new_key_9_9_SW0_8478,
      O => idea_1_idea1_keyge_new_key_30_9_13861
    );
  idea_1_idea1_clockrou_CTL_cin1_0_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin1(0),
      O => idea_1_idea1_clockrou_CTL_cin1_0_DXMUX_13895
    );
  idea_1_idea1_clockrou_CTL_cin1_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_Result(1),
      O => idea_1_idea1_clockrou_CTL_cin1_0_DYMUX_13889
    );
  idea_1_idea1_clockrou_CTL_cin1_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_CTL_cin1_0_CLKINV_13879
    );
  idea_1_idea1_clockrou_CTL_cin1_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin1_not0001_0,
      O => idea_1_idea1_clockrou_CTL_cin1_0_CEINV_13878
    );
  idea_1_idea1_clockrou_CTL_Mcount_cin1_xor_1_11 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin1(1),
      ADR1 => idea_1_idea1_clockrou_CTL_cin1(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_CTL_Result(1)
    );
  idea_1_idea1_keyge_new_key_24_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_24_9_13921,
      O => idea_1_idea1_keyge_new_key_24_9_0
    );
  idea_1_idea1_keyge_new_key_24_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_23_9_13914,
      O => idea_1_idea1_keyge_new_key_23_9_0
    );
  idea_1_idea1_keyge_new_key_23_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(115),
      ADR1 => idea_1_key(108),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N319,
      O => idea_1_idea1_keyge_new_key_23_9_13914
    );
  idea_1_idea1_keyge_new_key_27_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_27_9_13945,
      O => idea_1_idea1_keyge_new_key_27_9_0
    );
  idea_1_idea1_keyge_new_key_27_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_31_9_13938,
      O => idea_1_idea1_keyge_new_key_31_9_0
    );
  idea_1_idea1_keyge_new_key_31_9 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(116),
      ADR1 => idea_1_key(123),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_keyge_new_key_9_9_SW0_8478,
      O => idea_1_idea1_keyge_new_key_31_9_13938
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O286_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O286_13969,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O286_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O286_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_32_5_13962,
      O => idea_1_idea1_keyge_new_key_32_5_0
    );
  idea_1_idea1_keyge_new_key_32_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(117),
      ADR1 => idea_1_key(103),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_32_5_13962
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O306_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O306_13993,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O306_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O306_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_33_5_13986,
      O => idea_1_idea1_keyge_new_key_33_5_0
    );
  idea_1_idea1_keyge_new_key_33_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(118),
      ADR1 => idea_1_key(104),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_33_5_13986
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O326_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O326_14017,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O326_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O326_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_34_5_14010,
      O => idea_1_idea1_keyge_new_key_34_5_0
    );
  idea_1_idea1_keyge_new_key_34_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(119),
      ADR1 => idea_1_key(105),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_34_5_14010
    );
  idea_1_idea1_keyge_new_key_17_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_17_26_14041,
      O => idea_1_idea1_keyge_new_key_17_26_0
    );
  idea_1_idea1_keyge_new_key_17_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_1_26_14034,
      O => idea_1_idea1_keyge_new_key_1_26_0
    );
  idea_1_idea1_keyge_new_key_1_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(40),
      ADR1 => idea_1_key(33),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_1_26_14034
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O46_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O46_14065,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O46_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O46_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_35_5_14058,
      O => idea_1_idea1_keyge_new_key_35_5_0
    );
  idea_1_idea1_keyge_new_key_35_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(120),
      ADR1 => idea_1_key(106),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_35_5_14058
    );
  idea_1_idea1_keyge_new_key_29_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_29_4_14089,
      O => idea_1_idea1_keyge_new_key_29_4_0
    );
  idea_1_idea1_keyge_new_key_29_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_28_4_14082,
      O => idea_1_idea1_keyge_new_key_28_4_0
    );
  idea_1_idea1_keyge_new_key_28_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(106),
      ADR1 => idea_1_key(74),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_28_4_14082
    );
  idea_1_idea1_keyge_new_key_18_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_18_26_14113,
      O => idea_1_idea1_keyge_new_key_18_26_0
    );
  idea_1_idea1_keyge_new_key_18_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_2_26_14106,
      O => idea_1_idea1_keyge_new_key_2_26_0
    );
  idea_1_idea1_keyge_new_key_2_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(41),
      ADR1 => idea_1_key(34),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_2_26_14106
    );
  idea_1_idea1_keyge_new_key_29_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_29_9_14137,
      O => idea_1_idea1_keyge_new_key_29_9_0
    );
  idea_1_idea1_keyge_new_key_29_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_28_9_14130,
      O => idea_1_idea1_keyge_new_key_28_9_0
    );
  idea_1_idea1_keyge_new_key_28_9 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(113),
      ADR1 => idea_1_key(120),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N319,
      O => idea_1_idea1_keyge_new_key_28_9_14130
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O86_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O86_14161,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O86_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O86_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_37_5_14154,
      O => idea_1_idea1_keyge_new_key_37_5_0
    );
  idea_1_idea1_keyge_new_key_37_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(122),
      ADR1 => idea_1_key(108),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_37_5_14154
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O106_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O106_14185,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O106_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O106_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_38_5_14178,
      O => idea_1_idea1_keyge_new_key_38_5_0
    );
  idea_1_idea1_keyge_new_key_38_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(123),
      ADR1 => idea_1_key(109),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_38_5_14178
    );
  idea_1_idea1_keyge_new_key_19_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_19_26_14209,
      O => idea_1_idea1_keyge_new_key_19_26_0
    );
  idea_1_idea1_keyge_new_key_19_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_3_26_14202,
      O => idea_1_idea1_keyge_new_key_3_26_0
    );
  idea_1_idea1_keyge_new_key_3_26 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(35),
      ADR1 => idea_1_key(42),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_3_26_14202
    );
  idea_1_idea1_keyge_new_key_20_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_20_26_14233,
      O => idea_1_idea1_keyge_new_key_20_26_0
    );
  idea_1_idea1_keyge_new_key_20_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_4_26_14226,
      O => idea_1_idea1_keyge_new_key_4_26_0
    );
  idea_1_idea1_keyge_new_key_4_26 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(36),
      ADR1 => idea_1_key(43),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_4_26_14226
    );
  idea_1_idea1_keyge_new_key_30_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_30_26_14257,
      O => idea_1_idea1_keyge_new_key_30_26_0
    );
  idea_1_idea1_keyge_new_key_30_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_5_26_14250,
      O => idea_1_idea1_keyge_new_key_5_26_0
    );
  idea_1_idea1_keyge_new_key_5_26 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(37),
      ADR1 => idea_1_key(44),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_5_26_14250
    );
  idea_1_idea1_keyge_new_key_13_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_13_26_14281,
      O => idea_1_idea1_keyge_new_key_13_26_0
    );
  idea_1_idea1_keyge_new_key_13_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_6_26_14274,
      O => idea_1_idea1_keyge_new_key_6_26_0
    );
  idea_1_idea1_keyge_new_key_6_26 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(38),
      ADR1 => idea_1_key(45),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_6_26_14274
    );
  idea_1_x1_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_x1_11_DXMUX_14299
    );
  idea_1_x1_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_x1_11_DYMUX_14293
    );
  idea_1_x1_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x1_11_CLKINV_14291
    );
  idea_1_x1_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x1_15_not0001_0,
      O => idea_1_x1_11_CEINV_14290
    );
  idea_1_key_31_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_31_not0001,
      O => idea_1_key_31_not0001_0
    );
  idea_1_key_31_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_20_not0001,
      O => idea_1_key_20_not0001_0
    );
  idea_1_key_20_not00011 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => idea_1_N33,
      ADR1 => idea_1_byte_cntr(0),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => idea_1_byte_cntr(1),
      O => idea_1_key_20_not0001
    );
  idea_1_x1_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_x1_13_DXMUX_14343
    );
  idea_1_x1_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_x1_13_DYMUX_14337
    );
  idea_1_x1_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x1_13_CLKINV_14335
    );
  idea_1_x1_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x1_15_not0001_0,
      O => idea_1_x1_13_CEINV_14334
    );
  idea_1_x1_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_x1_15_DXMUX_14363
    );
  idea_1_x1_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_x1_15_DYMUX_14357
    );
  idea_1_x1_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x1_15_CLKINV_14355
    );
  idea_1_x1_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x1_15_not0001_0,
      O => idea_1_x1_15_CEINV_14354
    );
  idea_1_x2_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_x2_11_DXMUX_14383
    );
  idea_1_x2_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_x2_11_DYMUX_14377
    );
  idea_1_x2_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x2_11_CLKINV_14375
    );
  idea_1_x2_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x2_10_not0001_0,
      O => idea_1_x2_11_CEINV_14374
    );
  idea_1_x2_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_x2_13_DXMUX_14403
    );
  idea_1_x2_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_x2_13_DYMUX_14397
    );
  idea_1_x2_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x2_13_CLKINV_14395
    );
  idea_1_x2_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x2_10_not0001_0,
      O => idea_1_x2_13_CEINV_14394
    );
  idea_1_x2_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_x2_15_DXMUX_14423
    );
  idea_1_x2_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_x2_15_DYMUX_14417
    );
  idea_1_x2_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x2_15_CLKINV_14415
    );
  idea_1_x2_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x2_10_not0001_0,
      O => idea_1_x2_15_CEINV_14414
    );
  idea_1_x3_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_x3_11_DXMUX_14443
    );
  idea_1_x3_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_x3_11_DYMUX_14437
    );
  idea_1_x3_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x3_11_CLKINV_14435
    );
  idea_1_x3_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x3_10_not0001_0,
      O => idea_1_x3_11_CEINV_14434
    );
  idea_1_x3_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_x3_13_DXMUX_14463
    );
  idea_1_x3_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_x3_13_DYMUX_14457
    );
  idea_1_x3_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x3_13_CLKINV_14455
    );
  idea_1_x3_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x3_10_not0001_0,
      O => idea_1_x3_13_CEINV_14454
    );
  idea_1_x3_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_x3_15_DXMUX_14483
    );
  idea_1_x3_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_x3_15_DYMUX_14477
    );
  idea_1_x3_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x3_15_CLKINV_14475
    );
  idea_1_x3_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x3_10_not0001_0,
      O => idea_1_x3_15_CEINV_14474
    );
  idea_1_x4_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_x4_11_DXMUX_14503
    );
  idea_1_x4_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_x4_11_DYMUX_14497
    );
  idea_1_x4_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x4_11_CLKINV_14495
    );
  idea_1_x4_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x4_8_not0001_0,
      O => idea_1_x4_11_CEINV_14494
    );
  idea_1_x4_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_x4_13_DXMUX_14523
    );
  idea_1_x4_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_x4_13_DYMUX_14517
    );
  idea_1_x4_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x4_13_CLKINV_14515
    );
  idea_1_x4_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x4_8_not0001_0,
      O => idea_1_x4_13_CEINV_14514
    );
  idea_1_x4_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_x4_15_DXMUX_14543
    );
  idea_1_x4_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_x4_15_DYMUX_14537
    );
  idea_1_x4_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x4_15_CLKINV_14535
    );
  idea_1_x4_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x4_8_not0001_0,
      O => idea_1_x4_15_CEINV_14534
    );
  idea_1_start_idea_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_start_idea_mux0000_14573,
      O => idea_1_start_idea_DXMUX_14576
    );
  idea_1_start_idea_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N23_pack_2,
      O => N23
    );
  idea_1_start_idea_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_start_idea_CLKINV_14561
    );
  idea_1_start_idea_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_start_idea_CEINVNOT
    );
  idea_1_start_idea_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd8_8243,
      ADR1 => idea_1_uart1_rx_rxdatardy_8225,
      ADR2 => idea_1_state_cmp_eq0001_0,
      ADR3 => idea_1_state_cmp_eq0000,
      O => N23_pack_2
    );
  idea_1_idea1_keyge_new_key_31_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_31_26_14602,
      O => idea_1_idea1_keyge_new_key_31_26_0
    );
  idea_1_idea1_keyge_new_key_31_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_14_26_14595,
      O => idea_1_idea1_keyge_new_key_14_26_0
    );
  idea_1_idea1_keyge_new_key_14_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(53),
      ADR1 => idea_1_key(46),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_14_26_14595
    );
  N589_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N589,
      O => N589_0
    );
  N589_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_15_26_14619,
      O => idea_1_idea1_keyge_new_key_15_26_0
    );
  idea_1_idea1_keyge_new_key_15_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(54),
      ADR1 => idea_1_key(47),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_15_26_14619
    );
  idea_1_idea1_keyge_new_key_33_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_33_57_14650,
      O => idea_1_idea1_keyge_new_key_33_57_0
    );
  idea_1_idea1_keyge_new_key_33_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke4_8_Q,
      O => idea_1_idea1_ke4_8_0
    );
  idea_1_idea1_keyge_new_key_40_65 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => N685,
      ADR2 => idea_1_idea1_keyge_new_key_33_43_0,
      ADR3 => idea_1_idea1_keyge_new_key_33_48_0,
      O => idea_1_idea1_ke4_8_Q
    );
  idea_1_idea1_ke4_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke4_11_Q,
      O => idea_1_idea1_ke4_11_0
    );
  idea_1_idea1_keyge_new_key_43_65 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => N679,
      ADR2 => idea_1_idea1_keyge_new_key_36_43,
      ADR3 => idea_1_idea1_keyge_new_key_36_48_0,
      O => idea_1_idea1_ke4_11_Q
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1099_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1099,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1099_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1099_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2499,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2499_0
    );
  idea_1_idea1_keyge_new_key_46_48 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(85),
      ADR1 => idea_1_key(49),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2499
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16137_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16137,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16137_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16137_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2699,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2699_0
    );
  idea_1_idea1_keyge_new_key_47_48 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(86),
      ADR1 => idea_1_key(50),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2699
    );
  idea_1_key_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_1_DXMUX_14728
    );
  idea_1_key_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_1_DYMUX_14722
    );
  idea_1_key_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_1_CLKINV_14720
    );
  idea_1_key_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_0_not0001_0,
      O => idea_1_key_1_CEINV_14719
    );
  idea_1_key_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_3_DXMUX_14748
    );
  idea_1_key_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_3_DYMUX_14742
    );
  idea_1_key_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_3_CLKINV_14740
    );
  idea_1_key_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_0_not0001_0,
      O => idea_1_key_3_CEINV_14739
    );
  idea_1_key_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_5_DXMUX_14768
    );
  idea_1_key_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_5_DYMUX_14762
    );
  idea_1_key_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_5_CLKINV_14760
    );
  idea_1_key_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_0_not0001_0,
      O => idea_1_key_5_CEINV_14759
    );
  idea_1_key_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_7_DXMUX_14788
    );
  idea_1_key_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_7_DYMUX_14782
    );
  idea_1_key_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_7_CLKINV_14780
    );
  idea_1_key_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_0_not0001_0,
      O => idea_1_key_7_CEINV_14779
    );
  idea_1_key_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_9_DXMUX_14808
    );
  idea_1_key_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_9_DYMUX_14802
    );
  idea_1_key_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_9_CLKINV_14800
    );
  idea_1_key_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_8_not0001_0,
      O => idea_1_key_9_CEINV_14799
    );
  idea_1_idea1_clockrou_DP_r_3_Q_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(11),
      O => idea_1_idea1_clockrou_DP_r_3_Q_11_DXMUX_14828
    );
  idea_1_idea1_clockrou_DP_r_3_Q_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(10),
      O => idea_1_idea1_clockrou_DP_r_3_Q_11_DYMUX_14822
    );
  idea_1_idea1_clockrou_DP_r_3_Q_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_3_Q_11_CLKINV_14820
    );
  idea_1_idea1_clockrou_DP_r_3_Q_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_3_Q_11_CEINV_14819
    );
  idea_1_idea1_clockrou_DP_r_3_Q_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(13),
      O => idea_1_idea1_clockrou_DP_r_3_Q_13_DXMUX_14848
    );
  idea_1_idea1_clockrou_DP_r_3_Q_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(12),
      O => idea_1_idea1_clockrou_DP_r_3_Q_13_DYMUX_14842
    );
  idea_1_idea1_clockrou_DP_r_3_Q_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_3_Q_13_CLKINV_14840
    );
  idea_1_idea1_clockrou_DP_r_3_Q_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_3_Q_13_CEINV_14839
    );
  idea_1_idea1_clockrou_DP_r_3_Q_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(15),
      O => idea_1_idea1_clockrou_DP_r_3_Q_15_DXMUX_14868
    );
  idea_1_idea1_clockrou_DP_r_3_Q_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(14),
      O => idea_1_idea1_clockrou_DP_r_3_Q_15_DYMUX_14862
    );
  idea_1_idea1_clockrou_DP_r_3_Q_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_3_Q_15_CLKINV_14860
    );
  idea_1_idea1_clockrou_DP_r_3_Q_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_3_Q_15_CEINV_14859
    );
  idea_1_idea1_clockrou_DP_r_4_Q_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(11),
      O => idea_1_idea1_clockrou_DP_r_4_Q_11_DXMUX_14888
    );
  idea_1_idea1_clockrou_DP_r_4_Q_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(10),
      O => idea_1_idea1_clockrou_DP_r_4_Q_11_DYMUX_14882
    );
  idea_1_idea1_clockrou_DP_r_4_Q_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_4_Q_11_CLKINV_14880
    );
  idea_1_idea1_clockrou_DP_r_4_Q_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_4_Q_11_CEINV_14879
    );
  idea_1_idea1_clockrou_DP_r_4_Q_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(13),
      O => idea_1_idea1_clockrou_DP_r_4_Q_13_DXMUX_14908
    );
  idea_1_idea1_clockrou_DP_r_4_Q_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(12),
      O => idea_1_idea1_clockrou_DP_r_4_Q_13_DYMUX_14902
    );
  idea_1_idea1_clockrou_DP_r_4_Q_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_4_Q_13_CLKINV_14900
    );
  idea_1_idea1_clockrou_DP_r_4_Q_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_4_Q_13_CEINV_14899
    );
  idea_1_idea1_clockrou_DP_r_4_Q_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(15),
      O => idea_1_idea1_clockrou_DP_r_4_Q_15_DXMUX_14928
    );
  idea_1_idea1_clockrou_DP_r_4_Q_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(14),
      O => idea_1_idea1_clockrou_DP_r_4_Q_15_DYMUX_14922
    );
  idea_1_idea1_clockrou_DP_r_4_Q_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_4_Q_15_CLKINV_14920
    );
  idea_1_idea1_clockrou_DP_r_4_Q_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_4_Q_15_CEINV_14919
    );
  idea_1_idea1_clockrou_DP_r_6_Q_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_11_FXMUX_10499,
      O => idea_1_idea1_clockrou_DP_r_6_Q_11_DXMUX_14948
    );
  idea_1_idea1_clockrou_DP_r_6_Q_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_11_GYMUX_10485,
      O => idea_1_idea1_clockrou_DP_r_6_Q_11_DYMUX_14942
    );
  idea_1_idea1_clockrou_DP_r_6_Q_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_6_Q_11_CLKINV_14940
    );
  idea_1_idea1_clockrou_DP_r_6_Q_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_6_Q_11_CEINV_14939
    );
  idea_1_idea1_clockrou_DP_r_6_Q_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_13_FXMUX_10539,
      O => idea_1_idea1_clockrou_DP_r_6_Q_13_DXMUX_14968
    );
  idea_1_idea1_clockrou_DP_r_6_Q_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_13_GYMUX_10525,
      O => idea_1_idea1_clockrou_DP_r_6_Q_13_DYMUX_14962
    );
  idea_1_idea1_clockrou_DP_r_6_Q_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_6_Q_13_CLKINV_14960
    );
  idea_1_idea1_clockrou_DP_r_6_Q_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_6_Q_13_CEINV_14959
    );
  idea_1_idea1_clockrou_DP_r_6_Q_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_15_FXMUX_10579,
      O => idea_1_idea1_clockrou_DP_r_6_Q_15_DXMUX_14988
    );
  idea_1_idea1_clockrou_DP_r_6_Q_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_15_GYMUX_10565,
      O => idea_1_idea1_clockrou_DP_r_6_Q_15_DYMUX_14982
    );
  idea_1_idea1_clockrou_DP_r_6_Q_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_6_Q_15_CLKINV_14980
    );
  idea_1_idea1_clockrou_DP_r_6_Q_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s346_0,
      O => idea_1_idea1_clockrou_DP_r_6_Q_15_CEINV_14979
    );
  idea_1_idea1_clockrou_DP_r_7_Q_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(11),
      O => idea_1_idea1_clockrou_DP_r_7_Q_11_DXMUX_15008
    );
  idea_1_idea1_clockrou_DP_r_7_Q_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(10),
      O => idea_1_idea1_clockrou_DP_r_7_Q_11_DYMUX_15002
    );
  idea_1_idea1_clockrou_DP_r_7_Q_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_7_Q_11_CLKINV_15000
    );
  idea_1_idea1_clockrou_DP_r_7_Q_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_7_Q_11_CEINV_14999
    );
  idea_1_idea1_clockrou_DP_r_7_Q_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(13),
      O => idea_1_idea1_clockrou_DP_r_7_Q_13_DXMUX_15028
    );
  idea_1_idea1_clockrou_DP_r_7_Q_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(12),
      O => idea_1_idea1_clockrou_DP_r_7_Q_13_DYMUX_15022
    );
  idea_1_idea1_clockrou_DP_r_7_Q_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_7_Q_13_CLKINV_15020
    );
  idea_1_idea1_clockrou_DP_r_7_Q_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_7_Q_13_CEINV_15019
    );
  idea_1_idea1_clockrou_DP_r_7_Q_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(15),
      O => idea_1_idea1_clockrou_DP_r_7_Q_15_DXMUX_15048
    );
  idea_1_idea1_clockrou_DP_r_7_Q_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul(14),
      O => idea_1_idea1_clockrou_DP_r_7_Q_15_DYMUX_15042
    );
  idea_1_idea1_clockrou_DP_r_7_Q_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_7_Q_15_CLKINV_15040
    );
  idea_1_idea1_clockrou_DP_r_7_Q_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_7_Q_15_CEINV_15039
    );
  idea_1_idea1_clockrou_DP_r_8_Q_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(11),
      O => idea_1_idea1_clockrou_DP_r_8_Q_11_DXMUX_15068
    );
  idea_1_idea1_clockrou_DP_r_8_Q_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(10),
      O => idea_1_idea1_clockrou_DP_r_8_Q_11_DYMUX_15062
    );
  idea_1_idea1_clockrou_DP_r_8_Q_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_8_Q_11_CLKINV_15060
    );
  idea_1_idea1_clockrou_DP_r_8_Q_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_8_Q_11_CEINV_15059
    );
  idea_1_idea1_clockrou_DP_r_8_Q_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(13),
      O => idea_1_idea1_clockrou_DP_r_8_Q_13_DXMUX_15088
    );
  idea_1_idea1_clockrou_DP_r_8_Q_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(12),
      O => idea_1_idea1_clockrou_DP_r_8_Q_13_DYMUX_15082
    );
  idea_1_idea1_clockrou_DP_r_8_Q_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_8_Q_13_CLKINV_15080
    );
  idea_1_idea1_clockrou_DP_r_8_Q_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_8_Q_13_CEINV_15079
    );
  idea_1_idea1_clockrou_DP_r_8_Q_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(15),
      O => idea_1_idea1_clockrou_DP_r_8_Q_15_DXMUX_15108
    );
  idea_1_idea1_clockrou_DP_r_8_Q_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add(14),
      O => idea_1_idea1_clockrou_DP_r_8_Q_15_DYMUX_15102
    );
  idea_1_idea1_clockrou_DP_r_8_Q_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_8_Q_15_CLKINV_15100
    );
  idea_1_idea1_clockrou_DP_r_8_Q_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s78_0,
      O => idea_1_idea1_clockrou_DP_r_8_Q_15_CEINV_15099
    );
  idea_1_idea1_roucou_NEXT_STATE_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_NEXT_STATE_mux0006_2_1_15138,
      O => idea_1_idea1_roucou_NEXT_STATE_0_DXMUX_15141
    );
  idea_1_idea1_roucou_NEXT_STATE_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Res_pack_1,
      O => idea_1_idea1_Res
    );
  idea_1_idea1_roucou_NEXT_STATE_0_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N2,
      O => idea_1_idea1_roucou_NEXT_STATE_0_SRINV_15124
    );
  idea_1_idea1_roucou_NEXT_STATE_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_NEXT_STATE_0_CLKINV_15123
    );
  idea_1_idea1_clockrou_CTL_RESULT1 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(0),
      ADR3 => VCC,
      O => idea_1_idea1_Res_pack_1
    );
  idea_1_idea1_Mux3_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(10),
      O => idea_1_idea1_Mux3_10_0
    );
  idea_1_idea1_Mux3_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(10),
      O => idea_1_idea1_Mux2_10_0
    );
  idea_1_idea1_mu2_O_10_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(10),
      ADR2 => idea_1_x2(10),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(10)
    );
  idea_1_idea1_Mux3_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(11),
      O => idea_1_idea1_Mux3_11_0
    );
  idea_1_idea1_Mux3_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(11),
      O => idea_1_idea1_Mux2_11_0
    );
  idea_1_idea1_mu2_O_11_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(11),
      ADR2 => idea_1_x2(11),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(11)
    );
  idea_1_idea1_Mux3_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(12),
      O => idea_1_idea1_Mux3_12_0
    );
  idea_1_idea1_Mux3_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(12),
      O => idea_1_idea1_Mux2_12_0
    );
  idea_1_idea1_mu2_O_12_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(12),
      ADR2 => idea_1_x2(12),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(12)
    );
  idea_1_idea1_Mux3_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(13),
      O => idea_1_idea1_Mux3_13_0
    );
  idea_1_idea1_Mux3_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(13),
      O => idea_1_idea1_Mux2_13_0
    );
  idea_1_idea1_mu2_O_13_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(13),
      ADR2 => idea_1_x2(13),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(13)
    );
  idea_1_idea1_Mux3_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(14),
      O => idea_1_idea1_Mux3_14_0
    );
  idea_1_idea1_Mux3_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(14),
      O => idea_1_idea1_Mux2_14_0
    );
  idea_1_idea1_mu2_O_14_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(14),
      ADR2 => idea_1_x2(14),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(14)
    );
  idea_1_idea1_Mux3_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux3(15),
      O => idea_1_idea1_Mux3_15_0
    );
  idea_1_idea1_Mux3_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_Mux2(15),
      O => idea_1_idea1_Mux2_15_0
    );
  idea_1_idea1_mu2_O_15_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re2_Q(15),
      ADR2 => idea_1_x2(15),
      ADR3 => VCC,
      O => idea_1_idea1_Mux2(15)
    );
  idea_1_txdata_mux0000_7_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_7_13_15311,
      O => idea_1_txdata_mux0000_7_13_0
    );
  idea_1_txdata_mux0000_7_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_cmp_eq0000_pack_1,
      O => idea_1_txdata_cmp_eq0000
    );
  idea_1_txdata_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => idea_1_txdata_cmp_eq0008,
      ADR1 => idea_1_byte_cntr(4),
      ADR2 => idea_1_byte_cntr(3),
      ADR3 => VCC,
      O => idea_1_txdata_cmp_eq0000_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_15335,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_15328,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N851,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_15328
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1011_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1011_15359,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1011_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1011_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10137,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10137_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22112 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(25),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(64),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10137
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1044_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1044_15383,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1044_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1044_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14132_15376,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14132_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14132 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(102),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(13),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14132_15376
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1211_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1211_15407,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1211_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1211_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14137_15400,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14137_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14137 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(27),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(66),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14137_15400
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1649_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1649_15431,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1649_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1649_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12137,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12137_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24111 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(26),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(65),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12137
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_15455,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_15448,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N847,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_15448
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2244_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2244_15479,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2244_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2244_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1094,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1094_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26132 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(18),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(4),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1094
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O249_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O249_15503,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O249_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O249_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2811_15496,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2811_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28111 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(28),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(67),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2811_15496
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2444_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2444_15527,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2444_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2444_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1294,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1294_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28132 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(19),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(58),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1294
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1244_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1244_15551,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1244_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1244_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1299,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1299_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28137 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(5),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(94),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1299
    );
  N53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N53,
      O => N53_0
    );
  N53_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N43,
      O => N43_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O458_0,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O432_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N43
    );
  N33_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N33,
      O => N33_0
    );
  N33_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_sST_0_pack_1,
      O => idea_1_idea1_clockrou_sST(0)
    );
  idea_1_idea1_clockrou_CTL_S_T_0_1 : X_LUT4
    generic map(
      INIT => X"2626"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_roucou_cin(3),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_sST_0_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4168_15623,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N865_pack_1,
      O => N865
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4168_SW0 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1611_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O166_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4120,
      O => N865_pack_1
    );
  idea_1_idea1_roucou_NEXT_STATE_mux0006_1_SW0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_start_idea_8092,
      ADR1 => idea_1_idea1_roucou_CURRENT_STATE(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N4
    );
  N51_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N51,
      O => N51_0
    );
  N51_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N45,
      O => N45_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O658_0,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O632_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N45
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O206_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O206,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O206_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O206_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_N11_pack_1,
      O => idea_1_idea1_keyge_N11
    );
  idea_1_idea1_keyge_new_key_cmp_eq000411 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_1_8763,
      ADR1 => idea_1_idea1_roucou_cin_3_1_8764,
      ADR2 => idea_1_idea1_roucou_cin_1_1_8765,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_N11_pack_1
    );
  idea_1_byte_cntr_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_mux0000_0_Q_15725,
      O => idea_1_byte_cntr_4_DXMUX_15728
    );
  idea_1_byte_cntr_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N6_pack_2,
      O => N6
    );
  idea_1_byte_cntr_4_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_or0000_0,
      O => idea_1_byte_cntr_4_SRINV_15712
    );
  idea_1_byte_cntr_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_byte_cntr_4_CLKINV_15711
    );
  idea_1_byte_cntr_4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_not0001_0,
      O => idea_1_byte_cntr_4_CEINV_15710
    );
  idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000012_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000012_15743,
      O => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000012_0
    );
  idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000012 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu2(0),
      ADR1 => idea_1_idea1_clockrou_DP_Mu2(1),
      ADR2 => idea_1_idea1_clockrou_DP_Mu2(2),
      ADR3 => idea_1_idea1_clockrou_DP_Mu2(3),
      O => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000012_15743
    );
  idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000025_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000025_15755,
      O => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000025_0
    );
  idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000025 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu2(4),
      ADR1 => idea_1_idea1_clockrou_DP_Mu2(5),
      ADR2 => idea_1_idea1_clockrou_DP_Mu2(6),
      ADR3 => idea_1_idea1_clockrou_DP_Mu2(7),
      O => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000025_15755
    );
  idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000062_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000062_15767,
      O => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000062_0
    );
  idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000062 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu2(15),
      ADR1 => idea_1_idea1_clockrou_DP_Mu2(13),
      ADR2 => idea_1_idea1_clockrou_DP_Mu2(12),
      ADR3 => idea_1_idea1_clockrou_DP_Mu2(14),
      O => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000062_15767
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6168_15791,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N867_pack_1,
      O => N867
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6168_SW0 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1811_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O186_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6120,
      O => N867_pack_1
    );
  N49_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N49,
      O => N49_0
    );
  N49_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N47,
      O => N47_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O858_0,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O832_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N47
    );
  idea_1_key_101_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_101_DXMUX_15833
    );
  idea_1_key_101_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_101_DYMUX_15827
    );
  idea_1_key_101_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_101_CLKINV_15825
    );
  idea_1_key_101_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_100_not0001_0,
      O => idea_1_key_101_CEINV_15824
    );
  idea_1_key_103_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_103_DXMUX_15853
    );
  idea_1_key_103_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_103_DYMUX_15847
    );
  idea_1_key_103_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_103_CLKINV_15845
    );
  idea_1_key_103_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_100_not0001_0,
      O => idea_1_key_103_CEINV_15844
    );
  idea_1_key_111_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_111_DXMUX_15873
    );
  idea_1_key_111_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_111_DYMUX_15867
    );
  idea_1_key_111_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_111_CLKINV_15865
    );
  idea_1_key_111_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_104_not0001_0,
      O => idea_1_key_111_CEINV_15864
    );
  idea_1_key_105_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_105_DXMUX_15893
    );
  idea_1_key_105_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_105_DYMUX_15887
    );
  idea_1_key_105_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_105_CLKINV_15885
    );
  idea_1_key_105_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_104_not0001_0,
      O => idea_1_key_105_CEINV_15884
    );
  idea_1_key_113_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_113_DXMUX_15913
    );
  idea_1_key_113_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_113_DYMUX_15907
    );
  idea_1_key_113_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_113_CLKINV_15905
    );
  idea_1_key_113_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_112_not0001_0,
      O => idea_1_key_113_CEINV_15904
    );
  idea_1_key_121_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_121_DXMUX_15933
    );
  idea_1_key_121_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_121_DYMUX_15927
    );
  idea_1_key_121_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_121_CLKINV_15925
    );
  idea_1_key_121_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_120_not0001_0,
      O => idea_1_key_121_CEINV_15924
    );
  idea_1_key_107_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_107_DXMUX_15953
    );
  idea_1_key_107_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_107_DYMUX_15947
    );
  idea_1_key_107_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_107_CLKINV_15945
    );
  idea_1_key_107_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_104_not0001_0,
      O => idea_1_key_107_CEINV_15944
    );
  idea_1_key_115_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_115_DXMUX_15973
    );
  idea_1_key_115_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_115_DYMUX_15967
    );
  idea_1_key_115_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_115_CLKINV_15965
    );
  idea_1_key_115_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_112_not0001_0,
      O => idea_1_key_115_CEINV_15964
    );
  idea_1_key_123_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_123_DXMUX_15993
    );
  idea_1_key_123_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_123_DYMUX_15987
    );
  idea_1_key_123_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_123_CLKINV_15985
    );
  idea_1_key_123_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_120_not0001_0,
      O => idea_1_key_123_CEINV_15984
    );
  idea_1_key_109_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_109_DXMUX_16013
    );
  idea_1_key_109_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_109_DYMUX_16007
    );
  idea_1_key_109_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_109_CLKINV_16005
    );
  idea_1_key_109_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_104_not0001_0,
      O => idea_1_key_109_CEINV_16004
    );
  idea_1_key_117_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_117_DXMUX_16033
    );
  idea_1_key_117_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_117_DYMUX_16027
    );
  idea_1_key_117_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_117_CLKINV_16025
    );
  idea_1_key_117_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_112_not0001_0,
      O => idea_1_key_117_CEINV_16024
    );
  idea_1_key_125_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_125_DXMUX_16053
    );
  idea_1_key_125_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_125_DYMUX_16047
    );
  idea_1_key_125_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_125_CLKINV_16045
    );
  idea_1_key_125_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_120_not0001_0,
      O => idea_1_key_125_CEINV_16044
    );
  idea_1_key_119_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_119_DXMUX_16073
    );
  idea_1_key_119_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_119_DYMUX_16067
    );
  idea_1_key_119_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_119_CLKINV_16065
    );
  idea_1_key_119_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_112_not0001_0,
      O => idea_1_key_119_CEINV_16064
    );
  idea_1_key_127_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_127_DXMUX_16093
    );
  idea_1_key_127_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_127_DYMUX_16087
    );
  idea_1_key_127_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_127_CLKINV_16085
    );
  idea_1_key_127_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_120_not0001_0,
      O => idea_1_key_127_CEINV_16084
    );
  idea_1_uart1_rx_idle1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_idle_8134,
      O => idea_1_uart1_rx_idle1_DYMUX_16105
    );
  idea_1_uart1_rx_idle1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_idle1_CLKINV_16102
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8168_16132,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N869_pack_1,
      O => N869
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8168_SW0 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2011_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O206_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8120,
      O => N869_pack_1
    );
  idea_1_uart1_rx_read2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_read1_8224,
      O => idea_1_uart1_rx_read2_DXMUX_16151
    );
  idea_1_uart1_rx_read2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_read_8804,
      O => idea_1_uart1_rx_read2_DYMUX_16144
    );
  idea_1_uart1_rx_read2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_read2_SRINV_16142
    );
  idea_1_uart1_rx_read2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_read2_CLKINV_16141
    );
  idea_1_uart1_rx_rhr_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr(1),
      O => idea_1_uart1_rx_rhr_1_DXMUX_16177
    );
  idea_1_uart1_rx_rhr_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr(0),
      O => idea_1_uart1_rx_rhr_1_DYMUX_16168
    );
  idea_1_uart1_rx_rhr_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_rhr_1_SRINV_16166
    );
  idea_1_uart1_rx_rhr_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_rhr_1_CLKINV_16165
    );
  idea_1_uart1_rx_rhr_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr_not0001,
      O => idea_1_uart1_rx_rhr_1_CEINV_16164
    );
  idea_1_uart1_rx_rhr_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr(3),
      O => idea_1_uart1_rx_rhr_3_DXMUX_16205
    );
  idea_1_uart1_rx_rhr_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr(2),
      O => idea_1_uart1_rx_rhr_3_DYMUX_16196
    );
  idea_1_uart1_rx_rhr_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_rhr_3_SRINV_16194
    );
  idea_1_uart1_rx_rhr_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_rhr_3_CLKINV_16193
    );
  idea_1_uart1_rx_rhr_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr_not0001,
      O => idea_1_uart1_rx_rhr_3_CEINV_16192
    );
  idea_1_uart1_rx_rhr_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr(5),
      O => idea_1_uart1_rx_rhr_5_DXMUX_16233
    );
  idea_1_uart1_rx_rhr_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr(4),
      O => idea_1_uart1_rx_rhr_5_DYMUX_16224
    );
  idea_1_uart1_rx_rhr_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_rhr_5_SRINV_16222
    );
  idea_1_uart1_rx_rhr_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_rhr_5_CLKINV_16221
    );
  idea_1_uart1_rx_rhr_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr_not0001,
      O => idea_1_uart1_rx_rhr_5_CEINV_16220
    );
  idea_1_uart1_rx_rhr_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr(7),
      O => idea_1_uart1_rx_rhr_7_DXMUX_16261
    );
  idea_1_uart1_rx_rhr_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rsr(6),
      O => idea_1_uart1_rx_rhr_7_DYMUX_16252
    );
  idea_1_uart1_rx_rhr_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_rhr_7_SRINV_16250
    );
  idea_1_uart1_rx_rhr_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_rhr_7_CLKINV_16249
    );
  idea_1_uart1_rx_rhr_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr_not0001,
      O => idea_1_uart1_rx_rhr_7_CEINV_16248
    );
  idea_1_key_60_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_60_not0001,
      O => idea_1_key_60_not0001_0
    );
  idea_1_key_60_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_40_not0001,
      O => idea_1_key_40_not0001_0
    );
  idea_1_key_40_not00011 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_byte_cntr(0),
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => idea_1_N33,
      O => idea_1_key_40_not0001
    );
  idea_1_key_100_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_100_not0001,
      O => idea_1_key_100_not0001_0
    );
  idea_1_key_100_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_32_not0001,
      O => idea_1_key_32_not0001_0
    );
  idea_1_key_32_not00011 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_byte_cntr(1),
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_N33,
      O => idea_1_key_32_not0001
    );
  idea_1_uart1_tx_cnt_0_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_cnt(0),
      O => idea_1_uart1_tx_cnt_0_DXMUX_16343
    );
  idea_1_uart1_tx_cnt_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_Result(1),
      O => idea_1_uart1_tx_cnt_0_DYMUX_16335
    );
  idea_1_uart1_tx_cnt_0_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_tx_cnt_0_SRINV_16325
    );
  idea_1_uart1_tx_cnt_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_tx_cnt_0_CLKINV_16324
    );
  idea_1_uart1_tx_Mcount_cnt_xor_1_11 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_uart1_tx_cnt(1),
      ADR1 => idea_1_uart1_tx_cnt(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_tx_Result(1)
    );
  idea_1_uart1_rx_rxclk_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxcnt(3),
      O => idea_1_uart1_rx_rxclk_DYMUX_16355
    );
  idea_1_uart1_rx_rxclk_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_rxclk_CLKINV_16353
    );
  N709_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N709,
      O => N709_0
    );
  idea_1_idea1_keyge_new_key_32_65_SW1 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_80_57_0,
      ADR2 => N285,
      ADR3 => VCC,
      O => N709
    );
  N706_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N706,
      O => N706_0
    );
  N706_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N705,
      O => N705_0
    );
  idea_1_idea1_keyge_new_key_40_57_SW1 : X_LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      ADR0 => idea_1_key(118),
      ADR1 => idea_1_key(79),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_12,
      O => N705
    );
  idea_1_uart1_tx_txdone_or00004_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txdone_or00004_16404,
      O => idea_1_uart1_tx_txdone_or00004_0
    );
  idea_1_uart1_tx_txdone_or00004 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_uart1_tx_tsr(0),
      ADR1 => idea_1_uart1_tx_tsr(1),
      ADR2 => idea_1_uart1_tx_tsr(2),
      ADR3 => idea_1_uart1_tx_tsr(3),
      O => idea_1_uart1_tx_txdone_or00004_16404
    );
  N715_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N715,
      O => N715_0
    );
  idea_1_idea1_keyge_new_key_33_65_SW1 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_81_57_0,
      ADR2 => N299,
      ADR3 => VCC,
      O => N715
    );
  N597_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N597,
      O => N597_0
    );
  N597_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N702,
      O => N702_0
    );
  idea_1_idea1_keyge_new_key_41_57_SW1 : X_LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      ADR0 => idea_1_key(119),
      ADR1 => idea_1_key(80),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_12,
      O => N702
    );
  N699_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N699,
      O => N699_0
    );
  N699_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N703,
      O => N703_0
    );
  idea_1_idea1_keyge_new_key_41_57_SW2 : X_LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      ADR0 => idea_1_key(5),
      ADR1 => idea_1_key(44),
      ADR2 => idea_1_idea1_roucou_cin_12,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N703
    );
  idea_1_txdata_mux0000_0_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_26_16488,
      O => idea_1_txdata_mux0000_0_26_0
    );
  idea_1_txdata_mux0000_0_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_41_16481,
      O => idea_1_txdata_mux0000_0_41_0
    );
  idea_1_txdata_mux0000_0_41 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_idea1_clockrou_DP_r_1_Q(8),
      ADR2 => idea_1_loopback_select_8698,
      ADR3 => idea_1_idea1_clockrou_DP_r_3_Q(8),
      O => idea_1_txdata_mux0000_0_41_16481
    );
  idea_1_txdata_mux0000_0_116_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_116_16512,
      O => idea_1_txdata_mux0000_0_116_0
    );
  idea_1_txdata_mux0000_0_116_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_18_16504,
      O => idea_1_txdata_mux0000_0_18_0
    );
  idea_1_txdata_mux0000_0_18 : X_LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd3_8241,
      ADR1 => idea_1_state_FSM_FFd5_8235,
      ADR2 => idea_1_state_FSM_FFd1_8828,
      ADR3 => idea_1_state_FSM_FFd4_8238,
      O => idea_1_txdata_mux0000_0_18_16504
    );
  idea_1_txdata_mux0000_0_131_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_131_16536,
      O => idea_1_txdata_mux0000_0_131_0
    );
  idea_1_txdata_mux0000_0_131_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_1_13_16529,
      O => idea_1_txdata_mux0000_1_13_0
    );
  idea_1_txdata_mux0000_1_13 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_cmp_eq0000,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_1_Q(1),
      ADR3 => idea_1_x1(1),
      O => idea_1_txdata_mux0000_1_13_16529
    );
  idea_1_txdata_mux0000_1_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_1_26_16560,
      O => idea_1_txdata_mux0000_1_26_0
    );
  idea_1_txdata_mux0000_1_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_1_41_16553,
      O => idea_1_txdata_mux0000_1_41_0
    );
  idea_1_txdata_mux0000_1_41 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_idea1_clockrou_DP_r_1_Q(9),
      ADR2 => idea_1_loopback_select_8698,
      ADR3 => idea_1_idea1_clockrou_DP_r_3_Q(9),
      O => idea_1_txdata_mux0000_1_41_16553
    );
  idea_1_txdata_mux0000_1_82_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_1_82_16584,
      O => idea_1_txdata_mux0000_1_82_0
    );
  idea_1_txdata_mux0000_1_82_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_82_16577,
      O => idea_1_txdata_mux0000_0_82_0
    );
  idea_1_txdata_mux0000_0_82 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_81,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_3_Q(0),
      ADR3 => idea_1_x3(0),
      O => idea_1_txdata_mux0000_0_82_16577
    );
  idea_1_txdata_mux0000_0_261_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_261_16608,
      O => idea_1_txdata_mux0000_0_261_0
    );
  idea_1_txdata_mux0000_0_261_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_92_pack_1,
      O => idea_1_txdata_mux0000_0_92_8839
    );
  idea_1_txdata_mux0000_0_92 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_N39_0,
      ADR1 => idea_1_txdata_mux0000_0_26_0,
      ADR2 => idea_1_txdata_mux0000_0_41_0,
      ADR3 => idea_1_txdata_mux0000_0_82_0,
      O => idea_1_txdata_mux0000_0_92_pack_1
    );
  idea_1_txdata_mux0000_3_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_3_13_16632,
      O => idea_1_txdata_mux0000_3_13_0
    );
  idea_1_txdata_mux0000_3_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_2_13_16625,
      O => idea_1_txdata_mux0000_2_13_0
    );
  idea_1_txdata_mux0000_2_13 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_cmp_eq0000,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_1_Q(2),
      ADR3 => idea_1_x1(2),
      O => idea_1_txdata_mux0000_2_13_16625
    );
  idea_1_txdata_mux0000_2_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_2_26_16656,
      O => idea_1_txdata_mux0000_2_26_0
    );
  idea_1_txdata_mux0000_2_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_2_41_16649,
      O => idea_1_txdata_mux0000_2_41_0
    );
  idea_1_txdata_mux0000_2_41 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_idea1_clockrou_DP_r_1_Q(10),
      ADR2 => idea_1_loopback_select_8698,
      ADR3 => idea_1_idea1_clockrou_DP_r_3_Q(10),
      O => idea_1_txdata_mux0000_2_41_16649
    );
  idea_1_txdata_mux0000_1_261_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_1_261_16680,
      O => idea_1_txdata_mux0000_1_261_0
    );
  idea_1_txdata_mux0000_1_261_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_1_92_pack_1,
      O => idea_1_txdata_mux0000_1_92_8846
    );
  idea_1_txdata_mux0000_1_92 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_N39_0,
      ADR1 => idea_1_txdata_mux0000_1_26_0,
      ADR2 => idea_1_txdata_mux0000_1_41_0,
      ADR3 => idea_1_txdata_mux0000_1_82_0,
      O => idea_1_txdata_mux0000_1_92_pack_1
    );
  idea_1_txdata_mux0000_3_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_3_26_16704,
      O => idea_1_txdata_mux0000_3_26_0
    );
  idea_1_txdata_mux0000_3_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_3_41_16697,
      O => idea_1_txdata_mux0000_3_41_0
    );
  idea_1_txdata_mux0000_3_41 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_idea1_clockrou_DP_r_1_Q(11),
      ADR2 => idea_1_loopback_select_8698,
      ADR3 => idea_1_idea1_clockrou_DP_r_3_Q(11),
      O => idea_1_txdata_mux0000_3_41_16697
    );
  idea_1_txdata_mux0000_3_82_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_3_82_16728,
      O => idea_1_txdata_mux0000_3_82_0
    );
  idea_1_txdata_mux0000_3_82_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_2_82_16721,
      O => idea_1_txdata_mux0000_2_82_0
    );
  idea_1_txdata_mux0000_2_82 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_81,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_3_Q(2),
      ADR3 => idea_1_x3(2),
      O => idea_1_txdata_mux0000_2_82_16721
    );
  idea_1_txdata_mux0000_2_261_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_2_261_16752,
      O => idea_1_txdata_mux0000_2_261_0
    );
  idea_1_txdata_mux0000_2_261_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_2_92_pack_1,
      O => idea_1_txdata_mux0000_2_92_8853
    );
  idea_1_txdata_mux0000_2_92 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_N39_0,
      ADR1 => idea_1_txdata_mux0000_2_26_0,
      ADR2 => idea_1_txdata_mux0000_2_41_0,
      ADR3 => idea_1_txdata_mux0000_2_82_0,
      O => idea_1_txdata_mux0000_2_92_pack_1
    );
  idea_1_txdata_mux0000_5_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_5_13_16776,
      O => idea_1_txdata_mux0000_5_13_0
    );
  idea_1_txdata_mux0000_5_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_4_13_16769,
      O => idea_1_txdata_mux0000_4_13_0
    );
  idea_1_txdata_mux0000_4_13 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_cmp_eq0000,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_1_Q(4),
      ADR3 => idea_1_x1(4),
      O => idea_1_txdata_mux0000_4_13_16769
    );
  idea_1_txdata_mux0000_4_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_4_26_16800,
      O => idea_1_txdata_mux0000_4_26_0
    );
  idea_1_txdata_mux0000_4_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_4_41_16793,
      O => idea_1_txdata_mux0000_4_41_0
    );
  idea_1_txdata_mux0000_4_41 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_idea1_clockrou_DP_r_1_Q(12),
      ADR2 => idea_1_loopback_select_8698,
      ADR3 => idea_1_idea1_clockrou_DP_r_3_Q(12),
      O => idea_1_txdata_mux0000_4_41_16793
    );
  idea_1_txdata_mux0000_3_261_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_3_261_16824,
      O => idea_1_txdata_mux0000_3_261_0
    );
  idea_1_txdata_mux0000_3_261_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_3_92_pack_1,
      O => idea_1_txdata_mux0000_3_92_8860
    );
  idea_1_txdata_mux0000_3_92 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_N39_0,
      ADR1 => idea_1_txdata_mux0000_3_26_0,
      ADR2 => idea_1_txdata_mux0000_3_41_0,
      ADR3 => idea_1_txdata_mux0000_3_82_0,
      O => idea_1_txdata_mux0000_3_92_pack_1
    );
  idea_1_txdata_mux0000_5_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_5_26_16848,
      O => idea_1_txdata_mux0000_5_26_0
    );
  idea_1_txdata_mux0000_5_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_5_41_16841,
      O => idea_1_txdata_mux0000_5_41_0
    );
  idea_1_txdata_mux0000_5_41 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_idea1_clockrou_DP_r_1_Q(13),
      ADR2 => idea_1_loopback_select_8698,
      ADR3 => idea_1_idea1_clockrou_DP_r_3_Q(13),
      O => idea_1_txdata_mux0000_5_41_16841
    );
  idea_1_txdata_mux0000_5_82_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_5_82_16872,
      O => idea_1_txdata_mux0000_5_82_0
    );
  idea_1_txdata_mux0000_5_82_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_4_82_16865,
      O => idea_1_txdata_mux0000_4_82_0
    );
  idea_1_txdata_mux0000_4_82 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_81,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_3_Q(4),
      ADR3 => idea_1_x3(4),
      O => idea_1_txdata_mux0000_4_82_16865
    );
  idea_1_txdata_mux0000_4_261_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_4_261_16896,
      O => idea_1_txdata_mux0000_4_261_0
    );
  idea_1_txdata_mux0000_4_261_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_4_92_pack_1,
      O => idea_1_txdata_mux0000_4_92_8867
    );
  idea_1_txdata_mux0000_4_92 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_N39_0,
      ADR1 => idea_1_txdata_mux0000_4_26_0,
      ADR2 => idea_1_txdata_mux0000_4_41_0,
      ADR3 => idea_1_txdata_mux0000_4_82_0,
      O => idea_1_txdata_mux0000_4_92_pack_1
    );
  idea_1_txdata_mux0000_6_82_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_6_82_16920,
      O => idea_1_txdata_mux0000_6_82_0
    );
  idea_1_txdata_mux0000_6_82_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_6_13_16913,
      O => idea_1_txdata_mux0000_6_13_0
    );
  idea_1_txdata_mux0000_6_13 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_cmp_eq0000,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_1_Q(6),
      ADR3 => idea_1_x1(6),
      O => idea_1_txdata_mux0000_6_13_16913
    );
  idea_1_txdata_mux0000_6_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_6_26_16944,
      O => idea_1_txdata_mux0000_6_26_0
    );
  idea_1_txdata_mux0000_6_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_6_41_16937,
      O => idea_1_txdata_mux0000_6_41_0
    );
  idea_1_txdata_mux0000_6_41 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_idea1_clockrou_DP_r_1_Q(14),
      ADR2 => idea_1_loopback_select_8698,
      ADR3 => idea_1_idea1_clockrou_DP_r_3_Q(14),
      O => idea_1_txdata_mux0000_6_41_16937
    );
  idea_1_txdata_mux0000_5_261_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_5_261_16968,
      O => idea_1_txdata_mux0000_5_261_0
    );
  idea_1_txdata_mux0000_5_261_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_5_92_pack_1,
      O => idea_1_txdata_mux0000_5_92_8874
    );
  idea_1_txdata_mux0000_5_92 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_N39_0,
      ADR1 => idea_1_txdata_mux0000_5_26_0,
      ADR2 => idea_1_txdata_mux0000_5_41_0,
      ADR3 => idea_1_txdata_mux0000_5_82_0,
      O => idea_1_txdata_mux0000_5_92_pack_1
    );
  idea_1_txdata_mux0000_7_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_7_26_16992,
      O => idea_1_txdata_mux0000_7_26_0
    );
  idea_1_txdata_mux0000_7_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_7_41_16985,
      O => idea_1_txdata_mux0000_7_41_0
    );
  idea_1_txdata_mux0000_7_41 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_idea1_clockrou_DP_r_1_Q(15),
      ADR2 => idea_1_loopback_select_8698,
      ADR3 => idea_1_idea1_clockrou_DP_r_3_Q(15),
      O => idea_1_txdata_mux0000_7_41_16985
    );
  idea_1_txdata_mux0000_6_261_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_6_261_17016,
      O => idea_1_txdata_mux0000_6_261_0
    );
  idea_1_txdata_mux0000_6_261_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_6_92_pack_1,
      O => idea_1_txdata_mux0000_6_92_8879
    );
  idea_1_txdata_mux0000_6_92 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_N39_0,
      ADR1 => idea_1_txdata_mux0000_6_26_0,
      ADR2 => idea_1_txdata_mux0000_6_41_0,
      ADR3 => idea_1_txdata_mux0000_6_82_0,
      O => idea_1_txdata_mux0000_6_92_pack_1
    );
  N718_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N718,
      O => N718_0
    );
  idea_1_idea1_keyge_new_key_34_65_SW1 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_82_57_0,
      ADR2 => N301,
      ADR3 => VCC,
      O => N718
    );
  N697_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N697,
      O => N697_0
    );
  N697_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N700,
      O => N700_0
    );
  idea_1_idea1_keyge_new_key_42_57_SW2 : X_LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      ADR0 => idea_1_key(6),
      ADR1 => idea_1_key(45),
      ADR2 => idea_1_idea1_roucou_cin_1_4_8441,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N700
    );
  idea_1_txdata_mux0000_7_82_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_7_82_17076,
      O => idea_1_txdata_mux0000_7_82_0
    );
  idea_1_txdata_mux0000_7_82_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_81_pack_1,
      O => idea_1_txdata_mux0000_0_81
    );
  idea_1_txdata_mux0000_7_81 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_byte_cntr(1),
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_0_81_pack_1
    );
  idea_1_txdata_mux0000_7_261_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_7_261_17100,
      O => idea_1_txdata_mux0000_7_261_0
    );
  idea_1_txdata_mux0000_7_261_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_7_92_pack_1,
      O => idea_1_txdata_mux0000_7_92_8888
    );
  idea_1_txdata_mux0000_7_92 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_N39_0,
      ADR1 => idea_1_txdata_mux0000_7_26_0,
      ADR2 => idea_1_txdata_mux0000_7_41_0,
      ADR3 => idea_1_txdata_mux0000_7_82_0,
      O => idea_1_txdata_mux0000_7_92_pack_1
    );
  idea_1_uart1_tx_txclk_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txclk_8150,
      O => idea_1_uart1_tx_txclk_DYMUX_17112
    );
  idea_1_uart1_tx_txclk_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_tx_txclk_CLKINV_17109
    );
  idea_1_uart1_tx_txclk_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txclk_not0002_inv,
      O => idea_1_uart1_tx_txclk_CEINV_17108
    );
  idea_1_LEDs_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_parity_error_8226,
      O => idea_1_LEDs_1_DXMUX_17138
    );
  idea_1_LEDs_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_framing_error_8891,
      O => idea_1_LEDs_1_DYMUX_17131
    );
  idea_1_LEDs_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_LEDs_1_SRINV_17129
    );
  idea_1_LEDs_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_LEDs_1_CLKINV_17128
    );
  idea_1_LEDs_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd9_8258,
      O => idea_1_LEDs_1_CEINV_17127
    );
  idea_1_LEDs_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_overrun_8460,
      O => idea_1_LEDs_2_DYMUX_17153
    );
  idea_1_LEDs_2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_LEDs_2_SRINV_17151
    );
  idea_1_LEDs_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_LEDs_2_CLKINV_17150
    );
  idea_1_LEDs_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd9_8258,
      O => idea_1_LEDs_2_CEINV_17149
    );
  idea_1_idea1_roucou_CURRENT_STATE_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_NEXT_STATE(1),
      O => idea_1_idea1_roucou_CURRENT_STATE_1_DXMUX_17171
    );
  idea_1_idea1_roucou_CURRENT_STATE_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_NEXT_STATE(0),
      O => idea_1_idea1_roucou_CURRENT_STATE_1_DYMUX_17166
    );
  idea_1_idea1_roucou_CURRENT_STATE_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_CURRENT_STATE_1_CLKINV_17164
    );
  idea_1_idea1_roucou_CURRENT_STATE_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_NEXT_STATE(2),
      O => idea_1_idea1_roucou_CURRENT_STATE_2_DYMUX_17180
    );
  idea_1_idea1_roucou_CURRENT_STATE_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_CURRENT_STATE_2_CLKINV_17178
    );
  idea_1_N14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_N14,
      O => idea_1_N14_0
    );
  idea_1_N14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N15_pack_1,
      O => N15
    );
  idea_1_txdata_mux0000_0_11_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd10_8255,
      ADR1 => idea_1_state_FSM_FFd11_8256,
      ADR2 => idea_1_state_FSM_FFd12_8896,
      ADR3 => idea_1_state_FSM_FFd6_8237,
      O => N15_pack_1
    );
  idea_1_idea1_roucou_cin_3_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin_3_1_FXMUX_17238,
      O => idea_1_idea1_roucou_cin_3_1_DXMUX_17239
    );
  idea_1_idea1_roucou_cin_3_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_Result(3),
      O => idea_1_idea1_roucou_cin_3_1_FXMUX_17238
    );
  idea_1_idea1_roucou_cin_3_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_3_1_SRINV_17224
    );
  idea_1_idea1_roucou_cin_3_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_3_1_CLKINV_17223
    );
  idea_1_idea1_roucou_cin_3_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_3_1_CEINV_17222
    );
  N721_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N721,
      O => N721_0
    );
  idea_1_idea1_keyge_new_key_35_65_SW1 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_83_57_0,
      ADR2 => N303,
      ADR3 => VCC,
      O => N721
    );
  N688_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N688,
      O => N688_0
    );
  N688_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N696,
      O => N696_0
    );
  idea_1_idea1_keyge_new_key_43_57_SW1 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(121),
      ADR1 => idea_1_key(82),
      ADR2 => idea_1_idea1_roucou_cin_1_4_8441,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N696
    );
  N724_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N724,
      O => N724_0
    );
  idea_1_idea1_keyge_new_key_36_65_SW1 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_84_57_0,
      ADR2 => N305,
      ADR3 => VCC,
      O => N724
    );
  N691_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N691,
      O => N691_0
    );
  N691_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N693,
      O => N693_0
    );
  idea_1_idea1_keyge_new_key_44_57_SW1 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(122),
      ADR1 => idea_1_key(83),
      ADR2 => idea_1_idea1_roucou_cin_1_3_8440,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N693
    );
  N649_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N649,
      O => N649_0
    );
  N649_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N694,
      O => N694_0
    );
  idea_1_idea1_keyge_new_key_44_57_SW2 : X_LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      ADR0 => idea_1_key(8),
      ADR1 => idea_1_key(47),
      ADR2 => idea_1_idea1_roucou_cin_1_5_8442,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N694
    );
  idea_1_uart1_rx_parity_error_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_parity_error_not0001,
      O => idea_1_uart1_rx_parity_error_not0001_0
    );
  idea_1_uart1_rx_parity_error_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr_not0001_pack_1,
      O => idea_1_uart1_rx_rhr_not0001
    );
  idea_1_uart1_rx_parity_error_not000111 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_idle1_8459,
      ADR2 => idea_1_uart1_rx_rxdatardy_8225,
      ADR3 => VCC,
      O => idea_1_uart1_rx_rhr_not0001_pack_1
    );
  N727_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N727,
      O => N727_0
    );
  idea_1_idea1_keyge_new_key_37_65_SW1 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_85_57_0,
      ADR2 => N307,
      ADR3 => VCC,
      O => N727
    );
  N655_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N655,
      O => N655_0
    );
  N655_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N690,
      O => N690_0
    );
  idea_1_idea1_keyge_new_key_45_57_SW1 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(123),
      ADR1 => idea_1_key(84),
      ADR2 => idea_1_idea1_roucou_cin_1_3_8440,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N690
    );
  idea_1_state_FSM_FFd12_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd12_BYINV_17407,
      O => idea_1_state_FSM_FFd12_DYMUX_17408
    );
  idea_1_state_FSM_FFd12_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => idea_1_state_FSM_FFd12_BYINV_17407
    );
  idea_1_state_FSM_FFd12_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_state_FSM_FFd12_SRINV_17406
    );
  idea_1_state_FSM_FFd12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_state_FSM_FFd12_CLKINV_17405
    );
  N610_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N610,
      O => N610_0
    );
  N610_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N687,
      O => N687_0
    );
  idea_1_idea1_keyge_new_key_47_21_SW1 : X_LUT4
    generic map(
      INIT => X"FF53"
    )
    port map (
      ADR0 => idea_1_key(118),
      ADR1 => idea_1_key(79),
      ADR2 => idea_1_idea1_roucou_cin_1_4_8441,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N687
    );
  idea_1_uart1_rx_rx1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RxD_IBUF_8925,
      O => idea_1_uart1_rx_rx1_DYMUX_17442
    );
  idea_1_uart1_rx_rx1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_rx1_CLKINV_17440
    );
  N730_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N730,
      O => N730_0
    );
  idea_1_idea1_keyge_new_key_38_65_SW1 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_86_57_0,
      ADR2 => N309,
      ADR3 => VCC,
      O => N730
    );
  N712_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N712,
      O => N712_0
    );
  idea_1_idea1_keyge_new_key_46_65_SW1 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_94_57_0,
      ADR2 => N295,
      ADR3 => VCC,
      O => N712
    );
  idea_1_idea1_clockrou_CTL_cin_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin_mux0002_2_1,
      O => idea_1_idea1_clockrou_CTL_cin_2_DXMUX_17498
    );
  idea_1_idea1_clockrou_CTL_cin_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_N01_pack_5,
      O => idea_1_idea1_clockrou_CTL_N01
    );
  idea_1_idea1_clockrou_CTL_cin_2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_N01,
      O => idea_1_idea1_clockrou_CTL_cin_2_SRINV_17483
    );
  idea_1_idea1_clockrou_CTL_cin_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_CTL_cin_2_CLKINV_17482
    );
  idea_1_idea1_clockrou_CTL_cin_mux0002_0_11 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(0),
      ADR2 => idea_1_idea1_roucou_INIT_8934,
      ADR3 => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_CTL_N01_pack_5
    );
  N671_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N671,
      O => N671_0
    );
  N671_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N618,
      O => N618_0
    );
  idea_1_idea1_keyge_new_key_80_21_SW1 : X_LUT4
    generic map(
      INIT => X"F5F3"
    )
    port map (
      ADR0 => idea_1_key(23),
      ADR1 => idea_1_key(112),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_1_8765,
      O => N618
    );
  N576_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N576,
      O => N576_0
    );
  N576_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N619,
      O => N619_0
    );
  idea_1_idea1_keyge_new_key_80_21_SW2 : X_LUT4
    generic map(
      INIT => X"F3F5"
    )
    port map (
      ADR0 => idea_1_key(37),
      ADR1 => idea_1_key(76),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_1_8765,
      O => N619
    );
  N733_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N733,
      O => N733_0
    );
  idea_1_idea1_keyge_new_key_39_65_SW1 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_87_57_0,
      ADR2 => N311,
      ADR3 => VCC,
      O => N733
    );
  idea_1_uart1_rx_hunt_and00001 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_rx1_8926,
      ADR2 => RxD_IBUF_8925,
      ADR3 => VCC,
      O => idea_1_uart1_rx_hunt_and0000
    );
  N616_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N616,
      O => N616_0
    );
  N616_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N615,
      O => N615_0
    );
  idea_1_idea1_keyge_new_key_81_21_SW1 : X_LUT4
    generic map(
      INIT => X"F5F3"
    )
    port map (
      ADR0 => idea_1_key(24),
      ADR1 => idea_1_key(113),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_1_8765,
      O => N615
    );
  N613_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N613,
      O => N613_0
    );
  N613_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N612,
      O => N612_0
    );
  idea_1_idea1_keyge_new_key_82_21_SW1 : X_LUT4
    generic map(
      INIT => X"F5F3"
    )
    port map (
      ADR0 => idea_1_key(25),
      ADR1 => idea_1_key(114),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_1_8765,
      O => N612
    );
  N646_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N646,
      O => N646_0
    );
  N646_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N588,
      O => N588_0
    );
  idea_1_idea1_keyge_new_key_90_21_SW1 : X_LUT4
    generic map(
      INIT => X"FF53"
    )
    port map (
      ADR0 => idea_1_key(33),
      ADR1 => idea_1_key(122),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N588
    );
  idea_1_idea1_keyge_new_key_2_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_2_4_17680,
      O => idea_1_idea1_keyge_new_key_2_4_0
    );
  idea_1_idea1_keyge_new_key_2_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_1_4_17673,
      O => idea_1_idea1_keyge_new_key_1_4_0
    );
  idea_1_idea1_keyge_new_key_1_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(79),
      ADR1 => idea_1_key(47),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_1_4_17673
    );
  idea_1_idea1_keyge_new_key_2_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_2_9_17704,
      O => idea_1_idea1_keyge_new_key_2_9_0
    );
  idea_1_idea1_keyge_new_key_2_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_0_9_17697,
      O => idea_1_idea1_keyge_new_key_0_9_0
    );
  idea_1_idea1_keyge_new_key_0_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(92),
      ADR1 => idea_1_key(85),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N319,
      O => idea_1_idea1_keyge_new_key_0_9_17697
    );
  idea_1_idea1_keyge_new_key_4_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_4_4_17728,
      O => idea_1_idea1_keyge_new_key_4_4_0
    );
  idea_1_idea1_keyge_new_key_4_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_3_4_17721,
      O => idea_1_idea1_keyge_new_key_3_4_0
    );
  idea_1_idea1_keyge_new_key_3_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(81),
      ADR1 => idea_1_key(49),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_3_4_17721
    );
  idea_1_idea1_keyge_new_key_6_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_6_9_17752,
      O => idea_1_idea1_keyge_new_key_6_9_0
    );
  idea_1_idea1_keyge_new_key_6_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_3_9_17745,
      O => idea_1_idea1_keyge_new_key_3_9_0
    );
  idea_1_idea1_keyge_new_key_3_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(95),
      ADR1 => idea_1_key(88),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N319,
      O => idea_1_idea1_keyge_new_key_3_9_17745
    );
  idea_1_idea1_keyge_new_key_6_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_6_4_17776,
      O => idea_1_idea1_keyge_new_key_6_4_0
    );
  idea_1_idea1_keyge_new_key_6_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_5_4_17769,
      O => idea_1_idea1_keyge_new_key_5_4_0
    );
  idea_1_idea1_keyge_new_key_5_4 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(51),
      ADR1 => idea_1_key(83),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_5_4_17769
    );
  idea_1_idea1_keyge_new_key_9_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_9_9_17800,
      O => idea_1_idea1_keyge_new_key_9_9_0
    );
  idea_1_idea1_keyge_new_key_9_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_5_9_17793,
      O => idea_1_idea1_keyge_new_key_5_9_0
    );
  idea_1_idea1_keyge_new_key_5_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(97),
      ADR1 => idea_1_key(90),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_keyge_new_key_9_9_SW0_8478,
      O => idea_1_idea1_keyge_new_key_5_9_17793
    );
  idea_1_idea1_keyge_new_key_8_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_8_4_17824,
      O => idea_1_idea1_keyge_new_key_8_4_0
    );
  idea_1_idea1_keyge_new_key_8_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_7_4_17817,
      O => idea_1_idea1_keyge_new_key_7_4_0
    );
  idea_1_idea1_keyge_new_key_7_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(85),
      ADR1 => idea_1_key(53),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_7_4_17817
    );
  N586_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N586,
      O => N586_0
    );
  N586_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_9_4_17841,
      O => idea_1_idea1_keyge_new_key_9_4_0
    );
  idea_1_idea1_keyge_new_key_9_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(87),
      ADR1 => idea_1_key(55),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_9_4_17841
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10132_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10132,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10132_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10132_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_8_9_17865,
      O => idea_1_idea1_keyge_new_key_8_9_0
    );
  idea_1_idea1_keyge_new_key_8_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(100),
      ADR1 => idea_1_key(93),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N319,
      O => idea_1_idea1_keyge_new_key_8_9_17865
    );
  N664_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N664,
      O => N664_0
    );
  N664_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N667,
      O => N667_0
    );
  idea_1_idea1_keyge_new_key_81_57_SW1 : X_LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      ADR0 => idea_1_key(17),
      ADR1 => idea_1_key(31),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_1_5_8442,
      O => N667
    );
  idea_1_x1_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_x1_1_DXMUX_17914
    );
  idea_1_x1_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_x1_1_DYMUX_17908
    );
  idea_1_x1_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x1_1_CLKINV_17906
    );
  idea_1_x1_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x1_0_not0001_0,
      O => idea_1_x1_1_CEINV_17905
    );
  idea_1_x1_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_x1_3_DXMUX_17934
    );
  idea_1_x1_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_x1_3_DYMUX_17928
    );
  idea_1_x1_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x1_3_CLKINV_17926
    );
  idea_1_x1_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x1_0_not0001_0,
      O => idea_1_x1_3_CEINV_17925
    );
  idea_1_x1_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_x1_5_DXMUX_17954
    );
  idea_1_x1_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_x1_5_DYMUX_17948
    );
  idea_1_x1_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x1_5_CLKINV_17946
    );
  idea_1_x1_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x1_0_not0001_0,
      O => idea_1_x1_5_CEINV_17945
    );
  idea_1_x2_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_x2_1_DXMUX_17974
    );
  idea_1_x2_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_x2_1_DYMUX_17968
    );
  idea_1_x2_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x2_1_CLKINV_17966
    );
  idea_1_x2_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x2_0_not0001_0,
      O => idea_1_x2_1_CEINV_17965
    );
  idea_1_x1_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_x1_7_DXMUX_17994
    );
  idea_1_x1_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_x1_7_DYMUX_17988
    );
  idea_1_x1_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x1_7_CLKINV_17986
    );
  idea_1_x1_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x1_0_not0001_0,
      O => idea_1_x1_7_CEINV_17985
    );
  idea_1_x2_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_x2_3_DXMUX_18014
    );
  idea_1_x2_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_x2_3_DYMUX_18008
    );
  idea_1_x2_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x2_3_CLKINV_18006
    );
  idea_1_x2_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x2_0_not0001_0,
      O => idea_1_x2_3_CEINV_18005
    );
  idea_1_x1_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_x1_9_DXMUX_18034
    );
  idea_1_x1_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_x1_9_DYMUX_18028
    );
  idea_1_x1_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x1_9_CLKINV_18026
    );
  idea_1_x1_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x1_15_not0001_0,
      O => idea_1_x1_9_CEINV_18025
    );
  idea_1_x2_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_x2_5_DXMUX_18054
    );
  idea_1_x2_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_x2_5_DYMUX_18048
    );
  idea_1_x2_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x2_5_CLKINV_18046
    );
  idea_1_x2_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x2_0_not0001_0,
      O => idea_1_x2_5_CEINV_18045
    );
  idea_1_x3_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_x3_1_DXMUX_18074
    );
  idea_1_x3_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_x3_1_DYMUX_18068
    );
  idea_1_x3_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x3_1_CLKINV_18066
    );
  idea_1_x3_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x3_0_not0001_0,
      O => idea_1_x3_1_CEINV_18065
    );
  idea_1_x2_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_x2_7_DXMUX_18094
    );
  idea_1_x2_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_x2_7_DYMUX_18088
    );
  idea_1_x2_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x2_7_CLKINV_18086
    );
  idea_1_x2_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x2_0_not0001_0,
      O => idea_1_x2_7_CEINV_18085
    );
  idea_1_x3_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_x3_3_DXMUX_18114
    );
  idea_1_x3_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_x3_3_DYMUX_18108
    );
  idea_1_x3_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x3_3_CLKINV_18106
    );
  idea_1_x3_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x3_0_not0001_0,
      O => idea_1_x3_3_CEINV_18105
    );
  idea_1_x4_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_x4_1_DXMUX_18134
    );
  idea_1_x4_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_x4_1_DYMUX_18128
    );
  idea_1_x4_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x4_1_CLKINV_18126
    );
  idea_1_x4_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x4_0_not0001_0,
      O => idea_1_x4_1_CEINV_18125
    );
  idea_1_x2_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_x2_9_DXMUX_18154
    );
  idea_1_x2_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_x2_9_DYMUX_18148
    );
  idea_1_x2_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x2_9_CLKINV_18146
    );
  idea_1_x2_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x2_10_not0001_0,
      O => idea_1_x2_9_CEINV_18145
    );
  idea_1_x3_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_x3_5_DXMUX_18174
    );
  idea_1_x3_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_x3_5_DYMUX_18168
    );
  idea_1_x3_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x3_5_CLKINV_18166
    );
  idea_1_x3_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x3_0_not0001_0,
      O => idea_1_x3_5_CEINV_18165
    );
  idea_1_x4_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_x4_3_DXMUX_18194
    );
  idea_1_x4_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_x4_3_DYMUX_18188
    );
  idea_1_x4_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x4_3_CLKINV_18186
    );
  idea_1_x4_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x4_0_not0001_0,
      O => idea_1_x4_3_CEINV_18185
    );
  idea_1_x3_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_x3_7_DXMUX_18214
    );
  idea_1_x3_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_x3_7_DYMUX_18208
    );
  idea_1_x3_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x3_7_CLKINV_18206
    );
  idea_1_x3_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x3_0_not0001_0,
      O => idea_1_x3_7_CEINV_18205
    );
  idea_1_x4_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_x4_5_DXMUX_18234
    );
  idea_1_x4_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_x4_5_DYMUX_18228
    );
  idea_1_x4_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x4_5_CLKINV_18226
    );
  idea_1_x4_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x4_0_not0001_0,
      O => idea_1_x4_5_CEINV_18225
    );
  idea_1_x3_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_x3_9_DXMUX_18254
    );
  idea_1_x3_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_x3_9_DYMUX_18248
    );
  idea_1_x3_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x3_9_CLKINV_18246
    );
  idea_1_x3_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x3_10_not0001_0,
      O => idea_1_x3_9_CEINV_18245
    );
  idea_1_x4_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_x4_7_DXMUX_18274
    );
  idea_1_x4_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_x4_7_DYMUX_18268
    );
  idea_1_x4_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x4_7_CLKINV_18266
    );
  idea_1_x4_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x4_0_not0001_0,
      O => idea_1_x4_7_CEINV_18265
    );
  idea_1_x4_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_x4_9_DXMUX_18294
    );
  idea_1_x4_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_x4_9_DYMUX_18288
    );
  idea_1_x4_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_x4_9_CLKINV_18286
    );
  idea_1_x4_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x4_8_not0001_0,
      O => idea_1_x4_9_CEINV_18285
    );
  idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000025_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000025_18308,
      O => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000025_0
    );
  idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000025 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu1(7),
      ADR1 => idea_1_idea1_clockrou_DP_Mu1(6),
      ADR2 => idea_1_idea1_clockrou_DP_Mu1(5),
      ADR3 => idea_1_idea1_clockrou_DP_Mu1(4),
      O => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000025_18308
    );
  idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000062_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000062_18320,
      O => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000062_0
    );
  idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000062 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu1(12),
      ADR1 => idea_1_idea1_clockrou_DP_Mu1(13),
      ADR2 => idea_1_idea1_clockrou_DP_Mu1(14),
      ADR3 => idea_1_idea1_clockrou_DP_Mu1(15),
      O => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000062_18320
    );
  idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000049_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000049_18332,
      O => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000049_0
    );
  idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000049 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu1(8),
      ADR1 => idea_1_idea1_clockrou_DP_Mu1(9),
      ADR2 => idea_1_idea1_clockrou_DP_Mu1(10),
      ADR3 => idea_1_idea1_clockrou_DP_Mu1(11),
      O => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000049_18332
    );
  N607_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N607,
      O => N607_0
    );
  N607_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N609,
      O => N609_0
    );
  idea_1_idea1_keyge_new_key_83_21_SW1 : X_LUT4
    generic map(
      INIT => X"F5F3"
    )
    port map (
      ADR0 => idea_1_key(26),
      ADR1 => idea_1_key(115),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_1_8765,
      O => N609
    );
  N643_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N643,
      O => N643_0
    );
  N643_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N585,
      O => N585_0
    );
  idea_1_idea1_keyge_new_key_91_21_SW1 : X_LUT4
    generic map(
      INIT => X"FF53"
    )
    port map (
      ADR0 => idea_1_key(34),
      ADR1 => idea_1_key(123),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N585
    );
  idea_1_key_50_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_50_not0001,
      O => idea_1_key_50_not0001_0
    );
  idea_1_key_50_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_N33_pack_1,
      O => idea_1_N33
    );
  idea_1_key_20_not000111 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd9_8258,
      ADR1 => idea_1_byte_cntr(4),
      ADR2 => Reset_IBUF_8102,
      ADR3 => idea_1_byte_cntr(3),
      O => idea_1_N33_pack_1
    );
  N637_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N637,
      O => N637_0
    );
  N637_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N640,
      O => N640_0
    );
  idea_1_idea1_keyge_new_key_90_57_SW1 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(40),
      ADR1 => idea_1_key(26),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N640
    );
  N604_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N604,
      O => N604_0
    );
  N604_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N606,
      O => N606_0
    );
  idea_1_idea1_keyge_new_key_84_21_SW1 : X_LUT4
    generic map(
      INIT => X"F5F3"
    )
    port map (
      ADR0 => idea_1_key(27),
      ADR1 => idea_1_key(116),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_1_8765,
      O => N606
    );
  N634_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N634,
      O => N634_0
    );
  N634_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N582,
      O => N582_0
    );
  idea_1_idea1_keyge_new_key_92_21_SW1 : X_LUT4
    generic map(
      INIT => X"FF35"
    )
    port map (
      ADR0 => idea_1_key(124),
      ADR1 => idea_1_key(35),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N582
    );
  N631_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N631,
      O => N631_0
    );
  N631_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N583,
      O => N583_0
    );
  idea_1_idea1_keyge_new_key_92_21_SW2 : X_LUT4
    generic map(
      INIT => X"FF53"
    )
    port map (
      ADR0 => idea_1_key(88),
      ADR1 => idea_1_key(49),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N583
    );
  N628_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N628,
      O => N628_0
    );
  N628_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N661,
      O => N661_0
    );
  idea_1_idea1_keyge_new_key_83_57_SW1 : X_LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      ADR0 => idea_1_key(19),
      ADR1 => idea_1_key(33),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_1_5_8442,
      O => N661
    );
  N600_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N600,
      O => N600_0
    );
  N600_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N603,
      O => N603_0
    );
  idea_1_idea1_keyge_new_key_85_21_SW1 : X_LUT4
    generic map(
      INIT => X"F3F5"
    )
    port map (
      ADR0 => idea_1_key(117),
      ADR1 => idea_1_key(28),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_12,
      O => N603
    );
  N625_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N625,
      O => N625_0
    );
  N625_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N579,
      O => N579_0
    );
  idea_1_idea1_keyge_new_key_93_21_SW1 : X_LUT4
    generic map(
      INIT => X"FF35"
    )
    port map (
      ADR0 => idea_1_key(125),
      ADR1 => idea_1_key(36),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N579
    );
  N595_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N595,
      O => N595_0
    );
  N595_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N580,
      O => N580_0
    );
  idea_1_idea1_keyge_new_key_93_21_SW2 : X_LUT4
    generic map(
      INIT => X"FF53"
    )
    port map (
      ADR0 => idea_1_key(89),
      ADR1 => idea_1_key(50),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N580
    );
  idea_1_txdata_mux0000_1_114_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_1_114_18620,
      O => idea_1_txdata_mux0000_1_114_0
    );
  idea_1_txdata_mux0000_1_114_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_1141_18613,
      O => idea_1_txdata_mux0000_0_1141_0
    );
  idea_1_txdata_mux0000_0_1141 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x2(8),
      ADR3 => idea_1_x4(8),
      O => idea_1_txdata_mux0000_0_1141_18613
    );
  N601_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N601,
      O => N601_0
    );
  N601_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N658,
      O => N658_0
    );
  idea_1_idea1_keyge_new_key_84_57_SW1 : X_LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      ADR0 => idea_1_key(20),
      ADR1 => idea_1_key(34),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_1_4_8441,
      O => N658
    );
  idea_1_idea1_roucou_READY_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_CURRENT_STATE(0),
      O => idea_1_idea1_roucou_READY_DYMUX_18652
    );
  idea_1_idea1_roucou_READY_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_READY_CLKINV_18650
    );
  N652_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N652,
      O => N652_0
    );
  N652_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N577,
      O => N577_0
    );
  idea_1_idea1_keyge_new_key_94_21_SW2 : X_LUT4
    generic map(
      INIT => X"F5F3"
    )
    port map (
      ADR0 => idea_1_key(90),
      ADR1 => idea_1_key(51),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_3_8440,
      O => N577
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1058_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1058_18701,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1058_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1058_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1049_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1049_9020
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1049 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(66),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(80),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1049_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1849_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1849_18725,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1849_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1849_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3011_18718,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3011_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3011 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(29),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(68),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3011_18718
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2049_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2049_18749,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2049_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2049_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1411_18742,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1411_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1411 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(36),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(75),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1411_18742
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24132_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24132,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24132_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24132_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2044_18766,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2044_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2044 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(17),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(3),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2044_18766
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2644_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2644_18797,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2644_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2644_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2132_18790,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2132_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2132 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(126),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(12),
      ADR3 => idea_1_idea1_keyge_N11,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2132_18790
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1258_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1258_18821,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1258_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1258_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1249_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1249_9030
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1249 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(67),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(81),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1249_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18137_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18137,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18137_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18137_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2137_18838,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2137_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2137 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(51),
      ADR1 => idea_1_idea1_keyge_N01,
      ADR2 => idea_1_key(87),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2137_18838
    );
  N29_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N29,
      O => N29_0
    );
  N29_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2058_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2058_9033
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2058 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2044_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2049_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2058_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2249_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2249_18893,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2249_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2249_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3211_18886,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3211_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3211 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(30),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(69),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3211_18886
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O166_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O166,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O166_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O166_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3044_18910,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3044_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3044 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(22),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(61),
      ADR3 => idea_1_idea1_keyge_N11,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3044_18910
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1644_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1644_18941,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1644_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1644_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1444_18934,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1444_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1444 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(15),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(29),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1444_18934
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3058_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3058_18965,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3058_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3058_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3049_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3049_9041
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3049 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(75),
      ADR1 => idea_1_idea1_keyge_N01,
      ADR2 => idea_1_key(8),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3049_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1458_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1458_18989,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1458_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1458_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1449_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1449_9043
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1449 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(68),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(82),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1449_pack_1
    );
  N31_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N31,
      O => N31_0
    );
  N31_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2258_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2258_9044
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2258 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2244_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2249_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2258_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O186_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O186,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O186_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O186_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3244_19030,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3244_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3244 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(23),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(62),
      ADR3 => idea_1_idea1_keyge_N11,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3244_19030
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O844_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O844_19061,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O844_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O844_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12132,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12132_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2461 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(101),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(12),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12132
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2844_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2844_19085,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2844_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2844_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16132,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16132_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3094 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(127),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(13),
      ADR3 => idea_1_idea1_keyge_N11,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16132
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O411_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O411_19109,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O411_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O411_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1494_19102,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1494_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1494 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(20),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(59),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1494_19102
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2458_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2458_19133,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2458_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2458_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2449_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2449_9054
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2449 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(5),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(72),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2449_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3258_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3258_19157,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3258_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3258_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3249_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3249_9055
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3249 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(76),
      ADR1 => idea_1_idea1_keyge_N01,
      ADR2 => idea_1_key(9),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3249_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O126_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O126_19181,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O126_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O126_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1611,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1611_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4137 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(8),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(97),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1611
    );
  N25_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N25,
      O => N25_0
    );
  N25_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1658_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1658_9058
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1658 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1644_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1649_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1658_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1844_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1844_19229,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1844_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1844_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1499_19222,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1499_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1499 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(6),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(95),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1499_19222
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O244_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O244_19253,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O244_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O244_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18132,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18132_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3294 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(0),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(14),
      ADR3 => idea_1_idea1_keyge_N11,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18132
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2832_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2832_19265,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2832_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2832 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2811_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O286_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281_0,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2832_19265
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2658_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2658_19289,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2658_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2658_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2649_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2649_9066
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2649 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(6),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(73),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2649_pack_1
    );
  N27_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N27,
      O => N27_0
    );
  N27_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1858_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1858_9068
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1858 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1844_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1849_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1858_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2858_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2858_19337,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2858_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2858_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2849_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2849_9071
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2849 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(74),
      ADR1 => idea_1_idea1_keyge_N01,
      ADR2 => idea_1_key(7),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2849_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O444_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O444_19361,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O444_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O444_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1811,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1811_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6137 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(98),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(9),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1811
    );
  N594_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N594,
      O => N594_0
    );
  N594_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N573,
      O => N573_0
    );
  idea_1_idea1_keyge_new_key_95_21_SW1 : X_LUT4
    generic map(
      INIT => X"FF35"
    )
    port map (
      ADR0 => idea_1_key(127),
      ADR1 => idea_1_key(38),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N573
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20137_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20137,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20137_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20137_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2011,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2011_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8137 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(63),
      ADR1 => idea_1_idea1_keyge_N01,
      ADR2 => idea_1_key(99),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2011
    );
  N598_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N598,
      O => N598_0
    );
  idea_1_idea1_keyge_new_key_87_21_SW2 : X_LUT4
    generic map(
      INIT => X"F5F3"
    )
    port map (
      ADR0 => idea_1_key(83),
      ADR1 => idea_1_key(44),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_1_4_8441,
      O => N598
    );
  N592_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N592,
      O => N592_0
    );
  N592_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N574,
      O => N574_0
    );
  idea_1_idea1_keyge_new_key_95_21_SW2 : X_LUT4
    generic map(
      INIT => X"FF53"
    )
    port map (
      ADR0 => idea_1_key(91),
      ADR1 => idea_1_key(52),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N574
    );
  idea_1_byte_cntr_or0000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_or0000,
      O => idea_1_byte_cntr_or0000_0
    );
  idea_1_byte_cntr_or00001 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Reset_IBUF_8102,
      ADR1 => idea_1_state_FSM_FFd12_8896,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_byte_cntr_or0000
    );
  idea_1_idea1_roucou_cin_1_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin_1_1_FXMUX_19490,
      O => idea_1_idea1_roucou_cin_1_1_DXMUX_19491
    );
  idea_1_idea1_roucou_cin_1_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin_1_1_FXMUX_19490,
      O => idea_1_idea1_roucou_Result_1_0
    );
  idea_1_idea1_roucou_cin_1_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_Result(1),
      O => idea_1_idea1_roucou_cin_1_1_FXMUX_19490
    );
  idea_1_idea1_roucou_cin_1_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N591,
      O => N591_0
    );
  idea_1_idea1_roucou_cin_1_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_1_1_SRINV_19474
    );
  idea_1_idea1_roucou_cin_1_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_1_1_CLKINV_19473
    );
  idea_1_idea1_roucou_cin_1_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_1_1_CEINV_19472
    );
  idea_1_idea1_clockrou_CTL_Mcount_cin1_xor_2_11 : X_LUT4
    generic map(
      INIT => X"6C6C"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin1(0),
      ADR1 => idea_1_idea1_clockrou_CTL_cin1(2),
      ADR2 => idea_1_idea1_clockrou_CTL_cin1(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_CTL_Result(2)
    );
  idea_1_idea1_keyge_new_key_89_21_SW1 : X_LUT4
    generic map(
      INIT => X"FF53"
    )
    port map (
      ADR0 => idea_1_key(32),
      ADR1 => idea_1_key(121),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N591
    );
  idea_1_key_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_11_DXMUX_19512
    );
  idea_1_key_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_11_DYMUX_19506
    );
  idea_1_key_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_11_CLKINV_19504
    );
  idea_1_key_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_8_not0001_0,
      O => idea_1_key_11_CEINV_19503
    );
  idea_1_key_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_13_DXMUX_19532
    );
  idea_1_key_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_13_DYMUX_19526
    );
  idea_1_key_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_13_CLKINV_19524
    );
  idea_1_key_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_8_not0001_0,
      O => idea_1_key_13_CEINV_19523
    );
  idea_1_key_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_21_DXMUX_19552
    );
  idea_1_key_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_21_DYMUX_19546
    );
  idea_1_key_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_21_CLKINV_19544
    );
  idea_1_key_21_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_20_not0001_0,
      O => idea_1_key_21_CEINV_19543
    );
  idea_1_key_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_15_DXMUX_19572
    );
  idea_1_key_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_15_DYMUX_19566
    );
  idea_1_key_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_15_CLKINV_19564
    );
  idea_1_key_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_8_not0001_0,
      O => idea_1_key_15_CEINV_19563
    );
  idea_1_key_23_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_23_DXMUX_19592
    );
  idea_1_key_23_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_23_DYMUX_19586
    );
  idea_1_key_23_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_23_CLKINV_19584
    );
  idea_1_key_23_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_20_not0001_0,
      O => idea_1_key_23_CEINV_19583
    );
  idea_1_key_31_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_31_DXMUX_19612
    );
  idea_1_key_31_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_31_DYMUX_19606
    );
  idea_1_key_31_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_31_CLKINV_19604
    );
  idea_1_key_31_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_31_not0001_0,
      O => idea_1_key_31_CEINV_19603
    );
  idea_1_key_33_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_33_DXMUX_19632
    );
  idea_1_key_33_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_33_DYMUX_19626
    );
  idea_1_key_33_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_33_CLKINV_19624
    );
  idea_1_key_33_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_32_not0001_0,
      O => idea_1_key_33_CEINV_19623
    );
  idea_1_key_41_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_41_DXMUX_19652
    );
  idea_1_key_41_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_41_DYMUX_19646
    );
  idea_1_key_41_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_41_CLKINV_19644
    );
  idea_1_key_41_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_40_not0001_0,
      O => idea_1_key_41_CEINV_19643
    );
  idea_1_key_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_17_DXMUX_19672
    );
  idea_1_key_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_17_DYMUX_19666
    );
  idea_1_key_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_17_CLKINV_19664
    );
  idea_1_key_17_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_20_not0001_0,
      O => idea_1_key_17_CEINV_19663
    );
  idea_1_key_25_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_25_DXMUX_19692
    );
  idea_1_key_25_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_25_DYMUX_19686
    );
  idea_1_key_25_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_25_CLKINV_19684
    );
  idea_1_key_25_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_31_not0001_0,
      O => idea_1_key_25_CEINV_19683
    );
  idea_1_key_27_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_27_DXMUX_19712
    );
  idea_1_key_27_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_27_DYMUX_19706
    );
  idea_1_key_27_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_27_CLKINV_19704
    );
  idea_1_key_27_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_31_not0001_0,
      O => idea_1_key_27_CEINV_19703
    );
  idea_1_key_35_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_35_DXMUX_19732
    );
  idea_1_key_35_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_35_DYMUX_19726
    );
  idea_1_key_35_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_35_CLKINV_19724
    );
  idea_1_key_35_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_32_not0001_0,
      O => idea_1_key_35_CEINV_19723
    );
  idea_1_key_43_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_43_DXMUX_19752
    );
  idea_1_key_43_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_43_DYMUX_19746
    );
  idea_1_key_43_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_43_CLKINV_19744
    );
  idea_1_key_43_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_40_not0001_0,
      O => idea_1_key_43_CEINV_19743
    );
  idea_1_key_51_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_51_DXMUX_19772
    );
  idea_1_key_51_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_51_DYMUX_19766
    );
  idea_1_key_51_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_51_CLKINV_19764
    );
  idea_1_key_51_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_50_not0001_0,
      O => idea_1_key_51_CEINV_19763
    );
  idea_1_key_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_19_DXMUX_19792
    );
  idea_1_key_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_19_DYMUX_19786
    );
  idea_1_key_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_19_CLKINV_19784
    );
  idea_1_key_19_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_20_not0001_0,
      O => idea_1_key_19_CEINV_19783
    );
  idea_1_key_29_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_29_DXMUX_19812
    );
  idea_1_key_29_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_29_DYMUX_19806
    );
  idea_1_key_29_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_29_CLKINV_19804
    );
  idea_1_key_29_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_31_not0001_0,
      O => idea_1_key_29_CEINV_19803
    );
  idea_1_key_37_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_37_DXMUX_19832
    );
  idea_1_key_37_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_37_DYMUX_19826
    );
  idea_1_key_37_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_37_CLKINV_19824
    );
  idea_1_key_37_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_32_not0001_0,
      O => idea_1_key_37_CEINV_19823
    );
  idea_1_key_45_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_45_DXMUX_19852
    );
  idea_1_key_45_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_45_DYMUX_19846
    );
  idea_1_key_45_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_45_CLKINV_19844
    );
  idea_1_key_45_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_40_not0001_0,
      O => idea_1_key_45_CEINV_19843
    );
  idea_1_key_53_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_53_DXMUX_19872
    );
  idea_1_key_53_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_53_DYMUX_19866
    );
  idea_1_key_53_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_53_CLKINV_19864
    );
  idea_1_key_53_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_50_not0001_0,
      O => idea_1_key_53_CEINV_19863
    );
  idea_1_key_61_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_61_DXMUX_19892
    );
  idea_1_key_61_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_61_DYMUX_19886
    );
  idea_1_key_61_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_61_CLKINV_19884
    );
  idea_1_key_61_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_60_not0001_0,
      O => idea_1_key_61_CEINV_19883
    );
  idea_1_key_39_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_39_DXMUX_19912
    );
  idea_1_key_39_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_39_DYMUX_19906
    );
  idea_1_key_39_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_39_CLKINV_19904
    );
  idea_1_key_39_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_32_not0001_0,
      O => idea_1_key_39_CEINV_19903
    );
  idea_1_key_47_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_47_DXMUX_19932
    );
  idea_1_key_47_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_47_DYMUX_19926
    );
  idea_1_key_47_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_47_CLKINV_19924
    );
  idea_1_key_47_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_40_not0001_0,
      O => idea_1_key_47_CEINV_19923
    );
  idea_1_key_55_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_55_DXMUX_19952
    );
  idea_1_key_55_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_55_DYMUX_19946
    );
  idea_1_key_55_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_55_CLKINV_19944
    );
  idea_1_key_55_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_50_not0001_0,
      O => idea_1_key_55_CEINV_19943
    );
  idea_1_key_63_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_63_DXMUX_19972
    );
  idea_1_key_63_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_63_DYMUX_19966
    );
  idea_1_key_63_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_63_CLKINV_19964
    );
  idea_1_key_63_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_60_not0001_0,
      O => idea_1_key_63_CEINV_19963
    );
  idea_1_key_71_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_71_DXMUX_19992
    );
  idea_1_key_71_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_71_DYMUX_19986
    );
  idea_1_key_71_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_71_CLKINV_19984
    );
  idea_1_key_71_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_64_not0001_0,
      O => idea_1_key_71_CEINV_19983
    );
  idea_1_key_49_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_49_DXMUX_20012
    );
  idea_1_key_49_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_49_DYMUX_20006
    );
  idea_1_key_49_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_49_CLKINV_20004
    );
  idea_1_key_49_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_50_not0001_0,
      O => idea_1_key_49_CEINV_20003
    );
  idea_1_key_57_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_57_DXMUX_20032
    );
  idea_1_key_57_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_57_DYMUX_20026
    );
  idea_1_key_57_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_57_CLKINV_20024
    );
  idea_1_key_57_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_60_not0001_0,
      O => idea_1_key_57_CEINV_20023
    );
  idea_1_key_65_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_65_DXMUX_20052
    );
  idea_1_key_65_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_65_DYMUX_20046
    );
  idea_1_key_65_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_65_CLKINV_20044
    );
  idea_1_key_65_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_64_not0001_0,
      O => idea_1_key_65_CEINV_20043
    );
  idea_1_key_73_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_73_DXMUX_20072
    );
  idea_1_key_73_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_73_DYMUX_20066
    );
  idea_1_key_73_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_73_CLKINV_20064
    );
  idea_1_key_73_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_72_not0001_0,
      O => idea_1_key_73_CEINV_20063
    );
  idea_1_key_81_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_81_DXMUX_20092
    );
  idea_1_key_81_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_81_DYMUX_20086
    );
  idea_1_key_81_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_81_CLKINV_20084
    );
  idea_1_key_81_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_80_not0001_0,
      O => idea_1_key_81_CEINV_20083
    );
  idea_1_key_59_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_59_DXMUX_20112
    );
  idea_1_key_59_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_59_DYMUX_20106
    );
  idea_1_key_59_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_59_CLKINV_20104
    );
  idea_1_key_59_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_60_not0001_0,
      O => idea_1_key_59_CEINV_20103
    );
  idea_1_key_67_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_67_DXMUX_20132
    );
  idea_1_key_67_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_67_DYMUX_20126
    );
  idea_1_key_67_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_67_CLKINV_20124
    );
  idea_1_key_67_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_64_not0001_0,
      O => idea_1_key_67_CEINV_20123
    );
  idea_1_key_75_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_75_DXMUX_20152
    );
  idea_1_key_75_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_75_DYMUX_20146
    );
  idea_1_key_75_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_75_CLKINV_20144
    );
  idea_1_key_75_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_72_not0001_0,
      O => idea_1_key_75_CEINV_20143
    );
  idea_1_key_83_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_83_DXMUX_20172
    );
  idea_1_key_83_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_83_DYMUX_20166
    );
  idea_1_key_83_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_83_CLKINV_20164
    );
  idea_1_key_83_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_80_not0001_0,
      O => idea_1_key_83_CEINV_20163
    );
  idea_1_key_91_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_91_DXMUX_20192
    );
  idea_1_key_91_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_91_DYMUX_20186
    );
  idea_1_key_91_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_91_CLKINV_20184
    );
  idea_1_key_91_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_90_not0001_0,
      O => idea_1_key_91_CEINV_20183
    );
  idea_1_key_69_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_69_DXMUX_20212
    );
  idea_1_key_69_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_69_DYMUX_20206
    );
  idea_1_key_69_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_69_CLKINV_20204
    );
  idea_1_key_69_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_64_not0001_0,
      O => idea_1_key_69_CEINV_20203
    );
  idea_1_key_77_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_77_DXMUX_20232
    );
  idea_1_key_77_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_77_DYMUX_20226
    );
  idea_1_key_77_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_77_CLKINV_20224
    );
  idea_1_key_77_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_72_not0001_0,
      O => idea_1_key_77_CEINV_20223
    );
  idea_1_key_85_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_85_DXMUX_20252
    );
  idea_1_key_85_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_85_DYMUX_20246
    );
  idea_1_key_85_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_85_CLKINV_20244
    );
  idea_1_key_85_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_80_not0001_0,
      O => idea_1_key_85_CEINV_20243
    );
  idea_1_key_93_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(5),
      O => idea_1_key_93_DXMUX_20272
    );
  idea_1_key_93_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(4),
      O => idea_1_key_93_DYMUX_20266
    );
  idea_1_key_93_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_93_CLKINV_20264
    );
  idea_1_key_93_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_90_not0001_0,
      O => idea_1_key_93_CEINV_20263
    );
  idea_1_key_79_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_79_DXMUX_20292
    );
  idea_1_key_79_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_79_DYMUX_20286
    );
  idea_1_key_79_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_79_CLKINV_20284
    );
  idea_1_key_79_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_72_not0001_0,
      O => idea_1_key_79_CEINV_20283
    );
  idea_1_key_87_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_87_DXMUX_20312
    );
  idea_1_key_87_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_87_DYMUX_20306
    );
  idea_1_key_87_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_87_CLKINV_20304
    );
  idea_1_key_87_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_80_not0001_0,
      O => idea_1_key_87_CEINV_20303
    );
  idea_1_key_95_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(7),
      O => idea_1_key_95_DXMUX_20332
    );
  idea_1_key_95_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(6),
      O => idea_1_key_95_DYMUX_20326
    );
  idea_1_key_95_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_95_CLKINV_20324
    );
  idea_1_key_95_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_90_not0001_0,
      O => idea_1_key_95_CEINV_20323
    );
  idea_1_key_89_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_89_DXMUX_20352
    );
  idea_1_key_89_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_89_DYMUX_20346
    );
  idea_1_key_89_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_89_CLKINV_20344
    );
  idea_1_key_89_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_90_not0001_0,
      O => idea_1_key_89_CEINV_20343
    );
  idea_1_key_97_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(1),
      O => idea_1_key_97_DXMUX_20372
    );
  idea_1_key_97_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(0),
      O => idea_1_key_97_DYMUX_20366
    );
  idea_1_key_97_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_97_CLKINV_20364
    );
  idea_1_key_97_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_100_not0001_0,
      O => idea_1_key_97_CEINV_20363
    );
  idea_1_key_99_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(3),
      O => idea_1_key_99_DXMUX_20392
    );
  idea_1_key_99_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rhr(2),
      O => idea_1_key_99_DYMUX_20386
    );
  idea_1_key_99_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_key_99_CLKINV_20384
    );
  idea_1_key_99_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_100_not0001_0,
      O => idea_1_key_99_CEINV_20383
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10168_20418,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N871_pack_1,
      O => N871
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10168_SW0 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10132_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10137_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10120,
      O => N871_pack_1
    );
  idea_1_idea1_roucou_cin_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_Result_1_0,
      O => idea_1_idea1_roucou_cin_1_DXMUX_20439
    );
  idea_1_idea1_roucou_cin_1_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(0),
      O => idea_1_idea1_roucou_cin_1_DYMUX_20432
    );
  idea_1_idea1_roucou_cin_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_1_SRINV_20430
    );
  idea_1_idea1_roucou_cin_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_1_CLKINV_20429
    );
  idea_1_idea1_roucou_cin_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_1_CEINV_20428
    );
  idea_1_idea1_roucou_cin_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin_3_1_FXMUX_17238,
      O => idea_1_idea1_roucou_cin_3_DXMUX_20463
    );
  idea_1_idea1_roucou_cin_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_Result_2_0,
      O => idea_1_idea1_roucou_cin_3_DYMUX_20456
    );
  idea_1_idea1_roucou_cin_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_3_SRINV_20454
    );
  idea_1_idea1_roucou_cin_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_3_CLKINV_20453
    );
  idea_1_idea1_roucou_cin_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_3_CEINV_20452
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12168_20490,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N873_pack_1,
      O => N873
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12168_SW0 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12132_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12137_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12120,
      O => N873_pack_1
    );
  N41_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N41,
      O => N41_0
    );
  N41_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N39,
      O => N39_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3058_0,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3032_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N39
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14168_20538,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N875_pack_1,
      O => N875
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14168_SW0 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14132_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14137_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14120,
      O => N875_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30168_20562,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N861_pack_1,
      O => N861
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30168_SW0 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1494_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1499_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30120,
      O => N861_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32168_20586,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N863_pack_1,
      O => N863
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32168_SW0 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O211_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32120,
      O => N863_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24168_20610,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N855_pack_1,
      O => N855
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24168_SW0 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24132_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24137_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24120,
      O => N855_pack_1
    );
  idea_1_N15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_N15,
      O => idea_1_N15_0
    );
  idea_1_N15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N13_pack_1,
      O => N13
    );
  idea_1_LEDs_3_mux000011_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd8_8243,
      ADR1 => idea_1_state_FSM_FFd9_8258,
      ADR2 => idea_1_state_FSM_FFd12_8896,
      ADR3 => idea_1_state_FSM_FFd6_8237,
      O => N13_pack_1
    );
  idea_1_idea1_roucou_INIT_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_CURRENT_STATE(1),
      O => idea_1_idea1_roucou_INIT_DYMUX_20642
    );
  idea_1_idea1_roucou_INIT_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_INIT_CLKINV_20640
    );
  N37_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N37,
      O => N37_0
    );
  N37_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N35,
      O => N35_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2658_0,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2632,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N35
    );
  idea_1_N0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_N0,
      O => idea_1_N0_0
    );
  idea_1_N0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_119_pack_1,
      O => idea_1_txdata_mux0000_0_119_9110
    );
  idea_1_txdata_mux0000_0_119 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd5_8235,
      ADR1 => idea_1_byte_cntr(3),
      ADR2 => idea_1_byte_cntr(4),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_0_119_pack_1
    );
  idea_1_txdata_mux0000_0_214_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_214_20715,
      O => idea_1_txdata_mux0000_0_214_0
    );
  idea_1_txdata_mux0000_0_214_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_129_pack_1,
      O => idea_1_txdata_mux0000_0_129_9113
    );
  idea_1_txdata_mux0000_0_129 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_x2(0),
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_x4(0),
      O => idea_1_txdata_mux0000_0_129_pack_1
    );
  idea_1_txdata_mux0000_1_214_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_1_214_20739,
      O => idea_1_txdata_mux0000_1_214_0
    );
  idea_1_txdata_mux0000_1_214_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_1_129_pack_1,
      O => idea_1_txdata_mux0000_1_129_9115
    );
  idea_1_txdata_mux0000_1_129 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_x2(1),
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_x4(1),
      O => idea_1_txdata_mux0000_1_129_pack_1
    );
  idea_1_txdata_mux0000_3_114_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_3_114_20763,
      O => idea_1_txdata_mux0000_3_114_0
    );
  idea_1_txdata_mux0000_3_114_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_2_114_20756,
      O => idea_1_txdata_mux0000_2_114_0
    );
  idea_1_txdata_mux0000_2_114 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x2(10),
      ADR3 => idea_1_x4(10),
      O => idea_1_txdata_mux0000_2_114_20756
    );
  idea_1_txdata_mux0000_2_214_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_2_214_20787,
      O => idea_1_txdata_mux0000_2_214_0
    );
  idea_1_txdata_mux0000_2_214_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_2_129_pack_1,
      O => idea_1_txdata_mux0000_2_129_9119
    );
  idea_1_txdata_mux0000_2_129 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_x2(2),
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_x4(2),
      O => idea_1_txdata_mux0000_2_129_pack_1
    );
  idea_1_txdata_mux0000_3_214_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_3_214_20811,
      O => idea_1_txdata_mux0000_3_214_0
    );
  idea_1_txdata_mux0000_3_214_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_3_129_pack_1,
      O => idea_1_txdata_mux0000_3_129_9121
    );
  idea_1_txdata_mux0000_3_129 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_x2(3),
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_x4(3),
      O => idea_1_txdata_mux0000_3_129_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1032_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1032_20835,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1032_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1032_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101_9122
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_key(87),
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101_pack_1
    );
  idea_1_txdata_mux0000_5_114_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_5_114_20859,
      O => idea_1_txdata_mux0000_5_114_0
    );
  idea_1_txdata_mux0000_5_114_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_4_114_20852,
      O => idea_1_txdata_mux0000_4_114_0
    );
  idea_1_txdata_mux0000_4_114 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x2(12),
      ADR3 => idea_1_x4(12),
      O => idea_1_txdata_mux0000_4_114_20852
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1232_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1232_20883,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1232_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1232_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121_9125
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_key(88),
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O644_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O644_20907,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O644_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O644_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O211_20900,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O211_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O211 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(7),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(96),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O211_20900
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3032_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3032_20931,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3032_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3032_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301_9127
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_key(82),
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1432_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1432_20955,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1432_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1432_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141_9129
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_key(89),
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141_pack_1
    );
  idea_1_txdata_mux0000_4_214_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_4_214_20979,
      O => idea_1_txdata_mux0000_4_214_0
    );
  idea_1_txdata_mux0000_4_214_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_4_129_pack_1,
      O => idea_1_txdata_mux0000_4_129_9131
    );
  idea_1_txdata_mux0000_4_129 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_x2(4),
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_x4(4),
      O => idea_1_txdata_mux0000_4_129_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3232_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3232_21003,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3232_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3232_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321_9132
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_key(83),
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O66_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O66_21027,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O66_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O66_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O146_21020,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O146_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O146 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(111),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(22),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O146_21020
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O611_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O611_21051,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O611_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O611_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O261 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(21),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(60),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26
    );
  idea_1_txdata_mux0000_5_214_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_5_214_21075,
      O => idea_1_txdata_mux0000_5_214_0
    );
  idea_1_txdata_mux0000_5_214_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_5_129_pack_1,
      O => idea_1_txdata_mux0000_5_129_9136
    );
  idea_1_txdata_mux0000_5_129 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_x2(5),
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_x4(5),
      O => idea_1_txdata_mux0000_5_129_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O458_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O458_21099,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O458_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O458_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O449_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O449_9137
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O449 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(63),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(77),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O449_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22137_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22137,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22137_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22137_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O811_21116,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O811_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O811 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(33),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(72),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O811_21116
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22132_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22132,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22132_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22132_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20132,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20132_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O494 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(15),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(1),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20132
    );
  idea_1_txdata_mux0000_7_114_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_7_114_21171,
      O => idea_1_txdata_mux0000_7_114_0
    );
  idea_1_txdata_mux0000_7_114_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_6_114_21164,
      O => idea_1_txdata_mux0000_6_114_0
    );
  idea_1_txdata_mux0000_6_114 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x2(14),
      ADR3 => idea_1_x4(14),
      O => idea_1_txdata_mux0000_6_114_21164
    );
  idea_1_uart1_rx_idle_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_idle_and0000,
      O => idea_1_uart1_rx_idle_DXMUX_21202
    );
  idea_1_uart1_rx_idle_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxcnt_not0001,
      O => idea_1_uart1_rx_rxcnt_not0001_0
    );
  idea_1_uart1_rx_idle_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxclk_8133,
      O => idea_1_uart1_rx_idle_CLKINV_21182
    );
  idea_1_uart1_rx_rxcnt_not00011 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_hunt_8450,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_rxcnt_not0001
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O658_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O658_21229,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O658_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O658_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O649_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O649_9144
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O649 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(64),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(78),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O649_pack_1
    );
  idea_1_txdata_mux0000_6_214_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_6_214_21253,
      O => idea_1_txdata_mux0000_6_214_0
    );
  idea_1_txdata_mux0000_6_214_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_6_129_pack_1,
      O => idea_1_txdata_mux0000_6_129_9146
    );
  idea_1_txdata_mux0000_6_129 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_x2(6),
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_x4(6),
      O => idea_1_txdata_mux0000_6_129_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O858_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O858_21277,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O858_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O858_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O849_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O849_9147
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O849 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(65),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(79),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O849_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24137_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24137,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24137_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O899 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(56),
      ADR1 => idea_1_idea1_keyge_N01,
      ADR2 => idea_1_key(92),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24137
    );
  idea_1_txdata_mux0000_7_214_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_7_214_21313,
      O => idea_1_txdata_mux0000_7_214_0
    );
  idea_1_txdata_mux0000_7_214_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_7_129_pack_1,
      O => idea_1_txdata_mux0000_7_129_9149
    );
  idea_1_txdata_mux0000_7_129 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_x2(7),
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_x4(7),
      O => idea_1_txdata_mux0000_7_129_pack_1
    );
  idea_1_txdata_mux0000_0_258_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_258,
      O => idea_1_txdata_mux0000_0_258_0
    );
  idea_1_txdata_mux0000_7_258 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => idea_1_byte_cntr(4),
      ADR1 => idea_1_byte_cntr(3),
      ADR2 => idea_1_txdata_cmp_eq0008,
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_0_258
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26168_21349,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N857_pack_1,
      O => N857
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26168_SW0 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1094_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1099_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26120,
      O => N857_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28168_21373,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28168_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N859_pack_1,
      O => N859
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28168_SW0 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1294_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1299_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28120,
      O => N859_pack_1
    );
  idea_1_key_80_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key_80_not0001,
      O => idea_1_key_80_not0001_0
    );
  idea_1_key_80_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_N43_pack_1,
      O => idea_1_N43
    );
  idea_1_key_64_not000111 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd9_8258,
      ADR1 => idea_1_byte_cntr(3),
      ADR2 => Reset_IBUF_8102,
      ADR3 => idea_1_byte_cntr(4),
      O => idea_1_N43_pack_1
    );
  idea_1_state_cmp_eq0002_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_cmp_eq0002,
      O => idea_1_state_cmp_eq0002_0
    );
  idea_1_state_cmp_eq0002_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_cmp_eq0008_pack_1,
      O => idea_1_txdata_cmp_eq0008
    );
  idea_1_key_64_not000121 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(1),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => VCC,
      O => idea_1_txdata_cmp_eq0008_pack_1
    );
  clk_div_1_counter_and0000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000,
      O => clk_div_1_counter_and0000_0
    );
  clk_div_1_counter_and00001 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_Q,
      ADR1 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_and0000
    );
  idea_1_loopback_select_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_cmp_eq0000_pack_1,
      O => idea_1_state_cmp_eq0000
    );
  idea_1_state_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => idea_1_txdata_cmp_eq0008,
      ADR1 => idea_1_byte_cntr(4),
      ADR2 => idea_1_byte_cntr(3),
      ADR3 => VCC,
      O => idea_1_state_cmp_eq0000_pack_1
    );
  idea_1_x4_0_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_x4_0_not0001,
      O => idea_1_x4_0_not0001_0
    );
  idea_1_x4_0_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_N44_pack_1,
      O => idea_1_N44
    );
  idea_1_x1_15_not000111 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => idea_1_byte_cntr(3),
      ADR1 => idea_1_byte_cntr(4),
      ADR2 => Reset_IBUF_8102,
      ADR3 => idea_1_state_FSM_FFd9_8258,
      O => idea_1_N44_pack_1
    );
  idea_1_byte_cntr_not00017_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_not00017_21505,
      O => idea_1_byte_cntr_not00017_0
    );
  idea_1_byte_cntr_not00017_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_N52_pack_1,
      O => idea_1_N52
    );
  idea_1_state_FSM_FFd11_In21 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => idea_1_state_cmp_eq0002_0,
      ADR1 => idea_1_state_FSM_FFd1_8828,
      ADR2 => idea_1_uart1_tx_txdatardy_8107,
      ADR3 => VCC,
      O => idea_1_N52_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O432_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O432_21529,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O432_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O432_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41_9156
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_key(84),
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O632_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O632_21553,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O632_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O632_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61_9157
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_key(85),
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O832_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O832_21577,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O832_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O832_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81_9158
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_key(86),
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81_pack_1
    );
  idea_1_txdata_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000(0),
      O => idea_1_txdata_0_DXMUX_21608
    );
  idea_1_txdata_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_0_pack_2,
      O => idea_1_txdata_mux0000_0_0_9159
    );
  idea_1_txdata_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_txdata_0_CLKINV_21591
    );
  idea_1_txdata_0_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_txdata_0_CEINVNOT
    );
  idea_1_txdata_mux0000_0_0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_N0_0,
      ADR1 => idea_1_txdata(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_0_0_pack_2
    );
  idea_1_txdata_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000(1),
      O => idea_1_txdata_1_DXMUX_21641
    );
  idea_1_txdata_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_1_0_pack_2,
      O => idea_1_txdata_mux0000_1_0_9160
    );
  idea_1_txdata_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_txdata_1_CLKINV_21624
    );
  idea_1_txdata_1_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_txdata_1_CEINVNOT
    );
  idea_1_txdata_mux0000_1_0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_N0_0,
      ADR1 => idea_1_txdata(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_1_0_pack_2
    );
  idea_1_txdata_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000(2),
      O => idea_1_txdata_2_DXMUX_21674
    );
  idea_1_txdata_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_2_0_pack_2,
      O => idea_1_txdata_mux0000_2_0_9161
    );
  idea_1_txdata_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_txdata_2_CLKINV_21657
    );
  idea_1_txdata_2_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_txdata_2_CEINVNOT
    );
  idea_1_txdata_mux0000_2_0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_N0_0,
      ADR1 => idea_1_txdata(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_2_0_pack_2
    );
  idea_1_txdata_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000(3),
      O => idea_1_txdata_3_DXMUX_21707
    );
  idea_1_txdata_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_3_0_pack_2,
      O => idea_1_txdata_mux0000_3_0_9162
    );
  idea_1_txdata_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_txdata_3_CLKINV_21690
    );
  idea_1_txdata_3_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_txdata_3_CEINVNOT
    );
  idea_1_txdata_mux0000_3_0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_N0_0,
      ADR1 => idea_1_txdata(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_3_0_pack_2
    );
  idea_1_txdata_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000(4),
      O => idea_1_txdata_4_DXMUX_21740
    );
  idea_1_txdata_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_4_0_pack_2,
      O => idea_1_txdata_mux0000_4_0_9163
    );
  idea_1_txdata_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_txdata_4_CLKINV_21723
    );
  idea_1_txdata_4_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_txdata_4_CEINVNOT
    );
  idea_1_txdata_mux0000_4_0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_N0_0,
      ADR1 => idea_1_txdata(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_4_0_pack_2
    );
  idea_1_txdata_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000(5),
      O => idea_1_txdata_5_DXMUX_21773
    );
  idea_1_txdata_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_5_0_pack_2,
      O => idea_1_txdata_mux0000_5_0_9164
    );
  idea_1_txdata_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_txdata_5_CLKINV_21756
    );
  idea_1_txdata_5_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_txdata_5_CEINVNOT
    );
  idea_1_txdata_mux0000_5_0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_N0_0,
      ADR1 => idea_1_txdata(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_5_0_pack_2
    );
  idea_1_idea1_roucou_S_i_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_S_i_BYINV_21784,
      O => idea_1_idea1_roucou_S_i_DYMUX_21785
    );
  idea_1_idea1_roucou_S_i_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => idea_1_idea1_roucou_S_i_BYINV_21784
    );
  idea_1_idea1_roucou_S_i_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_S_i_not0001,
      O => idea_1_idea1_roucou_S_i_SRINV_21783
    );
  idea_1_idea1_roucou_S_i_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_S_i_CLKINV_21782
    );
  idea_1_txdata_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000(6),
      O => idea_1_txdata_6_DXMUX_21818
    );
  idea_1_txdata_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_6_0_pack_2,
      O => idea_1_txdata_mux0000_6_0_9165
    );
  idea_1_txdata_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_txdata_6_CLKINV_21801
    );
  idea_1_txdata_6_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_txdata_6_CEINVNOT
    );
  idea_1_txdata_mux0000_6_0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_N0_0,
      ADR1 => idea_1_txdata(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_6_0_pack_2
    );
  idea_1_txdata_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000(7),
      O => idea_1_txdata_7_DXMUX_21851
    );
  idea_1_txdata_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_7_0_pack_2,
      O => idea_1_txdata_mux0000_7_0_9166
    );
  idea_1_txdata_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_txdata_7_CLKINV_21834
    );
  idea_1_txdata_7_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_txdata_7_CEINVNOT
    );
  idea_1_txdata_mux0000_7_0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_N0_0,
      ADR1 => idea_1_txdata(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_7_0_pack_2
    );
  idea_1_idea1_roucou_should_reset_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_BYINV_21862,
      O => idea_1_idea1_roucou_should_reset_DYMUX_21863
    );
  idea_1_idea1_roucou_should_reset_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => idea_1_idea1_roucou_should_reset_BYINV_21862
    );
  idea_1_idea1_roucou_should_reset_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_not0001,
      O => idea_1_idea1_roucou_should_reset_SRINV_21861
    );
  idea_1_idea1_roucou_should_reset_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_should_reset_CLKINV_21860
    );
  idea_1_idea1_roucou_should_increment_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_BYINV_21874,
      O => idea_1_idea1_roucou_should_increment_DYMUX_21875
    );
  idea_1_idea1_roucou_should_increment_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => idea_1_idea1_roucou_should_increment_BYINV_21874
    );
  idea_1_idea1_roucou_should_increment_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_not0001,
      O => idea_1_idea1_roucou_should_increment_SRINV_21873
    );
  idea_1_idea1_roucou_should_increment_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_should_increment_CLKINV_21872
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(10),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(10),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(10)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(11),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(11),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(11)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(12),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(12),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(12)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(13),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(13),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(13)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(14),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(14),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(14)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(5),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(5),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(5)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(7),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(7),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(7)
    );
  idea_1_byte_cntr_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_mux0000_4_Q,
      O => idea_1_byte_cntr_0_DXMUX_22078
    );
  idea_1_byte_cntr_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_N35_pack_2,
      O => idea_1_N35
    );
  idea_1_byte_cntr_0_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_or0000_0,
      O => idea_1_byte_cntr_0_SRINV_22061
    );
  idea_1_byte_cntr_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_byte_cntr_0_CLKINV_22060
    );
  idea_1_byte_cntr_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_not0001_0,
      O => idea_1_byte_cntr_0_CEINV_22059
    );
  idea_1_byte_cntr_mux0000_0_21 : X_LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd9_8258,
      ADR1 => idea_1_state_FSM_FFd7_8239,
      ADR2 => idea_1_state_FSM_FFd4_8238,
      ADR3 => idea_1_state_FSM_FFd5_8235,
      O => idea_1_N35_pack_2
    );
  idea_1_idea1_clockrou_DP_r_1_Q_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_15_FXMUX_22115,
      O => idea_1_idea1_clockrou_DP_r_1_Q_15_DXMUX_22116
    );
  idea_1_idea1_clockrou_DP_r_1_Q_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_15_FXMUX_22115,
      O => idea_1_idea1_clockrou_DP_mul(15)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_15_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_15_XORF_22114,
      O => idea_1_idea1_clockrou_DP_r_1_Q_15_FXMUX_22115
    );
  idea_1_idea1_clockrou_DP_r_1_Q_15_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_15_CYINIT_22113,
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(15),
      O => idea_1_idea1_clockrou_DP_r_1_Q_15_XORF_22114
    );
  idea_1_idea1_clockrou_DP_r_1_Q_15_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_13_CYMUXFAST_23533,
      O => idea_1_idea1_clockrou_DP_r_1_Q_15_CYINIT_22113
    );
  idea_1_idea1_clockrou_DP_r_1_Q_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_1_Q_15_CLKINV_22098
    );
  idea_1_idea1_clockrou_DP_r_1_Q_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_1_Q_15_CEINV_22097
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(9),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(9),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(9)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_XORF_22155,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(0)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYINIT_22154,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(0),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_XORF_22155
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CY0F_22153,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYINIT_22154,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYSELF_22145,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_0_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_BXINV_22143,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYINIT_22154
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(0),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CY0F_22153
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(0),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYSELF_22145
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_BXINV_22143
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_XORG_22141,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(1)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_0_Q,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(1),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_XORG_22141
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYMUXG_22140,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_1_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYMUXG : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CY0G_22138,
      IB => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_0_Q,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYSELG_22130,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYMUXG_22140
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(1),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CY0G_22138
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(1),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_0_CYSELG_22130
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(1),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(1)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_XORF_22194,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(2)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYINIT_22193,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(2),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_XORF_22194
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CY0F_22192,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYINIT_22193,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYSELF_22180,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_2_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CY0F_22192,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CY0F_22192,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYSELF_22180,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYMUXF2_22175
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_1_Q,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYINIT_22193
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(2),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CY0F_22192
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(2),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYSELF_22180
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_XORG_22182,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(3)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_2_Q,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(3),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_XORG_22182
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYMUXFAST_22179,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_3_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_1_Q,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_FASTCARRY_22177
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYSELG_22166,
      I1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYSELF_22180,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYAND_22178
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYMUXG2_22176,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_FASTCARRY_22177,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYAND_22178,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYMUXFAST_22179
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CY0G_22174,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYMUXF2_22175,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYSELG_22166,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYMUXG2_22176
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(3),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CY0G_22174
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(3),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_2_CYSELG_22166
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(3),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(3)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_XORF_22233,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(4)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYINIT_22232,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(4),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_XORF_22233
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CY0F_22231,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYINIT_22232,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYSELF_22219,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_4_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CY0F_22231,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CY0F_22231,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYSELF_22219,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYMUXF2_22214
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_3_Q,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYINIT_22232
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(4),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CY0F_22231
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(4),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYSELF_22219
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_XORG_22221,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(5)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_4_Q,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(5),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_XORG_22221
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYMUXFAST_22218,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_5_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_3_Q,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_FASTCARRY_22216
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYSELG_22205,
      I1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYSELF_22219,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYAND_22217
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYMUXG2_22215,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_FASTCARRY_22216,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYAND_22217,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYMUXFAST_22218
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CY0G_22213,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYMUXF2_22214,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYSELG_22205,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYMUXG2_22215
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(5),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CY0G_22213
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(5),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_4_CYSELG_22205
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(5),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(21),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(5)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_XORF_22272,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(6)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYINIT_22271,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(6),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_XORF_22272
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CY0F_22270,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYINIT_22271,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYSELF_22258,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_6_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CY0F_22270,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CY0F_22270,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYSELF_22258,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYMUXF2_22253
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_5_Q,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYINIT_22271
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(6),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CY0F_22270
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(6),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYSELF_22258
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_XORG_22260,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(7)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_6_Q,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(7),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_XORG_22260
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYMUXFAST_22257,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_7_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_5_Q,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_FASTCARRY_22255
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYSELG_22244,
      I1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYSELF_22258,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYAND_22256
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYMUXG2_22254,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_FASTCARRY_22255,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYAND_22256,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYMUXFAST_22257
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CY0G_22252,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYMUXF2_22253,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYSELG_22244,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYMUXG2_22254
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(7),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CY0G_22252
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(7),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_6_CYSELG_22244
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(7),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(23),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(7)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_XORF_22311,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(8)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYINIT_22310,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(8),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_XORF_22311
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CY0F_22309,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYINIT_22310,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYSELF_22297,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_8_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CY0F_22309,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CY0F_22309,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYSELF_22297,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYMUXF2_22292
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_7_Q,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYINIT_22310
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(8),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CY0F_22309
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(8),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYSELF_22297
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_XORG_22299,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(9)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_8_Q,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(9),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_XORG_22299
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYMUXFAST_22296,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_9_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_7_Q,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_FASTCARRY_22294
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYSELG_22283,
      I1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYSELF_22297,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYAND_22295
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYMUXG2_22293,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_FASTCARRY_22294,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYAND_22295,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYMUXFAST_22296
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CY0G_22291,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYMUXF2_22292,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYSELG_22283,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYMUXG2_22293
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(9),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CY0G_22291
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(9),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_8_CYSELG_22283
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(9),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(25),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(9)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_XORF_22350,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(10)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYINIT_22349,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(10),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_XORF_22350
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CY0F_22348,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYINIT_22349,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYSELF_22336,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_10_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CY0F_22348,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CY0F_22348,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYSELF_22336,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYMUXF2_22331
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_9_Q,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYINIT_22349
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(10),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CY0F_22348
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(10),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYSELF_22336
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_XORG_22338,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(11)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_10_Q,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(11),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_XORG_22338
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYMUXFAST_22335,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_11_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_9_Q,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_FASTCARRY_22333
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYSELG_22322,
      I1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYSELF_22336,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYAND_22334
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYMUXG2_22332,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_FASTCARRY_22333,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYAND_22334,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYMUXFAST_22335
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CY0G_22330,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYMUXF2_22331,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYSELG_22322,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYMUXG2_22332
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(11),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CY0G_22330
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(11),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_10_CYSELG_22322
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(11),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(27),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(11)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_XORF_22389,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(12)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYINIT_22388,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(12),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_XORF_22389
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CY0F_22387,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYINIT_22388,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYSELF_22375,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_12_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CY0F_22387,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CY0F_22387,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYSELF_22375,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYMUXF2_22370
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_11_Q,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYINIT_22388
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(12),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CY0F_22387
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(12),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYSELF_22375
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_XORG_22377,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(13)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_12_Q,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(13),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_XORG_22377
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_11_Q,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_FASTCARRY_22372
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYSELG_22361,
      I1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYSELF_22375,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYAND_22373
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYMUXG2_22371,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_FASTCARRY_22372,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYAND_22373,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYMUXFAST_22374
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CY0G_22369,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYMUXF2_22370,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYSELG_22361,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYMUXG2_22371
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(13),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CY0G_22369
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(13),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYSELG_22361
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(13),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(29),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(13)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_XORF_22420,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(14)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CYINIT_22419,
      I1 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(14),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_XORF_22420
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CY0F_22418,
      IB => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CYINIT_22419,
      SEL => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CYSELF_22410,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_14_Q
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_12_CYMUXFAST_22374,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CYINIT_22419
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(14),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CY0F_22418
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(14),
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_CYSELF_22410
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_XORG_22407,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(15)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_cy_14_Q,
      I1 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_15_1_22404,
      O => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000_14_XORG_22407
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_15_1 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(15),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(31),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_15_1_22404
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_0_FXMUX_22468,
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_DXMUX_22469
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_0_FXMUX_22468,
      O => idea_1_idea1_clockrou_DP_add(0)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_0_XORF_22467,
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_FXMUX_22468
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_0_CYINIT_22466,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(0),
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_XORF_22467
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_0_CY0F_22465,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_0_CYINIT_22466,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_0_CYSELF_22459,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_0_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_0_BXINV_22457,
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_CYINIT_22466
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(0),
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_CY0F_22465
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(0),
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_CYSELF_22459
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_BXINV_22457
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_0_GYMUX_22451,
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_DYMUX_22452
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_0_GYMUX_22451,
      O => idea_1_idea1_clockrou_DP_add(1)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_0_XORG_22450,
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_GYMUX_22451
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_0_Q,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(1),
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_XORG_22450
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_0_CYMUXG_22449,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_1_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_CYMUXG : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_0_CY0G_22447,
      IB => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_0_Q,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_0_CYSELG_22441,
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_CYMUXG_22449
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(1),
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_CY0G_22447
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(1),
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_CYSELG_22441
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_CLKINV_22439
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_2_Q_0_CEINV_22438
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_1_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(1),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N25_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(1),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(1)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_2_FXMUX_22523,
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_DXMUX_22524
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_2_FXMUX_22523,
      O => idea_1_idea1_clockrou_DP_add(2)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_2_XORF_22522,
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_FXMUX_22523
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_2_CYINIT_22521,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(2),
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_XORF_22522
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_2_CY0F_22520,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_2_CYINIT_22521,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_2_CYSELF_22505,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_2_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_2_CY0F_22520,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_2_CY0F_22520,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_2_CYSELF_22505,
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_CYMUXF2_22500
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_1_Q,
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_CYINIT_22521
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(2),
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_CY0F_22520
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(2),
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_CYSELF_22505
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_2_GYMUX_22508,
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_DYMUX_22509
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_2_GYMUX_22508,
      O => idea_1_idea1_clockrou_DP_add(3)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_2_XORG_22507,
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_GYMUX_22508
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_2_Q,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(3),
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_XORG_22507
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_2_CYMUXFAST_22504,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_3_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_1_Q,
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_FASTCARRY_22502
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_2_CYSELG_22493,
      I1 => idea_1_idea1_clockrou_DP_r_2_Q_2_CYSELF_22505,
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_CYAND_22503
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_2_CYMUXG2_22501,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_2_FASTCARRY_22502,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_2_CYAND_22503,
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_CYMUXFAST_22504
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_2_CY0G_22499,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_2_CYMUXF2_22500,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_2_CYSELG_22493,
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_CYMUXG2_22501
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(3),
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_CY0G_22499
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(3),
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_CYSELG_22493
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_CLKINV_22491
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_2_Q_2_CEINV_22490
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_3_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(3),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N29_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(3),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(3)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_4_FXMUX_22578,
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_DXMUX_22579
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_4_FXMUX_22578,
      O => idea_1_idea1_clockrou_DP_add(4)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_4_XORF_22577,
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_FXMUX_22578
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_4_CYINIT_22576,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(4),
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_XORF_22577
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_4_CY0F_22575,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_4_CYINIT_22576,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_4_CYSELF_22560,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_4_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_4_CY0F_22575,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_4_CY0F_22575,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_4_CYSELF_22560,
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_CYMUXF2_22555
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_3_Q,
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_CYINIT_22576
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(4),
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_CY0F_22575
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(4),
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_CYSELF_22560
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_4_GYMUX_22563,
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_DYMUX_22564
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_4_GYMUX_22563,
      O => idea_1_idea1_clockrou_DP_add(5)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_4_XORG_22562,
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_GYMUX_22563
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_4_Q,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(5),
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_XORG_22562
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_4_CYMUXFAST_22559,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_5_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_3_Q,
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_FASTCARRY_22557
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_4_CYSELG_22548,
      I1 => idea_1_idea1_clockrou_DP_r_2_Q_4_CYSELF_22560,
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_CYAND_22558
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_4_CYMUXG2_22556,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_4_FASTCARRY_22557,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_4_CYAND_22558,
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_CYMUXFAST_22559
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_4_CY0G_22554,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_4_CYMUXF2_22555,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_4_CYSELG_22548,
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_CYMUXG2_22556
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(5),
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_CY0G_22554
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(5),
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_CYSELG_22548
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_CLKINV_22546
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_2_Q_4_CEINV_22545
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_5_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(5),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N33_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(5),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(5)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_6_FXMUX_22633,
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_DXMUX_22634
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_6_FXMUX_22633,
      O => idea_1_idea1_clockrou_DP_add(6)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_6_XORF_22632,
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_FXMUX_22633
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_6_CYINIT_22631,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(6),
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_XORF_22632
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_6_CY0F_22630,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_6_CYINIT_22631,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_6_CYSELF_22615,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_6_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_6_CY0F_22630,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_6_CY0F_22630,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_6_CYSELF_22615,
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_CYMUXF2_22610
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_5_Q,
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_CYINIT_22631
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(6),
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_CY0F_22630
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(6),
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_CYSELF_22615
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_6_GYMUX_22618,
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_DYMUX_22619
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_6_GYMUX_22618,
      O => idea_1_idea1_clockrou_DP_add(7)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_6_XORG_22617,
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_GYMUX_22618
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_6_Q,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(7),
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_XORG_22617
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_6_CYMUXFAST_22614,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_7_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_5_Q,
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_FASTCARRY_22612
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_6_CYSELG_22603,
      I1 => idea_1_idea1_clockrou_DP_r_2_Q_6_CYSELF_22615,
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_CYAND_22613
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_6_CYMUXG2_22611,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_6_FASTCARRY_22612,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_6_CYAND_22613,
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_CYMUXFAST_22614
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_6_CY0G_22609,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_6_CYMUXF2_22610,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_6_CYSELG_22603,
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_CYMUXG2_22611
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(7),
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_CY0G_22609
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(7),
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_CYSELG_22603
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_CLKINV_22601
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_2_Q_6_CEINV_22600
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_7_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(7),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N37_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(7),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(7)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_8_FXMUX_22688,
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_DXMUX_22689
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_8_FXMUX_22688,
      O => idea_1_idea1_clockrou_DP_add(8)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_8_XORF_22687,
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_FXMUX_22688
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_8_CYINIT_22686,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(8),
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_XORF_22687
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_8_CY0F_22685,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_8_CYINIT_22686,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_8_CYSELF_22670,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_8_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_8_CY0F_22685,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_8_CY0F_22685,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_8_CYSELF_22670,
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_CYMUXF2_22665
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_7_Q,
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_CYINIT_22686
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(8),
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_CY0F_22685
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(8),
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_CYSELF_22670
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_8_GYMUX_22673,
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_DYMUX_22674
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_8_GYMUX_22673,
      O => idea_1_idea1_clockrou_DP_add(9)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_8_XORG_22672,
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_GYMUX_22673
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_8_Q,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(9),
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_XORG_22672
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_8_CYMUXFAST_22669,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_9_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_7_Q,
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_FASTCARRY_22667
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_8_CYSELG_22658,
      I1 => idea_1_idea1_clockrou_DP_r_2_Q_8_CYSELF_22670,
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_CYAND_22668
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_8_CYMUXG2_22666,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_8_FASTCARRY_22667,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_8_CYAND_22668,
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_CYMUXFAST_22669
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_8_CY0G_22664,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_8_CYMUXF2_22665,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_8_CYSELG_22658,
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_CYMUXG2_22666
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(9),
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_CY0G_22664
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(9),
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_CYSELG_22658
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_CLKINV_22656
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_2_Q_8_CEINV_22655
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_9_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(9),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N41_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(9),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(9)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_10_FXMUX_22743,
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_DXMUX_22744
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_10_FXMUX_22743,
      O => idea_1_idea1_clockrou_DP_add(10)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_10_XORF_22742,
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_FXMUX_22743
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_10_CYINIT_22741,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(10),
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_XORF_22742
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_10_CY0F_22740,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_10_CYINIT_22741,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_10_CYSELF_22725,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_10_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_10_CY0F_22740,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_10_CY0F_22740,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_10_CYSELF_22725,
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_CYMUXF2_22720
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_9_Q,
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_CYINIT_22741
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(10),
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_CY0F_22740
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(10),
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_CYSELF_22725
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_10_GYMUX_22728,
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_DYMUX_22729
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_10_GYMUX_22728,
      O => idea_1_idea1_clockrou_DP_add(11)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_10_XORG_22727,
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_GYMUX_22728
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_10_Q,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(11),
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_XORG_22727
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_10_CYMUXFAST_22724,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_11_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_9_Q,
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_FASTCARRY_22722
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_10_CYSELG_22713,
      I1 => idea_1_idea1_clockrou_DP_r_2_Q_10_CYSELF_22725,
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_CYAND_22723
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_10_CYMUXG2_22721,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_10_FASTCARRY_22722,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_10_CYAND_22723,
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_CYMUXFAST_22724
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_10_CY0G_22719,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_10_CYMUXF2_22720,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_10_CYSELG_22713,
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_CYMUXG2_22721
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(11),
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_CY0G_22719
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(11),
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_CYSELG_22713
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_CLKINV_22711
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_2_Q_10_CEINV_22710
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_11_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(11),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N45_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(11),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(11)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_12_FXMUX_22798,
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_DXMUX_22799
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_12_FXMUX_22798,
      O => idea_1_idea1_clockrou_DP_add(12)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_12_XORF_22797,
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_FXMUX_22798
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_12_CYINIT_22796,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(12),
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_XORF_22797
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_12_CY0F_22795,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_12_CYINIT_22796,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_12_CYSELF_22780,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_12_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_12_CY0F_22795,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_12_CY0F_22795,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_12_CYSELF_22780,
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_CYMUXF2_22775
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_11_Q,
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_CYINIT_22796
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(12),
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_CY0F_22795
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(12),
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_CYSELF_22780
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_12_GYMUX_22783,
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_DYMUX_22784
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_12_GYMUX_22783,
      O => idea_1_idea1_clockrou_DP_add(13)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_12_XORG_22782,
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_GYMUX_22783
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_12_Q,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(13),
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_XORG_22782
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_11_Q,
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_FASTCARRY_22777
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_12_CYSELG_22768,
      I1 => idea_1_idea1_clockrou_DP_r_2_Q_12_CYSELF_22780,
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_CYAND_22778
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_12_CYMUXG2_22776,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_12_FASTCARRY_22777,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_12_CYAND_22778,
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_CYMUXFAST_22779
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_12_CY0G_22774,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_12_CYMUXF2_22775,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_12_CYSELG_22768,
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_CYMUXG2_22776
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(13),
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_CY0G_22774
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(13),
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_CYSELG_22768
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_CLKINV_22766
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_2_Q_12_CEINV_22765
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_13_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(13),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N49_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(13),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(13)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_14_FXMUX_22845,
      O => idea_1_idea1_clockrou_DP_r_2_Q_14_DXMUX_22846
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_14_FXMUX_22845,
      O => idea_1_idea1_clockrou_DP_add(14)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_14_XORF_22844,
      O => idea_1_idea1_clockrou_DP_r_2_Q_14_FXMUX_22845
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_2_Q_14_CYINIT_22843,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(14),
      O => idea_1_idea1_clockrou_DP_r_2_Q_14_XORF_22844
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_2_Q_14_CY0F_22842,
      IB => idea_1_idea1_clockrou_DP_r_2_Q_14_CYINIT_22843,
      SEL => idea_1_idea1_clockrou_DP_r_2_Q_14_CYSELF_22836,
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_14_Q
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_12_CYMUXFAST_22779,
      O => idea_1_idea1_clockrou_DP_r_2_Q_14_CYINIT_22843
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3(14),
      O => idea_1_idea1_clockrou_DP_r_2_Q_14_CY0F_22842
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(14),
      O => idea_1_idea1_clockrou_DP_r_2_Q_14_CYSELF_22836
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_14_GYMUX_22829,
      O => idea_1_idea1_clockrou_DP_r_2_Q_14_DYMUX_22830
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_14_GYMUX_22829,
      O => idea_1_idea1_clockrou_DP_add(15)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_14_XORG_22828,
      O => idea_1_idea1_clockrou_DP_r_2_Q_14_GYMUX_22829
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_add0_Madd_O_cy_14_Q,
      I1 => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(15),
      O => idea_1_idea1_clockrou_DP_r_2_Q_14_XORG_22828
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_2_Q_14_CLKINV_22820
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_2_Q_14_CEINV_22819
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_15_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(15),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N53_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(15),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(15)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CY0F_22879,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYINIT_22880,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYSELF_22871,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_0_Q
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_BXINV_22869,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYINIT_22880
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(0),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CY0F_22879
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(0),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYSELF_22871
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_BXINV_22869
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CY0G_22866,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_0_Q,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYSELG_22858,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYMUXG_22868
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(1),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CY0G_22866
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(1),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYSELG_22858
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(1),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(1)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CY0F_22911,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CY0F_22911,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYSELF_22902,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYMUXF2_22897
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(2),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CY0F_22911
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(2),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYSELF_22902
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_1_CYMUXG_22868,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_FASTCARRY_22899
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYSELG_22888,
      I1 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYSELF_22902,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYAND_22900
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYMUXG2_22898,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_FASTCARRY_22899,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYAND_22900,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYMUXFAST_22901
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CY0G_22896,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYMUXF2_22897,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYSELG_22888,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYMUXG2_22898
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(3),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CY0G_22896
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(3),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYSELG_22888
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(3),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(3)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CY0F_22942,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CY0F_22942,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYSELF_22933,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYMUXF2_22928
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(4),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CY0F_22942
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(4),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYSELF_22933
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_3_CYMUXFAST_22901,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_FASTCARRY_22930
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYSELG_22919,
      I1 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYSELF_22933,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYAND_22931
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYMUXG2_22929,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_FASTCARRY_22930,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYAND_22931,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYMUXFAST_22932
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CY0G_22927,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYMUXF2_22928,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYSELG_22919,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYMUXG2_22929
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(5),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CY0G_22927
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(5),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYSELG_22919
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(5),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(21),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(5)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CY0F_22973,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CY0F_22973,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYSELF_22964,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYMUXF2_22959
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(6),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CY0F_22973
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(6),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYSELF_22964
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_5_CYMUXFAST_22932,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_FASTCARRY_22961
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYSELG_22950,
      I1 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYSELF_22964,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYAND_22962
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYMUXG2_22960,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_FASTCARRY_22961,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYAND_22962,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYMUXFAST_22963
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CY0G_22958,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYMUXF2_22959,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYSELG_22950,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYMUXG2_22960
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(7),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CY0G_22958
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(7),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYSELG_22950
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(7),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(23),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(7)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CY0F_23004,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CY0F_23004,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYSELF_22995,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYMUXF2_22990
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(8),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CY0F_23004
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(8),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYSELF_22995
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_7_CYMUXFAST_22963,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_FASTCARRY_22992
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYSELG_22981,
      I1 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYSELF_22995,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYAND_22993
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYMUXG2_22991,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_FASTCARRY_22992,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYAND_22993,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYMUXFAST_22994
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CY0G_22989,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYMUXF2_22990,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYSELG_22981,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYMUXG2_22991
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(9),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CY0G_22989
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(9),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYSELG_22981
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(9),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(25),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(9)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CY0F_23035,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CY0F_23035,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYSELF_23026,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYMUXF2_23021
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(10),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CY0F_23035
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(10),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYSELF_23026
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_9_CYMUXFAST_22994,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_FASTCARRY_23023
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYSELG_23012,
      I1 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYSELF_23026,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYAND_23024
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYMUXG2_23022,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_FASTCARRY_23023,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYAND_23024,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYMUXFAST_23025
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CY0G_23020,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYMUXF2_23021,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYSELG_23012,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYMUXG2_23022
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(11),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CY0G_23020
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(11),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYSELG_23012
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(11),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(27),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(11)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CY0F_23066,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CY0F_23066,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYSELF_23057,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYMUXF2_23052
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(12),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CY0F_23066
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(12),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYSELF_23057
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_11_CYMUXFAST_23025,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_FASTCARRY_23054
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYSELG_23043,
      I1 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYSELF_23057,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYAND_23055
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYMUXG2_23053,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_FASTCARRY_23054,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYAND_23055,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYMUXFAST_23056
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CY0G_23051,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYMUXF2_23052,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYSELG_23043,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYMUXG2_23053
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(13),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CY0G_23051
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(13),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYSELG_23043
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(13),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(29),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(13)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CY0F_23097,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CY0F_23097,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYSELF_23088,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYMUXF2_23083
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(14),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CY0F_23097
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(14),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYSELF_23088
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYMUXFAST_23087,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_Q
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_13_CYMUXFAST_23056,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_FASTCARRY_23085
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYSELG_23074,
      I1 => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYSELF_23088,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYAND_23086
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYMUXG2_23084,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_FASTCARRY_23085,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYAND_23086,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYMUXFAST_23087
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CY0G_23082,
      IB => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYMUXF2_23083,
      SEL => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYSELG_23074,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYMUXG2_23084
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num(15),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CY0G_23082
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(15),
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_CYSELG_23074
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(15),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(31),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(15)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_LOGIC_ZERO_23145
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_0_LOGIC_ZERO_23145,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_0_CYINIT_23144,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_0_CYSELF_23127,
      O => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_0_LOGIC_ZERO_23145,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_0_LOGIC_ZERO_23145,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_0_CYSELF_23127,
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_CYMUXF2_23122
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_Q,
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_CYINIT_23144
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num_32_inv,
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_CYSELF_23127
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_0_GYMUX_23129,
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_DYMUX_23130
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_0_GYMUX_23129,
      O => idea_1_idea1_clockrou_DP_mul(0)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_0_XORG_23128,
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_GYMUX_23129
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(0),
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_XORG_23128
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_0_CYMUXFAST_23126,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(0)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_cy_15_Q,
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_FASTCARRY_23124
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_0_CYSELG_23115,
      I1 => idea_1_idea1_clockrou_DP_r_1_Q_0_CYSELF_23127,
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_CYAND_23125
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_0_CYMUXG2_23123,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_0_FASTCARRY_23124,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_0_CYAND_23125,
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_CYMUXFAST_23126
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_0_CY0G_23121,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_0_CYMUXF2_23122,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_0_CYSELG_23115,
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_CYMUXG2_23123
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(0),
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_CY0G_23121
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(0),
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_CYSELG_23115
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_CLKINV_23112
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_1_Q_0_CEINV_23111
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_0_Q : X_LUT4
    generic map(
      INIT => X"990F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(0),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(16),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(0),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(0)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_1_FXMUX_23199,
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_DXMUX_23200
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_1_FXMUX_23199,
      O => idea_1_idea1_clockrou_DP_mul(1)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_1_XORF_23198,
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_FXMUX_23199
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_1_CYINIT_23197,
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(1),
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_XORF_23198
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_1_CY0F_23196,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_1_CYINIT_23197,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_1_CYSELF_23180,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(1)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_1_CY0F_23196,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_1_CY0F_23196,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_1_CYSELF_23180,
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_CYMUXF2_23175
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(0),
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_CYINIT_23197
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(1),
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_CY0F_23196
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(1),
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_CYSELF_23180
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_1_GYMUX_23183,
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_DYMUX_23184
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_1_GYMUX_23183,
      O => idea_1_idea1_clockrou_DP_mul(2)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_1_XORG_23182,
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_GYMUX_23183
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(1),
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(2),
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_XORG_23182
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_1_CYMUXFAST_23179,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(2)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(0),
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_FASTCARRY_23177
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_1_CYSELG_23168,
      I1 => idea_1_idea1_clockrou_DP_r_1_Q_1_CYSELF_23180,
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_CYAND_23178
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_1_CYMUXG2_23176,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_1_FASTCARRY_23177,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_1_CYAND_23178,
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_CYMUXFAST_23179
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_1_CY0G_23174,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_1_CYMUXF2_23175,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_1_CYSELG_23168,
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_CYMUXG2_23176
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(2),
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_CY0G_23174
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(2),
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_CYSELG_23168
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_CLKINV_23165
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_1_Q_1_CEINV_23164
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_2_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(2),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(18),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(2),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(2)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_3_FXMUX_23258,
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_DXMUX_23259
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_3_FXMUX_23258,
      O => idea_1_idea1_clockrou_DP_mul(3)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_3_XORF_23257,
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_FXMUX_23258
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_3_CYINIT_23256,
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(3),
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_XORF_23257
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_3_CY0F_23255,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_3_CYINIT_23256,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_3_CYSELF_23239,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(3)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_3_CY0F_23255,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_3_CY0F_23255,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_3_CYSELF_23239,
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_CYMUXF2_23234
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(2),
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_CYINIT_23256
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(3),
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_CY0F_23255
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(3),
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_CYSELF_23239
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_3_GYMUX_23242,
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_DYMUX_23243
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_3_GYMUX_23242,
      O => idea_1_idea1_clockrou_DP_mul(4)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_3_XORG_23241,
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_GYMUX_23242
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(3),
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(4),
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_XORG_23241
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_3_CYMUXFAST_23238,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(4)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(2),
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_FASTCARRY_23236
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_3_CYSELG_23227,
      I1 => idea_1_idea1_clockrou_DP_r_1_Q_3_CYSELF_23239,
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_CYAND_23237
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_3_CYMUXG2_23235,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_3_FASTCARRY_23236,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_3_CYAND_23237,
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_CYMUXFAST_23238
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_3_CY0G_23233,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_3_CYMUXF2_23234,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_3_CYSELG_23227,
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_CYMUXG2_23235
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(4),
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_CY0G_23233
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(4),
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_CYSELG_23227
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_CLKINV_23224
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_1_Q_3_CEINV_23223
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_4_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(4),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(20),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(4),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(4)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_5_FXMUX_23317,
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_DXMUX_23318
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_5_FXMUX_23317,
      O => idea_1_idea1_clockrou_DP_mul(5)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_5_XORF_23316,
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_FXMUX_23317
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_5_CYINIT_23315,
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(5),
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_XORF_23316
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_5_CY0F_23314,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_5_CYINIT_23315,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_5_CYSELF_23298,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(5)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_5_CY0F_23314,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_5_CY0F_23314,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_5_CYSELF_23298,
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_CYMUXF2_23293
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(4),
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_CYINIT_23315
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(5),
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_CY0F_23314
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(5),
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_CYSELF_23298
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_5_GYMUX_23301,
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_DYMUX_23302
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_5_GYMUX_23301,
      O => idea_1_idea1_clockrou_DP_mul(6)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_5_XORG_23300,
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_GYMUX_23301
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(5),
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(6),
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_XORG_23300
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_5_CYMUXFAST_23297,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(6)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(4),
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_FASTCARRY_23295
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_5_CYSELG_23286,
      I1 => idea_1_idea1_clockrou_DP_r_1_Q_5_CYSELF_23298,
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_CYAND_23296
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_5_CYMUXG2_23294,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_5_FASTCARRY_23295,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_5_CYAND_23296,
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_CYMUXFAST_23297
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_5_CY0G_23292,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_5_CYMUXF2_23293,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_5_CYSELG_23286,
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_CYMUXG2_23294
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(6),
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_CY0G_23292
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(6),
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_CYSELG_23286
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_CLKINV_23283
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_1_Q_5_CEINV_23282
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_6_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(6),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(22),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(6),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(6)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_7_FXMUX_23376,
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_DXMUX_23377
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_7_FXMUX_23376,
      O => idea_1_idea1_clockrou_DP_mul(7)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_7_XORF_23375,
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_FXMUX_23376
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_7_CYINIT_23374,
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(7),
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_XORF_23375
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_7_CY0F_23373,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_7_CYINIT_23374,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_7_CYSELF_23357,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(7)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_7_CY0F_23373,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_7_CY0F_23373,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_7_CYSELF_23357,
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_CYMUXF2_23352
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(6),
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_CYINIT_23374
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(7),
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_CY0F_23373
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(7),
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_CYSELF_23357
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_7_GYMUX_23360,
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_DYMUX_23361
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_7_GYMUX_23360,
      O => idea_1_idea1_clockrou_DP_mul(8)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_7_XORG_23359,
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_GYMUX_23360
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(7),
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(8),
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_XORG_23359
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_7_CYMUXFAST_23356,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(8)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(6),
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_FASTCARRY_23354
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_7_CYSELG_23345,
      I1 => idea_1_idea1_clockrou_DP_r_1_Q_7_CYSELF_23357,
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_CYAND_23355
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_7_CYMUXG2_23353,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_7_FASTCARRY_23354,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_7_CYAND_23355,
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_CYMUXFAST_23356
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_7_CY0G_23351,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_7_CYMUXF2_23352,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_7_CYSELG_23345,
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_CYMUXG2_23353
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(8),
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_CY0G_23351
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(8),
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_CYSELG_23345
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_CLKINV_23342
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_1_Q_7_CEINV_23341
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_8_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(8),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(24),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(8),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(8)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_9_FXMUX_23435,
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_DXMUX_23436
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_9_FXMUX_23435,
      O => idea_1_idea1_clockrou_DP_mul(9)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_9_XORF_23434,
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_FXMUX_23435
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_9_CYINIT_23433,
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(9),
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_XORF_23434
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_9_CY0F_23432,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_9_CYINIT_23433,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_9_CYSELF_23416,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(9)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_9_CY0F_23432,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_9_CY0F_23432,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_9_CYSELF_23416,
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_CYMUXF2_23411
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(8),
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_CYINIT_23433
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(9),
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_CY0F_23432
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(9),
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_CYSELF_23416
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_9_GYMUX_23419,
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_DYMUX_23420
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_9_GYMUX_23419,
      O => idea_1_idea1_clockrou_DP_mul(10)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_9_XORG_23418,
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_GYMUX_23419
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(9),
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(10),
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_XORG_23418
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_9_CYMUXFAST_23415,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(10)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(8),
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_FASTCARRY_23413
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_9_CYSELG_23404,
      I1 => idea_1_idea1_clockrou_DP_r_1_Q_9_CYSELF_23416,
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_CYAND_23414
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_9_CYMUXG2_23412,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_9_FASTCARRY_23413,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_9_CYAND_23414,
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_CYMUXFAST_23415
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_9_CY0G_23410,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_9_CYMUXF2_23411,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_9_CYSELG_23404,
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_CYMUXG2_23412
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(10),
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_CY0G_23410
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(10),
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_CYSELG_23404
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_CLKINV_23401
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_1_Q_9_CEINV_23400
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_10_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(10),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(26),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(10),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(10)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_11_FXMUX_23494,
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_DXMUX_23495
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_11_FXMUX_23494,
      O => idea_1_idea1_clockrou_DP_mul(11)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_11_XORF_23493,
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_FXMUX_23494
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_11_CYINIT_23492,
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(11),
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_XORF_23493
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_11_CY0F_23491,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_11_CYINIT_23492,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_11_CYSELF_23475,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(11)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_11_CY0F_23491,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_11_CY0F_23491,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_11_CYSELF_23475,
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_CYMUXF2_23470
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(10),
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_CYINIT_23492
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(11),
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_CY0F_23491
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(11),
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_CYSELF_23475
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_11_GYMUX_23478,
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_DYMUX_23479
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_11_GYMUX_23478,
      O => idea_1_idea1_clockrou_DP_mul(12)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_11_XORG_23477,
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_GYMUX_23478
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(11),
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(12),
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_XORG_23477
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_11_CYMUXFAST_23474,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(12)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(10),
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_FASTCARRY_23472
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_11_CYSELG_23463,
      I1 => idea_1_idea1_clockrou_DP_r_1_Q_11_CYSELF_23475,
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_CYAND_23473
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_11_CYMUXG2_23471,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_11_FASTCARRY_23472,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_11_CYAND_23473,
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_CYMUXFAST_23474
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_11_CY0G_23469,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_11_CYMUXF2_23470,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_11_CYSELG_23463,
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_CYMUXG2_23471
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(12),
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_CY0G_23469
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(12),
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_CYSELG_23463
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_CLKINV_23460
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_1_Q_11_CEINV_23459
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_12_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(12),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(28),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(12),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(12)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_13_FXMUX_23553,
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_DXMUX_23554
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_13_FXMUX_23553,
      O => idea_1_idea1_clockrou_DP_mul(13)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_13_XORF_23552,
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_FXMUX_23553
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_XORF : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_13_CYINIT_23551,
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(13),
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_XORF_23552
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_CYMUXF : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_13_CY0F_23550,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_13_CYINIT_23551,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_13_CYSELF_23534,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(13)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_13_CY0F_23550,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_13_CY0F_23550,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_13_CYSELF_23534,
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_CYMUXF2_23529
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(12),
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_CYINIT_23551
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(13),
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_CY0F_23550
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(13),
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_CYSELF_23534
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_13_GYMUX_23537,
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_DYMUX_23538
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_13_GYMUX_23537,
      O => idea_1_idea1_clockrou_DP_mul(14)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_13_XORG_23536,
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_GYMUX_23537
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_XORG : X_XOR2
    port map (
      I0 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(13),
      I1 => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(14),
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_XORG_23536
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_cy(12),
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_FASTCARRY_23531
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_CYAND : X_AND2
    port map (
      I0 => idea_1_idea1_clockrou_DP_r_1_Q_13_CYSELG_23522,
      I1 => idea_1_idea1_clockrou_DP_r_1_Q_13_CYSELF_23534,
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_CYAND_23532
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_13_CYMUXG2_23530,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_13_FASTCARRY_23531,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_13_CYAND_23532,
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_CYMUXFAST_23533
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_r_1_Q_13_CY0G_23528,
      IB => idea_1_idea1_clockrou_DP_r_1_Q_13_CYMUXF2_23529,
      SEL => idea_1_idea1_clockrou_DP_r_1_Q_13_CYSELG_23522,
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_CYMUXG2_23530
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(14),
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_CY0G_23528
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(14),
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_CYSELG_23522
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_CLKINV_23519
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_1_Q_13_CEINV_23518
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_14_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(14),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(30),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(14),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(14)
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_LOGIC_ONE : X_ONE
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_LOGIC_ONE_23573
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_LOGIC_ZERO_23588
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_LOGIC_ZERO_23588,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYINIT_23587,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYSELF_23578,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_0_1
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_BXINV_23576,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYINIT_23587
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_0_rt_23577,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYSELF_23578
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_BXINV_23576
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYMUXG : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_LOGIC_ONE_23573,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_0_1,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYSELG_23566,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYMUXG_23575
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_1_1_23565,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYSELG_23566
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_1_1 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => clk_div_1_counter(1),
      ADR1 => clk_div_1_counter(2),
      ADR2 => clk_div_1_counter(3),
      ADR3 => VCC,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_1_1_23565
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_LOGIC_ONE : X_ONE
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_LOGIC_ONE_23603
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_LOGIC_ZERO_23619
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_LOGIC_ZERO_23619,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_LOGIC_ZERO_23619,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYSELF_23609,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYMUXF2_23604
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_4_rt_23610,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYSELF_23609
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_1_CYMUXG_23575,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_FASTCARRY_23606
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYAND : X_AND2
    port map (
      I0 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYSELG_23594,
      I1 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYSELF_23609,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYAND_23607
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYMUXG2_23605,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_FASTCARRY_23606,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYAND_23607,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYMUXFAST_23608
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_LOGIC_ONE_23603,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYMUXF2_23604,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYSELG_23594,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYMUXG2_23605
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_3_1,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYSELG_23594
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => clk_div_1_counter(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_3_1
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_LOGIC_ONE : X_ONE
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_LOGIC_ONE_23634
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_LOGIC_ZERO_23650
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_LOGIC_ZERO_23650,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_LOGIC_ZERO_23650,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYSELF_23640,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYMUXF2_23635
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_6_rt_23641,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYSELF_23640
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_1_CYMUXFAST_23608,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_FASTCARRY_23637
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYAND : X_AND2
    port map (
      I0 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYSELG_23628,
      I1 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYSELF_23640,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYAND_23638
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYMUXG2_23636,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_FASTCARRY_23637,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYAND_23638,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYMUXFAST_23639
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_LOGIC_ONE_23634,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYMUXF2_23635,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYSELG_23628,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYMUXG2_23636
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_5_1_23627,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYSELG_23628
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_5_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => clk_div_1_counter(7),
      ADR1 => clk_div_1_counter(8),
      ADR2 => clk_div_1_counter(9),
      ADR3 => clk_div_1_counter(10),
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_5_1_23627
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_LOGIC_ONE : X_ONE
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_LOGIC_ONE_23668
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_LOGIC_ONE_23668,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_LOGIC_ONE_23668,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYSELF_23674,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYMUXF2_23669
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_6_1_23675,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYSELF_23674
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_1_CYMUXFAST_23639,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_FASTCARRY_23671
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYAND : X_AND2
    port map (
      I0 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYSELG_23662,
      I1 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYSELF_23674,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYAND_23672
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYMUXG2_23670,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_FASTCARRY_23671,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYAND_23672,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYMUXFAST_23673
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_LOGIC_ONE_23668,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYMUXF2_23669,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYSELG_23662,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYMUXG2_23670
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_7_1_23661,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYSELG_23662
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_7_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => clk_div_1_counter(15),
      ADR1 => clk_div_1_counter(16),
      ADR2 => clk_div_1_counter(17),
      ADR3 => clk_div_1_counter(18),
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_7_1_23661
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_LOGIC_ONE : X_ONE
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_LOGIC_ONE_23698
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_LOGIC_ONE_23698,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_LOGIC_ONE_23698,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYSELF_23704,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYMUXF2_23699
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_8_1_23705,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYSELF_23704
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_1_CYMUXFAST_23673,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_FASTCARRY_23701
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYAND : X_AND2
    port map (
      I0 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYSELG_23692,
      I1 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYSELF_23704,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYAND_23702
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYMUXG2_23700,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_FASTCARRY_23701,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYAND_23702,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYMUXFAST_23703
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_LOGIC_ONE_23698,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYMUXF2_23699,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYSELG_23692,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYMUXG2_23700
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_9_1_23691,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYSELG_23692
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_9_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => clk_div_1_counter(23),
      ADR1 => clk_div_1_counter(24),
      ADR2 => clk_div_1_counter(25),
      ADR3 => clk_div_1_counter(26),
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_9_1_23691
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_LOGIC_ZERO_23728
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_LOGIC_ONE : X_ONE
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_LOGIC_ONE_23741
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_LOGIC_ONE_23741,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_LOGIC_ONE_23741,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYSELF_23734,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYMUXF2_23729
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_10_1_23735,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYSELF_23734
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYMUXFAST_23733,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_1_CYMUXFAST_23703,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_FASTCARRY_23731
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYAND : X_AND2
    port map (
      I0 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYSELG_23719,
      I1 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYSELF_23734,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYAND_23732
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYMUXG2_23730,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_FASTCARRY_23731,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYAND_23732,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYMUXFAST_23733
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_LOGIC_ZERO_23728,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYMUXF2_23729,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYSELG_23719,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYMUXG2_23730
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_11_1,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_1_CYSELG_23719
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_11_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => clk_div_1_counter(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_11_1
    );
  clk_div_1_counter_0_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_0_LOGIC_ZERO_23762
    );
  clk_div_1_counter_0_LOGIC_ONE : X_ONE
    port map (
      O => clk_div_1_counter_0_LOGIC_ONE_23784
    );
  clk_div_1_counter_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_0_XORF_23785,
      O => clk_div_1_counter_0_DXMUX_23787
    );
  clk_div_1_counter_0_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_0_CYINIT_23783,
      I1 => clk_div_1_Mcount_counter_lut(0),
      O => clk_div_1_counter_0_XORF_23785
    );
  clk_div_1_counter_0_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_0_LOGIC_ONE_23784,
      IB => clk_div_1_counter_0_CYINIT_23783,
      SEL => clk_div_1_counter_0_CYSELF_23774,
      O => clk_div_1_Mcount_counter_cy_0_Q
    );
  clk_div_1_counter_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_0_BXINV_23772,
      O => clk_div_1_counter_0_CYINIT_23783
    );
  clk_div_1_counter_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_lut(0),
      O => clk_div_1_counter_0_CYSELF_23774
    );
  clk_div_1_counter_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => clk_div_1_counter_0_BXINV_23772
    );
  clk_div_1_counter_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_0_XORG_23765,
      O => clk_div_1_counter_0_DYMUX_23767
    );
  clk_div_1_counter_0_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_0_Q,
      I1 => clk_div_1_counter_0_G,
      O => clk_div_1_counter_0_XORG_23765
    );
  clk_div_1_counter_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_0_CYMUXG_23764,
      O => clk_div_1_Mcount_counter_cy_1_Q
    );
  clk_div_1_counter_0_CYMUXG : X_MUX2
    port map (
      IA => clk_div_1_counter_0_LOGIC_ZERO_23762,
      IB => clk_div_1_Mcount_counter_cy_0_Q,
      SEL => clk_div_1_counter_0_CYSELG_23753,
      O => clk_div_1_counter_0_CYMUXG_23764
    );
  clk_div_1_counter_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_0_G,
      O => clk_div_1_counter_0_CYSELG_23753
    );
  clk_div_1_counter_0_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_0_SRINV_23751
    );
  clk_div_1_counter_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_0_CLKINV_23750
    );
  clk_div_1_counter_2_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_2_LOGIC_ZERO_23812
    );
  clk_div_1_counter_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_2_XORF_23837,
      O => clk_div_1_counter_2_DXMUX_23839
    );
  clk_div_1_counter_2_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_2_CYINIT_23836,
      I1 => clk_div_1_counter_2_F,
      O => clk_div_1_counter_2_XORF_23837
    );
  clk_div_1_counter_2_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_2_LOGIC_ZERO_23812,
      IB => clk_div_1_counter_2_CYINIT_23836,
      SEL => clk_div_1_counter_2_CYSELF_23818,
      O => clk_div_1_Mcount_counter_cy_2_Q
    );
  clk_div_1_counter_2_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_2_LOGIC_ZERO_23812,
      IB => clk_div_1_counter_2_LOGIC_ZERO_23812,
      SEL => clk_div_1_counter_2_CYSELF_23818,
      O => clk_div_1_counter_2_CYMUXF2_23813
    );
  clk_div_1_counter_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_1_Q,
      O => clk_div_1_counter_2_CYINIT_23836
    );
  clk_div_1_counter_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_2_F,
      O => clk_div_1_counter_2_CYSELF_23818
    );
  clk_div_1_counter_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_2_XORG_23820,
      O => clk_div_1_counter_2_DYMUX_23822
    );
  clk_div_1_counter_2_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_2_Q,
      I1 => clk_div_1_counter_2_G,
      O => clk_div_1_counter_2_XORG_23820
    );
  clk_div_1_counter_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_2_CYMUXFAST_23817,
      O => clk_div_1_Mcount_counter_cy_3_Q
    );
  clk_div_1_counter_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_1_Q,
      O => clk_div_1_counter_2_FASTCARRY_23815
    );
  clk_div_1_counter_2_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_2_CYSELG_23803,
      I1 => clk_div_1_counter_2_CYSELF_23818,
      O => clk_div_1_counter_2_CYAND_23816
    );
  clk_div_1_counter_2_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_2_CYMUXG2_23814,
      IB => clk_div_1_counter_2_FASTCARRY_23815,
      SEL => clk_div_1_counter_2_CYAND_23816,
      O => clk_div_1_counter_2_CYMUXFAST_23817
    );
  clk_div_1_counter_2_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_2_LOGIC_ZERO_23812,
      IB => clk_div_1_counter_2_CYMUXF2_23813,
      SEL => clk_div_1_counter_2_CYSELG_23803,
      O => clk_div_1_counter_2_CYMUXG2_23814
    );
  clk_div_1_counter_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_2_G,
      O => clk_div_1_counter_2_CYSELG_23803
    );
  clk_div_1_counter_2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_2_SRINV_23801
    );
  clk_div_1_counter_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_2_CLKINV_23800
    );
  clk_div_1_counter_4_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_4_LOGIC_ZERO_23864
    );
  clk_div_1_counter_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_4_XORF_23889,
      O => clk_div_1_counter_4_DXMUX_23891
    );
  clk_div_1_counter_4_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_4_CYINIT_23888,
      I1 => clk_div_1_counter_4_F,
      O => clk_div_1_counter_4_XORF_23889
    );
  clk_div_1_counter_4_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_4_LOGIC_ZERO_23864,
      IB => clk_div_1_counter_4_CYINIT_23888,
      SEL => clk_div_1_counter_4_CYSELF_23870,
      O => clk_div_1_Mcount_counter_cy_4_Q
    );
  clk_div_1_counter_4_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_4_LOGIC_ZERO_23864,
      IB => clk_div_1_counter_4_LOGIC_ZERO_23864,
      SEL => clk_div_1_counter_4_CYSELF_23870,
      O => clk_div_1_counter_4_CYMUXF2_23865
    );
  clk_div_1_counter_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_3_Q,
      O => clk_div_1_counter_4_CYINIT_23888
    );
  clk_div_1_counter_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_4_F,
      O => clk_div_1_counter_4_CYSELF_23870
    );
  clk_div_1_counter_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_4_XORG_23872,
      O => clk_div_1_counter_4_DYMUX_23874
    );
  clk_div_1_counter_4_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_4_Q,
      I1 => clk_div_1_counter_4_G,
      O => clk_div_1_counter_4_XORG_23872
    );
  clk_div_1_counter_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_4_CYMUXFAST_23869,
      O => clk_div_1_Mcount_counter_cy_5_Q
    );
  clk_div_1_counter_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_3_Q,
      O => clk_div_1_counter_4_FASTCARRY_23867
    );
  clk_div_1_counter_4_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_4_CYSELG_23855,
      I1 => clk_div_1_counter_4_CYSELF_23870,
      O => clk_div_1_counter_4_CYAND_23868
    );
  clk_div_1_counter_4_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_4_CYMUXG2_23866,
      IB => clk_div_1_counter_4_FASTCARRY_23867,
      SEL => clk_div_1_counter_4_CYAND_23868,
      O => clk_div_1_counter_4_CYMUXFAST_23869
    );
  clk_div_1_counter_4_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_4_LOGIC_ZERO_23864,
      IB => clk_div_1_counter_4_CYMUXF2_23865,
      SEL => clk_div_1_counter_4_CYSELG_23855,
      O => clk_div_1_counter_4_CYMUXG2_23866
    );
  clk_div_1_counter_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_4_G,
      O => clk_div_1_counter_4_CYSELG_23855
    );
  clk_div_1_counter_4_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_4_SRINV_23853
    );
  clk_div_1_counter_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_4_CLKINV_23852
    );
  clk_div_1_counter_6_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_6_LOGIC_ZERO_23916
    );
  clk_div_1_counter_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_6_XORF_23941,
      O => clk_div_1_counter_6_DXMUX_23943
    );
  clk_div_1_counter_6_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_6_CYINIT_23940,
      I1 => clk_div_1_counter_6_F,
      O => clk_div_1_counter_6_XORF_23941
    );
  clk_div_1_counter_6_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_6_LOGIC_ZERO_23916,
      IB => clk_div_1_counter_6_CYINIT_23940,
      SEL => clk_div_1_counter_6_CYSELF_23922,
      O => clk_div_1_Mcount_counter_cy_6_Q
    );
  clk_div_1_counter_6_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_6_LOGIC_ZERO_23916,
      IB => clk_div_1_counter_6_LOGIC_ZERO_23916,
      SEL => clk_div_1_counter_6_CYSELF_23922,
      O => clk_div_1_counter_6_CYMUXF2_23917
    );
  clk_div_1_counter_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_5_Q,
      O => clk_div_1_counter_6_CYINIT_23940
    );
  clk_div_1_counter_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_6_F,
      O => clk_div_1_counter_6_CYSELF_23922
    );
  clk_div_1_counter_6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_6_XORG_23924,
      O => clk_div_1_counter_6_DYMUX_23926
    );
  clk_div_1_counter_6_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_6_Q,
      I1 => clk_div_1_counter_6_G,
      O => clk_div_1_counter_6_XORG_23924
    );
  clk_div_1_counter_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_6_CYMUXFAST_23921,
      O => clk_div_1_Mcount_counter_cy_7_Q
    );
  clk_div_1_counter_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_5_Q,
      O => clk_div_1_counter_6_FASTCARRY_23919
    );
  clk_div_1_counter_6_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_6_CYSELG_23907,
      I1 => clk_div_1_counter_6_CYSELF_23922,
      O => clk_div_1_counter_6_CYAND_23920
    );
  clk_div_1_counter_6_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_6_CYMUXG2_23918,
      IB => clk_div_1_counter_6_FASTCARRY_23919,
      SEL => clk_div_1_counter_6_CYAND_23920,
      O => clk_div_1_counter_6_CYMUXFAST_23921
    );
  clk_div_1_counter_6_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_6_LOGIC_ZERO_23916,
      IB => clk_div_1_counter_6_CYMUXF2_23917,
      SEL => clk_div_1_counter_6_CYSELG_23907,
      O => clk_div_1_counter_6_CYMUXG2_23918
    );
  clk_div_1_counter_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_6_G,
      O => clk_div_1_counter_6_CYSELG_23907
    );
  clk_div_1_counter_6_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_6_SRINV_23905
    );
  clk_div_1_counter_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_6_CLKINV_23904
    );
  clk_div_1_counter_8_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_8_LOGIC_ZERO_23968
    );
  clk_div_1_counter_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_8_XORF_23993,
      O => clk_div_1_counter_8_DXMUX_23995
    );
  clk_div_1_counter_8_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_8_CYINIT_23992,
      I1 => clk_div_1_counter_8_F,
      O => clk_div_1_counter_8_XORF_23993
    );
  clk_div_1_counter_8_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_8_LOGIC_ZERO_23968,
      IB => clk_div_1_counter_8_CYINIT_23992,
      SEL => clk_div_1_counter_8_CYSELF_23974,
      O => clk_div_1_Mcount_counter_cy_8_Q
    );
  clk_div_1_counter_8_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_8_LOGIC_ZERO_23968,
      IB => clk_div_1_counter_8_LOGIC_ZERO_23968,
      SEL => clk_div_1_counter_8_CYSELF_23974,
      O => clk_div_1_counter_8_CYMUXF2_23969
    );
  clk_div_1_counter_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_7_Q,
      O => clk_div_1_counter_8_CYINIT_23992
    );
  clk_div_1_counter_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_8_F,
      O => clk_div_1_counter_8_CYSELF_23974
    );
  clk_div_1_counter_8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_8_XORG_23976,
      O => clk_div_1_counter_8_DYMUX_23978
    );
  clk_div_1_counter_8_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_8_Q,
      I1 => clk_div_1_counter_8_G,
      O => clk_div_1_counter_8_XORG_23976
    );
  clk_div_1_counter_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_8_CYMUXFAST_23973,
      O => clk_div_1_Mcount_counter_cy_9_Q
    );
  clk_div_1_counter_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_7_Q,
      O => clk_div_1_counter_8_FASTCARRY_23971
    );
  clk_div_1_counter_8_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_8_CYSELG_23959,
      I1 => clk_div_1_counter_8_CYSELF_23974,
      O => clk_div_1_counter_8_CYAND_23972
    );
  clk_div_1_counter_8_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_8_CYMUXG2_23970,
      IB => clk_div_1_counter_8_FASTCARRY_23971,
      SEL => clk_div_1_counter_8_CYAND_23972,
      O => clk_div_1_counter_8_CYMUXFAST_23973
    );
  clk_div_1_counter_8_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_8_LOGIC_ZERO_23968,
      IB => clk_div_1_counter_8_CYMUXF2_23969,
      SEL => clk_div_1_counter_8_CYSELG_23959,
      O => clk_div_1_counter_8_CYMUXG2_23970
    );
  clk_div_1_counter_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_8_G,
      O => clk_div_1_counter_8_CYSELG_23959
    );
  clk_div_1_counter_8_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_8_SRINV_23957
    );
  clk_div_1_counter_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_8_CLKINV_23956
    );
  clk_div_1_counter_10_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_10_LOGIC_ZERO_24020
    );
  clk_div_1_counter_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_10_XORF_24045,
      O => clk_div_1_counter_10_DXMUX_24047
    );
  clk_div_1_counter_10_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_10_CYINIT_24044,
      I1 => clk_div_1_counter_10_F,
      O => clk_div_1_counter_10_XORF_24045
    );
  clk_div_1_counter_10_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_10_LOGIC_ZERO_24020,
      IB => clk_div_1_counter_10_CYINIT_24044,
      SEL => clk_div_1_counter_10_CYSELF_24026,
      O => clk_div_1_Mcount_counter_cy_10_Q
    );
  clk_div_1_counter_10_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_10_LOGIC_ZERO_24020,
      IB => clk_div_1_counter_10_LOGIC_ZERO_24020,
      SEL => clk_div_1_counter_10_CYSELF_24026,
      O => clk_div_1_counter_10_CYMUXF2_24021
    );
  clk_div_1_counter_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_9_Q,
      O => clk_div_1_counter_10_CYINIT_24044
    );
  clk_div_1_counter_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_10_F,
      O => clk_div_1_counter_10_CYSELF_24026
    );
  clk_div_1_counter_10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_10_XORG_24028,
      O => clk_div_1_counter_10_DYMUX_24030
    );
  clk_div_1_counter_10_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_10_Q,
      I1 => clk_div_1_counter_10_G,
      O => clk_div_1_counter_10_XORG_24028
    );
  clk_div_1_counter_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_10_CYMUXFAST_24025,
      O => clk_div_1_Mcount_counter_cy_11_Q
    );
  clk_div_1_counter_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_9_Q,
      O => clk_div_1_counter_10_FASTCARRY_24023
    );
  clk_div_1_counter_10_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_10_CYSELG_24011,
      I1 => clk_div_1_counter_10_CYSELF_24026,
      O => clk_div_1_counter_10_CYAND_24024
    );
  clk_div_1_counter_10_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_10_CYMUXG2_24022,
      IB => clk_div_1_counter_10_FASTCARRY_24023,
      SEL => clk_div_1_counter_10_CYAND_24024,
      O => clk_div_1_counter_10_CYMUXFAST_24025
    );
  clk_div_1_counter_10_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_10_LOGIC_ZERO_24020,
      IB => clk_div_1_counter_10_CYMUXF2_24021,
      SEL => clk_div_1_counter_10_CYSELG_24011,
      O => clk_div_1_counter_10_CYMUXG2_24022
    );
  clk_div_1_counter_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_10_G,
      O => clk_div_1_counter_10_CYSELG_24011
    );
  clk_div_1_counter_10_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_10_SRINV_24009
    );
  clk_div_1_counter_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_10_CLKINV_24008
    );
  clk_div_1_counter_12_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_12_LOGIC_ZERO_24072
    );
  clk_div_1_counter_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_12_XORF_24097,
      O => clk_div_1_counter_12_DXMUX_24099
    );
  clk_div_1_counter_12_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_12_CYINIT_24096,
      I1 => clk_div_1_counter_12_F,
      O => clk_div_1_counter_12_XORF_24097
    );
  clk_div_1_counter_12_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_12_LOGIC_ZERO_24072,
      IB => clk_div_1_counter_12_CYINIT_24096,
      SEL => clk_div_1_counter_12_CYSELF_24078,
      O => clk_div_1_Mcount_counter_cy_12_Q
    );
  clk_div_1_counter_12_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_12_LOGIC_ZERO_24072,
      IB => clk_div_1_counter_12_LOGIC_ZERO_24072,
      SEL => clk_div_1_counter_12_CYSELF_24078,
      O => clk_div_1_counter_12_CYMUXF2_24073
    );
  clk_div_1_counter_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_11_Q,
      O => clk_div_1_counter_12_CYINIT_24096
    );
  clk_div_1_counter_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_12_F,
      O => clk_div_1_counter_12_CYSELF_24078
    );
  clk_div_1_counter_12_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_12_XORG_24080,
      O => clk_div_1_counter_12_DYMUX_24082
    );
  clk_div_1_counter_12_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_12_Q,
      I1 => clk_div_1_counter_12_G,
      O => clk_div_1_counter_12_XORG_24080
    );
  clk_div_1_counter_12_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_12_CYMUXFAST_24077,
      O => clk_div_1_Mcount_counter_cy_13_Q
    );
  clk_div_1_counter_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_11_Q,
      O => clk_div_1_counter_12_FASTCARRY_24075
    );
  clk_div_1_counter_12_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_12_CYSELG_24063,
      I1 => clk_div_1_counter_12_CYSELF_24078,
      O => clk_div_1_counter_12_CYAND_24076
    );
  clk_div_1_counter_12_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_12_CYMUXG2_24074,
      IB => clk_div_1_counter_12_FASTCARRY_24075,
      SEL => clk_div_1_counter_12_CYAND_24076,
      O => clk_div_1_counter_12_CYMUXFAST_24077
    );
  clk_div_1_counter_12_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_12_LOGIC_ZERO_24072,
      IB => clk_div_1_counter_12_CYMUXF2_24073,
      SEL => clk_div_1_counter_12_CYSELG_24063,
      O => clk_div_1_counter_12_CYMUXG2_24074
    );
  clk_div_1_counter_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_12_G,
      O => clk_div_1_counter_12_CYSELG_24063
    );
  clk_div_1_counter_12_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_12_SRINV_24061
    );
  clk_div_1_counter_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_12_CLKINV_24060
    );
  clk_div_1_counter_14_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_14_LOGIC_ZERO_24124
    );
  clk_div_1_counter_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_14_XORF_24149,
      O => clk_div_1_counter_14_DXMUX_24151
    );
  clk_div_1_counter_14_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_14_CYINIT_24148,
      I1 => clk_div_1_counter_14_F,
      O => clk_div_1_counter_14_XORF_24149
    );
  clk_div_1_counter_14_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_14_LOGIC_ZERO_24124,
      IB => clk_div_1_counter_14_CYINIT_24148,
      SEL => clk_div_1_counter_14_CYSELF_24130,
      O => clk_div_1_Mcount_counter_cy_14_Q
    );
  clk_div_1_counter_14_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_14_LOGIC_ZERO_24124,
      IB => clk_div_1_counter_14_LOGIC_ZERO_24124,
      SEL => clk_div_1_counter_14_CYSELF_24130,
      O => clk_div_1_counter_14_CYMUXF2_24125
    );
  clk_div_1_counter_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_13_Q,
      O => clk_div_1_counter_14_CYINIT_24148
    );
  clk_div_1_counter_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_14_F,
      O => clk_div_1_counter_14_CYSELF_24130
    );
  clk_div_1_counter_14_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_14_XORG_24132,
      O => clk_div_1_counter_14_DYMUX_24134
    );
  clk_div_1_counter_14_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_14_Q,
      I1 => clk_div_1_counter_14_G,
      O => clk_div_1_counter_14_XORG_24132
    );
  clk_div_1_counter_14_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_14_CYMUXFAST_24129,
      O => clk_div_1_Mcount_counter_cy_15_Q
    );
  clk_div_1_counter_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_13_Q,
      O => clk_div_1_counter_14_FASTCARRY_24127
    );
  clk_div_1_counter_14_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_14_CYSELG_24115,
      I1 => clk_div_1_counter_14_CYSELF_24130,
      O => clk_div_1_counter_14_CYAND_24128
    );
  clk_div_1_counter_14_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_14_CYMUXG2_24126,
      IB => clk_div_1_counter_14_FASTCARRY_24127,
      SEL => clk_div_1_counter_14_CYAND_24128,
      O => clk_div_1_counter_14_CYMUXFAST_24129
    );
  clk_div_1_counter_14_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_14_LOGIC_ZERO_24124,
      IB => clk_div_1_counter_14_CYMUXF2_24125,
      SEL => clk_div_1_counter_14_CYSELG_24115,
      O => clk_div_1_counter_14_CYMUXG2_24126
    );
  clk_div_1_counter_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_14_G,
      O => clk_div_1_counter_14_CYSELG_24115
    );
  clk_div_1_counter_14_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_14_SRINV_24113
    );
  clk_div_1_counter_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_14_CLKINV_24112
    );
  clk_div_1_counter_16_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_16_LOGIC_ZERO_24176
    );
  clk_div_1_counter_16_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_16_XORF_24201,
      O => clk_div_1_counter_16_DXMUX_24203
    );
  clk_div_1_counter_16_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_16_CYINIT_24200,
      I1 => clk_div_1_counter_16_F,
      O => clk_div_1_counter_16_XORF_24201
    );
  clk_div_1_counter_16_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_16_LOGIC_ZERO_24176,
      IB => clk_div_1_counter_16_CYINIT_24200,
      SEL => clk_div_1_counter_16_CYSELF_24182,
      O => clk_div_1_Mcount_counter_cy_16_Q
    );
  clk_div_1_counter_16_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_16_LOGIC_ZERO_24176,
      IB => clk_div_1_counter_16_LOGIC_ZERO_24176,
      SEL => clk_div_1_counter_16_CYSELF_24182,
      O => clk_div_1_counter_16_CYMUXF2_24177
    );
  clk_div_1_counter_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_15_Q,
      O => clk_div_1_counter_16_CYINIT_24200
    );
  clk_div_1_counter_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_16_F,
      O => clk_div_1_counter_16_CYSELF_24182
    );
  clk_div_1_counter_16_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_16_XORG_24184,
      O => clk_div_1_counter_16_DYMUX_24186
    );
  clk_div_1_counter_16_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_16_Q,
      I1 => clk_div_1_counter_16_G,
      O => clk_div_1_counter_16_XORG_24184
    );
  clk_div_1_counter_16_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_16_CYMUXFAST_24181,
      O => clk_div_1_Mcount_counter_cy_17_Q
    );
  clk_div_1_counter_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_15_Q,
      O => clk_div_1_counter_16_FASTCARRY_24179
    );
  clk_div_1_counter_16_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_16_CYSELG_24167,
      I1 => clk_div_1_counter_16_CYSELF_24182,
      O => clk_div_1_counter_16_CYAND_24180
    );
  clk_div_1_counter_16_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_16_CYMUXG2_24178,
      IB => clk_div_1_counter_16_FASTCARRY_24179,
      SEL => clk_div_1_counter_16_CYAND_24180,
      O => clk_div_1_counter_16_CYMUXFAST_24181
    );
  clk_div_1_counter_16_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_16_LOGIC_ZERO_24176,
      IB => clk_div_1_counter_16_CYMUXF2_24177,
      SEL => clk_div_1_counter_16_CYSELG_24167,
      O => clk_div_1_counter_16_CYMUXG2_24178
    );
  clk_div_1_counter_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_16_G,
      O => clk_div_1_counter_16_CYSELG_24167
    );
  clk_div_1_counter_16_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_16_SRINV_24165
    );
  clk_div_1_counter_16_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_16_CLKINV_24164
    );
  clk_div_1_counter_18_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_18_LOGIC_ZERO_24228
    );
  clk_div_1_counter_18_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_18_XORF_24253,
      O => clk_div_1_counter_18_DXMUX_24255
    );
  clk_div_1_counter_18_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_18_CYINIT_24252,
      I1 => clk_div_1_counter_18_F,
      O => clk_div_1_counter_18_XORF_24253
    );
  clk_div_1_counter_18_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_18_LOGIC_ZERO_24228,
      IB => clk_div_1_counter_18_CYINIT_24252,
      SEL => clk_div_1_counter_18_CYSELF_24234,
      O => clk_div_1_Mcount_counter_cy_18_Q
    );
  clk_div_1_counter_18_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_18_LOGIC_ZERO_24228,
      IB => clk_div_1_counter_18_LOGIC_ZERO_24228,
      SEL => clk_div_1_counter_18_CYSELF_24234,
      O => clk_div_1_counter_18_CYMUXF2_24229
    );
  clk_div_1_counter_18_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_17_Q,
      O => clk_div_1_counter_18_CYINIT_24252
    );
  clk_div_1_counter_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_18_F,
      O => clk_div_1_counter_18_CYSELF_24234
    );
  clk_div_1_counter_18_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_18_XORG_24236,
      O => clk_div_1_counter_18_DYMUX_24238
    );
  clk_div_1_counter_18_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_18_Q,
      I1 => clk_div_1_counter_18_G,
      O => clk_div_1_counter_18_XORG_24236
    );
  clk_div_1_counter_18_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_18_CYMUXFAST_24233,
      O => clk_div_1_Mcount_counter_cy_19_Q
    );
  clk_div_1_counter_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_17_Q,
      O => clk_div_1_counter_18_FASTCARRY_24231
    );
  clk_div_1_counter_18_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_18_CYSELG_24219,
      I1 => clk_div_1_counter_18_CYSELF_24234,
      O => clk_div_1_counter_18_CYAND_24232
    );
  clk_div_1_counter_18_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_18_CYMUXG2_24230,
      IB => clk_div_1_counter_18_FASTCARRY_24231,
      SEL => clk_div_1_counter_18_CYAND_24232,
      O => clk_div_1_counter_18_CYMUXFAST_24233
    );
  clk_div_1_counter_18_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_18_LOGIC_ZERO_24228,
      IB => clk_div_1_counter_18_CYMUXF2_24229,
      SEL => clk_div_1_counter_18_CYSELG_24219,
      O => clk_div_1_counter_18_CYMUXG2_24230
    );
  clk_div_1_counter_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_18_G,
      O => clk_div_1_counter_18_CYSELG_24219
    );
  clk_div_1_counter_18_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_18_SRINV_24217
    );
  clk_div_1_counter_18_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_18_CLKINV_24216
    );
  clk_div_1_counter_20_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_20_LOGIC_ZERO_24280
    );
  clk_div_1_counter_20_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_20_XORF_24305,
      O => clk_div_1_counter_20_DXMUX_24307
    );
  clk_div_1_counter_20_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_20_CYINIT_24304,
      I1 => clk_div_1_counter_20_F,
      O => clk_div_1_counter_20_XORF_24305
    );
  clk_div_1_counter_20_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_20_LOGIC_ZERO_24280,
      IB => clk_div_1_counter_20_CYINIT_24304,
      SEL => clk_div_1_counter_20_CYSELF_24286,
      O => clk_div_1_Mcount_counter_cy_20_Q
    );
  clk_div_1_counter_20_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_20_LOGIC_ZERO_24280,
      IB => clk_div_1_counter_20_LOGIC_ZERO_24280,
      SEL => clk_div_1_counter_20_CYSELF_24286,
      O => clk_div_1_counter_20_CYMUXF2_24281
    );
  clk_div_1_counter_20_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_19_Q,
      O => clk_div_1_counter_20_CYINIT_24304
    );
  clk_div_1_counter_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_20_F,
      O => clk_div_1_counter_20_CYSELF_24286
    );
  clk_div_1_counter_20_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_20_XORG_24288,
      O => clk_div_1_counter_20_DYMUX_24290
    );
  clk_div_1_counter_20_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_20_Q,
      I1 => clk_div_1_counter_20_G,
      O => clk_div_1_counter_20_XORG_24288
    );
  clk_div_1_counter_20_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_20_CYMUXFAST_24285,
      O => clk_div_1_Mcount_counter_cy_21_Q
    );
  clk_div_1_counter_20_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_19_Q,
      O => clk_div_1_counter_20_FASTCARRY_24283
    );
  clk_div_1_counter_20_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_20_CYSELG_24271,
      I1 => clk_div_1_counter_20_CYSELF_24286,
      O => clk_div_1_counter_20_CYAND_24284
    );
  clk_div_1_counter_20_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_20_CYMUXG2_24282,
      IB => clk_div_1_counter_20_FASTCARRY_24283,
      SEL => clk_div_1_counter_20_CYAND_24284,
      O => clk_div_1_counter_20_CYMUXFAST_24285
    );
  clk_div_1_counter_20_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_20_LOGIC_ZERO_24280,
      IB => clk_div_1_counter_20_CYMUXF2_24281,
      SEL => clk_div_1_counter_20_CYSELG_24271,
      O => clk_div_1_counter_20_CYMUXG2_24282
    );
  clk_div_1_counter_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_20_G,
      O => clk_div_1_counter_20_CYSELG_24271
    );
  clk_div_1_counter_20_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_20_SRINV_24269
    );
  clk_div_1_counter_20_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_20_CLKINV_24268
    );
  clk_div_1_counter_22_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_22_LOGIC_ZERO_24332
    );
  clk_div_1_counter_22_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_22_XORF_24357,
      O => clk_div_1_counter_22_DXMUX_24359
    );
  clk_div_1_counter_22_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_22_CYINIT_24356,
      I1 => clk_div_1_counter_22_F,
      O => clk_div_1_counter_22_XORF_24357
    );
  clk_div_1_counter_22_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_22_LOGIC_ZERO_24332,
      IB => clk_div_1_counter_22_CYINIT_24356,
      SEL => clk_div_1_counter_22_CYSELF_24338,
      O => clk_div_1_Mcount_counter_cy_22_Q
    );
  clk_div_1_counter_22_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_22_LOGIC_ZERO_24332,
      IB => clk_div_1_counter_22_LOGIC_ZERO_24332,
      SEL => clk_div_1_counter_22_CYSELF_24338,
      O => clk_div_1_counter_22_CYMUXF2_24333
    );
  clk_div_1_counter_22_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_21_Q,
      O => clk_div_1_counter_22_CYINIT_24356
    );
  clk_div_1_counter_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_22_F,
      O => clk_div_1_counter_22_CYSELF_24338
    );
  clk_div_1_counter_22_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_22_XORG_24340,
      O => clk_div_1_counter_22_DYMUX_24342
    );
  clk_div_1_counter_22_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_22_Q,
      I1 => clk_div_1_counter_22_G,
      O => clk_div_1_counter_22_XORG_24340
    );
  clk_div_1_counter_22_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_22_CYMUXFAST_24337,
      O => clk_div_1_Mcount_counter_cy_23_Q
    );
  clk_div_1_counter_22_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_21_Q,
      O => clk_div_1_counter_22_FASTCARRY_24335
    );
  clk_div_1_counter_22_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_22_CYSELG_24323,
      I1 => clk_div_1_counter_22_CYSELF_24338,
      O => clk_div_1_counter_22_CYAND_24336
    );
  clk_div_1_counter_22_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_22_CYMUXG2_24334,
      IB => clk_div_1_counter_22_FASTCARRY_24335,
      SEL => clk_div_1_counter_22_CYAND_24336,
      O => clk_div_1_counter_22_CYMUXFAST_24337
    );
  clk_div_1_counter_22_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_22_LOGIC_ZERO_24332,
      IB => clk_div_1_counter_22_CYMUXF2_24333,
      SEL => clk_div_1_counter_22_CYSELG_24323,
      O => clk_div_1_counter_22_CYMUXG2_24334
    );
  clk_div_1_counter_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_22_G,
      O => clk_div_1_counter_22_CYSELG_24323
    );
  clk_div_1_counter_22_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_22_SRINV_24321
    );
  clk_div_1_counter_22_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_22_CLKINV_24320
    );
  clk_div_1_counter_24_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_24_LOGIC_ZERO_24384
    );
  clk_div_1_counter_24_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_24_XORF_24409,
      O => clk_div_1_counter_24_DXMUX_24411
    );
  clk_div_1_counter_24_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_24_CYINIT_24408,
      I1 => clk_div_1_counter_24_F,
      O => clk_div_1_counter_24_XORF_24409
    );
  clk_div_1_counter_24_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_24_LOGIC_ZERO_24384,
      IB => clk_div_1_counter_24_CYINIT_24408,
      SEL => clk_div_1_counter_24_CYSELF_24390,
      O => clk_div_1_Mcount_counter_cy_24_Q
    );
  clk_div_1_counter_24_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_24_LOGIC_ZERO_24384,
      IB => clk_div_1_counter_24_LOGIC_ZERO_24384,
      SEL => clk_div_1_counter_24_CYSELF_24390,
      O => clk_div_1_counter_24_CYMUXF2_24385
    );
  clk_div_1_counter_24_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_23_Q,
      O => clk_div_1_counter_24_CYINIT_24408
    );
  clk_div_1_counter_24_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_24_F,
      O => clk_div_1_counter_24_CYSELF_24390
    );
  clk_div_1_counter_24_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_24_XORG_24392,
      O => clk_div_1_counter_24_DYMUX_24394
    );
  clk_div_1_counter_24_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_24_Q,
      I1 => clk_div_1_counter_24_G,
      O => clk_div_1_counter_24_XORG_24392
    );
  clk_div_1_counter_24_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_24_CYMUXFAST_24389,
      O => clk_div_1_Mcount_counter_cy_25_Q
    );
  clk_div_1_counter_24_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_23_Q,
      O => clk_div_1_counter_24_FASTCARRY_24387
    );
  clk_div_1_counter_24_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_24_CYSELG_24375,
      I1 => clk_div_1_counter_24_CYSELF_24390,
      O => clk_div_1_counter_24_CYAND_24388
    );
  clk_div_1_counter_24_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_24_CYMUXG2_24386,
      IB => clk_div_1_counter_24_FASTCARRY_24387,
      SEL => clk_div_1_counter_24_CYAND_24388,
      O => clk_div_1_counter_24_CYMUXFAST_24389
    );
  clk_div_1_counter_24_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_24_LOGIC_ZERO_24384,
      IB => clk_div_1_counter_24_CYMUXF2_24385,
      SEL => clk_div_1_counter_24_CYSELG_24375,
      O => clk_div_1_counter_24_CYMUXG2_24386
    );
  clk_div_1_counter_24_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_24_G,
      O => clk_div_1_counter_24_CYSELG_24375
    );
  clk_div_1_counter_24_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_24_SRINV_24373
    );
  clk_div_1_counter_24_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_24_CLKINV_24372
    );
  clk_div_1_counter_26_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_26_LOGIC_ZERO_24436
    );
  clk_div_1_counter_26_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_26_XORF_24461,
      O => clk_div_1_counter_26_DXMUX_24463
    );
  clk_div_1_counter_26_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_26_CYINIT_24460,
      I1 => clk_div_1_counter_26_F,
      O => clk_div_1_counter_26_XORF_24461
    );
  clk_div_1_counter_26_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_26_LOGIC_ZERO_24436,
      IB => clk_div_1_counter_26_CYINIT_24460,
      SEL => clk_div_1_counter_26_CYSELF_24442,
      O => clk_div_1_Mcount_counter_cy_26_Q
    );
  clk_div_1_counter_26_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_26_LOGIC_ZERO_24436,
      IB => clk_div_1_counter_26_LOGIC_ZERO_24436,
      SEL => clk_div_1_counter_26_CYSELF_24442,
      O => clk_div_1_counter_26_CYMUXF2_24437
    );
  clk_div_1_counter_26_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_25_Q,
      O => clk_div_1_counter_26_CYINIT_24460
    );
  clk_div_1_counter_26_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_26_F,
      O => clk_div_1_counter_26_CYSELF_24442
    );
  clk_div_1_counter_26_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_26_XORG_24444,
      O => clk_div_1_counter_26_DYMUX_24446
    );
  clk_div_1_counter_26_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_26_Q,
      I1 => clk_div_1_counter_26_G,
      O => clk_div_1_counter_26_XORG_24444
    );
  clk_div_1_counter_26_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_26_CYMUXFAST_24441,
      O => clk_div_1_Mcount_counter_cy_27_Q
    );
  clk_div_1_counter_26_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_25_Q,
      O => clk_div_1_counter_26_FASTCARRY_24439
    );
  clk_div_1_counter_26_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_26_CYSELG_24427,
      I1 => clk_div_1_counter_26_CYSELF_24442,
      O => clk_div_1_counter_26_CYAND_24440
    );
  clk_div_1_counter_26_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_26_CYMUXG2_24438,
      IB => clk_div_1_counter_26_FASTCARRY_24439,
      SEL => clk_div_1_counter_26_CYAND_24440,
      O => clk_div_1_counter_26_CYMUXFAST_24441
    );
  clk_div_1_counter_26_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_26_LOGIC_ZERO_24436,
      IB => clk_div_1_counter_26_CYMUXF2_24437,
      SEL => clk_div_1_counter_26_CYSELG_24427,
      O => clk_div_1_counter_26_CYMUXG2_24438
    );
  clk_div_1_counter_26_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_26_G,
      O => clk_div_1_counter_26_CYSELG_24427
    );
  clk_div_1_counter_26_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_26_SRINV_24425
    );
  clk_div_1_counter_26_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_26_CLKINV_24424
    );
  clk_div_1_counter_28_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_28_LOGIC_ZERO_24488
    );
  clk_div_1_counter_28_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_28_XORF_24513,
      O => clk_div_1_counter_28_DXMUX_24515
    );
  clk_div_1_counter_28_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_28_CYINIT_24512,
      I1 => clk_div_1_counter_28_F,
      O => clk_div_1_counter_28_XORF_24513
    );
  clk_div_1_counter_28_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_28_LOGIC_ZERO_24488,
      IB => clk_div_1_counter_28_CYINIT_24512,
      SEL => clk_div_1_counter_28_CYSELF_24494,
      O => clk_div_1_Mcount_counter_cy_28_Q
    );
  clk_div_1_counter_28_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_counter_28_LOGIC_ZERO_24488,
      IB => clk_div_1_counter_28_LOGIC_ZERO_24488,
      SEL => clk_div_1_counter_28_CYSELF_24494,
      O => clk_div_1_counter_28_CYMUXF2_24489
    );
  clk_div_1_counter_28_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_27_Q,
      O => clk_div_1_counter_28_CYINIT_24512
    );
  clk_div_1_counter_28_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_28_F,
      O => clk_div_1_counter_28_CYSELF_24494
    );
  clk_div_1_counter_28_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_28_XORG_24496,
      O => clk_div_1_counter_28_DYMUX_24498
    );
  clk_div_1_counter_28_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_28_Q,
      I1 => clk_div_1_counter_28_G,
      O => clk_div_1_counter_28_XORG_24496
    );
  clk_div_1_counter_28_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcount_counter_cy_27_Q,
      O => clk_div_1_counter_28_FASTCARRY_24491
    );
  clk_div_1_counter_28_CYAND : X_AND2
    port map (
      I0 => clk_div_1_counter_28_CYSELG_24479,
      I1 => clk_div_1_counter_28_CYSELF_24494,
      O => clk_div_1_counter_28_CYAND_24492
    );
  clk_div_1_counter_28_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_counter_28_CYMUXG2_24490,
      IB => clk_div_1_counter_28_FASTCARRY_24491,
      SEL => clk_div_1_counter_28_CYAND_24492,
      O => clk_div_1_counter_28_CYMUXFAST_24493
    );
  clk_div_1_counter_28_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_counter_28_LOGIC_ZERO_24488,
      IB => clk_div_1_counter_28_CYMUXF2_24489,
      SEL => clk_div_1_counter_28_CYSELG_24479,
      O => clk_div_1_counter_28_CYMUXG2_24490
    );
  clk_div_1_counter_28_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_28_G,
      O => clk_div_1_counter_28_CYSELG_24479
    );
  clk_div_1_counter_28_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_28_SRINV_24477
    );
  clk_div_1_counter_28_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_28_CLKINV_24476
    );
  clk_div_1_counter_30_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_counter_30_LOGIC_ZERO_24557
    );
  clk_div_1_counter_30_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_30_XORF_24558,
      O => clk_div_1_counter_30_DXMUX_24560
    );
  clk_div_1_counter_30_XORF : X_XOR2
    port map (
      I0 => clk_div_1_counter_30_CYINIT_24556,
      I1 => clk_div_1_counter_30_F,
      O => clk_div_1_counter_30_XORF_24558
    );
  clk_div_1_counter_30_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_counter_30_LOGIC_ZERO_24557,
      IB => clk_div_1_counter_30_CYINIT_24556,
      SEL => clk_div_1_counter_30_CYSELF_24547,
      O => clk_div_1_Mcount_counter_cy_30_Q
    );
  clk_div_1_counter_30_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_28_CYMUXFAST_24493,
      O => clk_div_1_counter_30_CYINIT_24556
    );
  clk_div_1_counter_30_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_30_F,
      O => clk_div_1_counter_30_CYSELF_24547
    );
  clk_div_1_counter_30_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_30_XORG_24539,
      O => clk_div_1_counter_30_DYMUX_24541
    );
  clk_div_1_counter_30_XORG : X_XOR2
    port map (
      I0 => clk_div_1_Mcount_counter_cy_30_Q,
      I1 => clk_div_1_counter_31_rt_24536,
      O => clk_div_1_counter_30_XORG_24539
    );
  clk_div_1_counter_30_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_and0000_0,
      O => clk_div_1_counter_30_SRINV_24528
    );
  clk_div_1_counter_30_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_BUFGP,
      O => clk_div_1_counter_30_CLKINV_24527
    );
  clk_div_1_counter_31 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_30_DYMUX_24541,
      CE => VCC,
      CLK => clk_div_1_counter_30_CLKINV_24527,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_30_SRINV_24528,
      O => clk_div_1_counter(31)
    );
  clk_div_1_counter_31_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_31_rt_24536
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_LOGIC_ONE : X_ONE
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_LOGIC_ONE_24579
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_LOGIC_ZERO_24594
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYMUXF : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_LOGIC_ZERO_24594,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYINIT_24593,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYSELF_24584,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_0_Q
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_BXINV_24582,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYINIT_24593
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_1_rt,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYSELF_24584
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_BXINV_24582
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYMUXG : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_LOGIC_ONE_24579,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_0_Q,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYSELG_24572,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYMUXG_24581
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_1_Q_24571,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYSELG_24572
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => clk_div_1_counter(2),
      ADR1 => clk_div_1_counter(3),
      ADR2 => clk_div_1_counter(4),
      ADR3 => VCC,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_1_Q_24571
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_LOGIC_ONE : X_ONE
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_LOGIC_ONE_24609
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_LOGIC_ZERO_24625
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_LOGIC_ZERO_24625,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_LOGIC_ZERO_24625,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYSELF_24615,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYMUXF2_24610
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_5_rt,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYSELF_24615
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_1_CYMUXG_24581,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_FASTCARRY_24612
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYAND : X_AND2
    port map (
      I0 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYSELG_24600,
      I1 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYSELF_24615,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYAND_24613
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYMUXG2_24611,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_FASTCARRY_24612,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYAND_24613,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYMUXFAST_24614
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_LOGIC_ONE_24609,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYMUXF2_24610,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYSELG_24600,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYMUXG2_24611
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_3_Q,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYSELG_24600
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => clk_div_1_counter(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_3_Q
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_LOGIC_ONE : X_ONE
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_LOGIC_ONE_24640
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_LOGIC_ZERO_24656
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_LOGIC_ZERO_24656,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_LOGIC_ZERO_24656,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYSELF_24646,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYMUXF2_24641
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_counter_7_rt,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYSELF_24646
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_3_CYMUXFAST_24614,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_FASTCARRY_24643
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYAND : X_AND2
    port map (
      I0 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYSELG_24634,
      I1 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYSELF_24646,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYAND_24644
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYMUXG2_24642,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_FASTCARRY_24643,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYAND_24644,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYMUXFAST_24645
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_LOGIC_ONE_24640,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYMUXF2_24641,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYSELG_24634,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYMUXG2_24642
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_5_Q_24633,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYSELG_24634
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => clk_div_1_counter(8),
      ADR1 => clk_div_1_counter(9),
      ADR2 => clk_div_1_counter(10),
      ADR3 => clk_div_1_counter(11),
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_5_Q_24633
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_LOGIC_ONE : X_ONE
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_LOGIC_ONE_24674
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_LOGIC_ONE_24674,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_LOGIC_ONE_24674,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYSELF_24680,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYMUXF2_24675
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_6_Q_24681,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYSELF_24680
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_5_CYMUXFAST_24645,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_FASTCARRY_24677
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYAND : X_AND2
    port map (
      I0 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYSELG_24668,
      I1 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYSELF_24680,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYAND_24678
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYMUXG2_24676,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_FASTCARRY_24677,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYAND_24678,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYMUXFAST_24679
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_LOGIC_ONE_24674,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYMUXF2_24675,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYSELG_24668,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYMUXG2_24676
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_7_Q_24667,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYSELG_24668
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => clk_div_1_counter(16),
      ADR1 => clk_div_1_counter(17),
      ADR2 => clk_div_1_counter(18),
      ADR3 => clk_div_1_counter(19),
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_7_Q_24667
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_LOGIC_ONE : X_ONE
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_LOGIC_ONE_24704
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_LOGIC_ONE_24704,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_LOGIC_ONE_24704,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYSELF_24710,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYMUXF2_24705
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_8_Q_24711,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYSELF_24710
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_7_CYMUXFAST_24679,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_FASTCARRY_24707
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYAND : X_AND2
    port map (
      I0 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYSELG_24698,
      I1 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYSELF_24710,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYAND_24708
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYMUXG2_24706,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_FASTCARRY_24707,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYAND_24708,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYMUXFAST_24709
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_LOGIC_ONE_24704,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYMUXF2_24705,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYSELG_24698,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYMUXG2_24706
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_9_Q_24697,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYSELG_24698
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_9_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => clk_div_1_counter(24),
      ADR1 => clk_div_1_counter(25),
      ADR2 => clk_div_1_counter(26),
      ADR3 => clk_div_1_counter(27),
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_9_Q_24697
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_LOGIC_ZERO : X_ZERO
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_LOGIC_ZERO_24733
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_LOGIC_ONE : X_ONE
    port map (
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_LOGIC_ONE_24747
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYMUXF2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_LOGIC_ONE_24747,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_LOGIC_ONE_24747,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYSELF_24739,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYMUXF2_24734
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_10_Q_24740,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYSELF_24739
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYMUXFAST_24738,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_Q
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_9_CYMUXFAST_24709,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_FASTCARRY_24736
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYAND : X_AND2
    port map (
      I0 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYSELG_24724,
      I1 => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYSELF_24739,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYAND_24737
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYMUXFAST : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYMUXG2_24735,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_FASTCARRY_24736,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYAND_24737,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYMUXFAST_24738
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYMUXG2 : X_MUX2
    port map (
      IA => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_LOGIC_ZERO_24733,
      IB => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYMUXF2_24734,
      SEL => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYSELG_24724,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYMUXG2_24735
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_11_Q,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_cy_11_CYSELG_24724
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_11_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => clk_div_1_counter(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_11_Q
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_1_LOGIC_ZERO_24765
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_1_CYMUXF : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_1_LOGIC_ZERO_24765,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_1_CYINIT_24776,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_1_CYSELF_24770,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_0_Q
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_1_BXINV_24768,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_1_CYINIT_24776
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(0),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_1_CYSELF_24770
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => idea_1_Mcompar_state_cmp_eq0001_cy_1_BXINV_24768
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_1_CYMUXG : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_1_LOGIC_ZERO_24765,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_0_Q,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_1_CYSELG_24759,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_1_CYMUXG_24767
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(1),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_1_CYSELG_24759
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(4),
      ADR1 => idea_1_key(5),
      ADR2 => idea_1_key(6),
      ADR3 => idea_1_key(7),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(1)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_3_LOGIC_ZERO_24794
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_3_LOGIC_ZERO_24794,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_3_LOGIC_ZERO_24794,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYSELF_24800,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYMUXF2_24795
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(2),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYSELF_24800
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_1_CYMUXG_24767,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_3_FASTCARRY_24797
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_3_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYSELG_24788,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYSELF_24800,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYAND_24798
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYMUXG2_24796,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_3_FASTCARRY_24797,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYAND_24798,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYMUXFAST_24799
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_3_LOGIC_ZERO_24794,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYMUXF2_24795,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYSELG_24788,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYMUXG2_24796
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(3),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYSELG_24788
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_3_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(12),
      ADR1 => idea_1_key(13),
      ADR2 => idea_1_key(14),
      ADR3 => idea_1_key(15),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(3)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_5_LOGIC_ZERO_24824
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_5_LOGIC_ZERO_24824,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_5_LOGIC_ZERO_24824,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYSELF_24830,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYMUXF2_24825
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(4),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYSELF_24830
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_3_CYMUXFAST_24799,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_5_FASTCARRY_24827
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_5_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYSELG_24818,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYSELF_24830,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYAND_24828
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYMUXG2_24826,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_5_FASTCARRY_24827,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYAND_24828,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYMUXFAST_24829
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_5_LOGIC_ZERO_24824,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYMUXF2_24825,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYSELG_24818,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYMUXG2_24826
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(5),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYSELG_24818
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_5_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(20),
      ADR1 => idea_1_key(21),
      ADR2 => idea_1_key(22),
      ADR3 => idea_1_key(23),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(5)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_7_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_7_LOGIC_ZERO_24854
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_7_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_7_LOGIC_ZERO_24854,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_7_LOGIC_ZERO_24854,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYSELF_24860,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYMUXF2_24855
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(6),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYSELF_24860
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_5_CYMUXFAST_24829,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_7_FASTCARRY_24857
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_7_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYSELG_24848,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYSELF_24860,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYAND_24858
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_7_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYMUXG2_24856,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_7_FASTCARRY_24857,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYAND_24858,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYMUXFAST_24859
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_7_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_7_LOGIC_ZERO_24854,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYMUXF2_24855,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYSELG_24848,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYMUXG2_24856
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(7),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYSELG_24848
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_7_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(28),
      ADR1 => idea_1_key(29),
      ADR2 => idea_1_key(30),
      ADR3 => idea_1_key(31),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(7)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_9_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_9_LOGIC_ZERO_24884
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_9_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_9_LOGIC_ZERO_24884,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_9_LOGIC_ZERO_24884,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYSELF_24890,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYMUXF2_24885
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(8),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYSELF_24890
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_7_CYMUXFAST_24859,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_9_FASTCARRY_24887
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_9_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYSELG_24878,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYSELF_24890,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYAND_24888
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_9_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYMUXG2_24886,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_9_FASTCARRY_24887,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYAND_24888,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYMUXFAST_24889
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_9_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_9_LOGIC_ZERO_24884,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYMUXF2_24885,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYSELG_24878,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYMUXG2_24886
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(9),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYSELG_24878
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_9_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(36),
      ADR1 => idea_1_key(37),
      ADR2 => idea_1_key(38),
      ADR3 => idea_1_key(39),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(9)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_11_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_11_LOGIC_ZERO_24914
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_11_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_11_LOGIC_ZERO_24914,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_11_LOGIC_ZERO_24914,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYSELF_24920,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYMUXF2_24915
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_11_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(10),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYSELF_24920
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_11_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_9_CYMUXFAST_24889,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_11_FASTCARRY_24917
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_11_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYSELG_24908,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYSELF_24920,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYAND_24918
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_11_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYMUXG2_24916,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_11_FASTCARRY_24917,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYAND_24918,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYMUXFAST_24919
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_11_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_11_LOGIC_ZERO_24914,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYMUXF2_24915,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYSELG_24908,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYMUXG2_24916
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_11_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(11),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYSELG_24908
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_11_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(44),
      ADR1 => idea_1_key(45),
      ADR2 => idea_1_key(46),
      ADR3 => idea_1_key(47),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(11)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_13_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_13_LOGIC_ZERO_24944
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_13_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_13_LOGIC_ZERO_24944,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_13_LOGIC_ZERO_24944,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYSELF_24950,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYMUXF2_24945
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_13_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(12),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYSELF_24950
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_13_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_11_CYMUXFAST_24919,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_13_FASTCARRY_24947
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_13_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYSELG_24938,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYSELF_24950,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYAND_24948
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_13_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYMUXG2_24946,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_13_FASTCARRY_24947,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYAND_24948,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYMUXFAST_24949
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_13_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_13_LOGIC_ZERO_24944,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYMUXF2_24945,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYSELG_24938,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYMUXG2_24946
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_13_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(13),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYSELG_24938
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_13_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(52),
      ADR1 => idea_1_key(53),
      ADR2 => idea_1_key(54),
      ADR3 => idea_1_key(55),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(13)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_15_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_15_LOGIC_ZERO_24974
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_15_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_15_LOGIC_ZERO_24974,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_15_LOGIC_ZERO_24974,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYSELF_24980,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYMUXF2_24975
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_15_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(14),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYSELF_24980
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_15_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYMUXFAST_24979,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_15_Q
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_15_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_13_CYMUXFAST_24949,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_15_FASTCARRY_24977
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_15_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYSELG_24968,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYSELF_24980,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYAND_24978
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_15_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYMUXG2_24976,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_15_FASTCARRY_24977,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYAND_24978,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYMUXFAST_24979
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_15_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_15_LOGIC_ZERO_24974,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYMUXF2_24975,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYSELG_24968,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYMUXG2_24976
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_15_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(15),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_15_CYSELG_24968
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_15_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(60),
      ADR1 => idea_1_key(61),
      ADR2 => idea_1_key(62),
      ADR3 => idea_1_key(63),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(15)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_17_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_17_LOGIC_ZERO_25004
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_17_CYMUXF : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_17_LOGIC_ZERO_25004,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_17_CYINIT_25015,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_17_CYSELF_25009,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_16_Q
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_17_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_17_BXINV_25007,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_17_CYINIT_25015
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_17_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(16),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_17_CYSELF_25009
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_17_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => idea_1_Mcompar_state_cmp_eq0001_cy_17_BXINV_25007
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_17_CYMUXG : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_17_LOGIC_ZERO_25004,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_16_Q,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_17_CYSELG_24998,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_17_CYMUXG_25006
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_17_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(17),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_17_CYSELG_24998
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_17_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(68),
      ADR1 => idea_1_key(69),
      ADR2 => idea_1_key(70),
      ADR3 => idea_1_key(71),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(17)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_19_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_19_LOGIC_ZERO_25033
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_19_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_19_LOGIC_ZERO_25033,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_19_LOGIC_ZERO_25033,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYSELF_25039,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYMUXF2_25034
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_19_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(18),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYSELF_25039
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_19_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_17_CYMUXG_25006,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_19_FASTCARRY_25036
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_19_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYSELG_25027,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYSELF_25039,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYAND_25037
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_19_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYMUXG2_25035,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_19_FASTCARRY_25036,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYAND_25037,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYMUXFAST_25038
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_19_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_19_LOGIC_ZERO_25033,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYMUXF2_25034,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYSELG_25027,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYMUXG2_25035
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_19_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(19),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYSELG_25027
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_19_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(76),
      ADR1 => idea_1_key(77),
      ADR2 => idea_1_key(78),
      ADR3 => idea_1_key(79),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(19)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_21_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_21_LOGIC_ZERO_25063
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_21_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_21_LOGIC_ZERO_25063,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_21_LOGIC_ZERO_25063,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYSELF_25069,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYMUXF2_25064
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_21_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(20),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYSELF_25069
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_21_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_19_CYMUXFAST_25038,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_21_FASTCARRY_25066
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_21_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYSELG_25057,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYSELF_25069,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYAND_25067
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_21_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYMUXG2_25065,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_21_FASTCARRY_25066,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYAND_25067,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYMUXFAST_25068
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_21_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_21_LOGIC_ZERO_25063,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYMUXF2_25064,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYSELG_25057,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYMUXG2_25065
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_21_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(21),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYSELG_25057
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_21_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(84),
      ADR1 => idea_1_key(85),
      ADR2 => idea_1_key(86),
      ADR3 => idea_1_key(87),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(21)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_23_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_23_LOGIC_ZERO_25093
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_23_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_23_LOGIC_ZERO_25093,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_23_LOGIC_ZERO_25093,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYSELF_25099,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYMUXF2_25094
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_23_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(22),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYSELF_25099
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_23_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_21_CYMUXFAST_25068,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_23_FASTCARRY_25096
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_23_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYSELG_25087,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYSELF_25099,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYAND_25097
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_23_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYMUXG2_25095,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_23_FASTCARRY_25096,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYAND_25097,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYMUXFAST_25098
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_23_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_23_LOGIC_ZERO_25093,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYMUXF2_25094,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYSELG_25087,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYMUXG2_25095
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_23_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(23),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYSELG_25087
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_23_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(92),
      ADR1 => idea_1_key(93),
      ADR2 => idea_1_key(94),
      ADR3 => idea_1_key(95),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(23)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_25_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_25_LOGIC_ZERO_25123
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_25_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_25_LOGIC_ZERO_25123,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_25_LOGIC_ZERO_25123,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYSELF_25129,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYMUXF2_25124
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_25_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(24),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYSELF_25129
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_25_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_23_CYMUXFAST_25098,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_25_FASTCARRY_25126
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_25_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYSELG_25117,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYSELF_25129,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYAND_25127
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_25_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYMUXG2_25125,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_25_FASTCARRY_25126,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYAND_25127,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYMUXFAST_25128
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_25_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_25_LOGIC_ZERO_25123,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYMUXF2_25124,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYSELG_25117,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYMUXG2_25125
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_25_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(25),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYSELG_25117
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_25_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(100),
      ADR1 => idea_1_key(101),
      ADR2 => idea_1_key(102),
      ADR3 => idea_1_key(103),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(25)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_27_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_27_LOGIC_ZERO_25153
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_27_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_27_LOGIC_ZERO_25153,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_27_LOGIC_ZERO_25153,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYSELF_25159,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYMUXF2_25154
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_27_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(26),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYSELF_25159
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_27_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_25_CYMUXFAST_25128,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_27_FASTCARRY_25156
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_27_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYSELG_25147,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYSELF_25159,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYAND_25157
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_27_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYMUXG2_25155,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_27_FASTCARRY_25156,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYAND_25157,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYMUXFAST_25158
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_27_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_27_LOGIC_ZERO_25153,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYMUXF2_25154,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYSELG_25147,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYMUXG2_25155
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_27_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(27),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYSELG_25147
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_27_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(108),
      ADR1 => idea_1_key(109),
      ADR2 => idea_1_key(110),
      ADR3 => idea_1_key(111),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(27)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_29_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_29_LOGIC_ZERO_25183
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_29_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_29_LOGIC_ZERO_25183,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_29_LOGIC_ZERO_25183,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYSELF_25189,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYMUXF2_25184
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_29_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(28),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYSELF_25189
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_29_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_27_CYMUXFAST_25158,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_29_FASTCARRY_25186
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_29_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYSELG_25177,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYSELF_25189,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYAND_25187
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_29_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYMUXG2_25185,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_29_FASTCARRY_25186,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYAND_25187,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYMUXFAST_25188
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_29_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_29_LOGIC_ZERO_25183,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYMUXF2_25184,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYSELG_25177,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYMUXG2_25185
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_29_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(29),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYSELG_25177
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_29_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(116),
      ADR1 => idea_1_key(117),
      ADR2 => idea_1_key(118),
      ADR3 => idea_1_key(119),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(29)
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_31_LOGIC_ZERO : X_ZERO
    port map (
      O => idea_1_Mcompar_state_cmp_eq0001_cy_31_LOGIC_ZERO_25213
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_31_CYMUXF2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_31_LOGIC_ZERO_25213,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_31_LOGIC_ZERO_25213,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYSELF_25219,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYMUXF2_25214
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_31_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(30),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYSELF_25219
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_31_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYMUXFAST_25218,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_31_Q
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_31_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_cy_29_CYMUXFAST_25188,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_31_FASTCARRY_25216
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_31_CYAND : X_AND2
    port map (
      I0 => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYSELG_25207,
      I1 => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYSELF_25219,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYAND_25217
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_31_CYMUXFAST : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYMUXG2_25215,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_31_FASTCARRY_25216,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYAND_25217,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYMUXFAST_25218
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_31_CYMUXG2 : X_MUX2
    port map (
      IA => idea_1_Mcompar_state_cmp_eq0001_cy_31_LOGIC_ZERO_25213,
      IB => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYMUXF2_25214,
      SEL => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYSELG_25207,
      O => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYMUXG2_25215
    );
  idea_1_Mcompar_state_cmp_eq0001_cy_31_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_Mcompar_state_cmp_eq0001_lut(31),
      O => idea_1_Mcompar_state_cmp_eq0001_cy_31_CYSELG_25207
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_31_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(124),
      ADR1 => idea_1_key(125),
      ADR2 => idea_1_key(126),
      ADR3 => idea_1_key(127),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(31)
    );
  Clk_BUFGP_IBUFG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk,
      O => Clk_INBUF
    );
  RxD_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RxD,
      O => RxD_INBUF
    );
  RxD_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RxD_INBUF,
      O => RxD_IBUF_8925
    );
  TxD_OBUF : X_OBUF
    port map (
      I => TxD_O,
      O => TxD
    );
  Reset_PULLDOWN : X_PD
    port map (
      O => NlwRenamedSig_IO_Reset
    );
  Reset_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => NlwRenamedSig_IO_Reset,
      O => Reset_INBUF
    );
  Reset_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_INBUF,
      O => Reset_IBUF_8102
    );
  LEDs_0_OBUF : X_OBUF
    port map (
      I => LEDs_0_O,
      O => LEDs(0)
    );
  LEDs_1_OBUF : X_OBUF
    port map (
      I => LEDs_1_O,
      O => LEDs(1)
    );
  LEDs_2_OBUF : X_OBUF
    port map (
      I => LEDs_2_O,
      O => LEDs(2)
    );
  LEDs_3_OBUF : X_OBUF
    port map (
      I => LEDs_3_O,
      O => LEDs(3)
    );
  LEDs_4_OBUF : X_OBUF
    port map (
      I => LEDs_4_O,
      O => LEDs(4)
    );
  LEDs_5_OBUF : X_OBUF
    port map (
      I => LEDs_5_O,
      O => LEDs(5)
    );
  LEDs_6_OBUF : X_OBUF
    port map (
      I => LEDs_6_O,
      O => LEDs(6)
    );
  LEDs_7_OBUF : X_OBUF
    port map (
      I => LEDs_7_O,
      O => LEDs(7)
    );
  Clk_BUFGP_BUFG : X_BUFGMUX
    port map (
      I0 => Clk_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => Clk_BUFGP_BUFG_S_INVNOT,
      O => Clk_BUFGP
    );
  Clk_BUFGP_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Clk_BUFGP_BUFG_S_INVNOT
    );
  Clk_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Clk_INBUF,
      O => Clk_BUFGP_BUFG_I0_INV
    );
  clk_div_1_CLK_OUT_BUFG : X_BUFGMUX
    port map (
      I0 => clk_div_1_CLK_OUT1,
      I1 => GND,
      S => clk_div_1_CLK_OUT_BUFG_S_INVNOT,
      O => clk_div_1_CLK_OUT_7985
    );
  clk_div_1_CLK_OUT_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => clk_div_1_CLK_OUT_BUFG_S_INVNOT
    );
  idea_1_idea1_clockrou_DP_mul0_Mmult_num_RSTPINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => idea_1_idea1_clockrou_DP_mul0_Mmult_num_RSTP_INT
    );
  idea_1_idea1_clockrou_DP_mul0_Mmult_num_RSTBINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => idea_1_idea1_clockrou_DP_mul0_Mmult_num_RSTB_INT
    );
  idea_1_idea1_clockrou_DP_mul0_Mmult_num_RSTAINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => idea_1_idea1_clockrou_DP_mul0_Mmult_num_RSTA_INT
    );
  idea_1_idea1_clockrou_DP_mul0_Mmult_num_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => idea_1_idea1_clockrou_DP_mul0_Mmult_num_CLK_INT
    );
  idea_1_idea1_clockrou_DP_mul0_Mmult_num_CEPINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => idea_1_idea1_clockrou_DP_mul0_Mmult_num_CEP_INT
    );
  idea_1_idea1_clockrou_DP_mul0_Mmult_num_CEBINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => idea_1_idea1_clockrou_DP_mul0_Mmult_num_CEB_INT
    );
  idea_1_idea1_clockrou_DP_mul0_Mmult_num_CEAINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => idea_1_idea1_clockrou_DP_mul0_Mmult_num_CEA_INT
    );
  idea_1_idea1_clockrou_DP_mul0_Mmult_num : X_MULT18X18SIO
    generic map(
      AREG => 0,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT"
    )
    port map (
      CEA => idea_1_idea1_clockrou_DP_mul0_Mmult_num_CEA_INT,
      CEB => idea_1_idea1_clockrou_DP_mul0_Mmult_num_CEB_INT,
      CEP => idea_1_idea1_clockrou_DP_mul0_Mmult_num_CEP_INT,
      CLK => idea_1_idea1_clockrou_DP_mul0_Mmult_num_CLK_INT,
      RSTA => idea_1_idea1_clockrou_DP_mul0_Mmult_num_RSTA_INT,
      RSTB => idea_1_idea1_clockrou_DP_mul0_Mmult_num_RSTB_INT,
      RSTP => idea_1_idea1_clockrou_DP_mul0_Mmult_num_RSTP_INT,
      A(17) => GND,
      A(16) => idea_1_idea1_clockrou_DP_mul0_num1_16_0,
      A(15) => idea_1_idea1_clockrou_DP_Mu1(15),
      A(14) => idea_1_idea1_clockrou_DP_Mu1(14),
      A(13) => idea_1_idea1_clockrou_DP_Mu1(13),
      A(12) => idea_1_idea1_clockrou_DP_Mu1(12),
      A(11) => idea_1_idea1_clockrou_DP_Mu1(11),
      A(10) => idea_1_idea1_clockrou_DP_Mu1(10),
      A(9) => idea_1_idea1_clockrou_DP_Mu1(9),
      A(8) => idea_1_idea1_clockrou_DP_Mu1(8),
      A(7) => idea_1_idea1_clockrou_DP_Mu1(7),
      A(6) => idea_1_idea1_clockrou_DP_Mu1(6),
      A(5) => idea_1_idea1_clockrou_DP_Mu1(5),
      A(4) => idea_1_idea1_clockrou_DP_Mu1(4),
      A(3) => idea_1_idea1_clockrou_DP_Mu1(3),
      A(2) => idea_1_idea1_clockrou_DP_Mu1(2),
      A(1) => idea_1_idea1_clockrou_DP_Mu1(1),
      A(0) => idea_1_idea1_clockrou_DP_Mu1(0),
      B(17) => GND,
      B(16) => idea_1_idea1_clockrou_DP_mul0_num2_16_0,
      B(15) => idea_1_idea1_clockrou_DP_Mu2(15),
      B(14) => idea_1_idea1_clockrou_DP_Mu2(14),
      B(13) => idea_1_idea1_clockrou_DP_Mu2(13),
      B(12) => idea_1_idea1_clockrou_DP_Mu2(12),
      B(11) => idea_1_idea1_clockrou_DP_Mu2(11),
      B(10) => idea_1_idea1_clockrou_DP_Mu2(10),
      B(9) => idea_1_idea1_clockrou_DP_Mu2(9),
      B(8) => idea_1_idea1_clockrou_DP_Mu2(8),
      B(7) => idea_1_idea1_clockrou_DP_Mu2(7),
      B(6) => idea_1_idea1_clockrou_DP_Mu2(6),
      B(5) => idea_1_idea1_clockrou_DP_Mu2(5),
      B(4) => idea_1_idea1_clockrou_DP_Mu2(4),
      B(3) => idea_1_idea1_clockrou_DP_Mu2(3),
      B(2) => idea_1_idea1_clockrou_DP_Mu2(2),
      B(1) => idea_1_idea1_clockrou_DP_Mu2(1),
      B(0) => idea_1_idea1_clockrou_DP_Mu2(0),
      BCIN(17) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN17,
      BCIN(16) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN16,
      BCIN(15) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN15,
      BCIN(14) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN14,
      BCIN(13) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN13,
      BCIN(12) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN12,
      BCIN(11) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN11,
      BCIN(10) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN10,
      BCIN(9) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN9,
      BCIN(8) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN8,
      BCIN(7) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN7,
      BCIN(6) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN6,
      BCIN(5) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN5,
      BCIN(4) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN4,
      BCIN(3) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN3,
      BCIN(2) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN2,
      BCIN(1) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN1,
      BCIN(0) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCIN0,
      P(35) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_P35,
      P(34) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_P34,
      P(33) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_P33,
      P(32) => idea_1_idea1_clockrou_DP_mul0_num(32),
      P(31) => idea_1_idea1_clockrou_DP_mul0_num(31),
      P(30) => idea_1_idea1_clockrou_DP_mul0_num(30),
      P(29) => idea_1_idea1_clockrou_DP_mul0_num(29),
      P(28) => idea_1_idea1_clockrou_DP_mul0_num(28),
      P(27) => idea_1_idea1_clockrou_DP_mul0_num(27),
      P(26) => idea_1_idea1_clockrou_DP_mul0_num(26),
      P(25) => idea_1_idea1_clockrou_DP_mul0_num(25),
      P(24) => idea_1_idea1_clockrou_DP_mul0_num(24),
      P(23) => idea_1_idea1_clockrou_DP_mul0_num(23),
      P(22) => idea_1_idea1_clockrou_DP_mul0_num(22),
      P(21) => idea_1_idea1_clockrou_DP_mul0_num(21),
      P(20) => idea_1_idea1_clockrou_DP_mul0_num(20),
      P(19) => idea_1_idea1_clockrou_DP_mul0_num(19),
      P(18) => idea_1_idea1_clockrou_DP_mul0_num(18),
      P(17) => idea_1_idea1_clockrou_DP_mul0_num(17),
      P(16) => idea_1_idea1_clockrou_DP_mul0_num(16),
      P(15) => idea_1_idea1_clockrou_DP_mul0_num(15),
      P(14) => idea_1_idea1_clockrou_DP_mul0_num(14),
      P(13) => idea_1_idea1_clockrou_DP_mul0_num(13),
      P(12) => idea_1_idea1_clockrou_DP_mul0_num(12),
      P(11) => idea_1_idea1_clockrou_DP_mul0_num(11),
      P(10) => idea_1_idea1_clockrou_DP_mul0_num(10),
      P(9) => idea_1_idea1_clockrou_DP_mul0_num(9),
      P(8) => idea_1_idea1_clockrou_DP_mul0_num(8),
      P(7) => idea_1_idea1_clockrou_DP_mul0_num(7),
      P(6) => idea_1_idea1_clockrou_DP_mul0_num(6),
      P(5) => idea_1_idea1_clockrou_DP_mul0_num(5),
      P(4) => idea_1_idea1_clockrou_DP_mul0_num(4),
      P(3) => idea_1_idea1_clockrou_DP_mul0_num(3),
      P(2) => idea_1_idea1_clockrou_DP_mul0_num(2),
      P(1) => idea_1_idea1_clockrou_DP_mul0_num(1),
      P(0) => idea_1_idea1_clockrou_DP_mul0_num(0),
      BCOUT(17) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT17,
      BCOUT(16) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT16,
      BCOUT(15) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT15,
      BCOUT(14) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT14,
      BCOUT(13) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT13,
      BCOUT(12) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT12,
      BCOUT(11) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT11,
      BCOUT(10) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT10,
      BCOUT(9) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT9,
      BCOUT(8) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT8,
      BCOUT(7) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT7,
      BCOUT(6) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT6,
      BCOUT(5) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT5,
      BCOUT(4) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT4,
      BCOUT(3) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT3,
      BCOUT(2) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT2,
      BCOUT(1) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT1,
      BCOUT(0) => idea_1_idea1_clockrou_DP_mul0_Mmult_num_BCOUT0
    );
  N849_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N849_F5MUX_25471,
      O => N849
    );
  N849_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_SW01_25462,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_SW0,
      SEL => N849_BXINV_25464,
      O => N849_F5MUX_25471
    );
  N849_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(0),
      O => N849_BXINV_25464
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_SW02 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => N835,
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => idea_1_key(60),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_SW01_25462
    );
  idea_1_idea1_clockrou_DP_Mu3_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_0_F5MUX_25496,
      O => idea_1_idea1_clockrou_DP_Mu3(0)
    );
  idea_1_idea1_clockrou_DP_Mu3_0_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_4_25486,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_3_25494,
      SEL => idea_1_idea1_clockrou_DP_Mu3_0_BXINV_25488,
      O => idea_1_idea1_clockrou_DP_Mu3_0_F5MUX_25496
    );
  idea_1_idea1_clockrou_DP_Mu3_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_0_BXINV_25488
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_4 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_0_0,
      ADR2 => idea_1_idea1_Mux2_0_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_4_25486
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2032_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2032_F5MUX_25521,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2032
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2032_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20322_25512,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20321_25519,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2032_BXINV_25514,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2032_F5MUX_25521
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2032_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(77),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2032_BXINV_25514
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20322 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2011_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O206_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20322_25512
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2232_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2232_F5MUX_25546,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2232
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2232_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22322_25537,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22321_25544,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2232_BXINV_25539,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2232_F5MUX_25546
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2232_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(78),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2232_BXINV_25539
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22322 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10137_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10132_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22322_25537
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1632_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1632_F5MUX_25571,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1632
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1632_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16322_25562,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16321_25569,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1632_BXINV_25564,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1632_F5MUX_25571
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1632_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(75),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1632_BXINV_25564
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16322 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1611_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O166_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16322_25562
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2432_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2432_F5MUX_25596,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2432
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2432_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24322_25587,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24321_25594,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2432_BXINV_25589,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2432_F5MUX_25596
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2432_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(79),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2432_BXINV_25589
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24322 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12137_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12132_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24322_25587
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4120_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4120_F5MUX_25621,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4120
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4120_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41202_25612,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41201_25619,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4120_BXINV_25614,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4120_F5MUX_25621
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4120_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(68),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4120_BXINV_25614
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41202 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20137_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20132_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41202_25612
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1832_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1832_F5MUX_25646,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1832
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1832_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18322_25637,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18321_25644,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1832_BXINV_25639,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1832_F5MUX_25646
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1832_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(76),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1832_BXINV_25639
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18322 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1811_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O186_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18322_25637
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2632_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2632_F5MUX_25671,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2632
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2632_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26322_25662,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26321_25669,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2632_BXINV_25664,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2632_F5MUX_25671
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2632_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(80),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2632_BXINV_25664
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26322 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14137_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14132_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26322_25662
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6120_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6120_F5MUX_25696,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6120
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6120_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61202_25687,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61201_25694,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6120_BXINV_25689,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6120_F5MUX_25696
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6120_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(69),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6120_BXINV_25689
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61202 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22137_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22132_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61202_25687
    );
  idea_1_uart1_tx_sout_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_sout_F5MUX_25725,
      O => idea_1_uart1_tx_sout_DXMUX_25727
    );
  idea_1_uart1_tx_sout_F5MUX : X_MUX2
    port map (
      IA => idea_1_uart1_tx_sout_mux00032,
      IB => idea_1_uart1_tx_sout_mux00031_25723,
      SEL => idea_1_uart1_tx_sout_BXINV_25718,
      O => idea_1_uart1_tx_sout_F5MUX_25725
    );
  idea_1_uart1_tx_sout_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txdone_or0000,
      O => idea_1_uart1_tx_sout_BXINV_25718
    );
  idea_1_uart1_tx_sout_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_txclk_8150,
      O => idea_1_uart1_tx_sout_CLKINV_25707
    );
  idea_1_uart1_tx_sout_mux00032_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdatardy_8107,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_tx_sout_mux00032
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8120_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8120_F5MUX_25756,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8120
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8120_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81202_25747,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81201_25754,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8120_BXINV_25749,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8120_F5MUX_25756
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8120_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(70),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8120_BXINV_25749
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81202 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24137_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24132_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81202_25747
    );
  N845_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N845_F5MUX_25781,
      O => N845
    );
  N845_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2168_SW01_25772,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2168_SW0,
      SEL => N845_BXINV_25774,
      O => N845_F5MUX_25781
    );
  N845_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(0),
      O => N845_BXINV_25774
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2168_SW02 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => N831,
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => idea_1_key(58),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2168_SW01_25772
    );
  idea_1_uart1_tx_paritycycle16_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_paritycycle16_F5MUX_25806,
      O => idea_1_uart1_tx_paritycycle16
    );
  idea_1_uart1_tx_paritycycle16_F5MUX : X_MUX2
    port map (
      IA => idea_1_uart1_tx_paritycycle161_25793,
      IB => idea_1_uart1_tx_paritycycle16_F,
      SEL => idea_1_uart1_tx_paritycycle16_BXINV_25795,
      O => idea_1_uart1_tx_paritycycle16_F5MUX_25806
    );
  idea_1_uart1_tx_paritycycle16_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_tsr(4),
      O => idea_1_uart1_tx_paritycycle16_BXINV_25795
    );
  idea_1_uart1_tx_paritycycle161 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => idea_1_uart1_tx_tag2_8220,
      ADR1 => idea_1_uart1_tx_tsr(2),
      ADR2 => idea_1_uart1_tx_tsr(3),
      ADR3 => idea_1_uart1_tx_tsr(1),
      O => idea_1_uart1_tx_paritycycle161_25793
    );
  idea_1_idea1_clockrou_DP_Mu1_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_0_F5MUX_25831,
      O => idea_1_idea1_clockrou_DP_Mu1(0)
    );
  idea_1_idea1_clockrou_DP_Mu1_0_F5MUX : X_MUX2
    port map (
      IA => N799,
      IB => N800,
      SEL => idea_1_idea1_clockrou_DP_Mu1_0_BXINV_25823,
      O => idea_1_idea1_clockrou_DP_Mu1_0_F5MUX_25831
    );
  idea_1_idea1_clockrou_DP_Mu1_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_0_BXINV_25823
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_0_0,
      ADR2 => idea_1_idea1_Mux4_0_0,
      ADR3 => VCC,
      O => N799
    );
  idea_1_idea1_clockrou_DP_Mu2_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_10_F5MUX_25856,
      O => idea_1_idea1_clockrou_DP_Mu2(10)
    );
  idea_1_idea1_clockrou_DP_Mu2_10_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_41_25846,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_31_25854,
      SEL => idea_1_idea1_clockrou_DP_Mu2_10_BXINV_25848,
      O => idea_1_idea1_clockrou_DP_Mu2_10_F5MUX_25856
    );
  idea_1_idea1_clockrou_DP_Mu2_10_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_10_BXINV_25848
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_41 : X_LUT4
    generic map(
      INIT => X"EF45"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_90_57_0,
      ADR2 => N287,
      ADR3 => idea_1_idea1_ke4_10_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_41_25846
    );
  idea_1_idea1_clockrou_DP_Mu2_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_11_F5MUX_25881,
      O => idea_1_idea1_clockrou_DP_Mu2(11)
    );
  idea_1_idea1_clockrou_DP_Mu2_11_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_42_25871,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_32_25879,
      SEL => idea_1_idea1_clockrou_DP_Mu2_11_BXINV_25873,
      O => idea_1_idea1_clockrou_DP_Mu2_11_F5MUX_25881
    );
  idea_1_idea1_clockrou_DP_Mu2_11_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_11_BXINV_25873
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_42 : X_LUT4
    generic map(
      INIT => X"EF45"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_91_57_0,
      ADR2 => N289,
      ADR3 => idea_1_idea1_ke4_11_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_42_25871
    );
  idea_1_idea1_clockrou_DP_Mu2_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_12_F5MUX_25906,
      O => idea_1_idea1_clockrou_DP_Mu2(12)
    );
  idea_1_idea1_clockrou_DP_Mu2_12_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_43_25896,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_33_25904,
      SEL => idea_1_idea1_clockrou_DP_Mu2_12_BXINV_25898,
      O => idea_1_idea1_clockrou_DP_Mu2_12_F5MUX_25906
    );
  idea_1_idea1_clockrou_DP_Mu2_12_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_12_BXINV_25898
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_43 : X_LUT4
    generic map(
      INIT => X"EF45"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_92_57_0,
      ADR2 => N291,
      ADR3 => idea_1_idea1_ke4_12_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_43_25896
    );
  idea_1_idea1_clockrou_DP_Mu2_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_13_F5MUX_25931,
      O => idea_1_idea1_clockrou_DP_Mu2(13)
    );
  idea_1_idea1_clockrou_DP_Mu2_13_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_44_25921,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_34_25929,
      SEL => idea_1_idea1_clockrou_DP_Mu2_13_BXINV_25923,
      O => idea_1_idea1_clockrou_DP_Mu2_13_F5MUX_25931
    );
  idea_1_idea1_clockrou_DP_Mu2_13_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_13_BXINV_25923
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_44 : X_LUT4
    generic map(
      INIT => X"EF45"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_93_57_0,
      ADR2 => N293,
      ADR3 => idea_1_idea1_ke4_13_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_44_25921
    );
  idea_1_idea1_clockrou_DP_Mu2_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_14_F5MUX_25956,
      O => idea_1_idea1_clockrou_DP_Mu2(14)
    );
  idea_1_idea1_clockrou_DP_Mu2_14_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_45_25946,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_35_25954,
      SEL => idea_1_idea1_clockrou_DP_Mu2_14_BXINV_25948,
      O => idea_1_idea1_clockrou_DP_Mu2_14_F5MUX_25956
    );
  idea_1_idea1_clockrou_DP_Mu2_14_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_14_BXINV_25948
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_45 : X_LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      ADR0 => N712_0,
      ADR1 => N711,
      ADR2 => idea_1_idea1_keyge_new_key_46_57_0,
      ADR3 => idea_1_idea1_keyge_new_key_46_21_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_45_25946
    );
  idea_1_idea1_clockrou_DP_Mu2_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_15_F5MUX_25981,
      O => idea_1_idea1_clockrou_DP_Mu2(15)
    );
  idea_1_idea1_clockrou_DP_Mu2_15_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_46_25971,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_36_25979,
      SEL => idea_1_idea1_clockrou_DP_Mu2_15_BXINV_25973,
      O => idea_1_idea1_clockrou_DP_Mu2_15_F5MUX_25981
    );
  idea_1_idea1_clockrou_DP_Mu2_15_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_15_BXINV_25973
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_46 : X_LUT4
    generic map(
      INIT => X"EF45"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_95_57_0,
      ADR2 => N297,
      ADR3 => idea_1_idea1_ke4_15_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_46_25971
    );
  idea_1_idea1_clockrou_DP_Mu2_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_1_F5MUX_26006,
      O => idea_1_idea1_clockrou_DP_Mu2(1)
    );
  idea_1_idea1_clockrou_DP_Mu2_1_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_47_25996,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_37_26004,
      SEL => idea_1_idea1_clockrou_DP_Mu2_1_BXINV_25998,
      O => idea_1_idea1_clockrou_DP_Mu2_1_F5MUX_26006
    );
  idea_1_idea1_clockrou_DP_Mu2_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_1_BXINV_25998
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_47 : X_LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      ADR0 => N715_0,
      ADR1 => N714,
      ADR2 => idea_1_idea1_keyge_new_key_33_21_0,
      ADR3 => idea_1_idea1_keyge_new_key_33_57_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_47_25996
    );
  idea_1_idea1_clockrou_DP_Mu2_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_2_F5MUX_26031,
      O => idea_1_idea1_clockrou_DP_Mu2(2)
    );
  idea_1_idea1_clockrou_DP_Mu2_2_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_48_26021,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_38_26029,
      SEL => idea_1_idea1_clockrou_DP_Mu2_2_BXINV_26023,
      O => idea_1_idea1_clockrou_DP_Mu2_2_F5MUX_26031
    );
  idea_1_idea1_clockrou_DP_Mu2_2_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_2_BXINV_26023
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_48 : X_LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      ADR0 => N718_0,
      ADR1 => N717,
      ADR2 => idea_1_idea1_keyge_new_key_34_21_0,
      ADR3 => idea_1_idea1_keyge_new_key_34_57_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_48_26021
    );
  idea_1_idea1_clockrou_DP_Mu2_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_3_F5MUX_26056,
      O => idea_1_idea1_clockrou_DP_Mu2(3)
    );
  idea_1_idea1_clockrou_DP_Mu2_3_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_49_26046,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_39_26054,
      SEL => idea_1_idea1_clockrou_DP_Mu2_3_BXINV_26048,
      O => idea_1_idea1_clockrou_DP_Mu2_3_F5MUX_26056
    );
  idea_1_idea1_clockrou_DP_Mu2_3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_3_BXINV_26048
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_49 : X_LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      ADR0 => N721_0,
      ADR1 => N720,
      ADR2 => idea_1_idea1_keyge_new_key_35_21_0,
      ADR3 => idea_1_idea1_keyge_new_key_35_57_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_49_26046
    );
  idea_1_idea1_clockrou_DP_Mu2_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_4_F5MUX_26081,
      O => idea_1_idea1_clockrou_DP_Mu2(4)
    );
  idea_1_idea1_clockrou_DP_Mu2_4_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_410_26071,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_310_26079,
      SEL => idea_1_idea1_clockrou_DP_Mu2_4_BXINV_26073,
      O => idea_1_idea1_clockrou_DP_Mu2_4_F5MUX_26081
    );
  idea_1_idea1_clockrou_DP_Mu2_4_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_4_BXINV_26073
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_410 : X_LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      ADR0 => N724_0,
      ADR1 => N723,
      ADR2 => idea_1_idea1_keyge_new_key_36_21_0,
      ADR3 => idea_1_idea1_keyge_new_key_36_57_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_410_26071
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10120_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10120_F5MUX_26106,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10120
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10120_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101202_26097,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101201_26104,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10120_BXINV_26099,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10120_F5MUX_26106
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10120_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(71),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10120_BXINV_26099
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101202 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1099_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1094_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101202_26097
    );
  idea_1_idea1_clockrou_DP_Mu1_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_5_F5MUX_26131,
      O => idea_1_idea1_clockrou_DP_Mu1(5)
    );
  idea_1_idea1_clockrou_DP_Mu1_5_F5MUX : X_MUX2
    port map (
      IA => N821,
      IB => N822,
      SEL => idea_1_idea1_clockrou_DP_Mu1_5_BXINV_26123,
      O => idea_1_idea1_clockrou_DP_Mu1_5_F5MUX_26131
    );
  idea_1_idea1_clockrou_DP_Mu1_5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_5_BXINV_26123
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_10_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_5_0,
      ADR2 => idea_1_idea1_Mux4_5_0,
      ADR3 => VCC,
      O => N821
    );
  idea_1_idea1_clockrou_DP_Mu1_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_6_F5MUX_26156,
      O => idea_1_idea1_clockrou_DP_Mu1(6)
    );
  idea_1_idea1_clockrou_DP_Mu1_6_F5MUX : X_MUX2
    port map (
      IA => N823,
      IB => N824,
      SEL => idea_1_idea1_clockrou_DP_Mu1_6_BXINV_26148,
      O => idea_1_idea1_clockrou_DP_Mu1_6_F5MUX_26156
    );
  idea_1_idea1_clockrou_DP_Mu1_6_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_6_BXINV_26148
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_11_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_6_0,
      ADR2 => idea_1_idea1_Mux4_6_0,
      ADR3 => VCC,
      O => N823
    );
  idea_1_idea1_clockrou_DP_Mu1_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_7_F5MUX_26181,
      O => idea_1_idea1_clockrou_DP_Mu1(7)
    );
  idea_1_idea1_clockrou_DP_Mu1_7_F5MUX : X_MUX2
    port map (
      IA => N825,
      IB => N826,
      SEL => idea_1_idea1_clockrou_DP_Mu1_7_BXINV_26173,
      O => idea_1_idea1_clockrou_DP_Mu1_7_F5MUX_26181
    );
  idea_1_idea1_clockrou_DP_Mu1_7_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_7_BXINV_26173
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_12_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_7_0,
      ADR2 => idea_1_idea1_Mux4_7_0,
      ADR3 => VCC,
      O => N825
    );
  idea_1_idea1_clockrou_DP_Mu1_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_8_F5MUX_26206,
      O => idea_1_idea1_clockrou_DP_Mu1(8)
    );
  idea_1_idea1_clockrou_DP_Mu1_8_F5MUX : X_MUX2
    port map (
      IA => N827,
      IB => N828,
      SEL => idea_1_idea1_clockrou_DP_Mu1_8_BXINV_26198,
      O => idea_1_idea1_clockrou_DP_Mu1_8_F5MUX_26206
    );
  idea_1_idea1_clockrou_DP_Mu1_8_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_8_BXINV_26198
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_13_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_8_0,
      ADR2 => idea_1_idea1_Mux4_8_0,
      ADR3 => VCC,
      O => N827
    );
  idea_1_idea1_clockrou_DP_Mu1_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_9_F5MUX_26231,
      O => idea_1_idea1_clockrou_DP_Mu1(9)
    );
  idea_1_idea1_clockrou_DP_Mu1_9_F5MUX : X_MUX2
    port map (
      IA => N829,
      IB => N830,
      SEL => idea_1_idea1_clockrou_DP_Mu1_9_BXINV_26223,
      O => idea_1_idea1_clockrou_DP_Mu1_9_F5MUX_26231
    );
  idea_1_idea1_clockrou_DP_Mu1_9_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_9_BXINV_26223
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_14_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_9_0,
      ADR2 => idea_1_idea1_Mux4_9_0,
      ADR3 => VCC,
      O => N829
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12120_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12120_F5MUX_26256,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12120
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12120_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121202_26247,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121201_26254,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12120_BXINV_26249,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12120_F5MUX_26256
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12120_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(72),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12120_BXINV_26249
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121202 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1299_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1294_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121202_26247
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30120_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30120_F5MUX_26281,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30120
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30120_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301202_26272,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301201_26279,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30120_BXINV_26274,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30120_F5MUX_26281
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30120_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(66),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30120_BXINV_26274
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301202 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16137_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16132_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301202_26272
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14120_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14120_F5MUX_26306,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14120
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14120_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141202_26297,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141201_26304,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14120_BXINV_26299,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14120_F5MUX_26306
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14120_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(73),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14120_BXINV_26299
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141202 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1499_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1494_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141202_26297
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24120_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24120_F5MUX_26331,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24120
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24120_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O241202_26322,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O241201_26329,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24120_BXINV_26324,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24120_F5MUX_26331
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24120_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(63),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24120_BXINV_26324
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O241202 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2499_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2494,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O241202_26322
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32120_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32120_F5MUX_26356,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32120
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32120_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321202_26347,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321201_26354,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32120_BXINV_26349,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32120_F5MUX_26356
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32120_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(67),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32120_BXINV_26349
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321202 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18137_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18132_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321202_26347
    );
  N831_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N831_F5MUX_26381,
      O => N831
    );
  N831_F5MUX : X_MUX2
    port map (
      IA => N879,
      IB => N880,
      SEL => N831_BXINV_26374,
      O => N831_F5MUX_26381
    );
  N831_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(2),
      O => N831_BXINV_26374
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2120_SW0_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_key(5),
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_key(44),
      O => N880
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2120_SW0_F : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_key(80),
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_key(119),
      O => N879
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26120_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26120_F5MUX_26406,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26120
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26120_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O261202_26397,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O261201_26404,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26120_BXINV_26399,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26120_F5MUX_26406
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26120_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(64),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26120_BXINV_26399
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O261202 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2699_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2694,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O261202_26397
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28120_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28120_F5MUX_26431,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28120
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28120_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281202_26422,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281201_26429,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28120_BXINV_26424,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28120_F5MUX_26431
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28120_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(65),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28120_BXINV_26424
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281202 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2137_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2132_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281202_26422
    );
  idea_1_byte_cntr_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_3_F5MUX_26462,
      O => idea_1_byte_cntr_3_DXMUX_26464
    );
  idea_1_byte_cntr_3_F5MUX : X_MUX2
    port map (
      IA => idea_1_byte_cntr_3_G,
      IB => idea_1_byte_cntr_mux0000_1_1,
      SEL => idea_1_byte_cntr_3_BXINV_26455,
      O => idea_1_byte_cntr_3_F5MUX_26462
    );
  idea_1_byte_cntr_3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_N35,
      O => idea_1_byte_cntr_3_BXINV_26455
    );
  idea_1_byte_cntr_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_or0000_0,
      O => idea_1_byte_cntr_3_SRINV_26444
    );
  idea_1_byte_cntr_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_byte_cntr_3_CLKINV_26443
    );
  idea_1_byte_cntr_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr_not0001_0,
      O => idea_1_byte_cntr_3_CEINV_26442
    );
  N851_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N851_F5MUX_26493,
      O => N851
    );
  N851_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_SW01_26484,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_SW0,
      SEL => N851_BXINV_26486,
      O => N851_F5MUX_26493
    );
  N851_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(0),
      O => N851_BXINV_26486
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_SW02 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => N837,
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => idea_1_key(61),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_SW01_26484
    );
  N623_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N623_F5MUX_26518,
      O => N623
    );
  N623_F5MUX : X_MUX2
    port map (
      IA => N889,
      IB => N890,
      SEL => N623_BXINV_26511,
      O => N623_F5MUX_26518
    );
  N623_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(1),
      O => N623_BXINV_26511
    );
  idea_1_idea1_keyge_new_key_21_36_SW0_F : X_LUT4
    generic map(
      INIT => X"ABEF"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_key(53),
      ADR3 => idea_1_key(60),
      O => N889
    );
  idea_1_idea1_keyge_new_key_21_36_SW0_G : X_LUT4
    generic map(
      INIT => X"ABEF"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_key(67),
      ADR3 => idea_1_key(99),
      O => N890
    );
  N621_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N621_F5MUX_26543,
      O => N621
    );
  N621_F5MUX : X_MUX2
    port map (
      IA => N891,
      IB => N892,
      SEL => N621_BXINV_26536,
      O => N621_F5MUX_26543
    );
  N621_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(1),
      O => N621_BXINV_26536
    );
  idea_1_idea1_keyge_new_key_22_36_SW0_F : X_LUT4
    generic map(
      INIT => X"ABEF"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_key(54),
      ADR3 => idea_1_key(61),
      O => N891
    );
  idea_1_idea1_keyge_new_key_22_36_SW0_G : X_LUT4
    generic map(
      INIT => X"ABEF"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_key(68),
      ADR3 => idea_1_key(100),
      O => N892
    );
  N685_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N685_F5MUX_26568,
      O => N685
    );
  N685_F5MUX : X_MUX2
    port map (
      IA => N747,
      IB => N748,
      SEL => N685_BXINV_26561,
      O => N685_F5MUX_26568
    );
  N685_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N685_BXINV_26561
    );
  idea_1_idea1_keyge_new_key_40_21_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR1 => N705_0,
      ADR2 => N706_0,
      ADR3 => VCC,
      O => N747
    );
  N683_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N683_F5MUX_26593,
      O => N683
    );
  N683_F5MUX : X_MUX2
    port map (
      IA => N745,
      IB => N746,
      SEL => N683_BXINV_26586,
      O => N683_F5MUX_26593
    );
  N683_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N683_BXINV_26586
    );
  idea_1_idea1_keyge_new_key_41_21_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR1 => N702_0,
      ADR2 => N703_0,
      ADR3 => VCC,
      O => N745
    );
  N708_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N708_F5MUX_26618,
      O => N708
    );
  N708_F5MUX : X_MUX2
    port map (
      IA => N781,
      IB => N782,
      SEL => N708_BXINV_26611,
      O => N708_F5MUX_26618
    );
  N708_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N285,
      O => N708_BXINV_26611
    );
  idea_1_idea1_keyge_new_key_32_65_SW0_F : X_LUT4
    generic map(
      INIT => X"D5D5"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_key(42),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => VCC,
      O => N781
    );
  N681_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N681_F5MUX_26643,
      O => N681
    );
  N681_F5MUX : X_MUX2
    port map (
      IA => N743,
      IB => N744,
      SEL => N681_BXINV_26636,
      O => N681_F5MUX_26643
    );
  N681_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N681_BXINV_26636
    );
  idea_1_idea1_keyge_new_key_42_21_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR1 => N699_0,
      ADR2 => N700_0,
      ADR3 => VCC,
      O => N743
    );
  N714_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N714_F5MUX_26668,
      O => N714
    );
  N714_F5MUX : X_MUX2
    port map (
      IA => N785,
      IB => N786,
      SEL => N714_BXINV_26661,
      O => N714_F5MUX_26668
    );
  N714_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N299,
      O => N714_BXINV_26661
    );
  idea_1_idea1_keyge_new_key_33_65_SW0_F : X_LUT4
    generic map(
      INIT => X"D5D5"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_key(43),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => VCC,
      O => N785
    );
  N679_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N679_F5MUX_26693,
      O => N679
    );
  N679_F5MUX : X_MUX2
    port map (
      IA => N741,
      IB => N742,
      SEL => N679_BXINV_26686,
      O => N679_F5MUX_26693
    );
  N679_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N679_BXINV_26686
    );
  idea_1_idea1_keyge_new_key_43_21_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR1 => N696_0,
      ADR2 => N697_0,
      ADR3 => VCC,
      O => N741
    );
  idea_1_txdata_mux0000_0_186_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_0_186_F5MUX_26718,
      O => idea_1_txdata_mux0000_0_186
    );
  idea_1_txdata_mux0000_0_186_F5MUX : X_MUX2
    port map (
      IA => idea_1_txdata_mux0000_0_1862_26708,
      IB => idea_1_txdata_mux0000_0_1861_26716,
      SEL => idea_1_txdata_mux0000_0_186_BXINV_26710,
      O => idea_1_txdata_mux0000_0_186_F5MUX_26718
    );
  idea_1_txdata_mux0000_0_186_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr(2),
      O => idea_1_txdata_mux0000_0_186_BXINV_26710
    );
  idea_1_txdata_mux0000_0_1862 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_2_Q(0),
      ADR2 => idea_1_idea1_clockrou_DP_r_2_Q(8),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_0_1862_26708
    );
  N717_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N717_F5MUX_26743,
      O => N717
    );
  N717_F5MUX : X_MUX2
    port map (
      IA => N787,
      IB => N788,
      SEL => N717_BXINV_26736,
      O => N717_F5MUX_26743
    );
  N717_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N301,
      O => N717_BXINV_26736
    );
  idea_1_idea1_keyge_new_key_34_65_SW0_F : X_LUT4
    generic map(
      INIT => X"D5D5"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_key(44),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => VCC,
      O => N787
    );
  N677_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N677_F5MUX_26768,
      O => N677
    );
  N677_F5MUX : X_MUX2
    port map (
      IA => N739,
      IB => N740,
      SEL => N677_BXINV_26761,
      O => N677_F5MUX_26768
    );
  N677_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N677_BXINV_26761
    );
  idea_1_idea1_keyge_new_key_44_21_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR1 => N693_0,
      ADR2 => N694_0,
      ADR3 => VCC,
      O => N739
    );
  idea_1_txdata_mux0000_1_186_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_1_186_F5MUX_26793,
      O => idea_1_txdata_mux0000_1_186
    );
  idea_1_txdata_mux0000_1_186_F5MUX : X_MUX2
    port map (
      IA => idea_1_txdata_mux0000_1_1862_26783,
      IB => idea_1_txdata_mux0000_1_1861_26791,
      SEL => idea_1_txdata_mux0000_1_186_BXINV_26785,
      O => idea_1_txdata_mux0000_1_186_F5MUX_26793
    );
  idea_1_txdata_mux0000_1_186_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr(2),
      O => idea_1_txdata_mux0000_1_186_BXINV_26785
    );
  idea_1_txdata_mux0000_1_1862 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_2_Q(1),
      ADR2 => idea_1_idea1_clockrou_DP_r_2_Q(9),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_1_1862_26783
    );
  N720_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N720_F5MUX_26818,
      O => N720
    );
  N720_F5MUX : X_MUX2
    port map (
      IA => N789,
      IB => N790,
      SEL => N720_BXINV_26811,
      O => N720_F5MUX_26818
    );
  N720_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N303,
      O => N720_BXINV_26811
    );
  idea_1_idea1_keyge_new_key_35_65_SW0_F : X_LUT4
    generic map(
      INIT => X"D5D5"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_key(45),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => VCC,
      O => N789
    );
  N675_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N675_F5MUX_26843,
      O => N675
    );
  N675_F5MUX : X_MUX2
    port map (
      IA => N737,
      IB => N738,
      SEL => N675_BXINV_26836,
      O => N675_F5MUX_26843
    );
  N675_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N675_BXINV_26836
    );
  idea_1_idea1_keyge_new_key_45_21_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR1 => N690_0,
      ADR2 => N691_0,
      ADR3 => VCC,
      O => N737
    );
  idea_1_txdata_mux0000_2_186_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_2_186_F5MUX_26868,
      O => idea_1_txdata_mux0000_2_186
    );
  idea_1_txdata_mux0000_2_186_F5MUX : X_MUX2
    port map (
      IA => idea_1_txdata_mux0000_2_1862_26858,
      IB => idea_1_txdata_mux0000_2_1861_26866,
      SEL => idea_1_txdata_mux0000_2_186_BXINV_26860,
      O => idea_1_txdata_mux0000_2_186_F5MUX_26868
    );
  idea_1_txdata_mux0000_2_186_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr(2),
      O => idea_1_txdata_mux0000_2_186_BXINV_26860
    );
  idea_1_txdata_mux0000_2_1862 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_2_Q(2),
      ADR2 => idea_1_idea1_clockrou_DP_r_2_Q(10),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_2_1862_26858
    );
  N723_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N723_F5MUX_26893,
      O => N723
    );
  N723_F5MUX : X_MUX2
    port map (
      IA => N791,
      IB => N792,
      SEL => N723_BXINV_26886,
      O => N723_F5MUX_26893
    );
  N723_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N305,
      O => N723_BXINV_26886
    );
  idea_1_idea1_keyge_new_key_36_65_SW0_F : X_LUT4
    generic map(
      INIT => X"D5D5"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_key(46),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => VCC,
      O => N791
    );
  idea_1_txdata_mux0000_3_186_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_3_186_F5MUX_26918,
      O => idea_1_txdata_mux0000_3_186
    );
  idea_1_txdata_mux0000_3_186_F5MUX : X_MUX2
    port map (
      IA => idea_1_txdata_mux0000_3_1862_26908,
      IB => idea_1_txdata_mux0000_3_1861_26916,
      SEL => idea_1_txdata_mux0000_3_186_BXINV_26910,
      O => idea_1_txdata_mux0000_3_186_F5MUX_26918
    );
  idea_1_txdata_mux0000_3_186_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr(2),
      O => idea_1_txdata_mux0000_3_186_BXINV_26910
    );
  idea_1_txdata_mux0000_3_1862 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_2_Q(3),
      ADR2 => idea_1_idea1_clockrou_DP_r_2_Q(11),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_3_1862_26908
    );
  N726_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N726_F5MUX_26943,
      O => N726
    );
  N726_F5MUX : X_MUX2
    port map (
      IA => N793,
      IB => N794,
      SEL => N726_BXINV_26936,
      O => N726_F5MUX_26943
    );
  N726_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N307,
      O => N726_BXINV_26936
    );
  idea_1_idea1_keyge_new_key_37_65_SW0_F : X_LUT4
    generic map(
      INIT => X"D5D5"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_key(47),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => VCC,
      O => N793
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O232_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O232_F5MUX_26968,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O232
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O232_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2322_26959,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2321_26966,
      SEL => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O232_BXINV_26961,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O232_F5MUX_26968
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O232_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_key(74),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O232_BXINV_26961
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2322 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O211_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2322_26959
    );
  idea_1_txdata_mux0000_4_186_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_4_186_F5MUX_26993,
      O => idea_1_txdata_mux0000_4_186
    );
  idea_1_txdata_mux0000_4_186_F5MUX : X_MUX2
    port map (
      IA => idea_1_txdata_mux0000_4_1862_26983,
      IB => idea_1_txdata_mux0000_4_1861_26991,
      SEL => idea_1_txdata_mux0000_4_186_BXINV_26985,
      O => idea_1_txdata_mux0000_4_186_F5MUX_26993
    );
  idea_1_txdata_mux0000_4_186_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr(2),
      O => idea_1_txdata_mux0000_4_186_BXINV_26985
    );
  idea_1_txdata_mux0000_4_1862 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_2_Q(4),
      ADR2 => idea_1_idea1_clockrou_DP_r_2_Q(12),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_4_1862_26983
    );
  N729_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N729_F5MUX_27018,
      O => N729
    );
  N729_F5MUX : X_MUX2
    port map (
      IA => N795,
      IB => N796,
      SEL => N729_BXINV_27011,
      O => N729_F5MUX_27018
    );
  N729_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N309,
      O => N729_BXINV_27011
    );
  idea_1_idea1_keyge_new_key_38_65_SW0_F : X_LUT4
    generic map(
      INIT => X"D5D5"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_key(48),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => VCC,
      O => N795
    );
  N711_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N711_F5MUX_27043,
      O => N711
    );
  N711_F5MUX : X_MUX2
    port map (
      IA => N783,
      IB => N784,
      SEL => N711_BXINV_27036,
      O => N711_F5MUX_27043
    );
  N711_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N295,
      O => N711_BXINV_27036
    );
  idea_1_idea1_keyge_new_key_46_65_SW0_F : X_LUT4
    generic map(
      INIT => X"D5D5"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_key(56),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => VCC,
      O => N783
    );
  idea_1_txdata_mux0000_5_186_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_5_186_F5MUX_27068,
      O => idea_1_txdata_mux0000_5_186
    );
  idea_1_txdata_mux0000_5_186_F5MUX : X_MUX2
    port map (
      IA => idea_1_txdata_mux0000_5_1862_27058,
      IB => idea_1_txdata_mux0000_5_1861_27066,
      SEL => idea_1_txdata_mux0000_5_186_BXINV_27060,
      O => idea_1_txdata_mux0000_5_186_F5MUX_27068
    );
  idea_1_txdata_mux0000_5_186_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr(2),
      O => idea_1_txdata_mux0000_5_186_BXINV_27060
    );
  idea_1_txdata_mux0000_5_1862 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_2_Q(5),
      ADR2 => idea_1_idea1_clockrou_DP_r_2_Q(13),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_5_1862_27058
    );
  N732_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N732_F5MUX_27093,
      O => N732
    );
  N732_F5MUX : X_MUX2
    port map (
      IA => N797,
      IB => N798,
      SEL => N732_BXINV_27086,
      O => N732_F5MUX_27093
    );
  N732_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N311,
      O => N732_BXINV_27086
    );
  idea_1_idea1_keyge_new_key_39_65_SW0_F : X_LUT4
    generic map(
      INIT => X"D5D5"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_key(49),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => VCC,
      O => N797
    );
  N673_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N673_F5MUX_27118,
      O => N673
    );
  N673_F5MUX : X_MUX2
    port map (
      IA => N735,
      IB => N736,
      SEL => N673_BXINV_27111,
      O => N673_F5MUX_27118
    );
  N673_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N673_BXINV_27111
    );
  idea_1_idea1_keyge_new_key_47_57_SW0_F : X_LUT4
    generic map(
      INIT => X"2727"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR1 => N688_0,
      ADR2 => N687_0,
      ADR3 => VCC,
      O => N735
    );
  idea_1_idea1_clockrou_DP_Mu2_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_5_F5MUX_27143,
      O => idea_1_idea1_clockrou_DP_Mu2(5)
    );
  idea_1_idea1_clockrou_DP_Mu2_5_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_411_27133,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_311_27141,
      SEL => idea_1_idea1_clockrou_DP_Mu2_5_BXINV_27135,
      O => idea_1_idea1_clockrou_DP_Mu2_5_F5MUX_27143
    );
  idea_1_idea1_clockrou_DP_Mu2_5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_5_BXINV_27135
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_411 : X_LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      ADR0 => N727_0,
      ADR1 => N726,
      ADR2 => idea_1_idea1_keyge_new_key_37_21_0,
      ADR3 => idea_1_idea1_keyge_new_key_37_57_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_411_27133
    );
  idea_1_idea1_clockrou_DP_Mu2_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_6_F5MUX_27168,
      O => idea_1_idea1_clockrou_DP_Mu2(6)
    );
  idea_1_idea1_clockrou_DP_Mu2_6_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_412_27158,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_312_27166,
      SEL => idea_1_idea1_clockrou_DP_Mu2_6_BXINV_27160,
      O => idea_1_idea1_clockrou_DP_Mu2_6_F5MUX_27168
    );
  idea_1_idea1_clockrou_DP_Mu2_6_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_6_BXINV_27160
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_412 : X_LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      ADR0 => N730_0,
      ADR1 => N729,
      ADR2 => idea_1_idea1_keyge_new_key_38_21_0,
      ADR3 => idea_1_idea1_keyge_new_key_38_57_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_412_27158
    );
  idea_1_idea1_clockrou_DP_Mu2_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_7_F5MUX_27193,
      O => idea_1_idea1_clockrou_DP_Mu2(7)
    );
  idea_1_idea1_clockrou_DP_Mu2_7_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_413_27183,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_313_27191,
      SEL => idea_1_idea1_clockrou_DP_Mu2_7_BXINV_27185,
      O => idea_1_idea1_clockrou_DP_Mu2_7_F5MUX_27193
    );
  idea_1_idea1_clockrou_DP_Mu2_7_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_7_BXINV_27185
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_413 : X_LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      ADR0 => N733_0,
      ADR1 => N732,
      ADR2 => idea_1_idea1_keyge_new_key_39_21_0,
      ADR3 => idea_1_idea1_keyge_new_key_39_57_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_413_27183
    );
  idea_1_idea1_clockrou_DP_Mu2_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_8_F5MUX_27218,
      O => idea_1_idea1_clockrou_DP_Mu2(8)
    );
  idea_1_idea1_clockrou_DP_Mu2_8_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_414_27208,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_314_27216,
      SEL => idea_1_idea1_clockrou_DP_Mu2_8_BXINV_27210,
      O => idea_1_idea1_clockrou_DP_Mu2_8_F5MUX_27218
    );
  idea_1_idea1_clockrou_DP_Mu2_8_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_8_BXINV_27210
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_414 : X_LUT4
    generic map(
      INIT => X"EF45"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_88_57_0,
      ADR2 => N313,
      ADR3 => idea_1_idea1_ke4_8_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_414_27208
    );
  idea_1_idea1_clockrou_DP_Mu2_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_9_F5MUX_27243,
      O => idea_1_idea1_clockrou_DP_Mu2(9)
    );
  idea_1_idea1_clockrou_DP_Mu2_9_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_415_27233,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_315_27241,
      SEL => idea_1_idea1_clockrou_DP_Mu2_9_BXINV_27235,
      O => idea_1_idea1_clockrou_DP_Mu2_9_F5MUX_27243
    );
  idea_1_idea1_clockrou_DP_Mu2_9_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_9_BXINV_27235
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_415 : X_LUT4
    generic map(
      INIT => X"EF45"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_keyge_new_key_89_57_0,
      ADR2 => N315,
      ADR3 => idea_1_idea1_ke4_9_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_415_27233
    );
  idea_1_txdata_mux0000_6_186_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_6_186_F5MUX_27268,
      O => idea_1_txdata_mux0000_6_186
    );
  idea_1_txdata_mux0000_6_186_F5MUX : X_MUX2
    port map (
      IA => idea_1_txdata_mux0000_6_1862_27258,
      IB => idea_1_txdata_mux0000_6_1861_27266,
      SEL => idea_1_txdata_mux0000_6_186_BXINV_27260,
      O => idea_1_txdata_mux0000_6_186_F5MUX_27268
    );
  idea_1_txdata_mux0000_6_186_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr(2),
      O => idea_1_txdata_mux0000_6_186_BXINV_27260
    );
  idea_1_txdata_mux0000_6_1862 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_2_Q(6),
      ADR2 => idea_1_idea1_clockrou_DP_r_2_Q(14),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_6_1862_27258
    );
  N285_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N285_F5MUX_27293,
      O => N285
    );
  N285_F5MUX : X_MUX2
    port map (
      IA => N749,
      IB => N750,
      SEL => N285_BXINV_27286,
      O => N285_F5MUX_27293
    );
  N285_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N285_BXINV_27286
    );
  idea_1_idea1_keyge_new_key_80_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR1 => N618_0,
      ADR2 => N619_0,
      ADR3 => VCC,
      O => N749
    );
  idea_1_txdata_mux0000_7_186_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_txdata_mux0000_7_186_F5MUX_27318,
      O => idea_1_txdata_mux0000_7_186
    );
  idea_1_txdata_mux0000_7_186_F5MUX : X_MUX2
    port map (
      IA => idea_1_txdata_mux0000_7_1862_27308,
      IB => idea_1_txdata_mux0000_7_1861_27316,
      SEL => idea_1_txdata_mux0000_7_186_BXINV_27310,
      O => idea_1_txdata_mux0000_7_186_F5MUX_27318
    );
  idea_1_txdata_mux0000_7_186_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_byte_cntr(2),
      O => idea_1_txdata_mux0000_7_186_BXINV_27310
    );
  idea_1_txdata_mux0000_7_1862 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_2_Q(7),
      ADR2 => idea_1_idea1_clockrou_DP_r_2_Q(15),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_7_1862_27308
    );
  N299_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N299_F5MUX_27343,
      O => N299
    );
  N299_F5MUX : X_MUX2
    port map (
      IA => N763,
      IB => N764,
      SEL => N299_BXINV_27336,
      O => N299_F5MUX_27343
    );
  N299_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N299_BXINV_27336
    );
  idea_1_idea1_keyge_new_key_81_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR1 => N615_0,
      ADR2 => N616_0,
      ADR3 => VCC,
      O => N763
    );
  N301_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N301_F5MUX_27368,
      O => N301
    );
  N301_F5MUX : X_MUX2
    port map (
      IA => N765,
      IB => N766,
      SEL => N301_BXINV_27361,
      O => N301_F5MUX_27368
    );
  N301_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N301_BXINV_27361
    );
  idea_1_idea1_keyge_new_key_82_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR1 => N612_0,
      ADR2 => N613_0,
      ADR3 => VCC,
      O => N765
    );
  N287_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N287_F5MUX_27393,
      O => N287
    );
  N287_F5MUX : X_MUX2
    port map (
      IA => N751,
      IB => N752,
      SEL => N287_BXINV_27386,
      O => N287_F5MUX_27393
    );
  N287_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N287_BXINV_27386
    );
  idea_1_idea1_keyge_new_key_90_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(2),
      ADR1 => N588_0,
      ADR2 => N589_0,
      ADR3 => VCC,
      O => N751
    );
  idea_1_idea1_clockrou_DP_Mu1_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_10_F5MUX_27418,
      O => idea_1_idea1_clockrou_DP_Mu1(10)
    );
  idea_1_idea1_clockrou_DP_Mu1_10_F5MUX : X_MUX2
    port map (
      IA => N801,
      IB => N802,
      SEL => idea_1_idea1_clockrou_DP_Mu1_10_BXINV_27410,
      O => idea_1_idea1_clockrou_DP_Mu1_10_F5MUX_27418
    );
  idea_1_idea1_clockrou_DP_Mu1_10_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_10_BXINV_27410
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_10_0,
      ADR2 => idea_1_idea1_Mux4_10_0,
      ADR3 => VCC,
      O => N801
    );
  idea_1_idea1_clockrou_DP_Mu1_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_11_F5MUX_27443,
      O => idea_1_idea1_clockrou_DP_Mu1(11)
    );
  idea_1_idea1_clockrou_DP_Mu1_11_F5MUX : X_MUX2
    port map (
      IA => N803,
      IB => N804,
      SEL => idea_1_idea1_clockrou_DP_Mu1_11_BXINV_27435,
      O => idea_1_idea1_clockrou_DP_Mu1_11_F5MUX_27443
    );
  idea_1_idea1_clockrou_DP_Mu1_11_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_11_BXINV_27435
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_1_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_11_0,
      ADR2 => idea_1_idea1_Mux4_11_0,
      ADR3 => VCC,
      O => N803
    );
  idea_1_idea1_clockrou_DP_Mu1_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_12_F5MUX_27468,
      O => idea_1_idea1_clockrou_DP_Mu1(12)
    );
  idea_1_idea1_clockrou_DP_Mu1_12_F5MUX : X_MUX2
    port map (
      IA => N805,
      IB => N806,
      SEL => idea_1_idea1_clockrou_DP_Mu1_12_BXINV_27460,
      O => idea_1_idea1_clockrou_DP_Mu1_12_F5MUX_27468
    );
  idea_1_idea1_clockrou_DP_Mu1_12_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_12_BXINV_27460
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_2_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_12_0,
      ADR2 => idea_1_idea1_Mux4_12_0,
      ADR3 => VCC,
      O => N805
    );
  idea_1_idea1_clockrou_DP_Mu1_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_13_F5MUX_27493,
      O => idea_1_idea1_clockrou_DP_Mu1(13)
    );
  idea_1_idea1_clockrou_DP_Mu1_13_F5MUX : X_MUX2
    port map (
      IA => N807,
      IB => N808,
      SEL => idea_1_idea1_clockrou_DP_Mu1_13_BXINV_27485,
      O => idea_1_idea1_clockrou_DP_Mu1_13_F5MUX_27493
    );
  idea_1_idea1_clockrou_DP_Mu1_13_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_13_BXINV_27485
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_3_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_13_0,
      ADR2 => idea_1_idea1_Mux4_13_0,
      ADR3 => VCC,
      O => N807
    );
  idea_1_idea1_clockrou_DP_Mu1_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_14_F5MUX_27518,
      O => idea_1_idea1_clockrou_DP_Mu1(14)
    );
  idea_1_idea1_clockrou_DP_Mu1_14_F5MUX : X_MUX2
    port map (
      IA => N809,
      IB => N810,
      SEL => idea_1_idea1_clockrou_DP_Mu1_14_BXINV_27510,
      O => idea_1_idea1_clockrou_DP_Mu1_14_F5MUX_27518
    );
  idea_1_idea1_clockrou_DP_Mu1_14_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_14_BXINV_27510
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_4_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_14_0,
      ADR2 => idea_1_idea1_Mux4_14_0,
      ADR3 => VCC,
      O => N809
    );
  idea_1_idea1_clockrou_DP_Mu1_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_15_F5MUX_27543,
      O => idea_1_idea1_clockrou_DP_Mu1(15)
    );
  idea_1_idea1_clockrou_DP_Mu1_15_F5MUX : X_MUX2
    port map (
      IA => N811,
      IB => N812,
      SEL => idea_1_idea1_clockrou_DP_Mu1_15_BXINV_27535,
      O => idea_1_idea1_clockrou_DP_Mu1_15_F5MUX_27543
    );
  idea_1_idea1_clockrou_DP_Mu1_15_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_15_BXINV_27535
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_5_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_15_0,
      ADR2 => idea_1_idea1_Mux4_15_0,
      ADR3 => VCC,
      O => N811
    );
  idea_1_idea1_clockrou_DP_Mu1_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_1_F5MUX_27568,
      O => idea_1_idea1_clockrou_DP_Mu1(1)
    );
  idea_1_idea1_clockrou_DP_Mu1_1_F5MUX : X_MUX2
    port map (
      IA => N813,
      IB => N814,
      SEL => idea_1_idea1_clockrou_DP_Mu1_1_BXINV_27560,
      O => idea_1_idea1_clockrou_DP_Mu1_1_F5MUX_27568
    );
  idea_1_idea1_clockrou_DP_Mu1_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_1_BXINV_27560
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_6_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_1_0,
      ADR2 => idea_1_idea1_Mux4_1_0,
      ADR3 => VCC,
      O => N813
    );
  idea_1_idea1_clockrou_DP_Mu1_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_2_F5MUX_27593,
      O => idea_1_idea1_clockrou_DP_Mu1(2)
    );
  idea_1_idea1_clockrou_DP_Mu1_2_F5MUX : X_MUX2
    port map (
      IA => N815,
      IB => N816,
      SEL => idea_1_idea1_clockrou_DP_Mu1_2_BXINV_27585,
      O => idea_1_idea1_clockrou_DP_Mu1_2_F5MUX_27593
    );
  idea_1_idea1_clockrou_DP_Mu1_2_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_2_BXINV_27585
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_7_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_2_0,
      ADR2 => idea_1_idea1_Mux4_2_0,
      ADR3 => VCC,
      O => N815
    );
  idea_1_idea1_clockrou_DP_Mu1_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_3_F5MUX_27618,
      O => idea_1_idea1_clockrou_DP_Mu1(3)
    );
  idea_1_idea1_clockrou_DP_Mu1_3_F5MUX : X_MUX2
    port map (
      IA => N817,
      IB => N818,
      SEL => idea_1_idea1_clockrou_DP_Mu1_3_BXINV_27610,
      O => idea_1_idea1_clockrou_DP_Mu1_3_F5MUX_27618
    );
  idea_1_idea1_clockrou_DP_Mu1_3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_3_BXINV_27610
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_8_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_3_0,
      ADR2 => idea_1_idea1_Mux4_3_0,
      ADR3 => VCC,
      O => N817
    );
  idea_1_idea1_clockrou_DP_Mu1_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu1_4_F5MUX_27643,
      O => idea_1_idea1_clockrou_DP_Mu1(4)
    );
  idea_1_idea1_clockrou_DP_Mu1_4_F5MUX : X_MUX2
    port map (
      IA => N819,
      IB => N820,
      SEL => idea_1_idea1_clockrou_DP_Mu1_4_BXINV_27635,
      O => idea_1_idea1_clockrou_DP_Mu1_4_F5MUX_27643
    );
  idea_1_idea1_clockrou_DP_Mu1_4_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu1_4_BXINV_27635
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_9_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux1_4_0,
      ADR2 => idea_1_idea1_Mux4_4_0,
      ADR3 => VCC,
      O => N819
    );
  N303_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N303_F5MUX_27668,
      O => N303
    );
  N303_F5MUX : X_MUX2
    port map (
      IA => N767,
      IB => N768,
      SEL => N303_BXINV_27661,
      O => N303_F5MUX_27668
    );
  N303_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N303_BXINV_27661
    );
  idea_1_idea1_keyge_new_key_83_65_SW0_F : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR1 => N610_0,
      ADR2 => N609_0,
      ADR3 => VCC,
      O => N767
    );
  N289_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N289_F5MUX_27693,
      O => N289
    );
  N289_F5MUX : X_MUX2
    port map (
      IA => N753,
      IB => N754,
      SEL => N289_BXINV_27686,
      O => N289_F5MUX_27693
    );
  N289_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N289_BXINV_27686
    );
  idea_1_idea1_keyge_new_key_91_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(2),
      ADR1 => N585_0,
      ADR2 => N586_0,
      ADR3 => VCC,
      O => N753
    );
  idea_1_LEDs_3_mux00009_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_LEDs_3_mux00009_F5MUX_27718,
      O => idea_1_LEDs_3_mux00009
    );
  idea_1_LEDs_3_mux00009_F5MUX : X_MUX2
    port map (
      IA => idea_1_LEDs_3_mux000091_27705,
      IB => idea_1_LEDs_3_mux00009_F,
      SEL => idea_1_LEDs_3_mux00009_BXINV_27707,
      O => idea_1_LEDs_3_mux00009_F5MUX_27718
    );
  idea_1_LEDs_3_mux00009_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd3_8241,
      O => idea_1_LEDs_3_mux00009_BXINV_27707
    );
  idea_1_LEDs_3_mux000091 : X_LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd11_8256,
      ADR1 => idea_1_state_FSM_FFd2_8338,
      ADR2 => idea_1_state_FSM_FFd10_8255,
      ADR3 => idea_1_state_FSM_FFd1_8828,
      O => idea_1_LEDs_3_mux000091_27705
    );
  N305_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N305_F5MUX_27743,
      O => N305
    );
  N305_F5MUX : X_MUX2
    port map (
      IA => N769,
      IB => N770,
      SEL => N305_BXINV_27736,
      O => N305_F5MUX_27743
    );
  N305_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N305_BXINV_27736
    );
  idea_1_idea1_keyge_new_key_84_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR1 => N606_0,
      ADR2 => N607_0,
      ADR3 => VCC,
      O => N769
    );
  N291_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N291_F5MUX_27768,
      O => N291
    );
  N291_F5MUX : X_MUX2
    port map (
      IA => N755,
      IB => N756,
      SEL => N291_BXINV_27761,
      O => N291_F5MUX_27768
    );
  N291_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N291_BXINV_27761
    );
  idea_1_idea1_keyge_new_key_92_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(2),
      ADR1 => N582_0,
      ADR2 => N583_0,
      ADR3 => VCC,
      O => N755
    );
  N853_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N853_F5MUX_27793,
      O => N853
    );
  N853_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_SW01_27784,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_SW0,
      SEL => N853_BXINV_27786,
      O => N853_F5MUX_27793
    );
  N853_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(0),
      O => N853_BXINV_27786
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_SW02 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => N839,
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => idea_1_key(62),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_SW01_27784
    );
  N307_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N307_F5MUX_27818,
      O => N307
    );
  N307_F5MUX : X_MUX2
    port map (
      IA => N771,
      IB => N772,
      SEL => N307_BXINV_27811,
      O => N307_F5MUX_27818
    );
  N307_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N307_BXINV_27811
    );
  idea_1_idea1_keyge_new_key_85_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR1 => N603_0,
      ADR2 => N604_0,
      ADR3 => VCC,
      O => N771
    );
  N293_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N293_F5MUX_27843,
      O => N293
    );
  N293_F5MUX : X_MUX2
    port map (
      IA => N757,
      IB => N758,
      SEL => N293_BXINV_27836,
      O => N293_F5MUX_27843
    );
  N293_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N293_BXINV_27836
    );
  idea_1_idea1_keyge_new_key_93_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(2),
      ADR1 => N579_0,
      ADR2 => N580_0,
      ADR3 => VCC,
      O => N757
    );
  idea_1_state_FSM_FFd11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd11_F5MUX_27875,
      O => idea_1_state_FSM_FFd11_DXMUX_27877
    );
  idea_1_state_FSM_FFd11_F5MUX : X_MUX2
    port map (
      IA => idea_1_state_FSM_FFd11_In11_27862,
      IB => idea_1_state_FSM_FFd12_rt_27873,
      SEL => idea_1_state_FSM_FFd11_BXINV_27865,
      O => idea_1_state_FSM_FFd11_F5MUX_27875
    );
  idea_1_state_FSM_FFd11_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxdatardy_8225,
      O => idea_1_state_FSM_FFd11_BXINV_27865
    );
  idea_1_state_FSM_FFd11_REVUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_N52,
      O => idea_1_state_FSM_FFd11_REVUSED_27864
    );
  idea_1_state_FSM_FFd11_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_state_FSM_FFd11_SRINV_27856
    );
  idea_1_state_FSM_FFd11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_state_FSM_FFd11_CLKINV_27855
    );
  idea_1_state_FSM_FFd11_In11 : X_LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd12_8896,
      ADR1 => idea_1_state_cmp_eq0000,
      ADR2 => idea_1_state_FSM_FFd8_8243,
      ADR3 => idea_1_state_FSM_FFd11_8256,
      O => idea_1_state_FSM_FFd11_In11_27862
    );
  idea_1_idea1_clockrou_DP_Mu2_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu2_0_F5MUX_27906,
      O => idea_1_idea1_clockrou_DP_Mu2(0)
    );
  idea_1_idea1_clockrou_DP_Mu2_0_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_4_27896,
      IB => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_3_27904,
      SEL => idea_1_idea1_clockrou_DP_Mu2_0_BXINV_27898,
      O => idea_1_idea1_clockrou_DP_Mu2_0_F5MUX_27906
    );
  idea_1_idea1_clockrou_DP_Mu2_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu2_0_BXINV_27898
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_4 : X_LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      ADR0 => N709_0,
      ADR1 => N708,
      ADR2 => idea_1_idea1_keyge_new_key_32_21_0,
      ADR3 => idea_1_idea1_keyge_new_key_32_57_0,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_4_27896
    );
  N309_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N309_F5MUX_27931,
      O => N309
    );
  N309_F5MUX : X_MUX2
    port map (
      IA => N773,
      IB => N774,
      SEL => N309_BXINV_27924,
      O => N309_F5MUX_27931
    );
  N309_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N309_BXINV_27924
    );
  idea_1_idea1_keyge_new_key_86_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR1 => N600_0,
      ADR2 => N601_0,
      ADR3 => VCC,
      O => N773
    );
  N295_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N295_F5MUX_27956,
      O => N295
    );
  N295_F5MUX : X_MUX2
    port map (
      IA => N759,
      IB => N760,
      SEL => N295_BXINV_27949,
      O => N295_F5MUX_27956
    );
  N295_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N295_BXINV_27949
    );
  idea_1_idea1_keyge_new_key_94_65_SW0_F : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR1 => N577_0,
      ADR2 => N576_0,
      ADR3 => VCC,
      O => N759
    );
  N311_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N311_F5MUX_27981,
      O => N311
    );
  N311_F5MUX : X_MUX2
    port map (
      IA => N775,
      IB => N776,
      SEL => N311_BXINV_27974,
      O => N311_F5MUX_27981
    );
  N311_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N311_BXINV_27974
    );
  idea_1_idea1_keyge_new_key_87_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR1 => N597_0,
      ADR2 => N598_0,
      ADR3 => VCC,
      O => N775
    );
  N297_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N297_F5MUX_28006,
      O => N297
    );
  N297_F5MUX : X_MUX2
    port map (
      IA => N761,
      IB => N762,
      SEL => N297_BXINV_27999,
      O => N297_F5MUX_28006
    );
  N297_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N297_BXINV_27999
    );
  idea_1_idea1_keyge_new_key_95_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(2),
      ADR1 => N573_0,
      ADR2 => N574_0,
      ADR3 => VCC,
      O => N761
    );
  N313_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N313_F5MUX_28031,
      O => N313
    );
  N313_F5MUX : X_MUX2
    port map (
      IA => N777,
      IB => N778,
      SEL => N313_BXINV_28024,
      O => N313_F5MUX_28031
    );
  N313_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N313_BXINV_28024
    );
  idea_1_idea1_keyge_new_key_88_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR1 => N594_0,
      ADR2 => N595_0,
      ADR3 => VCC,
      O => N777
    );
  N837_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N837_F5MUX_28056,
      O => N837
    );
  N837_F5MUX : X_MUX2
    port map (
      IA => N885,
      IB => N886,
      SEL => N837_BXINV_28049,
      O => N837_F5MUX_28056
    );
  N837_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(2),
      O => N837_BXINV_28049
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20120_SW0_F : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_key(83),
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_key(122),
      O => N885
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20120_SW0_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_key(8),
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_key(47),
      O => N886
    );
  N315_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N315_F5MUX_28081,
      O => N315
    );
  N315_F5MUX : X_MUX2
    port map (
      IA => N779,
      IB => N780,
      SEL => N315_BXINV_28074,
      O => N315_F5MUX_28081
    );
  N315_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(3),
      O => N315_BXINV_28074
    );
  idea_1_idea1_keyge_new_key_89_65_SW0_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(2),
      ADR1 => N591_0,
      ADR2 => N592_0,
      ADR3 => VCC,
      O => N779
    );
  N839_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N839_F5MUX_28106,
      O => N839
    );
  N839_F5MUX : X_MUX2
    port map (
      IA => N887,
      IB => N888,
      SEL => N839_BXINV_28099,
      O => N839_F5MUX_28106
    );
  N839_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(2),
      O => N839_BXINV_28099
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22120_SW0_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_key(9),
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_key(48),
      O => N888
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22120_SW0_F : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_key(84),
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_key(123),
      O => N887
    );
  N833_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N833_F5MUX_28131,
      O => N833
    );
  N833_F5MUX : X_MUX2
    port map (
      IA => N881,
      IB => N882,
      SEL => N833_BXINV_28124,
      O => N833_F5MUX_28131
    );
  N833_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(2),
      O => N833_BXINV_28124
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16120_SW0_F : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_key(81),
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_key(120),
      O => N881
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16120_SW0_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_key(6),
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_key(45),
      O => N882
    );
  idea_1_read_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_read_F5MUX_28160,
      O => idea_1_read_DXMUX_28162
    );
  idea_1_read_F5MUX : X_MUX2
    port map (
      IA => idea_1_read_mux00001_28147,
      IB => idea_1_read_F,
      SEL => idea_1_read_BXINV_28149,
      O => idea_1_read_F5MUX_28160
    );
  idea_1_read_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd9_8258,
      O => idea_1_read_BXINV_28149
    );
  idea_1_read_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_read_SRINV_28142
    );
  idea_1_read_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_read_CLKINV_28141
    );
  idea_1_read_mux00001 : X_LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      ADR0 => idea_1_read_8804,
      ADR1 => idea_1_state_FSM_FFd12_8896,
      ADR2 => idea_1_state_FSM_FFd10_8255,
      ADR3 => idea_1_state_FSM_FFd11_8256,
      O => idea_1_read_mux00001_28147
    );
  N835_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N835_F5MUX_28190,
      O => N835
    );
  N835_F5MUX : X_MUX2
    port map (
      IA => N883,
      IB => N884,
      SEL => N835_BXINV_28183,
      O => N835_F5MUX_28190
    );
  N835_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(2),
      O => N835_BXINV_28183
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18120_SW0_F : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_key(82),
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_key(121),
      O => N883
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18120_SW0_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_key(7),
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_key(46),
      O => N884
    );
  N847_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N847_F5MUX_28215,
      O => N847
    );
  N847_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_SW01_28206,
      IB => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_SW0,
      SEL => N847_BXINV_28208,
      O => N847_F5MUX_28215
    );
  N847_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin(0),
      O => N847_BXINV_28208
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_SW02 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => N833,
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => idea_1_key(59),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_SW01_28206
    );
  idea_1_idea1_clockrou_DP_Mu3_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_5_F5MUX_28240,
      O => idea_1_idea1_clockrou_DP_Mu3(5)
    );
  idea_1_idea1_clockrou_DP_Mu3_5_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_411_28230,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_311_28238,
      SEL => idea_1_idea1_clockrou_DP_Mu3_5_BXINV_28232,
      O => idea_1_idea1_clockrou_DP_Mu3_5_F5MUX_28240
    );
  idea_1_idea1_clockrou_DP_Mu3_5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_5_BXINV_28232
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_411 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_5_0,
      ADR2 => idea_1_idea1_Mux2_5_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_411_28230
    );
  idea_1_idea1_clockrou_DP_Mu3_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_6_F5MUX_28265,
      O => idea_1_idea1_clockrou_DP_Mu3(6)
    );
  idea_1_idea1_clockrou_DP_Mu3_6_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_412_28255,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_312_28263,
      SEL => idea_1_idea1_clockrou_DP_Mu3_6_BXINV_28257,
      O => idea_1_idea1_clockrou_DP_Mu3_6_F5MUX_28265
    );
  idea_1_idea1_clockrou_DP_Mu3_6_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_6_BXINV_28257
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_412 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_6_0,
      ADR2 => idea_1_idea1_Mux2_6_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_412_28255
    );
  idea_1_idea1_clockrou_DP_Mu3_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_7_F5MUX_28290,
      O => idea_1_idea1_clockrou_DP_Mu3(7)
    );
  idea_1_idea1_clockrou_DP_Mu3_7_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_413_28280,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_313_28288,
      SEL => idea_1_idea1_clockrou_DP_Mu3_7_BXINV_28282,
      O => idea_1_idea1_clockrou_DP_Mu3_7_F5MUX_28290
    );
  idea_1_idea1_clockrou_DP_Mu3_7_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_7_BXINV_28282
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_413 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_7_0,
      ADR2 => idea_1_idea1_Mux2_7_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_413_28280
    );
  idea_1_idea1_clockrou_DP_Mu3_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_8_F5MUX_28315,
      O => idea_1_idea1_clockrou_DP_Mu3(8)
    );
  idea_1_idea1_clockrou_DP_Mu3_8_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_414_28305,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_314_28313,
      SEL => idea_1_idea1_clockrou_DP_Mu3_8_BXINV_28307,
      O => idea_1_idea1_clockrou_DP_Mu3_8_F5MUX_28315
    );
  idea_1_idea1_clockrou_DP_Mu3_8_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_8_BXINV_28307
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_414 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_8_0,
      ADR2 => idea_1_idea1_Mux2_8_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_414_28305
    );
  idea_1_idea1_clockrou_DP_Mu3_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_9_F5MUX_28340,
      O => idea_1_idea1_clockrou_DP_Mu3(9)
    );
  idea_1_idea1_clockrou_DP_Mu3_9_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_415_28330,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_315_28338,
      SEL => idea_1_idea1_clockrou_DP_Mu3_9_BXINV_28332,
      O => idea_1_idea1_clockrou_DP_Mu3_9_F5MUX_28340
    );
  idea_1_idea1_clockrou_DP_Mu3_9_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_9_BXINV_28332
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_415 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_9_0,
      ADR2 => idea_1_idea1_Mux2_9_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_415_28330
    );
  idea_1_idea1_clockrou_DP_Mu3_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_10_F5MUX_28365,
      O => idea_1_idea1_clockrou_DP_Mu3(10)
    );
  idea_1_idea1_clockrou_DP_Mu3_10_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_41_28355,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_31_28363,
      SEL => idea_1_idea1_clockrou_DP_Mu3_10_BXINV_28357,
      O => idea_1_idea1_clockrou_DP_Mu3_10_F5MUX_28365
    );
  idea_1_idea1_clockrou_DP_Mu3_10_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_10_BXINV_28357
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_41 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_10_0,
      ADR2 => idea_1_idea1_Mux2_10_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_41_28355
    );
  idea_1_idea1_clockrou_DP_Mu3_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_11_F5MUX_28390,
      O => idea_1_idea1_clockrou_DP_Mu3(11)
    );
  idea_1_idea1_clockrou_DP_Mu3_11_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_42_28380,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_32_28388,
      SEL => idea_1_idea1_clockrou_DP_Mu3_11_BXINV_28382,
      O => idea_1_idea1_clockrou_DP_Mu3_11_F5MUX_28390
    );
  idea_1_idea1_clockrou_DP_Mu3_11_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_11_BXINV_28382
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_42 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_11_0,
      ADR2 => idea_1_idea1_Mux2_11_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_42_28380
    );
  idea_1_idea1_clockrou_DP_Mu3_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_12_F5MUX_28415,
      O => idea_1_idea1_clockrou_DP_Mu3(12)
    );
  idea_1_idea1_clockrou_DP_Mu3_12_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_43_28405,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_33_28413,
      SEL => idea_1_idea1_clockrou_DP_Mu3_12_BXINV_28407,
      O => idea_1_idea1_clockrou_DP_Mu3_12_F5MUX_28415
    );
  idea_1_idea1_clockrou_DP_Mu3_12_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_12_BXINV_28407
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_43 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_12_0,
      ADR2 => idea_1_idea1_Mux2_12_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_43_28405
    );
  idea_1_idea1_clockrou_DP_Mu3_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_13_F5MUX_28440,
      O => idea_1_idea1_clockrou_DP_Mu3(13)
    );
  idea_1_idea1_clockrou_DP_Mu3_13_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_44_28430,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_34_28438,
      SEL => idea_1_idea1_clockrou_DP_Mu3_13_BXINV_28432,
      O => idea_1_idea1_clockrou_DP_Mu3_13_F5MUX_28440
    );
  idea_1_idea1_clockrou_DP_Mu3_13_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_13_BXINV_28432
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_44 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_13_0,
      ADR2 => idea_1_idea1_Mux2_13_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_44_28430
    );
  idea_1_idea1_clockrou_DP_Mu3_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_14_F5MUX_28465,
      O => idea_1_idea1_clockrou_DP_Mu3(14)
    );
  idea_1_idea1_clockrou_DP_Mu3_14_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_45_28455,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_35_28463,
      SEL => idea_1_idea1_clockrou_DP_Mu3_14_BXINV_28457,
      O => idea_1_idea1_clockrou_DP_Mu3_14_F5MUX_28465
    );
  idea_1_idea1_clockrou_DP_Mu3_14_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_14_BXINV_28457
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_45 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_14_0,
      ADR2 => idea_1_idea1_Mux2_14_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_45_28455
    );
  idea_1_idea1_clockrou_DP_Mu3_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_15_F5MUX_28490,
      O => idea_1_idea1_clockrou_DP_Mu3(15)
    );
  idea_1_idea1_clockrou_DP_Mu3_15_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_46_28480,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_36_28488,
      SEL => idea_1_idea1_clockrou_DP_Mu3_15_BXINV_28482,
      O => idea_1_idea1_clockrou_DP_Mu3_15_F5MUX_28490
    );
  idea_1_idea1_clockrou_DP_Mu3_15_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_15_BXINV_28482
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_46 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_15_0,
      ADR2 => idea_1_idea1_Mux2_15_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_46_28480
    );
  idea_1_idea1_clockrou_DP_Mu3_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_1_F5MUX_28515,
      O => idea_1_idea1_clockrou_DP_Mu3(1)
    );
  idea_1_idea1_clockrou_DP_Mu3_1_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_47_28505,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_37_28513,
      SEL => idea_1_idea1_clockrou_DP_Mu3_1_BXINV_28507,
      O => idea_1_idea1_clockrou_DP_Mu3_1_F5MUX_28515
    );
  idea_1_idea1_clockrou_DP_Mu3_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_1_BXINV_28507
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_47 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_1_0,
      ADR2 => idea_1_idea1_Mux2_1_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_47_28505
    );
  idea_1_idea1_clockrou_DP_Mu3_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_2_F5MUX_28540,
      O => idea_1_idea1_clockrou_DP_Mu3(2)
    );
  idea_1_idea1_clockrou_DP_Mu3_2_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_48_28530,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_38_28538,
      SEL => idea_1_idea1_clockrou_DP_Mu3_2_BXINV_28532,
      O => idea_1_idea1_clockrou_DP_Mu3_2_F5MUX_28540
    );
  idea_1_idea1_clockrou_DP_Mu3_2_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_2_BXINV_28532
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_48 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_2_0,
      ADR2 => idea_1_idea1_Mux2_2_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_48_28530
    );
  idea_1_idea1_clockrou_DP_Mu3_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_3_F5MUX_28565,
      O => idea_1_idea1_clockrou_DP_Mu3(3)
    );
  idea_1_idea1_clockrou_DP_Mu3_3_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_49_28555,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_39_28563,
      SEL => idea_1_idea1_clockrou_DP_Mu3_3_BXINV_28557,
      O => idea_1_idea1_clockrou_DP_Mu3_3_F5MUX_28565
    );
  idea_1_idea1_clockrou_DP_Mu3_3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_3_BXINV_28557
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_49 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_3_0,
      ADR2 => idea_1_idea1_Mux2_3_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_49_28555
    );
  idea_1_idea1_clockrou_DP_Mu3_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_Mu3_4_F5MUX_28590,
      O => idea_1_idea1_clockrou_DP_Mu3(4)
    );
  idea_1_idea1_clockrou_DP_Mu3_4_F5MUX : X_MUX2
    port map (
      IA => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_410_28580,
      IB => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_310_28588,
      SEL => idea_1_idea1_clockrou_DP_Mu3_4_BXINV_28582,
      O => idea_1_idea1_clockrou_DP_Mu3_4_F5MUX_28590
    );
  idea_1_idea1_clockrou_DP_Mu3_4_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_DP_Mu3_4_BXINV_28582
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_410 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_Mux3_4_0,
      ADR2 => idea_1_idea1_Mux2_4_0,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_410_28580
    );
  idea_1_idea1_keyge_new_key_0_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_0_21_28613,
      O => idea_1_idea1_keyge_new_key_0_21_0
    );
  idea_1_idea1_keyge_new_key_0_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_0_21_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_0_21_SW0_O
    );
  idea_1_idea1_keyge_new_key_0_21_SW0 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_key(3),
      ADR1 => idea_1_key(99),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_0_21_SW0_O_pack_1
    );
  idea_1_idea1_keyge_new_key_14_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_14_9_28637,
      O => idea_1_idea1_keyge_new_key_14_9_0
    );
  idea_1_idea1_keyge_new_key_14_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_14_9_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_14_9_SW0_O
    );
  idea_1_idea1_keyge_new_key_14_9_SW0 : X_LUT4
    generic map(
      INIT => X"3535"
    )
    port map (
      ADR0 => idea_1_key(99),
      ADR1 => idea_1_key(106),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_14_9_SW0_O_pack_1
    );
  idea_1_idea1_keyge_new_key_15_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_15_9_28661,
      O => idea_1_idea1_keyge_new_key_15_9_0
    );
  idea_1_idea1_keyge_new_key_15_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_15_9_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_15_9_SW0_O
    );
  idea_1_idea1_keyge_new_key_15_9_SW0 : X_LUT4
    generic map(
      INIT => X"3535"
    )
    port map (
      ADR0 => idea_1_key(100),
      ADR1 => idea_1_key(107),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_15_9_SW0_O_pack_1
    );
  idea_1_idea1_keyge_new_key_33_43_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_33_43,
      O => idea_1_idea1_keyge_new_key_33_43_0
    );
  idea_1_idea1_keyge_new_key_33_43_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_N2_pack_1,
      O => idea_1_idea1_keyge_N2
    );
  idea_1_idea1_keyge_new_key_cmp_eq000211 : X_LUT4
    generic map(
      INIT => X"1010"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_3_1_8764,
      ADR1 => idea_1_idea1_roucou_cin_2_1_8763,
      ADR2 => idea_1_idea1_roucou_cin_1_1_8765,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_N2_pack_1
    );
  idea_1_idea1_ke6_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(0),
      O => idea_1_idea1_ke6_0_0
    );
  idea_1_idea1_ke6_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_0_26_O_pack_1,
      O => idea_1_idea1_keyge_new_key_0_26_O
    );
  idea_1_idea1_keyge_new_key_0_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(39),
      ADR1 => idea_1_key(32),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_0_26_O_pack_1
    );
  idea_1_idea1_keyge_new_key_16_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_16_9_28733,
      O => idea_1_idea1_keyge_new_key_16_9_0
    );
  idea_1_idea1_keyge_new_key_16_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_16_9_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_16_9_SW0_O
    );
  idea_1_idea1_keyge_new_key_16_9_SW0 : X_LUT4
    generic map(
      INIT => X"3535"
    )
    port map (
      ADR0 => idea_1_key(101),
      ADR1 => idea_1_key(108),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_16_9_SW0_O_pack_1
    );
  idea_1_idea1_keyge_new_key_17_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_17_9_28757,
      O => idea_1_idea1_keyge_new_key_17_9_0
    );
  idea_1_idea1_keyge_new_key_17_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_17_9_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_17_9_SW0_O
    );
  idea_1_idea1_keyge_new_key_17_9_SW0 : X_LUT4
    generic map(
      INIT => X"3535"
    )
    port map (
      ADR0 => idea_1_key(102),
      ADR1 => idea_1_key(109),
      ADR2 => idea_1_idea1_roucou_cin_0_3_8436,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_17_9_SW0_O_pack_1
    );
  idea_1_idea1_ke6_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(1),
      O => idea_1_idea1_ke6_1_0
    );
  idea_1_idea1_ke6_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_1_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_1_21_O
    );
  idea_1_idea1_keyge_new_key_1_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(4),
      ADR1 => idea_1_key(100),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_1_21_O_pack_1
    );
  idea_1_idea1_keyge_new_key_18_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_18_9_28805,
      O => idea_1_idea1_keyge_new_key_18_9_0
    );
  idea_1_idea1_keyge_new_key_18_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_18_9_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_18_9_SW0_O
    );
  idea_1_idea1_keyge_new_key_18_9_SW0 : X_LUT4
    generic map(
      INIT => X"5353"
    )
    port map (
      ADR0 => idea_1_key(110),
      ADR1 => idea_1_key(103),
      ADR2 => idea_1_idea1_roucou_cin_0_3_8436,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_18_9_SW0_O_pack_1
    );
  idea_1_idea1_keyge_new_key_19_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_19_9_28829,
      O => idea_1_idea1_keyge_new_key_19_9_0
    );
  idea_1_idea1_keyge_new_key_19_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_19_9_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_19_9_SW0_O
    );
  idea_1_idea1_keyge_new_key_19_9_SW0 : X_LUT4
    generic map(
      INIT => X"5353"
    )
    port map (
      ADR0 => idea_1_key(111),
      ADR1 => idea_1_key(104),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_19_9_SW0_O_pack_1
    );
  idea_1_idea1_keyge_new_key_36_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_36_5_28853,
      O => idea_1_idea1_keyge_new_key_36_5_0
    );
  idea_1_idea1_keyge_new_key_36_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_cmp_eq000411_pack_1,
      O => idea_1_idea1_keyge_new_key_cmp_eq000411_8549
    );
  idea_1_idea1_keyge_new_key_cmp_eq000411_1 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_1_8763,
      ADR1 => idea_1_idea1_roucou_cin_3_1_8764,
      ADR2 => idea_1_idea1_roucou_cin_1_1_8765,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_cmp_eq000411_pack_1
    );
  idea_1_idea1_ke6_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(2),
      O => idea_1_idea1_ke6_2_0
    );
  idea_1_idea1_ke6_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_2_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_2_21_O
    );
  idea_1_idea1_keyge_new_key_2_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(5),
      ADR1 => idea_1_key(101),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_2_21_O_pack_1
    );
  idea_1_idea1_ke6_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(3),
      O => idea_1_idea1_ke6_3_0
    );
  idea_1_idea1_ke6_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_3_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_3_21_O
    );
  idea_1_idea1_keyge_new_key_3_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(6),
      ADR1 => idea_1_key(102),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_3_21_O_pack_1
    );
  idea_1_idea1_ke6_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(4),
      O => idea_1_idea1_ke6_4_0
    );
  idea_1_idea1_ke6_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_4_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_4_21_O
    );
  idea_1_idea1_keyge_new_key_4_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(7),
      ADR1 => idea_1_key(103),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_4_21_O_pack_1
    );
  idea_1_idea1_ke6_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(5),
      O => idea_1_idea1_ke6_5_0
    );
  idea_1_idea1_ke6_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_5_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_5_21_O
    );
  idea_1_idea1_keyge_new_key_5_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(8),
      ADR1 => idea_1_key(104),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_5_21_O_pack_1
    );
  idea_1_idea1_ke6_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(6),
      O => idea_1_idea1_ke6_6_0
    );
  idea_1_idea1_ke6_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_6_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_6_21_O
    );
  idea_1_idea1_keyge_new_key_6_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(9),
      ADR1 => idea_1_key(105),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_6_21_O_pack_1
    );
  idea_1_idea1_keyge_new_key_7_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_7_21_28997,
      O => idea_1_idea1_keyge_new_key_7_21_0
    );
  idea_1_idea1_keyge_new_key_7_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_7_21_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_7_21_SW0_O
    );
  idea_1_idea1_keyge_new_key_7_21_SW0 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_key(10),
      ADR1 => idea_1_key(106),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_7_21_SW0_O_pack_1
    );
  idea_1_idea1_ke6_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(7),
      O => idea_1_idea1_ke6_7_0
    );
  idea_1_idea1_ke6_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_7_26_O_pack_1,
      O => idea_1_idea1_keyge_new_key_7_26_O
    );
  idea_1_idea1_keyge_new_key_7_26 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(39),
      ADR1 => idea_1_key(46),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_7_26_O_pack_1
    );
  idea_1_idea1_keyge_new_key_8_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_8_21_29045,
      O => idea_1_idea1_keyge_new_key_8_21_0
    );
  idea_1_idea1_keyge_new_key_8_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_8_21_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_8_21_SW0_O
    );
  idea_1_idea1_keyge_new_key_8_21_SW0 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_key(11),
      ADR1 => idea_1_key(107),
      ADR2 => idea_1_idea1_roucou_cin_0_3_8436,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_8_21_SW0_O_pack_1
    );
  idea_1_idea1_ke6_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(8),
      O => idea_1_idea1_ke6_8_0
    );
  idea_1_idea1_ke6_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_8_26_O_pack_1,
      O => idea_1_idea1_keyge_new_key_8_26_O
    );
  idea_1_idea1_keyge_new_key_8_26 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(40),
      ADR1 => idea_1_key(47),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_8_26_O_pack_1
    );
  idea_1_idea1_keyge_new_key_9_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_9_21_29093,
      O => idea_1_idea1_keyge_new_key_9_21_0
    );
  idea_1_idea1_keyge_new_key_9_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_9_21_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_9_21_SW0_O
    );
  idea_1_idea1_keyge_new_key_9_21_SW0 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_key(12),
      ADR1 => idea_1_key(108),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_9_21_SW0_O_pack_1
    );
  idea_1_idea1_ke6_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(9),
      O => idea_1_idea1_ke6_9_0
    );
  idea_1_idea1_ke6_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_9_26_O_pack_1,
      O => idea_1_idea1_keyge_new_key_9_26_O
    );
  idea_1_idea1_keyge_new_key_9_26 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(41),
      ADR1 => idea_1_key(48),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_9_26_O_pack_1
    );
  idea_1_idea1_keyge_new_key_10_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_10_21_29141,
      O => idea_1_idea1_keyge_new_key_10_21_0
    );
  idea_1_idea1_keyge_new_key_10_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_10_21_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_10_21_SW0_O
    );
  idea_1_idea1_keyge_new_key_10_21_SW0 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_key(13),
      ADR1 => idea_1_key(109),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_10_21_SW0_O_pack_1
    );
  idea_1_idea1_ke6_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(10),
      O => idea_1_idea1_ke6_10_0
    );
  idea_1_idea1_ke6_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_10_26_O_pack_1,
      O => idea_1_idea1_keyge_new_key_10_26_O
    );
  idea_1_idea1_keyge_new_key_10_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(49),
      ADR1 => idea_1_key(42),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_10_26_O_pack_1
    );
  idea_1_idea1_keyge_new_key_11_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_11_21_29189,
      O => idea_1_idea1_keyge_new_key_11_21_0
    );
  idea_1_idea1_keyge_new_key_11_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_11_21_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_11_21_SW0_O
    );
  idea_1_idea1_keyge_new_key_11_21_SW0 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_key(14),
      ADR1 => idea_1_key(110),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_11_21_SW0_O_pack_1
    );
  idea_1_idea1_ke6_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(11),
      O => idea_1_idea1_ke6_11_0
    );
  idea_1_idea1_ke6_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_11_26_O_pack_1,
      O => idea_1_idea1_keyge_new_key_11_26_O
    );
  idea_1_idea1_keyge_new_key_11_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(50),
      ADR1 => idea_1_key(43),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_11_26_O_pack_1
    );
  idea_1_idea1_keyge_new_key_12_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_12_21_29237,
      O => idea_1_idea1_keyge_new_key_12_21_0
    );
  idea_1_idea1_keyge_new_key_12_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_12_21_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_12_21_SW0_O
    );
  idea_1_idea1_keyge_new_key_12_21_SW0 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_key(15),
      ADR1 => idea_1_key(111),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_12_21_SW0_O_pack_1
    );
  idea_1_idea1_ke5_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(4),
      O => idea_1_idea1_ke5_4_0
    );
  idea_1_idea1_ke5_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_20_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_20_21_O
    );
  idea_1_idea1_keyge_new_key_20_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(23),
      ADR1 => idea_1_key(119),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_20_21_O_pack_1
    );
  idea_1_idea1_ke6_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(12),
      O => idea_1_idea1_ke6_12_0
    );
  idea_1_idea1_ke6_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_12_26_O_pack_1,
      O => idea_1_idea1_keyge_new_key_12_26_O
    );
  idea_1_idea1_keyge_new_key_12_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(51),
      ADR1 => idea_1_key(44),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_12_26_O_pack_1
    );
  idea_1_idea1_ke5_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(5),
      O => idea_1_idea1_ke5_5_0
    );
  idea_1_idea1_ke5_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_21_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_21_21_O
    );
  idea_1_idea1_keyge_new_key_21_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(24),
      ADR1 => idea_1_key(120),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_21_21_O_pack_1
    );
  idea_1_idea1_ke6_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(13),
      O => idea_1_idea1_ke6_13_0
    );
  idea_1_idea1_ke6_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_13_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_13_21_O
    );
  idea_1_idea1_keyge_new_key_13_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(16),
      ADR1 => idea_1_key(112),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_13_21_O_pack_1
    );
  idea_1_idea1_keyge_new_key_22_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_22_21_29357,
      O => idea_1_idea1_keyge_new_key_22_21_0
    );
  idea_1_idea1_keyge_new_key_22_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N345_pack_1,
      O => N345
    );
  idea_1_idea1_keyge_new_key_6_21_SW0 : X_LUT4
    generic map(
      INIT => X"BFBF"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_3_1_8764,
      ADR1 => idea_1_idea1_roucou_cin_2_1_8763,
      ADR2 => idea_1_idea1_roucou_cin_1_1_8765,
      ADR3 => VCC,
      O => N345_pack_1
    );
  idea_1_idea1_ke5_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(6),
      O => idea_1_idea1_ke5_6_0
    );
  idea_1_idea1_ke5_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_22_9_O_pack_1,
      O => idea_1_idea1_keyge_new_key_22_9_O
    );
  idea_1_idea1_keyge_new_key_22_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(114),
      ADR1 => idea_1_key(107),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N319,
      O => idea_1_idea1_keyge_new_key_22_9_O_pack_1
    );
  idea_1_idea1_ke5_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(14),
      O => idea_1_idea1_ke5_14_0
    );
  idea_1_idea1_ke5_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_30_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_30_21_O
    );
  idea_1_idea1_keyge_new_key_30_21 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(1),
      ADR1 => idea_1_key(33),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_30_21_O_pack_1
    );
  idea_1_idea1_ke6_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(14),
      O => idea_1_idea1_ke6_14_0
    );
  idea_1_idea1_ke6_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_14_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_14_21_O
    );
  idea_1_idea1_keyge_new_key_14_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(17),
      ADR1 => idea_1_key(113),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_14_21_O_pack_1
    );
  idea_1_idea1_keyge_new_key_23_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_23_26_29453,
      O => idea_1_idea1_keyge_new_key_23_26_0
    );
  idea_1_idea1_keyge_new_key_23_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_23_26_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_23_26_SW0_O
    );
  idea_1_idea1_keyge_new_key_23_26_SW0 : X_LUT4
    generic map(
      INIT => X"3535"
    )
    port map (
      ADR0 => idea_1_key(55),
      ADR1 => idea_1_key(62),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_23_26_SW0_O_pack_1
    );
  idea_1_idea1_keyge_new_key_33_48_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_33_48,
      O => idea_1_idea1_keyge_new_key_33_48_0
    );
  idea_1_idea1_keyge_new_key_33_48_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_N3_pack_1,
      O => idea_1_idea1_keyge_N3
    );
  idea_1_idea1_keyge_new_key_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_1_8763,
      ADR1 => idea_1_idea1_roucou_cin_3_1_8764,
      ADR2 => idea_1_idea1_roucou_cin_1_1_8765,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_N3_pack_1
    );
  idea_1_idea1_ke5_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(7),
      O => idea_1_idea1_ke5_7_0
    );
  idea_1_idea1_ke5_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_23_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_23_21_O
    );
  idea_1_idea1_keyge_new_key_23_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(26),
      ADR1 => idea_1_key(122),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_23_21_O_pack_1
    );
  idea_1_idea1_ke5_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(15),
      O => idea_1_idea1_ke5_15_0
    );
  idea_1_idea1_ke5_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_31_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_31_21_O
    );
  idea_1_idea1_keyge_new_key_31_21 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(2),
      ADR1 => idea_1_key(34),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_31_21_O_pack_1
    );
  idea_1_idea1_ke6_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke6(15),
      O => idea_1_idea1_ke6_15_0
    );
  idea_1_idea1_ke6_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_15_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_15_21_O
    );
  idea_1_idea1_keyge_new_key_15_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(18),
      ADR1 => idea_1_key(114),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_15_21_O_pack_1
    );
  idea_1_idea1_keyge_new_key_32_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_32_21_29573,
      O => idea_1_idea1_keyge_new_key_32_21_0
    );
  idea_1_idea1_keyge_new_key_32_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_32_10_O_pack_1,
      O => idea_1_idea1_keyge_new_key_32_10_O
    );
  idea_1_idea1_keyge_new_key_32_10 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(64),
      ADR1 => idea_1_key(28),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_32_10_O_pack_1
    );
  idea_1_idea1_keyge_new_key_16_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_16_26_29597,
      O => idea_1_idea1_keyge_new_key_16_26_0
    );
  idea_1_idea1_keyge_new_key_16_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N323_pack_1,
      O => N323
    );
  idea_1_idea1_keyge_new_key_9_26_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_3_1_8764,
      ADR1 => idea_1_idea1_roucou_cin_2_1_8763,
      ADR2 => idea_1_idea1_roucou_cin_1_1_8765,
      ADR3 => VCC,
      O => N323_pack_1
    );
  idea_1_idea1_keyge_new_key_24_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_24_26_29621,
      O => idea_1_idea1_keyge_new_key_24_26_0
    );
  idea_1_idea1_keyge_new_key_24_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_24_26_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_24_26_SW0_O
    );
  idea_1_idea1_keyge_new_key_24_26_SW0 : X_LUT4
    generic map(
      INIT => X"5353"
    )
    port map (
      ADR0 => idea_1_key(63),
      ADR1 => idea_1_key(56),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_24_26_SW0_O_pack_1
    );
  idea_1_idea1_ke5_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(0),
      O => idea_1_idea1_ke5_0_0
    );
  idea_1_idea1_ke5_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_16_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_16_21_O
    );
  idea_1_idea1_keyge_new_key_16_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(19),
      ADR1 => idea_1_key(115),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_16_21_O_pack_1
    );
  idea_1_idea1_ke5_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(8),
      O => idea_1_idea1_ke5_8_0
    );
  idea_1_idea1_ke5_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_24_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_24_21_O
    );
  idea_1_idea1_keyge_new_key_24_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(27),
      ADR1 => idea_1_key(123),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_24_21_O_pack_1
    );
  idea_1_idea1_keyge_new_key_33_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_33_21_29693,
      O => idea_1_idea1_keyge_new_key_33_21_0
    );
  idea_1_idea1_keyge_new_key_33_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_33_10_O_pack_1,
      O => idea_1_idea1_keyge_new_key_33_10_O
    );
  idea_1_idea1_keyge_new_key_33_10 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(65),
      ADR1 => idea_1_key(29),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_33_10_O_pack_1
    );
  idea_1_idea1_keyge_new_key_32_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_32_57_29717,
      O => idea_1_idea1_keyge_new_key_32_57_0
    );
  idea_1_idea1_keyge_new_key_32_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_32_43_pack_1,
      O => idea_1_idea1_keyge_new_key_32_43
    );
  idea_1_idea1_keyge_new_key_39_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(124),
      ADR1 => idea_1_key(110),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_32_43_pack_1
    );
  idea_1_idea1_keyge_new_key_25_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_25_26_29741,
      O => idea_1_idea1_keyge_new_key_25_26_0
    );
  idea_1_idea1_keyge_new_key_25_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_25_26_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_25_26_SW0_O
    );
  idea_1_idea1_keyge_new_key_25_26_SW0 : X_LUT4
    generic map(
      INIT => X"3535"
    )
    port map (
      ADR0 => idea_1_key(57),
      ADR1 => idea_1_key(64),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_25_26_SW0_O_pack_1
    );
  idea_1_idea1_ke5_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(1),
      O => idea_1_idea1_ke5_1_0
    );
  idea_1_idea1_ke5_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_17_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_17_21_O
    );
  idea_1_idea1_keyge_new_key_17_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(20),
      ADR1 => idea_1_key(116),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_17_21_O_pack_1
    );
  idea_1_idea1_ke5_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(9),
      O => idea_1_idea1_ke5_9_0
    );
  idea_1_idea1_ke5_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_25_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_25_21_O
    );
  idea_1_idea1_keyge_new_key_25_21 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(124),
      ADR1 => idea_1_key(28),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_25_21_O_pack_1
    );
  idea_1_idea1_keyge_new_key_34_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_34_21_29813,
      O => idea_1_idea1_keyge_new_key_34_21_0
    );
  idea_1_idea1_keyge_new_key_34_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_34_10_O_pack_1,
      O => idea_1_idea1_keyge_new_key_34_10_O
    );
  idea_1_idea1_keyge_new_key_34_10 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(66),
      ADR1 => idea_1_key(30),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_34_10_O_pack_1
    );
  idea_1_idea1_ke4_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke4_9_Q,
      O => idea_1_idea1_ke4_9_0
    );
  idea_1_idea1_ke4_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_34_43_pack_1,
      O => idea_1_idea1_keyge_new_key_34_43
    );
  idea_1_idea1_keyge_new_key_41_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(126),
      ADR1 => idea_1_key(112),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_34_43_pack_1
    );
  idea_1_idea1_keyge_new_key_26_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_26_26_29861,
      O => idea_1_idea1_keyge_new_key_26_26_0
    );
  idea_1_idea1_keyge_new_key_26_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_26_26_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_26_26_SW0_O
    );
  idea_1_idea1_keyge_new_key_26_26_SW0 : X_LUT4
    generic map(
      INIT => X"3535"
    )
    port map (
      ADR0 => idea_1_key(58),
      ADR1 => idea_1_key(65),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_26_26_SW0_O_pack_1
    );
  idea_1_idea1_keyge_new_key_36_48_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_36_48,
      O => idea_1_idea1_keyge_new_key_36_48_0
    );
  idea_1_idea1_keyge_new_key_36_48_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_N01_pack_1,
      O => idea_1_idea1_keyge_N01
    );
  idea_1_idea1_keyge_new_key_cmp_eq000611 : X_LUT4
    generic map(
      INIT => X"4040"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_3_1_8764,
      ADR1 => idea_1_idea1_roucou_cin_2_1_8763,
      ADR2 => idea_1_idea1_roucou_cin_1_1_8765,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_N01_pack_1
    );
  idea_1_idea1_ke5_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(2),
      O => idea_1_idea1_ke5_2_0
    );
  idea_1_idea1_ke5_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_18_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_18_21_O
    );
  idea_1_idea1_keyge_new_key_18_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(21),
      ADR1 => idea_1_key(117),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_18_21_O_pack_1
    );
  idea_1_idea1_ke5_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(10),
      O => idea_1_idea1_ke5_10_0
    );
  idea_1_idea1_ke5_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_26_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_26_21_O
    );
  idea_1_idea1_keyge_new_key_26_21 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(125),
      ADR1 => idea_1_key(29),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_26_21_O_pack_1
    );
  idea_1_idea1_keyge_new_key_35_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_35_21_29957,
      O => idea_1_idea1_keyge_new_key_35_21_0
    );
  idea_1_idea1_keyge_new_key_35_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_35_10_O_pack_1,
      O => idea_1_idea1_keyge_new_key_35_10_O
    );
  idea_1_idea1_keyge_new_key_35_10 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => idea_1_key(31),
      ADR1 => idea_1_key(67),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_35_10_O_pack_1
    );
  idea_1_idea1_ke4_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke4_10_Q,
      O => idea_1_idea1_ke4_10_0
    );
  idea_1_idea1_ke4_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_35_43_pack_1,
      O => idea_1_idea1_keyge_new_key_35_43
    );
  idea_1_idea1_keyge_new_key_42_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(127),
      ADR1 => idea_1_key(113),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_35_43_pack_1
    );
  idea_1_idea1_keyge_new_key_34_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_34_57_30005,
      O => idea_1_idea1_keyge_new_key_34_57_0
    );
  idea_1_idea1_keyge_new_key_34_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_34_48_pack_1,
      O => idea_1_idea1_keyge_new_key_34_48
    );
  idea_1_idea1_keyge_new_key_41_10 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => idea_1_key(37),
      ADR1 => idea_1_key(73),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_34_48_pack_1
    );
  idea_1_idea1_keyge_new_key_27_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_27_26_30029,
      O => idea_1_idea1_keyge_new_key_27_26_0
    );
  idea_1_idea1_keyge_new_key_27_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_27_26_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_27_26_SW0_O
    );
  idea_1_idea1_keyge_new_key_27_26_SW0 : X_LUT4
    generic map(
      INIT => X"3535"
    )
    port map (
      ADR0 => idea_1_key(59),
      ADR1 => idea_1_key(66),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_27_26_SW0_O_pack_1
    );
  idea_1_idea1_ke5_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(3),
      O => idea_1_idea1_ke5_3_0
    );
  idea_1_idea1_ke5_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_19_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_19_21_O
    );
  idea_1_idea1_keyge_new_key_19_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(22),
      ADR1 => idea_1_key(118),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_19_21_O_pack_1
    );
  idea_1_idea1_ke5_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(11),
      O => idea_1_idea1_ke5_11_0
    );
  idea_1_idea1_ke5_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_27_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_27_21_O
    );
  idea_1_idea1_keyge_new_key_27_21 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(126),
      ADR1 => idea_1_key(30),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_27_21_O_pack_1
    );
  idea_1_idea1_keyge_new_key_36_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_36_21_30101,
      O => idea_1_idea1_keyge_new_key_36_21_0
    );
  idea_1_idea1_keyge_new_key_36_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_36_10_O_pack_1,
      O => idea_1_idea1_keyge_new_key_36_10_O
    );
  idea_1_idea1_keyge_new_key_36_10 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => idea_1_key(32),
      ADR1 => idea_1_key(68),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_36_10_O_pack_1
    );
  idea_1_idea1_keyge_new_key_35_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_35_57_30125,
      O => idea_1_idea1_keyge_new_key_35_57_0
    );
  idea_1_idea1_keyge_new_key_35_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_35_48_pack_1,
      O => idea_1_idea1_keyge_new_key_35_48
    );
  idea_1_idea1_keyge_new_key_42_10 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => idea_1_key(38),
      ADR1 => idea_1_key(74),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_35_48_pack_1
    );
  idea_1_idea1_keyge_new_key_28_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_28_26_30149,
      O => idea_1_idea1_keyge_new_key_28_26_0
    );
  idea_1_idea1_keyge_new_key_28_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_28_26_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_28_26_SW0_O
    );
  idea_1_idea1_keyge_new_key_28_26_SW0 : X_LUT4
    generic map(
      INIT => X"3535"
    )
    port map (
      ADR0 => idea_1_key(60),
      ADR1 => idea_1_key(67),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_28_26_SW0_O_pack_1
    );
  idea_1_idea1_ke5_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(12),
      O => idea_1_idea1_ke5_12_0
    );
  idea_1_idea1_ke5_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_28_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_28_21_O
    );
  idea_1_idea1_keyge_new_key_28_21 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(127),
      ADR1 => idea_1_key(31),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_28_21_O_pack_1
    );
  idea_1_idea1_keyge_new_key_37_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_37_21_30197,
      O => idea_1_idea1_keyge_new_key_37_21_0
    );
  idea_1_idea1_keyge_new_key_37_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_37_10_O_pack_1,
      O => idea_1_idea1_keyge_new_key_37_10_O
    );
  idea_1_idea1_keyge_new_key_37_10 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => idea_1_key(33),
      ADR1 => idea_1_key(69),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_37_10_O_pack_1
    );
  idea_1_idea1_ke4_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke4_12_Q,
      O => idea_1_idea1_ke4_12_0
    );
  idea_1_idea1_ke4_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_37_48_pack_1,
      O => idea_1_idea1_keyge_new_key_37_48
    );
  idea_1_idea1_keyge_new_key_44_10 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => idea_1_key(40),
      ADR1 => idea_1_key(76),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_37_48_pack_1
    );
  idea_1_idea1_keyge_new_key_36_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_36_57_30245,
      O => idea_1_idea1_keyge_new_key_36_57_0
    );
  idea_1_idea1_keyge_new_key_36_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_36_43_pack_1,
      O => idea_1_idea1_keyge_new_key_36_43
    );
  idea_1_idea1_keyge_new_key_43_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(0),
      ADR1 => idea_1_key(114),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_36_43_pack_1
    );
  idea_1_idea1_keyge_new_key_29_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_29_26_30269,
      O => idea_1_idea1_keyge_new_key_29_26_0
    );
  idea_1_idea1_keyge_new_key_29_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_29_26_SW0_O_pack_1,
      O => idea_1_idea1_keyge_new_key_29_26_SW0_O
    );
  idea_1_idea1_keyge_new_key_29_26_SW0 : X_LUT4
    generic map(
      INIT => X"3535"
    )
    port map (
      ADR0 => idea_1_key(61),
      ADR1 => idea_1_key(68),
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_29_26_SW0_O_pack_1
    );
  idea_1_idea1_ke5_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke5(13),
      O => idea_1_idea1_ke5_13_0
    );
  idea_1_idea1_ke5_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_29_21_O_pack_1,
      O => idea_1_idea1_keyge_new_key_29_21_O
    );
  idea_1_idea1_keyge_new_key_29_21 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(0),
      ADR1 => idea_1_key(32),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_29_21_O_pack_1
    );
  idea_1_idea1_keyge_new_key_38_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_38_21_30317,
      O => idea_1_idea1_keyge_new_key_38_21_0
    );
  idea_1_idea1_keyge_new_key_38_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_38_10_O_pack_1,
      O => idea_1_idea1_keyge_new_key_38_10_O
    );
  idea_1_idea1_keyge_new_key_38_10 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => idea_1_key(34),
      ADR1 => idea_1_key(70),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_38_10_O_pack_1
    );
  idea_1_idea1_keyge_new_key_46_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_46_21_30341,
      O => idea_1_idea1_keyge_new_key_46_21_0
    );
  idea_1_idea1_keyge_new_key_46_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_39_48_pack_1,
      O => idea_1_idea1_keyge_new_key_39_48
    );
  idea_1_idea1_keyge_new_key_46_10 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(78),
      ADR1 => idea_1_key(42),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_39_48_pack_1
    );
  idea_1_idea1_ke4_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke4_13_Q,
      O => idea_1_idea1_ke4_13_0
    );
  idea_1_idea1_ke4_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_38_48_pack_1,
      O => idea_1_idea1_keyge_new_key_38_48
    );
  idea_1_idea1_keyge_new_key_45_10 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => idea_1_key(41),
      ADR1 => idea_1_key(77),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_38_48_pack_1
    );
  idea_1_idea1_keyge_new_key_37_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_37_57_30389,
      O => idea_1_idea1_keyge_new_key_37_57_0
    );
  idea_1_idea1_keyge_new_key_37_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_37_43_pack_1,
      O => idea_1_idea1_keyge_new_key_37_43
    );
  idea_1_idea1_keyge_new_key_44_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(1),
      ADR1 => idea_1_key(115),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_37_43_pack_1
    );
  idea_1_idea1_keyge_new_key_39_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_39_21_30413,
      O => idea_1_idea1_keyge_new_key_39_21_0
    );
  idea_1_idea1_keyge_new_key_39_21_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_32_48_pack_1,
      O => idea_1_idea1_keyge_new_key_32_48
    );
  idea_1_idea1_keyge_new_key_39_10 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => idea_1_key(35),
      ADR1 => idea_1_key(71),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_32_48_pack_1
    );
  idea_1_idea1_keyge_new_key_38_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_38_57_30437,
      O => idea_1_idea1_keyge_new_key_38_57_0
    );
  idea_1_idea1_keyge_new_key_38_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_38_43_pack_1,
      O => idea_1_idea1_keyge_new_key_38_43
    );
  idea_1_idea1_keyge_new_key_45_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(2),
      ADR1 => idea_1_key(116),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_38_43_pack_1
    );
  idea_1_idea1_keyge_new_key_46_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_46_57_30461,
      O => idea_1_idea1_keyge_new_key_46_57_0
    );
  idea_1_idea1_keyge_new_key_46_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2494_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2494
    );
  idea_1_idea1_keyge_new_key_46_43 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => idea_1_key(124),
      ADR1 => idea_1_key(10),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2494_pack_1
    );
  idea_1_idea1_ke4_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_ke4_15_Q,
      O => idea_1_idea1_ke4_15_0
    );
  idea_1_idea1_ke4_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2694_pack_1,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2694
    );
  idea_1_idea1_keyge_new_key_47_43 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => idea_1_key(125),
      ADR1 => idea_1_key(11),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2694_pack_1
    );
  idea_1_idea1_keyge_new_key_39_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_39_57_30509,
      O => idea_1_idea1_keyge_new_key_39_57_0
    );
  idea_1_idea1_keyge_new_key_39_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_39_43_pack_1,
      O => idea_1_idea1_keyge_new_key_39_43
    );
  idea_1_idea1_keyge_new_key_46_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(3),
      ADR1 => idea_1_key(117),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_39_43_pack_1
    );
  idea_1_idea1_keyge_new_key_80_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_80_57_30533,
      O => idea_1_idea1_keyge_new_key_80_57_0
    );
  idea_1_idea1_keyge_new_key_80_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_80_57_SW1_O_pack_1,
      O => idea_1_idea1_keyge_new_key_80_57_SW1_O
    );
  idea_1_idea1_keyge_new_key_80_57_SW1 : X_LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      ADR0 => idea_1_key(16),
      ADR1 => idea_1_key(30),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_4_8441,
      O => idea_1_idea1_keyge_new_key_80_57_SW1_O_pack_1
    );
  idea_1_idea1_keyge_new_key_81_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_81_57_30557,
      O => idea_1_idea1_keyge_new_key_81_57_0
    );
  idea_1_idea1_keyge_new_key_81_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_81_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_81_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_81_57_SW2 : X_LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      ADR0 => idea_1_key(84),
      ADR1 => idea_1_key(70),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_3_8440,
      O => idea_1_idea1_keyge_new_key_81_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_82_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_82_57_30581,
      O => idea_1_idea1_keyge_new_key_82_57_0
    );
  idea_1_idea1_keyge_new_key_82_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_82_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_82_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_82_57_SW2 : X_LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      ADR0 => idea_1_key(85),
      ADR1 => idea_1_key(71),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_1_5_8442,
      O => idea_1_idea1_keyge_new_key_82_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_90_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_90_57_30605,
      O => idea_1_idea1_keyge_new_key_90_57_0
    );
  idea_1_idea1_keyge_new_key_90_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_90_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_90_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_90_57_SW2 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(93),
      ADR1 => idea_1_key(79),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => idea_1_idea1_keyge_new_key_90_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_83_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_83_57_30629,
      O => idea_1_idea1_keyge_new_key_83_57_0
    );
  idea_1_idea1_keyge_new_key_83_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_83_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_83_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_83_57_SW2 : X_LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      ADR0 => idea_1_key(86),
      ADR1 => idea_1_key(72),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_1_5_8442,
      O => idea_1_idea1_keyge_new_key_83_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_91_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_91_57_30653,
      O => idea_1_idea1_keyge_new_key_91_57_0
    );
  idea_1_idea1_keyge_new_key_91_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_91_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_91_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_91_57_SW2 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(94),
      ADR1 => idea_1_key(80),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => idea_1_idea1_keyge_new_key_91_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_84_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_84_57_30677,
      O => idea_1_idea1_keyge_new_key_84_57_0
    );
  idea_1_idea1_keyge_new_key_84_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_84_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_84_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_84_57_SW2 : X_LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      ADR0 => idea_1_key(87),
      ADR1 => idea_1_key(73),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_12,
      O => idea_1_idea1_keyge_new_key_84_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_92_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_92_57_30701,
      O => idea_1_idea1_keyge_new_key_92_57_0
    );
  idea_1_idea1_keyge_new_key_92_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_92_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_92_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_92_57_SW2 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(95),
      ADR1 => idea_1_key(81),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => idea_1_idea1_keyge_new_key_92_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_85_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_85_57_30725,
      O => idea_1_idea1_keyge_new_key_85_57_0
    );
  idea_1_idea1_keyge_new_key_85_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_85_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_85_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_85_57_SW2 : X_LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      ADR0 => idea_1_key(88),
      ADR1 => idea_1_key(74),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_1_3_8440,
      O => idea_1_idea1_keyge_new_key_85_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_93_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_93_57_30749,
      O => idea_1_idea1_keyge_new_key_93_57_0
    );
  idea_1_idea1_keyge_new_key_93_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_93_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_93_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_93_57_SW2 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(96),
      ADR1 => idea_1_key(82),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => idea_1_idea1_keyge_new_key_93_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_86_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_86_57_30773,
      O => idea_1_idea1_keyge_new_key_86_57_0
    );
  idea_1_idea1_keyge_new_key_86_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_86_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_86_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_86_57_SW2 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(89),
      ADR1 => idea_1_key(75),
      ADR2 => idea_1_idea1_roucou_cin_1_3_8440,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => idea_1_idea1_keyge_new_key_86_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_94_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_94_57_30797,
      O => idea_1_idea1_keyge_new_key_94_57_0
    );
  idea_1_idea1_keyge_new_key_94_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_94_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_94_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_94_57_SW2 : X_LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      ADR0 => idea_1_key(97),
      ADR1 => idea_1_key(83),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_1_5_8442,
      O => idea_1_idea1_keyge_new_key_94_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_87_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_87_57_30821,
      O => idea_1_idea1_keyge_new_key_87_57_0
    );
  idea_1_idea1_keyge_new_key_87_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_87_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_87_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_87_57_SW2 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(90),
      ADR1 => idea_1_key(76),
      ADR2 => idea_1_idea1_roucou_cin_1_3_8440,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => idea_1_idea1_keyge_new_key_87_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_95_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_95_57_30845,
      O => idea_1_idea1_keyge_new_key_95_57_0
    );
  idea_1_idea1_keyge_new_key_95_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_95_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_95_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_95_57_SW2 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(98),
      ADR1 => idea_1_key(84),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => idea_1_idea1_keyge_new_key_95_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_88_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_88_57_30869,
      O => idea_1_idea1_keyge_new_key_88_57_0
    );
  idea_1_idea1_keyge_new_key_88_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_88_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_88_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_88_57_SW2 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(91),
      ADR1 => idea_1_key(77),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => idea_1_idea1_keyge_new_key_88_57_SW2_O_pack_1
    );
  idea_1_idea1_keyge_new_key_89_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_89_57_30893,
      O => idea_1_idea1_keyge_new_key_89_57_0
    );
  idea_1_idea1_keyge_new_key_89_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_89_57_SW2_O_pack_1,
      O => idea_1_idea1_keyge_new_key_89_57_SW2_O
    );
  idea_1_idea1_keyge_new_key_89_57_SW2 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(92),
      ADR1 => idea_1_key(78),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => idea_1_idea1_keyge_new_key_89_57_SW2_O_pack_1
    );
  idea_1_idea1_clockrou_DP_mul0_num2_16_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num2(16),
      O => idea_1_idea1_clockrou_DP_mul0_num2_16_0
    );
  idea_1_idea1_clockrou_DP_mul0_num2_16_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000049_O_pack_1,
      O => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000049_O
    );
  idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000049 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu2(8),
      ADR1 => idea_1_idea1_clockrou_DP_Mu2(9),
      ADR2 => idea_1_idea1_clockrou_DP_Mu2(10),
      ADR3 => idea_1_idea1_clockrou_DP_Mu2(11),
      O => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000049_O_pack_1
    );
  idea_1_idea1_keyge_new_key_0_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_0_4_30941,
      O => idea_1_idea1_keyge_new_key_0_4_0
    );
  idea_1_idea1_keyge_new_key_0_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N317_pack_1,
      O => N317
    );
  idea_1_idea1_keyge_new_key_9_4_SW0 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_3_1_8764,
      ADR1 => idea_1_idea1_roucou_cin_2_1_8763,
      ADR2 => idea_1_idea1_roucou_cin_1_1_8765,
      ADR3 => VCC,
      O => N317_pack_1
    );
  idea_1_idea1_keyge_new_key_1_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_1_9_30965,
      O => idea_1_idea1_keyge_new_key_1_9_0
    );
  idea_1_idea1_keyge_new_key_1_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N319_pack_1,
      O => N319
    );
  idea_1_idea1_keyge_new_key_9_9_SW0 : X_LUT4
    generic map(
      INIT => X"FBFB"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_3_1_8764,
      ADR1 => idea_1_idea1_roucou_cin_2_1_8763,
      ADR2 => idea_1_idea1_roucou_cin_1_1_8765,
      ADR3 => VCC,
      O => N319_pack_1
    );
  idea_1_idea1_keyge_new_key_7_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_7_9_30989,
      O => idea_1_idea1_keyge_new_key_7_9_0
    );
  idea_1_idea1_keyge_new_key_7_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_9_9_SW0_pack_1,
      O => idea_1_idea1_keyge_new_key_9_9_SW0_8478
    );
  idea_1_idea1_keyge_new_key_9_9_SW0_1 : X_LUT4
    generic map(
      INIT => X"FBFB"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_3_1_8764,
      ADR1 => idea_1_idea1_roucou_cin_2_1_8763,
      ADR2 => idea_1_idea1_roucou_cin_1_1_8765,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_9_9_SW0_pack_1
    );
  idea_1_idea1_clockrou_DP_mul0_num1_16_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num1(16),
      O => idea_1_idea1_clockrou_DP_mul0_num1_16_0
    );
  idea_1_idea1_clockrou_DP_mul0_num1_16_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000012_O_pack_1,
      O => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000012_O
    );
  idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000012 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu1(0),
      ADR1 => idea_1_idea1_clockrou_DP_Mu1(1),
      ADR2 => idea_1_idea1_clockrou_DP_Mu1(2),
      ADR3 => idea_1_idea1_clockrou_DP_Mu1(3),
      O => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000012_O_pack_1
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281_0
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_keyge_new_key_cmp_eq0008_pack_1,
      O => idea_1_idea1_keyge_new_key_cmp_eq0008
    );
  idea_1_idea1_roucou_should_reset_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_3_1_8764,
      ADR1 => idea_1_idea1_roucou_cin_2_1_8763,
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => idea_1_idea1_roucou_cin_1_5_8442,
      O => idea_1_idea1_keyge_new_key_cmp_eq0008_pack_1
    );
  idea_1_uart1_rx_framing_error_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_framing_error_mux0000,
      O => idea_1_uart1_rx_framing_error_DYMUX_31058
    );
  idea_1_uart1_rx_framing_error_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_framing_error_CLKINV_31048
    );
  idea_1_uart1_rx_framing_error_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_parity_error_not0001_0,
      O => idea_1_uart1_rx_framing_error_CEINV_31047
    );
  idea_1_loopback_select_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_loopback_select_FXMUX_31082,
      O => idea_1_loopback_select_DXMUX_31083
    );
  idea_1_loopback_select_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_loopback_select_FXMUX_31082,
      O => idea_1_state_cmp_eq0001_0
    );
  idea_1_loopback_select_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_cmp_eq0001,
      O => idea_1_loopback_select_FXMUX_31082
    );
  idea_1_loopback_select_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_loopback_select_CLKINV_31073
    );
  idea_1_loopback_select_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_loopback_select_not0001,
      O => idea_1_loopback_select_CEINV_31072
    );
  idea_1_uart1_rx_rxstop_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxstop_mux0001,
      O => idea_1_uart1_rx_rxstop_DYMUX_31104
    );
  idea_1_uart1_rx_rxstop_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxclk_8133,
      O => idea_1_uart1_rx_rxstop_CLKINV_31093
    );
  idea_1_idea1_clockrou_DP_r_5_Q_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_1_FXMUX_31145,
      O => idea_1_idea1_clockrou_DP_r_5_Q_1_DXMUX_31146
    );
  idea_1_idea1_clockrou_DP_r_5_Q_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(1),
      O => idea_1_idea1_clockrou_DP_r_5_Q_1_FXMUX_31145
    );
  idea_1_idea1_clockrou_DP_r_5_Q_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_1_GYMUX_31131,
      O => idea_1_idea1_clockrou_DP_r_5_Q_1_DYMUX_31132
    );
  idea_1_idea1_clockrou_DP_r_5_Q_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(0),
      O => idea_1_idea1_clockrou_DP_r_5_Q_1_GYMUX_31131
    );
  idea_1_idea1_clockrou_DP_r_5_Q_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_5_Q_1_CLKINV_31122
    );
  idea_1_idea1_clockrou_DP_r_5_Q_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_5_Q_1_CEINV_31121
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_0_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(0),
      ADR1 => idea_1_idea1_clockrou_DP_add(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(0)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_3_FXMUX_31185,
      O => idea_1_idea1_clockrou_DP_r_5_Q_3_DXMUX_31186
    );
  idea_1_idea1_clockrou_DP_r_5_Q_3_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(3),
      O => idea_1_idea1_clockrou_DP_r_5_Q_3_FXMUX_31185
    );
  idea_1_idea1_clockrou_DP_r_5_Q_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_3_GYMUX_31171,
      O => idea_1_idea1_clockrou_DP_r_5_Q_3_DYMUX_31172
    );
  idea_1_idea1_clockrou_DP_r_5_Q_3_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(2),
      O => idea_1_idea1_clockrou_DP_r_5_Q_3_GYMUX_31171
    );
  idea_1_idea1_clockrou_DP_r_5_Q_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_5_Q_3_CLKINV_31162
    );
  idea_1_idea1_clockrou_DP_r_5_Q_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_5_Q_3_CEINV_31161
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_2_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(2),
      ADR1 => idea_1_idea1_clockrou_DP_add(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(2)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_5_FXMUX_31225,
      O => idea_1_idea1_clockrou_DP_r_5_Q_5_DXMUX_31226
    );
  idea_1_idea1_clockrou_DP_r_5_Q_5_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(5),
      O => idea_1_idea1_clockrou_DP_r_5_Q_5_FXMUX_31225
    );
  idea_1_idea1_clockrou_DP_r_5_Q_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_5_GYMUX_31211,
      O => idea_1_idea1_clockrou_DP_r_5_Q_5_DYMUX_31212
    );
  idea_1_idea1_clockrou_DP_r_5_Q_5_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(4),
      O => idea_1_idea1_clockrou_DP_r_5_Q_5_GYMUX_31211
    );
  idea_1_idea1_clockrou_DP_r_5_Q_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_5_Q_5_CLKINV_31202
    );
  idea_1_idea1_clockrou_DP_r_5_Q_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_5_Q_5_CEINV_31201
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_4_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(4),
      ADR1 => idea_1_idea1_clockrou_DP_add(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(4)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_7_FXMUX_31265,
      O => idea_1_idea1_clockrou_DP_r_5_Q_7_DXMUX_31266
    );
  idea_1_idea1_clockrou_DP_r_5_Q_7_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(7),
      O => idea_1_idea1_clockrou_DP_r_5_Q_7_FXMUX_31265
    );
  idea_1_idea1_clockrou_DP_r_5_Q_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_7_GYMUX_31251,
      O => idea_1_idea1_clockrou_DP_r_5_Q_7_DYMUX_31252
    );
  idea_1_idea1_clockrou_DP_r_5_Q_7_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(6),
      O => idea_1_idea1_clockrou_DP_r_5_Q_7_GYMUX_31251
    );
  idea_1_idea1_clockrou_DP_r_5_Q_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_5_Q_7_CLKINV_31242
    );
  idea_1_idea1_clockrou_DP_r_5_Q_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_5_Q_7_CEINV_31241
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_6_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(6),
      ADR1 => idea_1_idea1_clockrou_DP_add(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(6)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_9_FXMUX_31305,
      O => idea_1_idea1_clockrou_DP_r_5_Q_9_DXMUX_31306
    );
  idea_1_idea1_clockrou_DP_r_5_Q_9_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(9),
      O => idea_1_idea1_clockrou_DP_r_5_Q_9_FXMUX_31305
    );
  idea_1_idea1_clockrou_DP_r_5_Q_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_9_GYMUX_31291,
      O => idea_1_idea1_clockrou_DP_r_5_Q_9_DYMUX_31292
    );
  idea_1_idea1_clockrou_DP_r_5_Q_9_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_DP_xo(8),
      O => idea_1_idea1_clockrou_DP_r_5_Q_9_GYMUX_31291
    );
  idea_1_idea1_clockrou_DP_r_5_Q_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_DP_r_5_Q_9_CLKINV_31282
    );
  idea_1_idea1_clockrou_DP_r_5_Q_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_s125_0,
      O => idea_1_idea1_clockrou_DP_r_5_Q_9_CEINV_31281
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_8_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(8),
      ADR1 => idea_1_idea1_clockrou_DP_add(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(8)
    );
  idea_1_uart1_rx_rxcnt_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_Result(3),
      O => idea_1_uart1_rx_rxcnt_3_DXMUX_31344
    );
  idea_1_uart1_rx_rxcnt_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_Result(2),
      O => idea_1_uart1_rx_rxcnt_3_DYMUX_31332
    );
  idea_1_uart1_rx_rxcnt_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_rx_rxcnt_not0001_0,
      O => idea_1_uart1_rx_rxcnt_3_SRINV_31323
    );
  idea_1_uart1_rx_rxcnt_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_uart1_rx_rxcnt_3_CLKINV_31322
    );
  idea_1_uart1_rx_Mcount_rxcnt_xor_2_11 : X_LUT4
    generic map(
      INIT => X"6C6C"
    )
    port map (
      ADR0 => idea_1_uart1_rx_rxcnt(1),
      ADR1 => idea_1_uart1_rx_rxcnt(2),
      ADR2 => idea_1_uart1_rx_rxcnt(0),
      ADR3 => VCC,
      O => idea_1_uart1_rx_Result(2)
    );
  idea_1_idea1_roucou_cin_2_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin_2_1_GYMUX_31367,
      O => idea_1_idea1_roucou_cin_2_1_DYMUX_31368
    );
  idea_1_idea1_roucou_cin_2_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_cin_2_1_GYMUX_31367,
      O => idea_1_idea1_roucou_Result_2_0
    );
  idea_1_idea1_roucou_cin_2_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_Result(2),
      O => idea_1_idea1_roucou_cin_2_1_GYMUX_31367
    );
  idea_1_idea1_roucou_cin_2_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_8433,
      O => idea_1_idea1_roucou_cin_2_1_SRINV_31359
    );
  idea_1_idea1_roucou_cin_2_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_roucou_cin_2_1_CLKINV_31358
    );
  idea_1_idea1_roucou_cin_2_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_8432,
      O => idea_1_idea1_roucou_cin_2_1_CEINV_31357
    );
  idea_1_state_FSM_FFd1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd1_In,
      O => idea_1_state_FSM_FFd1_DYMUX_31390
    );
  idea_1_state_FSM_FFd1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_state_FSM_FFd1_SRINV_31381
    );
  idea_1_state_FSM_FFd1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_state_FSM_FFd1_CLKINV_31380
    );
  idea_1_state_FSM_FFd5_REVUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N11,
      O => idea_1_state_FSM_FFd5_REVUSED_31414
    );
  idea_1_state_FSM_FFd5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd5_In1_31410,
      O => idea_1_state_FSM_FFd5_DYMUX_31413
    );
  idea_1_state_FSM_FFd5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_state_FSM_FFd5_SRINV_31403
    );
  idea_1_state_FSM_FFd5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_state_FSM_FFd5_CLKINV_31402
    );
  idea_1_state_FSM_FFd7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd7_In,
      O => idea_1_state_FSM_FFd7_DYMUX_31436
    );
  idea_1_state_FSM_FFd7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_state_FSM_FFd7_SRINV_31428
    );
  idea_1_state_FSM_FFd7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_state_FSM_FFd7_CLKINV_31427
    );
  idea_1_state_FSM_FFd8_REVUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd9_8258,
      O => idea_1_state_FSM_FFd8_REVUSED_31460
    );
  idea_1_state_FSM_FFd8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_state_FSM_FFd8_In1,
      O => idea_1_state_FSM_FFd8_DYMUX_31459
    );
  idea_1_state_FSM_FFd8_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_state_FSM_FFd8_SRINV_31448
    );
  idea_1_state_FSM_FFd8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_state_FSM_FFd8_CLKINV_31447
    );
  idea_1_idea1_clockrou_CTL_cin_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin_mux0002_1_1,
      O => idea_1_idea1_clockrou_CTL_cin_1_DXMUX_31499
    );
  idea_1_idea1_clockrou_CTL_cin_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin_mux0002_0_2,
      O => idea_1_idea1_clockrou_CTL_cin_1_DYMUX_31487
    );
  idea_1_idea1_clockrou_CTL_cin_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_N01,
      O => idea_1_idea1_clockrou_CTL_cin_1_SRINV_31479
    );
  idea_1_idea1_clockrou_CTL_cin_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_div_1_CLK_OUT_7985,
      O => idea_1_idea1_clockrou_CTL_cin_1_CLKINV_31478
    );
  idea_1_idea1_clockrou_CTL_cin_mux0002_0_21 : X_LUT4
    generic map(
      INIT => X"4CCC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(0),
      ADR1 => idea_1_idea1_clockrou_CTL_cin1(0),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_CTL_cin_mux0002_0_2
    );
  idea_1_idea1_Re1_Q_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_1_DXMUX_9634,
      CE => idea_1_idea1_Re1_Q_1_CEINV_9609,
      CLK => idea_1_idea1_Re1_Q_1_CLKINV_9610,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(1)
    );
  idea_1_idea1_Re1_Q_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_3_DYMUX_9658,
      CE => idea_1_idea1_Re1_Q_3_CEINV_9647,
      CLK => idea_1_idea1_Re1_Q_3_CLKINV_9648,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(2)
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_3_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(3),
      ADR1 => idea_1_idea1_clockrou_DP_mul(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(3)
    );
  idea_1_idea1_Re1_Q_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_3_DXMUX_9672,
      CE => idea_1_idea1_Re1_Q_3_CEINV_9647,
      CLK => idea_1_idea1_Re1_Q_3_CLKINV_9648,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(3)
    );
  idea_1_idea1_Re1_Q_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_5_DYMUX_9696,
      CE => idea_1_idea1_Re1_Q_5_CEINV_9685,
      CLK => idea_1_idea1_Re1_Q_5_CLKINV_9686,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(4)
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_5_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(5),
      ADR1 => idea_1_idea1_clockrou_DP_mul(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(5)
    );
  idea_1_idea1_Re1_Q_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_5_DXMUX_9710,
      CE => idea_1_idea1_Re1_Q_5_CEINV_9685,
      CLK => idea_1_idea1_Re1_Q_5_CLKINV_9686,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(5)
    );
  idea_1_idea1_Re1_Q_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_7_DYMUX_9734,
      CE => idea_1_idea1_Re1_Q_7_CEINV_9723,
      CLK => idea_1_idea1_Re1_Q_7_CLKINV_9724,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(6)
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_7_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(7),
      ADR1 => idea_1_idea1_clockrou_DP_mul(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(7)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_11_DXMUX_10500,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_11_CEINV_10475,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_11_CLKINV_10476,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(11)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_13_DYMUX_10526,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_13_CEINV_10515,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_13_CLKINV_10516,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(12)
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_13_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(13),
      ADR1 => idea_1_idea1_clockrou_DP_add(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(13)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_13_DXMUX_10540,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_13_CEINV_10515,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_13_CLKINV_10516,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(13)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_15_DYMUX_10566,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_15_CEINV_10555,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_15_CLKINV_10556,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(14)
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_15_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(15),
      ADR1 => idea_1_idea1_clockrou_DP_add(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(15)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_15_DXMUX_10580,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_15_CEINV_10555,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_15_CLKINV_10556,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(15)
    );
  idea_1_uart1_rx_rxparity : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_paritygen_DYMUX_10605,
      CE => VCC,
      CLK => idea_1_uart1_rx_paritygen_CLKINV_10594,
      SET => idea_1_uart1_rx_paritygen_SRINV_10595,
      RST => GND,
      O => idea_1_uart1_rx_rxparity_8137
    );
  idea_1_uart1_rx_paritygen_mux00011 : X_LUT4
    generic map(
      INIT => X"BEBE"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_rxstop_8135,
      ADR2 => idea_1_uart1_rx_paritygen_8136,
      ADR3 => VCC,
      O => idea_1_uart1_rx_paritygen_mux0001
    );
  idea_1_uart1_rx_paritygen : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_paritygen_DXMUX_10619,
      CE => VCC,
      CLK => idea_1_uart1_rx_paritygen_CLKINV_10594,
      SET => idea_1_uart1_rx_paritygen_SRINV_10595,
      RST => GND,
      O => idea_1_uart1_rx_paritygen_8136
    );
  idea_1_idea1_Re2_Q_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_13_DYMUX_11184,
      CE => idea_1_idea1_Re2_Q_13_CEINV_11173,
      CLK => idea_1_idea1_Re2_Q_13_CLKINV_11174,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(12)
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_13_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(13),
      ADR1 => idea_1_idea1_clockrou_DP_mul(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(13)
    );
  idea_1_idea1_Re2_Q_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_13_DXMUX_11198,
      CE => idea_1_idea1_Re2_Q_13_CEINV_11173,
      CLK => idea_1_idea1_Re2_Q_13_CLKINV_11174,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(13)
    );
  idea_1_idea1_Re2_Q_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_15_DYMUX_11222,
      CE => idea_1_idea1_Re2_Q_15_CEINV_11211,
      CLK => idea_1_idea1_Re2_Q_15_CLKINV_11212,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(14)
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_15_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(15),
      ADR1 => idea_1_idea1_clockrou_DP_mul(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(15)
    );
  idea_1_idea1_Re2_Q_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_15_DXMUX_11236,
      CE => idea_1_idea1_Re2_Q_15_CEINV_11211,
      CLK => idea_1_idea1_Re2_Q_15_CLKINV_11212,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(15)
    );
  idea_1_idea1_Re3_Q_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_11_DYMUX_11260,
      CE => idea_1_idea1_Re3_Q_11_CEINV_11249,
      CLK => idea_1_idea1_Re3_Q_11_CLKINV_11250,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(10)
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_11_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(11),
      ADR1 => idea_1_idea1_clockrou_DP_add(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(11)
    );
  idea_1_idea1_Re3_Q_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_11_DXMUX_11274,
      CE => idea_1_idea1_Re3_Q_11_CEINV_11249,
      CLK => idea_1_idea1_Re3_Q_11_CLKINV_11250,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(11)
    );
  idea_1_idea1_Re3_Q_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_13_DYMUX_11298,
      CE => idea_1_idea1_Re3_Q_13_CEINV_11287,
      CLK => idea_1_idea1_Re3_Q_13_CLKINV_11288,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(12)
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_13_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(13),
      ADR1 => idea_1_idea1_clockrou_DP_add(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(13)
    );
  idea_1_idea1_Re3_Q_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_13_DXMUX_11312,
      CE => idea_1_idea1_Re3_Q_13_CEINV_11287,
      CLK => idea_1_idea1_Re3_Q_13_CLKINV_11288,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(13)
    );
  idea_1_idea1_Re3_Q_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_15_DYMUX_11336,
      CE => idea_1_idea1_Re3_Q_15_CEINV_11325,
      CLK => idea_1_idea1_Re3_Q_15_CLKINV_11326,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(14)
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_15_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(15),
      ADR1 => idea_1_idea1_clockrou_DP_add(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(15)
    );
  idea_1_idea1_Re3_Q_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_15_DXMUX_11350,
      CE => idea_1_idea1_Re3_Q_15_CEINV_11325,
      CLK => idea_1_idea1_Re3_Q_15_CLKINV_11326,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(15)
    );
  idea_1_idea1_Re4_Q_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_11_DYMUX_11374,
      CE => idea_1_idea1_Re4_Q_11_CEINV_11363,
      CLK => idea_1_idea1_Re4_Q_11_CLKINV_11364,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(10)
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_11_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(11),
      ADR1 => idea_1_idea1_clockrou_DP_add(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(11)
    );
  idea_1_idea1_Re4_Q_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_11_DXMUX_11388,
      CE => idea_1_idea1_Re4_Q_11_CEINV_11363,
      CLK => idea_1_idea1_Re4_Q_11_CLKINV_11364,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(11)
    );
  idea_1_idea1_Re4_Q_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_13_DYMUX_11412,
      CE => idea_1_idea1_Re4_Q_13_CEINV_11401,
      CLK => idea_1_idea1_Re4_Q_13_CLKINV_11402,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(12)
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_13_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(13),
      ADR1 => idea_1_idea1_clockrou_DP_add(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(13)
    );
  idea_1_idea1_Re4_Q_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_13_DXMUX_11426,
      CE => idea_1_idea1_Re4_Q_13_CEINV_11401,
      CLK => idea_1_idea1_Re4_Q_13_CLKINV_11402,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(13)
    );
  idea_1_idea1_Re4_Q_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_15_DYMUX_11450,
      CE => idea_1_idea1_Re4_Q_15_CEINV_11439,
      CLK => idea_1_idea1_Re4_Q_15_CLKINV_11440,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(14)
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_15_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(15),
      ADR1 => idea_1_idea1_clockrou_DP_add(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(15)
    );
  idea_1_idea1_Re4_Q_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_15_DXMUX_11464,
      CE => idea_1_idea1_Re4_Q_15_CEINV_11439,
      CLK => idea_1_idea1_Re4_Q_15_CLKINV_11440,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(15)
    );
  idea_1_idea1_Re1_Q_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_7_DXMUX_9748,
      CE => idea_1_idea1_Re1_Q_7_CEINV_9723,
      CLK => idea_1_idea1_Re1_Q_7_CLKINV_9724,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(7)
    );
  idea_1_idea1_Re1_Q_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_9_DYMUX_9772,
      CE => idea_1_idea1_Re1_Q_9_CEINV_9761,
      CLK => idea_1_idea1_Re1_Q_9_CLKINV_9762,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(8)
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_9_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(9),
      ADR1 => idea_1_idea1_clockrou_DP_mul(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(9)
    );
  idea_1_idea1_Re1_Q_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_9_DXMUX_9786,
      CE => idea_1_idea1_Re1_Q_9_CEINV_9761,
      CLK => idea_1_idea1_Re1_Q_9_CLKINV_9762,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(9)
    );
  idea_1_idea1_Re2_Q_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_1_DYMUX_9810,
      CE => idea_1_idea1_Re2_Q_1_CEINV_9799,
      CLK => idea_1_idea1_Re2_Q_1_CLKINV_9800,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(0)
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_1_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(1),
      ADR1 => idea_1_idea1_clockrou_DP_mul(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(1)
    );
  idea_1_idea1_Re2_Q_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_1_DXMUX_9824,
      CE => idea_1_idea1_Re2_Q_1_CEINV_9799,
      CLK => idea_1_idea1_Re2_Q_1_CLKINV_9800,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(1)
    );
  idea_1_idea1_Re2_Q_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_3_DYMUX_9848,
      CE => idea_1_idea1_Re2_Q_3_CEINV_9837,
      CLK => idea_1_idea1_Re2_Q_3_CLKINV_9838,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(2)
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_3_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(3),
      ADR1 => idea_1_idea1_clockrou_DP_mul(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(3)
    );
  idea_1_idea1_Re2_Q_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_3_DXMUX_9862,
      CE => idea_1_idea1_Re2_Q_3_CEINV_9837,
      CLK => idea_1_idea1_Re2_Q_3_CLKINV_9838,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(3)
    );
  idea_1_idea1_Re2_Q_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_5_DYMUX_9886,
      CE => idea_1_idea1_Re2_Q_5_CEINV_9875,
      CLK => idea_1_idea1_Re2_Q_5_CLKINV_9876,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(4)
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_5_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(5),
      ADR1 => idea_1_idea1_clockrou_DP_mul(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(5)
    );
  idea_1_idea1_Re2_Q_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_5_DXMUX_9900,
      CE => idea_1_idea1_Re2_Q_5_CEINV_9875,
      CLK => idea_1_idea1_Re2_Q_5_CLKINV_9876,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(5)
    );
  idea_1_idea1_Re2_Q_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_7_DYMUX_9924,
      CE => idea_1_idea1_Re2_Q_7_CEINV_9913,
      CLK => idea_1_idea1_Re2_Q_7_CLKINV_9914,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(6)
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_7_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(7),
      ADR1 => idea_1_idea1_clockrou_DP_mul(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(7)
    );
  idea_1_idea1_Re2_Q_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_7_DXMUX_9938,
      CE => idea_1_idea1_Re2_Q_7_CEINV_9913,
      CLK => idea_1_idea1_Re2_Q_7_CLKINV_9914,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(7)
    );
  idea_1_idea1_Re2_Q_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_9_DYMUX_9962,
      CE => idea_1_idea1_Re2_Q_9_CEINV_9951,
      CLK => idea_1_idea1_Re2_Q_9_CLKINV_9952,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(8)
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_9_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(9),
      ADR1 => idea_1_idea1_clockrou_DP_mul(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(9)
    );
  idea_1_idea1_Re2_Q_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_9_DXMUX_9976,
      CE => idea_1_idea1_Re2_Q_9_CEINV_9951,
      CLK => idea_1_idea1_Re2_Q_9_CLKINV_9952,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(9)
    );
  idea_1_idea1_Re3_Q_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_1_DYMUX_10000,
      CE => idea_1_idea1_Re3_Q_1_CEINV_9989,
      CLK => idea_1_idea1_Re3_Q_1_CLKINV_9990,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(0)
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_1_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(1),
      ADR1 => idea_1_idea1_clockrou_DP_add(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(1)
    );
  idea_1_idea1_Re3_Q_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_1_DXMUX_10014,
      CE => idea_1_idea1_Re3_Q_1_CEINV_9989,
      CLK => idea_1_idea1_Re3_Q_1_CLKINV_9990,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(1)
    );
  idea_1_idea1_Re3_Q_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_3_DYMUX_10038,
      CE => idea_1_idea1_Re3_Q_3_CEINV_10027,
      CLK => idea_1_idea1_Re3_Q_3_CLKINV_10028,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(2)
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_3_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(3),
      ADR1 => idea_1_idea1_clockrou_DP_add(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(3)
    );
  idea_1_idea1_Re3_Q_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_3_DXMUX_10052,
      CE => idea_1_idea1_Re3_Q_3_CEINV_10027,
      CLK => idea_1_idea1_Re3_Q_3_CLKINV_10028,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(3)
    );
  idea_1_idea1_Re3_Q_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_5_DYMUX_10076,
      CE => idea_1_idea1_Re3_Q_5_CEINV_10065,
      CLK => idea_1_idea1_Re3_Q_5_CLKINV_10066,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(4)
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_5_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(5),
      ADR1 => idea_1_idea1_clockrou_DP_add(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(5)
    );
  idea_1_idea1_Re3_Q_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_5_DXMUX_10090,
      CE => idea_1_idea1_Re3_Q_5_CEINV_10065,
      CLK => idea_1_idea1_Re3_Q_5_CLKINV_10066,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(5)
    );
  idea_1_idea1_Re3_Q_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_7_DYMUX_10114,
      CE => idea_1_idea1_Re3_Q_7_CEINV_10103,
      CLK => idea_1_idea1_Re3_Q_7_CLKINV_10104,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(6)
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_7_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(7),
      ADR1 => idea_1_idea1_clockrou_DP_add(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(7)
    );
  idea_1_idea1_Re3_Q_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_7_DXMUX_10128,
      CE => idea_1_idea1_Re3_Q_7_CEINV_10103,
      CLK => idea_1_idea1_Re3_Q_7_CLKINV_10104,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(7)
    );
  idea_1_idea1_Re3_Q_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_9_DYMUX_10152,
      CE => idea_1_idea1_Re3_Q_9_CEINV_10141,
      CLK => idea_1_idea1_Re3_Q_9_CLKINV_10142,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(8)
    );
  idea_1_idea1_clockrou_DP_xo1_Mxor_O_Result_9_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_3_Q(9),
      ADR1 => idea_1_idea1_clockrou_DP_add(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry3(9)
    );
  idea_1_idea1_Re3_Q_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re3_Q_9_DXMUX_10166,
      CE => idea_1_idea1_Re3_Q_9_CEINV_10141,
      CLK => idea_1_idea1_Re3_Q_9_CLKINV_10142,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re3_Q(9)
    );
  idea_1_idea1_Re4_Q_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_1_DYMUX_10190,
      CE => idea_1_idea1_Re4_Q_1_CEINV_10179,
      CLK => idea_1_idea1_Re4_Q_1_CLKINV_10180,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(0)
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_1_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(1),
      ADR1 => idea_1_idea1_clockrou_DP_add(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(1)
    );
  idea_1_idea1_Re4_Q_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_1_DXMUX_10204,
      CE => idea_1_idea1_Re4_Q_1_CEINV_10179,
      CLK => idea_1_idea1_Re4_Q_1_CLKINV_10180,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(1)
    );
  idea_1_idea1_Re4_Q_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_3_DYMUX_10228,
      CE => idea_1_idea1_Re4_Q_3_CEINV_10217,
      CLK => idea_1_idea1_Re4_Q_3_CLKINV_10218,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(2)
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_3_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(3),
      ADR1 => idea_1_idea1_clockrou_DP_add(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(3)
    );
  idea_1_idea1_Re4_Q_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_3_DXMUX_10242,
      CE => idea_1_idea1_Re4_Q_3_CEINV_10217,
      CLK => idea_1_idea1_Re4_Q_3_CLKINV_10218,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(3)
    );
  idea_1_idea1_Re4_Q_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_5_DYMUX_10266,
      CE => idea_1_idea1_Re4_Q_5_CEINV_10255,
      CLK => idea_1_idea1_Re4_Q_5_CLKINV_10256,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(4)
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_5_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(5),
      ADR1 => idea_1_idea1_clockrou_DP_add(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(5)
    );
  idea_1_idea1_Re4_Q_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_5_DXMUX_10280,
      CE => idea_1_idea1_Re4_Q_5_CEINV_10255,
      CLK => idea_1_idea1_Re4_Q_5_CLKINV_10256,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(5)
    );
  idea_1_idea1_Re4_Q_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_7_DYMUX_10304,
      CE => idea_1_idea1_Re4_Q_7_CEINV_10293,
      CLK => idea_1_idea1_Re4_Q_7_CLKINV_10294,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(6)
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_7_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(7),
      ADR1 => idea_1_idea1_clockrou_DP_add(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(7)
    );
  idea_1_idea1_Re4_Q_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_7_DXMUX_10318,
      CE => idea_1_idea1_Re4_Q_7_CEINV_10293,
      CLK => idea_1_idea1_Re4_Q_7_CLKINV_10294,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(7)
    );
  idea_1_idea1_Re4_Q_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_9_DYMUX_10342,
      CE => idea_1_idea1_Re4_Q_9_CEINV_10331,
      CLK => idea_1_idea1_Re4_Q_9_CLKINV_10332,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(8)
    );
  idea_1_idea1_clockrou_DP_xo3_Mxor_O_Result_9_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_4_Q(9),
      ADR1 => idea_1_idea1_clockrou_DP_add(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry4(9)
    );
  idea_1_idea1_Re4_Q_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re4_Q_9_DXMUX_10356,
      CE => idea_1_idea1_Re4_Q_9_CEINV_10331,
      CLK => idea_1_idea1_Re4_Q_9_CLKINV_10332,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re4_Q(9)
    );
  idea_1_idea1_roucou_NEXT_STATE_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_NEXT_STATE_1_DYMUX_10380,
      CE => VCC,
      CLK => idea_1_idea1_roucou_NEXT_STATE_1_CLKINV_10370,
      SET => GND,
      RST => GND,
      SSET => idea_1_idea1_roucou_NEXT_STATE_1_SRINV_10371,
      SRST => GND,
      O => idea_1_idea1_roucou_NEXT_STATE(1)
    );
  idea_1_idea1_roucou_should_reset_not00011 : X_LUT4
    generic map(
      INIT => X"7777"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR1 => idea_1_start_idea_8092,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_roucou_should_reset_not0001
    );
  idea_1_idea1_roucou_NEXT_STATE_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_NEXT_STATE_2_DYMUX_10414,
      CE => VCC,
      CLK => idea_1_idea1_roucou_NEXT_STATE_2_CLKINV_10405,
      SET => GND,
      RST => GND,
      SSET => idea_1_idea1_roucou_NEXT_STATE_2_SRINV_10406,
      SRST => GND,
      O => idea_1_idea1_roucou_NEXT_STATE(2)
    );
  idea_1_idea1_clockrou_CTL_cin1_not00011 : X_LUT4
    generic map(
      INIT => X"7F7F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(0),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_CTL_cin1_not0001
    );
  idea_1_uart1_tx_txdatardy : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_txdatardy_DYMUX_10450,
      CE => idea_1_uart1_tx_txdatardy_CEINV_10438,
      CLK => idea_1_uart1_tx_txdatardy_CLKINV_10439,
      SET => GND,
      RST => idea_1_uart1_tx_txdatardy_FFY_RSTAND_10456,
      O => idea_1_uart1_tx_txdatardy_8107
    );
  idea_1_uart1_tx_txdatardy_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_tx_txdatardy_FFY_RSTAND_10456
    );
  idea_1_uart1_tx_txdatardy_not00011 : X_LUT4
    generic map(
      INIT => X"88F8"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdone1_8103,
      ADR1 => idea_1_uart1_tx_txdone_or0000,
      ADR2 => idea_1_uart1_tx_write1_8105,
      ADR3 => idea_1_uart1_tx_write2_8106,
      O => idea_1_uart1_tx_txdatardy_not0001_pack_3
    );
  idea_1_idea1_clockrou_DP_r_5_Q_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_11_DYMUX_10486,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_11_CEINV_10475,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_11_CLKINV_10476,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(10)
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_11_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(11),
      ADR1 => idea_1_idea1_clockrou_DP_add(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(11)
    );
  idea_1_uart1_rx_rsr_5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_rsr_5_DXMUX_10774,
      CE => VCC,
      CLK => idea_1_uart1_rx_rsr_5_CLKINV_10748,
      SET => idea_1_uart1_rx_rsr_5_SRINV_10749,
      RST => GND,
      O => idea_1_uart1_rx_rsr(5)
    );
  idea_1_uart1_rx_rsr_6 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_rsr_7_DYMUX_10799,
      CE => VCC,
      CLK => idea_1_uart1_rx_rsr_7_CLKINV_10788,
      SET => idea_1_uart1_rx_rsr_7_SRINV_10789,
      RST => GND,
      O => idea_1_uart1_rx_rsr(6)
    );
  idea_1_uart1_rx_rsr_7_mux00011 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_rxparity_8137,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_rsr_7_mux0001
    );
  idea_1_uart1_rx_rsr_7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_rsr_7_DXMUX_10814,
      CE => VCC,
      CLK => idea_1_uart1_rx_rsr_7_CLKINV_10788,
      SET => idea_1_uart1_rx_rsr_7_SRINV_10789,
      RST => GND,
      O => idea_1_uart1_rx_rsr(7)
    );
  idea_1_uart1_tx_tsr_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_tsr_1_DYMUX_10841,
      CE => VCC,
      CLK => idea_1_uart1_tx_tsr_1_CLKINV_10832,
      SET => GND,
      RST => idea_1_uart1_tx_tsr_1_SRINV_10833,
      O => idea_1_uart1_tx_tsr(0)
    );
  idea_1_uart1_tx_tsr_1_mux00011 : X_LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdone_or0000,
      ADR1 => idea_1_uart1_tx_tsr(2),
      ADR2 => idea_1_uart1_tx_txdatardy_8107,
      ADR3 => idea_1_txdata(1),
      O => idea_1_uart1_tx_tsr_1_mux0001
    );
  idea_1_uart1_tx_tsr_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_tsr_1_DXMUX_10855,
      CE => VCC,
      CLK => idea_1_uart1_tx_tsr_1_CLKINV_10832,
      SET => GND,
      RST => idea_1_uart1_tx_tsr_1_SRINV_10833,
      O => idea_1_uart1_tx_tsr(1)
    );
  idea_1_uart1_tx_tsr_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_tsr_3_DYMUX_10883,
      CE => VCC,
      CLK => idea_1_uart1_tx_tsr_3_CLKINV_10874,
      SET => GND,
      RST => idea_1_uart1_tx_tsr_3_SRINV_10875,
      O => idea_1_uart1_tx_tsr(2)
    );
  idea_1_uart1_tx_tsr_3_mux00011 : X_LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdone_or0000,
      ADR1 => idea_1_uart1_tx_tsr(4),
      ADR2 => idea_1_uart1_tx_txdatardy_8107,
      ADR3 => idea_1_txdata(3),
      O => idea_1_uart1_tx_tsr_3_mux0001
    );
  idea_1_uart1_tx_cnt_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_cnt_2_DYMUX_10645,
      CE => VCC,
      CLK => idea_1_uart1_tx_cnt_2_CLKINV_10635,
      SET => GND,
      RST => idea_1_uart1_tx_cnt_2_FFY_RSTAND_10650,
      O => idea_1_uart1_tx_cnt(2)
    );
  idea_1_uart1_tx_cnt_2_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_tx_cnt_2_FFY_RSTAND_10650
    );
  idea_1_uart1_tx_txclk_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => idea_1_uart1_tx_cnt(2),
      ADR1 => idea_1_uart1_tx_cnt(1),
      ADR2 => idea_1_uart1_tx_cnt(0),
      ADR3 => VCC,
      O => idea_1_uart1_tx_txclk_not0002_inv
    );
  idea_1_uart1_rx_rsr_0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_rsr_1_DYMUX_10679,
      CE => VCC,
      CLK => idea_1_uart1_rx_rsr_1_CLKINV_10668,
      SET => idea_1_uart1_rx_rsr_1_SRINV_10669,
      RST => GND,
      O => idea_1_uart1_rx_rsr(0)
    );
  idea_1_uart1_rx_rsr_1_mux00011 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_rsr(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_rsr_1_mux0001
    );
  idea_1_uart1_rx_rsr_1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_rsr_1_DXMUX_10694,
      CE => VCC,
      CLK => idea_1_uart1_rx_rsr_1_CLKINV_10668,
      SET => idea_1_uart1_rx_rsr_1_SRINV_10669,
      RST => GND,
      O => idea_1_uart1_rx_rsr(1)
    );
  idea_1_uart1_rx_rsr_2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_rsr_3_DYMUX_10719,
      CE => VCC,
      CLK => idea_1_uart1_rx_rsr_3_CLKINV_10708,
      SET => idea_1_uart1_rx_rsr_3_SRINV_10709,
      RST => GND,
      O => idea_1_uart1_rx_rsr(2)
    );
  idea_1_uart1_rx_rsr_3_mux00011 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_rsr(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_rsr_3_mux0001
    );
  idea_1_uart1_rx_rsr_3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_rsr_3_DXMUX_10734,
      CE => VCC,
      CLK => idea_1_uart1_rx_rsr_3_CLKINV_10708,
      SET => idea_1_uart1_rx_rsr_3_SRINV_10709,
      RST => GND,
      O => idea_1_uart1_rx_rsr(3)
    );
  idea_1_uart1_rx_rsr_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_rsr_5_DYMUX_10759,
      CE => VCC,
      CLK => idea_1_uart1_rx_rsr_5_CLKINV_10748,
      SET => idea_1_uart1_rx_rsr_5_SRINV_10749,
      RST => GND,
      O => idea_1_uart1_rx_rsr(4)
    );
  idea_1_uart1_rx_rsr_5_mux00011 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_rsr(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_rsr_5_mux0001
    );
  idea_1_idea1_Re1_Q_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_11_DYMUX_11032,
      CE => idea_1_idea1_Re1_Q_11_CEINV_11021,
      CLK => idea_1_idea1_Re1_Q_11_CLKINV_11022,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(10)
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_11_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(11),
      ADR1 => idea_1_idea1_clockrou_DP_mul(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(11)
    );
  idea_1_idea1_Re1_Q_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_11_DXMUX_11046,
      CE => idea_1_idea1_Re1_Q_11_CEINV_11021,
      CLK => idea_1_idea1_Re1_Q_11_CLKINV_11022,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(11)
    );
  idea_1_idea1_Re1_Q_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_13_DYMUX_11070,
      CE => idea_1_idea1_Re1_Q_13_CEINV_11059,
      CLK => idea_1_idea1_Re1_Q_13_CLKINV_11060,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(12)
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_13_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(13),
      ADR1 => idea_1_idea1_clockrou_DP_mul(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(13)
    );
  idea_1_idea1_Re1_Q_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_13_DXMUX_11084,
      CE => idea_1_idea1_Re1_Q_13_CEINV_11059,
      CLK => idea_1_idea1_Re1_Q_13_CLKINV_11060,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(13)
    );
  idea_1_idea1_Re1_Q_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_15_DYMUX_11108,
      CE => idea_1_idea1_Re1_Q_15_CEINV_11097,
      CLK => idea_1_idea1_Re1_Q_15_CLKINV_11098,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(14)
    );
  idea_1_idea1_clockrou_DP_xo4_Mxor_O_Result_15_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_1_Q(15),
      ADR1 => idea_1_idea1_clockrou_DP_mul(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry1(15)
    );
  idea_1_idea1_Re1_Q_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re1_Q_15_DXMUX_11122,
      CE => idea_1_idea1_Re1_Q_15_CEINV_11097,
      CLK => idea_1_idea1_Re1_Q_15_CLKINV_11098,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re1_Q(15)
    );
  idea_1_idea1_Re2_Q_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_11_DYMUX_11146,
      CE => idea_1_idea1_Re2_Q_11_CEINV_11135,
      CLK => idea_1_idea1_Re2_Q_11_CLKINV_11136,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(10)
    );
  idea_1_idea1_clockrou_DP_xo2_Mxor_O_Result_11_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_2_Q(11),
      ADR1 => idea_1_idea1_clockrou_DP_mul(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_Ry2(11)
    );
  idea_1_idea1_Re2_Q_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_Re2_Q_11_DXMUX_11160,
      CE => idea_1_idea1_Re2_Q_11_CEINV_11135,
      CLK => idea_1_idea1_Re2_Q_11_CLKINV_11136,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_Re2_Q(11)
    );
  idea_1_uart1_tx_tsr_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_tsr_3_DXMUX_10897,
      CE => VCC,
      CLK => idea_1_uart1_tx_tsr_3_CLKINV_10874,
      SET => GND,
      RST => idea_1_uart1_tx_tsr_3_SRINV_10875,
      O => idea_1_uart1_tx_tsr(3)
    );
  idea_1_uart1_tx_tsr_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_tsr_5_DYMUX_10925,
      CE => VCC,
      CLK => idea_1_uart1_tx_tsr_5_CLKINV_10916,
      SET => GND,
      RST => idea_1_uart1_tx_tsr_5_SRINV_10917,
      O => idea_1_uart1_tx_tsr(4)
    );
  idea_1_uart1_tx_tsr_5_mux00011 : X_LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdone_or0000,
      ADR1 => idea_1_uart1_tx_tsr(6),
      ADR2 => idea_1_uart1_tx_txdatardy_8107,
      ADR3 => idea_1_txdata(5),
      O => idea_1_uart1_tx_tsr_5_mux0001
    );
  idea_1_uart1_tx_tsr_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_tsr_5_DXMUX_10939,
      CE => VCC,
      CLK => idea_1_uart1_tx_tsr_5_CLKINV_10916,
      SET => GND,
      RST => idea_1_uart1_tx_tsr_5_SRINV_10917,
      O => idea_1_uart1_tx_tsr(5)
    );
  idea_1_uart1_tx_tsr_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_tsr_7_DYMUX_10967,
      CE => VCC,
      CLK => idea_1_uart1_tx_tsr_7_CLKINV_10958,
      SET => GND,
      RST => idea_1_uart1_tx_tsr_7_SRINV_10959,
      O => idea_1_uart1_tx_tsr(6)
    );
  idea_1_uart1_tx_tsr_7_mux00011 : X_LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdone_or0000,
      ADR1 => idea_1_uart1_tx_tag1_8164,
      ADR2 => idea_1_uart1_tx_txdatardy_8107,
      ADR3 => idea_1_txdata(7),
      O => idea_1_uart1_tx_tsr_7_mux0001
    );
  idea_1_uart1_tx_tsr_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_tsr_7_DXMUX_10981,
      CE => VCC,
      CLK => idea_1_uart1_tx_tsr_7_CLKINV_10958,
      SET => GND,
      RST => idea_1_uart1_tx_tsr_7_SRINV_10959,
      O => idea_1_uart1_tx_tsr(7)
    );
  idea_1_LEDs_3_mux0000261 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_LEDs(3),
      ADR1 => idea_1_N15_0,
      ADR2 => idea_1_LEDs_3_mux00009,
      ADR3 => VCC,
      O => idea_1_LEDs_3_mux000026
    );
  idea_1_LEDs_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_LEDs_3_DYMUX_11006,
      CE => VCC,
      CLK => idea_1_LEDs_3_CLKINV_10995,
      SET => GND,
      RST => GND,
      SSET => idea_1_LEDs_3_REVUSED_11007,
      SRST => idea_1_LEDs_3_SRINV_10996,
      O => idea_1_LEDs(3)
    );
  idea_1_uart1_tx_txparity : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_tag1_DYMUX_11489,
      CE => VCC,
      CLK => idea_1_uart1_tx_tag1_CLKINV_11480,
      SET => GND,
      RST => idea_1_uart1_tx_tag1_SRINV_11481,
      O => idea_1_uart1_tx_txparity_8221
    );
  idea_1_uart1_tx_tag1_mux00011 : X_LUT4
    generic map(
      INIT => X"F2F2"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdatardy_8107,
      ADR1 => idea_1_uart1_tx_txdone_or0000,
      ADR2 => idea_1_uart1_tx_tag2_8220,
      ADR3 => VCC,
      O => idea_1_uart1_tx_tag1_mux0001
    );
  idea_1_uart1_tx_tag1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_tag1_DXMUX_11504,
      CE => VCC,
      CLK => idea_1_uart1_tx_tag1_CLKINV_11480,
      SET => GND,
      RST => idea_1_uart1_tx_tag1_SRINV_11481,
      O => idea_1_uart1_tx_tag1_8164
    );
  idea_1_uart1_rx_parity_error : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rxdatardy_DYMUX_11532,
      CE => idea_1_uart1_rx_rxdatardy_CEINV_11521,
      CLK => idea_1_uart1_rx_rxdatardy_CLKINV_11522,
      SET => GND,
      RST => idea_1_uart1_rx_rxdatardy_SRINV_11523,
      O => idea_1_uart1_rx_parity_error_8226
    );
  idea_1_uart1_rx_rxdatardy_mux00001 : X_LUT4
    generic map(
      INIT => X"BBBB"
    )
    port map (
      ADR0 => idea_1_uart1_rx_read2_8223,
      ADR1 => idea_1_uart1_rx_read1_8224,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_rxdatardy_mux0000
    );
  idea_1_uart1_rx_rxdatardy : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rxdatardy_DXMUX_11549,
      CE => idea_1_uart1_rx_rxdatardy_CEINV_11521,
      CLK => idea_1_uart1_rx_rxdatardy_CLKINV_11522,
      SET => GND,
      RST => idea_1_uart1_rx_rxdatardy_SRINV_11523,
      O => idea_1_uart1_rx_rxdatardy_8225
    );
  idea_1_byte_cntr_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_byte_cntr_2_DYMUX_11580,
      CE => idea_1_byte_cntr_2_CEINV_11569,
      CLK => idea_1_byte_cntr_2_CLKINV_11570,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_byte_cntr_2_SRINV_11571,
      O => idea_1_byte_cntr(1)
    );
  idea_1_byte_cntr_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => idea_1_N35,
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_byte_cntr(1),
      O => idea_1_byte_cntr_mux0000_2_Q
    );
  idea_1_byte_cntr_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_byte_cntr_2_DXMUX_11593,
      CE => idea_1_byte_cntr_2_CEINV_11569,
      CLK => idea_1_byte_cntr_2_CLKINV_11570,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_byte_cntr_2_SRINV_11571,
      O => idea_1_byte_cntr(2)
    );
  idea_1_key_64_not00013 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(1),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => idea_1_N43,
      O => idea_1_key_64_not0001
    );
  idea_1_byte_cntr_not000133 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => idea_1_byte_cntr_not000124_8254,
      ADR1 => idea_1_state_FSM_FFd10_8255,
      ADR2 => idea_1_state_FSM_FFd11_8256,
      ADR3 => VCC,
      O => idea_1_byte_cntr_not0001
    );
  idea_1_idea1_clockrou_CTL_S_cmp_eq00051 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(0),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_s78
    );
  clk_div_1_CLK_OUT : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_CLK_OUT1_DYMUX_11826,
      CE => clk_div_1_CLK_OUT1_CEINVNOT,
      CLK => clk_div_1_CLK_OUT1_CLKINV_11823,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_CLK_OUT1_SRINVNOT,
      O => clk_div_1_CLK_OUT1
    );
  idea_1_uart1_tx_txdone2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdone_or00004_0,
      ADR1 => idea_1_uart1_tx_tag1_8164,
      ADR2 => idea_1_uart1_tx_tag2_8220,
      ADR3 => idea_1_uart1_tx_txdone_or000010_8266,
      O => idea_1_uart1_tx_txdone
    );
  idea_1_uart1_tx_txdone1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_tx_txdone1_DXMUX_11860,
      CE => VCC,
      CLK => idea_1_uart1_tx_txdone1_CLKINV_11844,
      SET => idea_1_uart1_tx_txdone1_FFX_SET,
      RST => GND,
      O => idea_1_uart1_tx_txdone1_8103
    );
  idea_1_uart1_tx_txdone1_FFX_SETOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_tx_txdone1_FFX_SET
    );
  idea_1_uart1_tx_tsr_7_and00001 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdatardy_8107,
      ADR1 => idea_1_uart1_tx_txdone_or0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_tx_tsr_7_and0000
    );
  idea_1_idea1_clockrou_CTL_EN3461 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(0),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_s346
    );
  idea_1_state_FSM_FFd3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_state_FSM_FFd4_DYMUX_11646,
      CE => VCC,
      CLK => idea_1_state_FSM_FFd4_CLKINV_11635,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_state_FSM_FFd4_SRINV_11636,
      O => idea_1_state_FSM_FFd3_8241
    );
  idea_1_state_FSM_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_READY_8236,
      ADR1 => idea_1_state_FSM_FFd6_8237,
      ADR2 => idea_1_state_FSM_FFd4_8238,
      ADR3 => VCC,
      O => idea_1_state_FSM_FFd4_In
    );
  idea_1_state_FSM_FFd4 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_state_FSM_FFd4_DXMUX_11659,
      CE => VCC,
      CLK => idea_1_state_FSM_FFd4_CLKINV_11635,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_state_FSM_FFd4_SRINV_11636,
      O => idea_1_state_FSM_FFd4_8238
    );
  idea_1_state_FSM_FFd6_In : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_READY_8236,
      ADR1 => idea_1_state_FSM_FFd6_8237,
      ADR2 => N21,
      ADR3 => idea_1_state_FSM_FFd8_8243,
      O => idea_1_state_FSM_FFd6_In_11689
    );
  idea_1_state_FSM_FFd6 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_state_FSM_FFd6_DXMUX_11692,
      CE => VCC,
      CLK => idea_1_state_FSM_FFd6_CLKINV_11676,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_state_FSM_FFd6_SRINV_11677,
      O => idea_1_state_FSM_FFd6_8237
    );
  idea_1_key_72_not00011 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => idea_1_N43,
      ADR1 => idea_1_byte_cntr(1),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => idea_1_byte_cntr(0),
      O => idea_1_key_72_not0001
    );
  idea_1_key_104_not00012 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_byte_cntr(0),
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => idea_1_N43,
      O => idea_1_key_104_not0001
    );
  idea_1_idea1_clockrou_DP_r_4_Q_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_1_DYMUX_12128,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_1_CEINV_12125,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_1_CLKINV_12126,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(0)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_1_DXMUX_12134,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_1_CEINV_12125,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_1_CLKINV_12126,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(1)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_3_DYMUX_12148,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_3_CEINV_12145,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_3_CLKINV_12146,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(2)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_3_DXMUX_12154,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_3_CEINV_12145,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_3_CLKINV_12146,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(3)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_5_DYMUX_12168,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_5_CEINV_12165,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_5_CLKINV_12166,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(4)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_5_DXMUX_12174,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_5_CEINV_12165,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_5_CLKINV_12166,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(5)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_7_DYMUX_12188,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_7_CEINV_12185,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_7_CLKINV_12186,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(6)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_7_DXMUX_12194,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_7_CEINV_12185,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_7_CLKINV_12186,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(7)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_9_DYMUX_12208,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_9_CEINV_12205,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_9_CLKINV_12206,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(8)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_9_DXMUX_12214,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_9_CEINV_12205,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_9_CLKINV_12206,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(9)
    );
  idea_1_idea1_mu1_O_10_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(10),
      ADR1 => idea_1_x1(10),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(10)
    );
  idea_1_idea1_mu1_O_11_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(11),
      ADR1 => idea_1_x1(11),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(11)
    );
  idea_1_idea1_mu1_O_12_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(12),
      ADR1 => idea_1_x1(12),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(12)
    );
  idea_1_idea1_mu1_O_13_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(13),
      ADR1 => idea_1_x1(13),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(13)
    );
  idea_1_write_mux0000 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd11_8256,
      ADR1 => idea_1_write_8279,
      ADR2 => N841,
      ADR3 => idea_1_state_FSM_FFd2_8338,
      O => idea_1_write_mux0000_12640
    );
  idea_1_write : X_SFF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_write_DXMUX_12643,
      CE => VCC,
      CLK => idea_1_write_CLKINV_12626,
      SET => GND,
      RST => GND,
      SSET => idea_1_write_SRINV_12627,
      SRST => GND,
      O => idea_1_write_8279
    );
  idea_1_idea1_mu1_O_14_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(14),
      ADR1 => idea_1_x1(14),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(14)
    );
  idea_1_idea1_mu1_O_15_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(15),
      ADR1 => idea_1_x1(15),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(15)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_1_DYMUX_12328,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_1_CEINV_12325,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_1_CLKINV_12326,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(0)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_1_DXMUX_12334,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_1_CEINV_12325,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_1_CLKINV_12326,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(1)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_3_DYMUX_12348,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_3_CEINV_12345,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_3_CLKINV_12346,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(2)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_3_DXMUX_12354,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_3_CEINV_12345,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_3_CLKINV_12346,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(3)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_5_DYMUX_12368,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_5_CEINV_12365,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_5_CLKINV_12366,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(4)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_5_DXMUX_12374,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_5_CEINV_12365,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_5_CLKINV_12366,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(5)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_7_DYMUX_12388,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_7_CEINV_12385,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_7_CLKINV_12386,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(6)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_7_DXMUX_12394,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_7_CEINV_12385,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_7_CLKINV_12386,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(7)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_9_DYMUX_12408,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_9_CEINV_12405,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_9_CLKINV_12406,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(8)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_9_DXMUX_12414,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_9_CEINV_12405,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_9_CLKINV_12406,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(9)
    );
  idea_1_uart1_tx_tag2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_tag2_DXMUX_11894,
      CE => VCC,
      CLK => idea_1_uart1_tx_tag2_CLKINV_11876,
      SET => GND,
      RST => idea_1_uart1_tx_tag2_FFX_RSTAND_11899,
      O => idea_1_uart1_tx_tag2_8220
    );
  idea_1_uart1_tx_tag2_FFX_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_tx_tag2_FFX_RSTAND_11899
    );
  idea_1_key_0_not00011 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => idea_1_state_cmp_eq0002_0,
      ADR1 => idea_1_state_FSM_FFd9_8258,
      ADR2 => Reset_IBUF_8102,
      ADR3 => VCC,
      O => idea_1_key_0_not0001
    );
  idea_1_x1_15_not00012 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => idea_1_N44,
      ADR1 => idea_1_byte_cntr(1),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => idea_1_byte_cntr(0),
      O => idea_1_x1_15_not0001
    );
  idea_1_key_8_not00011 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => idea_1_N33,
      ADR1 => idea_1_byte_cntr(1),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => idea_1_byte_cntr(0),
      O => idea_1_key_8_not0001
    );
  idea_1_x3_10_not00011 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_byte_cntr(0),
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => idea_1_N44,
      O => idea_1_x3_10_not0001
    );
  idea_1_uart1_tx_write1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_tx_write2_DYMUX_12006,
      CE => VCC,
      CLK => idea_1_uart1_tx_write2_CLKINV_12003,
      SET => idea_1_uart1_tx_write2_SRINV_12004,
      RST => GND,
      O => idea_1_uart1_tx_write1_8105
    );
  idea_1_uart1_tx_write2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_tx_write2_DXMUX_12013,
      CE => VCC,
      CLK => idea_1_uart1_tx_write2_CLKINV_12003,
      SET => idea_1_uart1_tx_write2_SRINV_12004,
      RST => GND,
      O => idea_1_uart1_tx_write2_8106
    );
  idea_1_idea1_clockrou_DP_r_3_Q_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_1_DYMUX_12028,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_1_CEINV_12025,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_1_CLKINV_12026,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(0)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_1_DXMUX_12034,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_1_CEINV_12025,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_1_CLKINV_12026,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(1)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_3_DYMUX_12048,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_3_CEINV_12045,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_3_CLKINV_12046,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(2)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_3_DXMUX_12054,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_3_CEINV_12045,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_3_CLKINV_12046,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(3)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_5_DYMUX_12068,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_5_CEINV_12065,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_5_CLKINV_12066,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(4)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_5_DXMUX_12074,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_5_CEINV_12065,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_5_CLKINV_12066,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(5)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_7_DYMUX_12088,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_7_CEINV_12085,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_7_CLKINV_12086,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(6)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_7_DXMUX_12094,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_7_CEINV_12085,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_7_CLKINV_12086,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(7)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_9_DYMUX_12108,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_9_CEINV_12105,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_9_CLKINV_12106,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(8)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_9_DXMUX_12114,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_9_CEINV_12105,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_9_CLKINV_12106,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(9)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_1_DYMUX_12228,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_1_CEINV_12225,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_1_CLKINV_12226,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(0)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_1_DXMUX_12234,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_1_CEINV_12225,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_1_CLKINV_12226,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(1)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_3_DYMUX_12248,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_3_CEINV_12245,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_3_CLKINV_12246,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(2)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_3_DXMUX_12254,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_3_CEINV_12245,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_3_CLKINV_12246,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(3)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_5_DYMUX_12268,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_5_CEINV_12265,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_5_CLKINV_12266,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(4)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_5_DXMUX_12274,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_5_CEINV_12265,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_5_CLKINV_12266,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(5)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_7_DYMUX_12288,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_7_CEINV_12285,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_7_CLKINV_12286,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(6)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_7_DXMUX_12294,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_7_CEINV_12285,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_7_CLKINV_12286,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(7)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_9_DYMUX_12308,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_9_CEINV_12305,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_9_CLKINV_12306,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(8)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_9_DXMUX_12314,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_9_CEINV_12305,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_9_CLKINV_12306,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(9)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_1_DYMUX_12428,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_1_CEINV_12425,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_1_CLKINV_12426,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(0)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_1_DXMUX_12434,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_1_CEINV_12425,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_1_CLKINV_12426,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(1)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_3_DYMUX_12448,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_3_CEINV_12445,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_3_CLKINV_12446,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(2)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_3_DXMUX_12454,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_3_CEINV_12445,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_3_CLKINV_12446,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(3)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_5_DYMUX_12468,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_5_CEINV_12465,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_5_CLKINV_12466,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(4)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_5_DXMUX_12474,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_5_CEINV_12465,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_5_CLKINV_12466,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(5)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_7_DYMUX_12488,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_7_CEINV_12485,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_7_CLKINV_12486,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(6)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_7_DXMUX_12494,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_7_CEINV_12485,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_7_CLKINV_12486,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(7)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_9_DYMUX_12508,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_9_CEINV_12505,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_9_CLKINV_12506,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(8)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_9_DXMUX_12514,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_9_CEINV_12505,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_9_CLKINV_12506,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(9)
    );
  idea_1_idea1_mu1_O_7_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(7),
      ADR1 => idea_1_x1(7),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(7)
    );
  idea_1_idea1_mu1_O_9_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re1_Q(9),
      ADR1 => idea_1_x1(9),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux1(9)
    );
  idea_1_idea1_mu4_O_0_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(0),
      ADR1 => idea_1_x4(0),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(0)
    );
  idea_1_idea1_mu4_O_10_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(10),
      ADR1 => idea_1_x4(10),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(10)
    );
  idea_1_idea1_mu4_O_11_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(11),
      ADR1 => idea_1_x4(11),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(11)
    );
  idea_1_idea1_mu4_O_12_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(12),
      ADR1 => idea_1_x4(12),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(12)
    );
  idea_1_idea1_mu4_O_13_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(13),
      ADR1 => idea_1_x4(13),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(13)
    );
  idea_1_idea1_mu4_O_14_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(14),
      ADR1 => idea_1_x4(14),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(14)
    );
  idea_1_idea1_mu4_O_15_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(15),
      ADR1 => idea_1_x4(15),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(15)
    );
  idea_1_idea1_mu4_O_1_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(1),
      ADR1 => idea_1_x4(1),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(1)
    );
  idea_1_idea1_mu4_O_2_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(2),
      ADR1 => idea_1_x4(2),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(2)
    );
  idea_1_idea1_mu4_O_3_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(3),
      ADR1 => idea_1_x4(3),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(3)
    );
  idea_1_idea1_mu4_O_4_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(4),
      ADR1 => idea_1_x4(4),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(4)
    );
  idea_1_idea1_mu4_O_5_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(5),
      ADR1 => idea_1_x4(5),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(5)
    );
  idea_1_idea1_mu4_O_6_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(6),
      ADR1 => idea_1_x4(6),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(6)
    );
  idea_1_idea1_mu4_O_7_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(7),
      ADR1 => idea_1_x4(7),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(7)
    );
  idea_1_idea1_mu4_O_8_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(8),
      ADR1 => idea_1_x4(8),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(8)
    );
  idea_1_idea1_mu4_O_9_1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => idea_1_idea1_Re4_Q(9),
      ADR1 => idea_1_x4(9),
      ADR2 => idea_1_idea1_roucou_S_i_8321,
      ADR3 => VCC,
      O => idea_1_idea1_Mux4(9)
    );
  idea_1_idea1_mu3_O_7_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(7),
      ADR2 => idea_1_x3(7),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(7)
    );
  idea_1_idea1_mu3_O_9_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(9),
      ADR2 => idea_1_x3(9),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(9)
    );
  idea_1_uart1_rx_rxcnt_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rxcnt_0_DYMUX_13206,
      CE => VCC,
      CLK => idea_1_uart1_rx_rxcnt_0_CLKINV_13195,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_uart1_rx_rxcnt_0_SRINV_13196,
      O => idea_1_uart1_rx_rxcnt(1)
    );
  idea_1_uart1_rx_rxcnt_0 : X_SFF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_rxcnt_0_DXMUX_13212,
      CE => VCC,
      CLK => idea_1_uart1_rx_rxcnt_0_CLKINV_13195,
      SET => GND,
      RST => GND,
      SSET => idea_1_uart1_rx_rxcnt_0_SRINV_13196,
      SRST => GND,
      O => idea_1_uart1_rx_rxcnt(0)
    );
  idea_1_idea1_roucou_cin_0_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_0_1_DYMUX_13226,
      CE => idea_1_idea1_roucou_cin_0_1_CEINV_13222,
      CLK => idea_1_idea1_roucou_cin_0_1_CLKINV_13223,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_0_1_SRINV_13224,
      O => idea_1_idea1_roucou_cin_0_1_8434
    );
  idea_1_idea1_roucou_cin_0_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_0_2_DYMUX_13241,
      CE => idea_1_idea1_roucou_cin_0_2_CEINV_13237,
      CLK => idea_1_idea1_roucou_cin_0_2_CLKINV_13238,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_0_2_SRINV_13239,
      O => idea_1_idea1_roucou_cin_0_2_8435
    );
  idea_1_idea1_roucou_cin_0_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_0_3_DYMUX_13256,
      CE => idea_1_idea1_roucou_cin_0_3_CEINV_13252,
      CLK => idea_1_idea1_roucou_cin_0_3_CLKINV_13253,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_0_3_SRINV_13254,
      O => idea_1_idea1_roucou_cin_0_3_8436
    );
  idea_1_idea1_roucou_cin_0_4 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_0_4_DYMUX_13271,
      CE => idea_1_idea1_roucou_cin_0_4_CEINV_13267,
      CLK => idea_1_idea1_roucou_cin_0_4_CLKINV_13268,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_0_4_SRINV_13269,
      O => idea_1_idea1_roucou_cin_0_4_8437
    );
  idea_1_x3_0_not00011 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_byte_cntr(1),
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_N44,
      O => idea_1_x3_0_not0001
    );
  idea_1_idea1_keyge_new_key_16_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(94),
      ADR1 => idea_1_key(62),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_16_4_13556
    );
  idea_1_idea1_keyge_new_key_17_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(95),
      ADR1 => idea_1_key(63),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_17_4_13580
    );
  idea_1_idea1_keyge_new_key_20_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(112),
      ADR1 => idea_1_key(105),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_keyge_new_key_9_9_SW0_8478,
      O => idea_1_idea1_keyge_new_key_20_9_13604
    );
  idea_1_idea1_keyge_new_key_18_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(96),
      ADR1 => idea_1_key(64),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_18_4_13628
    );
  idea_1_idea1_keyge_new_key_19_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(97),
      ADR1 => idea_1_key(65),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_19_4_13652
    );
  idea_1_idea1_roucou_cin_1_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_12_DYMUX_13286,
      CE => idea_1_idea1_roucou_cin_12_CEINV_13282,
      CLK => idea_1_idea1_roucou_cin_12_CLKINV_13283,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_12_SRINV_13284,
      O => idea_1_idea1_roucou_cin_12
    );
  idea_1_idea1_roucou_cin_1_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_1_3_DYMUX_13301,
      CE => idea_1_idea1_roucou_cin_1_3_CEINV_13297,
      CLK => idea_1_idea1_roucou_cin_1_3_CLKINV_13298,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_1_3_SRINV_13299,
      O => idea_1_idea1_roucou_cin_1_3_8440
    );
  idea_1_idea1_roucou_cin_1_4 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_1_4_DYMUX_13316,
      CE => idea_1_idea1_roucou_cin_1_4_CEINV_13312,
      CLK => idea_1_idea1_roucou_cin_1_4_CLKINV_13313,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_1_4_SRINV_13314,
      O => idea_1_idea1_roucou_cin_1_4_8441
    );
  idea_1_idea1_roucou_cin_1_5 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_1_5_DYMUX_13331,
      CE => idea_1_idea1_roucou_cin_1_5_CEINV_13327,
      CLK => idea_1_idea1_roucou_cin_1_5_CLKINV_13328,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_1_5_SRINV_13329,
      O => idea_1_idea1_roucou_cin_1_5_8442
    );
  idea_1_idea1_roucou_cin_2_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_2_2_DYMUX_13346,
      CE => idea_1_idea1_roucou_cin_2_2_CEINV_13342,
      CLK => idea_1_idea1_roucou_cin_2_2_CLKINV_13343,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_2_2_SRINV_13344,
      O => idea_1_idea1_roucou_cin_2_2_8444
    );
  idea_1_idea1_roucou_cin_2_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_2_3_DYMUX_13361,
      CE => idea_1_idea1_roucou_cin_2_3_CEINV_13357,
      CLK => idea_1_idea1_roucou_cin_2_3_CLKINV_13358,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_2_3_SRINV_13359,
      O => idea_1_idea1_roucou_cin_2_3_8445
    );
  idea_1_idea1_roucou_cin_2_4 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_2_4_DYMUX_13376,
      CE => idea_1_idea1_roucou_cin_2_4_CEINV_13372,
      CLK => idea_1_idea1_roucou_cin_2_4_CLKINV_13373,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_2_4_SRINV_13374,
      O => idea_1_idea1_roucou_cin_2_4_8446
    );
  idea_1_uart1_rx_hunt : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_hunt_DXMUX_13394,
      CE => idea_1_uart1_rx_hunt_CEINV_13388,
      CLK => idea_1_uart1_rx_hunt_CLKINV_13389,
      SET => GND,
      RST => GND,
      SSET => idea_1_uart1_rx_hunt_REVUSED_13392,
      SRST => idea_1_uart1_rx_hunt_SRINV_13390,
      O => idea_1_uart1_rx_hunt_8450
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2213_SW0 : X_LUT4
    generic map(
      INIT => X"9F06"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => N843,
      ADR3 => N845,
      O => N877
    );
  idea_1_state_FSM_FFd2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_state_FSM_FFd2_DXMUX_13437,
      CE => idea_1_state_FSM_FFd2_CEINV_13431,
      CLK => idea_1_state_FSM_FFd2_CLKINV_13432,
      SET => GND,
      RST => GND,
      SSET => idea_1_state_FSM_FFd2_REVUSED_13435,
      SRST => idea_1_state_FSM_FFd2_SRINV_13433,
      O => idea_1_state_FSM_FFd2_8338
    );
  idea_1_state_FSM_FFd10 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_state_FSM_FFd9_DYMUX_13462,
      CE => VCC,
      CLK => idea_1_state_FSM_FFd9_CLKINV_13451,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_state_FSM_FFd9_SRINV_13452,
      O => idea_1_state_FSM_FFd10_8255
    );
  idea_1_state_FSM_FFd9 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_state_FSM_FFd9_DXMUX_13468,
      CE => VCC,
      CLK => idea_1_state_FSM_FFd9_CLKINV_13451,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_state_FSM_FFd9_SRINV_13452,
      O => idea_1_state_FSM_FFd9_8258
    );
  idea_1_uart1_rx_overrun_not00011 : X_LUT4
    generic map(
      INIT => X"44F4"
    )
    port map (
      ADR0 => idea_1_uart1_rx_read2_8223,
      ADR1 => idea_1_uart1_rx_read1_8224,
      ADR2 => idea_1_uart1_rx_idle_8134,
      ADR3 => idea_1_uart1_rx_idle1_8459,
      O => idea_1_uart1_rx_overrun_not0001_pack_3
    );
  idea_1_uart1_rx_overrun_mux00011 : X_LUT4
    generic map(
      INIT => X"A2A2"
    )
    port map (
      ADR0 => idea_1_uart1_rx_rxdatardy_8225,
      ADR1 => idea_1_uart1_rx_read1_8224,
      ADR2 => idea_1_uart1_rx_read2_8223,
      ADR3 => VCC,
      O => idea_1_uart1_rx_overrun_mux0001
    );
  idea_1_uart1_rx_overrun : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_overrun_DXMUX_13503,
      CE => idea_1_uart1_rx_overrun_CEINV_13485,
      CLK => idea_1_uart1_rx_overrun_CLKINV_13486,
      SET => GND,
      RST => idea_1_uart1_rx_overrun_FFX_RSTAND_13509,
      O => idea_1_uart1_rx_overrun_8460
    );
  idea_1_uart1_rx_overrun_FFX_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_overrun_FFX_RSTAND_13509
    );
  idea_1_idea1_keyge_new_key_85_57_SW1 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(35),
      ADR1 => idea_1_key(21),
      ADR2 => idea_1_idea1_roucou_cin_1_3_8440,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N655
    );
  idea_1_state_FSM_FFd12 : X_SFF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_state_FSM_FFd12_DYMUX_17408,
      CE => VCC,
      CLK => idea_1_state_FSM_FFd12_CLKINV_17405,
      SET => GND,
      RST => GND,
      SSET => idea_1_state_FSM_FFd12_SRINV_17406,
      SRST => GND,
      O => idea_1_state_FSM_FFd12_8896
    );
  idea_1_idea1_keyge_new_key_83_21_SW2 : X_LUT4
    generic map(
      INIT => X"F3F5"
    )
    port map (
      ADR0 => idea_1_key(40),
      ADR1 => idea_1_key(79),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_4_8441,
      O => N610
    );
  idea_1_uart1_rx_rx1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rx1_DYMUX_17442,
      CE => VCC,
      CLK => idea_1_uart1_rx_rx1_CLKINV_17440,
      SET => GND,
      RST => GND,
      O => idea_1_uart1_rx_rx1_8926
    );
  idea_1_idea1_clockrou_CTL_cin_mux0002_2_11 : X_LUT4
    generic map(
      INIT => X"4CCC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(0),
      ADR1 => idea_1_idea1_clockrou_CTL_cin1(2),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_CTL_cin_mux0002_2_1
    );
  idea_1_idea1_clockrou_CTL_cin_2 : X_SFF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin_2_DXMUX_17498,
      CE => VCC,
      CLK => idea_1_idea1_clockrou_CTL_cin_2_CLKINV_17482,
      SET => GND,
      RST => GND,
      SSET => idea_1_idea1_clockrou_CTL_cin_2_SRINV_17483,
      SRST => GND,
      O => idea_1_idea1_clockrou_CTL_cin(2)
    );
  idea_1_idea1_keyge_new_key_80_57_SW2 : X_LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      ADR0 => idea_1_key(83),
      ADR1 => idea_1_key(69),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_1_8765,
      O => N671
    );
  idea_1_idea1_keyge_new_key_94_21_SW1 : X_LUT4
    generic map(
      INIT => X"F3F5"
    )
    port map (
      ADR0 => idea_1_key(126),
      ADR1 => idea_1_key(37),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_1_8765,
      O => N576
    );
  idea_1_uart1_rx_hunt_or00001 : X_LUT4
    generic map(
      INIT => X"BBBB"
    )
    port map (
      ADR0 => RxD_IBUF_8925,
      ADR1 => idea_1_uart1_rx_idle_8134,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_hunt_or0000
    );
  idea_1_idea1_keyge_new_key_81_21_SW2 : X_LUT4
    generic map(
      INIT => X"F3F5"
    )
    port map (
      ADR0 => idea_1_key(38),
      ADR1 => idea_1_key(77),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_1_8765,
      O => N616
    );
  idea_1_idea1_keyge_new_key_82_21_SW2 : X_LUT4
    generic map(
      INIT => X"F3F5"
    )
    port map (
      ADR0 => idea_1_key(39),
      ADR1 => idea_1_key(78),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_1_8765,
      O => N613
    );
  idea_1_idea1_keyge_new_key_88_57_SW1 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(38),
      ADR1 => idea_1_key(24),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N646
    );
  idea_1_idea1_keyge_new_key_27_4 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(73),
      ADR1 => idea_1_key(105),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_27_4_13844
    );
  idea_1_idea1_keyge_new_key_26_9 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(111),
      ADR1 => idea_1_key(118),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_keyge_new_key_9_9_SW0_8478,
      O => idea_1_idea1_keyge_new_key_26_9_13868
    );
  idea_1_idea1_clockrou_CTL_cin1_1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin1_0_DYMUX_13889,
      CE => idea_1_idea1_clockrou_CTL_cin1_0_CEINV_13878,
      CLK => idea_1_idea1_clockrou_CTL_cin1_0_CLKINV_13879,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_CTL_cin1(1)
    );
  idea_1_idea1_clockrou_CTL_cin1_0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin1_0_DXMUX_13895,
      CE => idea_1_idea1_clockrou_CTL_cin1_0_CEINV_13878,
      CLK => idea_1_idea1_clockrou_CTL_cin1_0_CLKINV_13879,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_CTL_cin1(0)
    );
  idea_1_idea1_keyge_new_key_24_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(116),
      ADR1 => idea_1_key(109),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N319,
      O => idea_1_idea1_keyge_new_key_24_9_13921
    );
  idea_1_idea1_keyge_new_key_27_9 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(112),
      ADR1 => idea_1_key(119),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_keyge_new_key_9_9_SW0_8478,
      O => idea_1_idea1_keyge_new_key_27_9_13945
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O286 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(103),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(14),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O286_13969
    );
  idea_1_idea1_keyge_new_key_4_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(96),
      ADR1 => idea_1_key(89),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_keyge_new_key_9_9_SW0_8478,
      O => idea_1_idea1_keyge_new_key_4_9_13676
    );
  idea_1_idea1_keyge_new_key_23_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(101),
      ADR1 => idea_1_key(69),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_23_4_13700
    );
  idea_1_idea1_keyge_new_key_21_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(113),
      ADR1 => idea_1_key(106),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N319,
      O => idea_1_idea1_keyge_new_key_21_9_13724
    );
  idea_1_idea1_keyge_new_key_24_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(102),
      ADR1 => idea_1_key(70),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_24_4_13748
    );
  idea_1_idea1_keyge_new_key_25_4 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(71),
      ADR1 => idea_1_key(103),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_25_4_13772
    );
  idea_1_idea1_keyge_new_key_25_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(117),
      ADR1 => idea_1_key(110),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_keyge_new_key_9_9_SW0_8478,
      O => idea_1_idea1_keyge_new_key_25_9_13796
    );
  idea_1_idea1_keyge_new_key_26_4 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(72),
      ADR1 => idea_1_key(104),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_26_4_13820
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O86 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(108),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(19),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O86_14161
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O106 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(109),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(20),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O106_14185
    );
  idea_1_idea1_keyge_new_key_19_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(58),
      ADR1 => idea_1_key(51),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_19_26_14209
    );
  idea_1_idea1_keyge_new_key_20_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(59),
      ADR1 => idea_1_key(52),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_20_26_14233
    );
  idea_1_idea1_keyge_new_key_30_26 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(62),
      ADR1 => idea_1_key(69),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_30_26_14257
    );
  idea_1_idea1_keyge_new_key_13_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(52),
      ADR1 => idea_1_key(45),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_13_26_14281
    );
  idea_1_x1_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_5_DXMUX_17954,
      CE => idea_1_x1_5_CEINV_17945,
      CLK => idea_1_x1_5_CLKINV_17946,
      SET => GND,
      RST => GND,
      O => idea_1_x1(5)
    );
  idea_1_x2_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_1_DYMUX_17968,
      CE => idea_1_x2_1_CEINV_17965,
      CLK => idea_1_x2_1_CLKINV_17966,
      SET => GND,
      RST => GND,
      O => idea_1_x2(0)
    );
  idea_1_x2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_1_DXMUX_17974,
      CE => idea_1_x2_1_CEINV_17965,
      CLK => idea_1_x2_1_CLKINV_17966,
      SET => GND,
      RST => GND,
      O => idea_1_x2(1)
    );
  idea_1_x1_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_7_DYMUX_17988,
      CE => idea_1_x1_7_CEINV_17985,
      CLK => idea_1_x1_7_CLKINV_17986,
      SET => GND,
      RST => GND,
      O => idea_1_x1(6)
    );
  idea_1_x1_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_7_DXMUX_17994,
      CE => idea_1_x1_7_CEINV_17985,
      CLK => idea_1_x1_7_CLKINV_17986,
      SET => GND,
      RST => GND,
      O => idea_1_x1(7)
    );
  idea_1_x2_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_3_DYMUX_18008,
      CE => idea_1_x2_3_CEINV_18005,
      CLK => idea_1_x2_3_CLKINV_18006,
      SET => GND,
      RST => GND,
      O => idea_1_x2(2)
    );
  idea_1_x2_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_3_DXMUX_18014,
      CE => idea_1_x2_3_CEINV_18005,
      CLK => idea_1_x2_3_CLKINV_18006,
      SET => GND,
      RST => GND,
      O => idea_1_x2(3)
    );
  idea_1_x1_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_9_DYMUX_18028,
      CE => idea_1_x1_9_CEINV_18025,
      CLK => idea_1_x1_9_CLKINV_18026,
      SET => GND,
      RST => GND,
      O => idea_1_x1(8)
    );
  idea_1_x1_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_9_DXMUX_18034,
      CE => idea_1_x1_9_CEINV_18025,
      CLK => idea_1_x1_9_CLKINV_18026,
      SET => GND,
      RST => GND,
      O => idea_1_x1(9)
    );
  idea_1_x2_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_5_DYMUX_18048,
      CE => idea_1_x2_5_CEINV_18045,
      CLK => idea_1_x2_5_CLKINV_18046,
      SET => GND,
      RST => GND,
      O => idea_1_x2(4)
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O306 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(104),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(15),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O306_13993
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O326 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(105),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(16),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O326_14017
    );
  idea_1_idea1_keyge_new_key_17_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(56),
      ADR1 => idea_1_key(49),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_17_26_14041
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O46 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(106),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(17),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O46_14065
    );
  idea_1_idea1_keyge_new_key_29_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(107),
      ADR1 => idea_1_key(75),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_29_4_14089
    );
  idea_1_idea1_keyge_new_key_18_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(57),
      ADR1 => idea_1_key(50),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_18_26_14113
    );
  idea_1_idea1_keyge_new_key_29_9 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(114),
      ADR1 => idea_1_key(121),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N319,
      O => idea_1_idea1_keyge_new_key_29_9_14137
    );
  idea_1_x1_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_11_DYMUX_14293,
      CE => idea_1_x1_11_CEINV_14290,
      CLK => idea_1_x1_11_CLKINV_14291,
      SET => GND,
      RST => GND,
      O => idea_1_x1(10)
    );
  idea_1_x1_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_11_DXMUX_14299,
      CE => idea_1_x1_11_CEINV_14290,
      CLK => idea_1_x1_11_CLKINV_14291,
      SET => GND,
      RST => GND,
      O => idea_1_x1(11)
    );
  idea_1_key_31_not00011 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_byte_cntr(1),
      ADR1 => idea_1_byte_cntr(0),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => idea_1_N33,
      O => idea_1_key_31_not0001
    );
  idea_1_x1_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_13_DYMUX_14337,
      CE => idea_1_x1_13_CEINV_14334,
      CLK => idea_1_x1_13_CLKINV_14335,
      SET => GND,
      RST => GND,
      O => idea_1_x1(12)
    );
  idea_1_x1_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_13_DXMUX_14343,
      CE => idea_1_x1_13_CEINV_14334,
      CLK => idea_1_x1_13_CLKINV_14335,
      SET => GND,
      RST => GND,
      O => idea_1_x1(13)
    );
  idea_1_x1_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_15_DYMUX_14357,
      CE => idea_1_x1_15_CEINV_14354,
      CLK => idea_1_x1_15_CLKINV_14355,
      SET => GND,
      RST => GND,
      O => idea_1_x1(14)
    );
  idea_1_x1_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_15_DXMUX_14363,
      CE => idea_1_x1_15_CEINV_14354,
      CLK => idea_1_x1_15_CLKINV_14355,
      SET => GND,
      RST => GND,
      O => idea_1_x1(15)
    );
  idea_1_x2_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_11_DYMUX_14377,
      CE => idea_1_x2_11_CEINV_14374,
      CLK => idea_1_x2_11_CLKINV_14375,
      SET => GND,
      RST => GND,
      O => idea_1_x2(10)
    );
  idea_1_x2_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_11_DXMUX_14383,
      CE => idea_1_x2_11_CEINV_14374,
      CLK => idea_1_x2_11_CLKINV_14375,
      SET => GND,
      RST => GND,
      O => idea_1_x2(11)
    );
  idea_1_x2_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_13_DYMUX_14397,
      CE => idea_1_x2_13_CEINV_14394,
      CLK => idea_1_x2_13_CLKINV_14395,
      SET => GND,
      RST => GND,
      O => idea_1_x2(12)
    );
  idea_1_x2_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_13_DXMUX_14403,
      CE => idea_1_x2_13_CEINV_14394,
      CLK => idea_1_x2_13_CLKINV_14395,
      SET => GND,
      RST => GND,
      O => idea_1_x2(13)
    );
  idea_1_x2_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_15_DYMUX_14417,
      CE => idea_1_x2_15_CEINV_14414,
      CLK => idea_1_x2_15_CLKINV_14415,
      SET => GND,
      RST => GND,
      O => idea_1_x2(14)
    );
  idea_1_x2_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_15_DXMUX_14423,
      CE => idea_1_x2_15_CEINV_14414,
      CLK => idea_1_x2_15_CLKINV_14415,
      SET => GND,
      RST => GND,
      O => idea_1_x2(15)
    );
  idea_1_x3_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_11_DYMUX_14437,
      CE => idea_1_x3_11_CEINV_14434,
      CLK => idea_1_x3_11_CLKINV_14435,
      SET => GND,
      RST => GND,
      O => idea_1_x3(10)
    );
  idea_1_x3_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_11_DXMUX_14443,
      CE => idea_1_x3_11_CEINV_14434,
      CLK => idea_1_x3_11_CLKINV_14435,
      SET => GND,
      RST => GND,
      O => idea_1_x3(11)
    );
  idea_1_x3_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_13_DYMUX_14457,
      CE => idea_1_x3_13_CEINV_14454,
      CLK => idea_1_x3_13_CLKINV_14455,
      SET => GND,
      RST => GND,
      O => idea_1_x3(12)
    );
  idea_1_x3_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_13_DXMUX_14463,
      CE => idea_1_x3_13_CEINV_14454,
      CLK => idea_1_x3_13_CLKINV_14455,
      SET => GND,
      RST => GND,
      O => idea_1_x3(13)
    );
  idea_1_x3_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_15_DYMUX_14477,
      CE => idea_1_x3_15_CEINV_14474,
      CLK => idea_1_x3_15_CLKINV_14475,
      SET => GND,
      RST => GND,
      O => idea_1_x3(14)
    );
  idea_1_x3_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_15_DXMUX_14483,
      CE => idea_1_x3_15_CEINV_14474,
      CLK => idea_1_x3_15_CLKINV_14475,
      SET => GND,
      RST => GND,
      O => idea_1_x3(15)
    );
  idea_1_x4_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_11_DYMUX_14497,
      CE => idea_1_x4_11_CEINV_14494,
      CLK => idea_1_x4_11_CLKINV_14495,
      SET => GND,
      RST => GND,
      O => idea_1_x4(10)
    );
  idea_1_x4_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_11_DXMUX_14503,
      CE => idea_1_x4_11_CEINV_14494,
      CLK => idea_1_x4_11_CLKINV_14495,
      SET => GND,
      RST => GND,
      O => idea_1_x4(11)
    );
  idea_1_x4_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_13_DYMUX_14517,
      CE => idea_1_x4_13_CEINV_14514,
      CLK => idea_1_x4_13_CLKINV_14515,
      SET => GND,
      RST => GND,
      O => idea_1_x4(12)
    );
  idea_1_x4_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_13_DXMUX_14523,
      CE => idea_1_x4_13_CEINV_14514,
      CLK => idea_1_x4_13_CLKINV_14515,
      SET => GND,
      RST => GND,
      O => idea_1_x4(13)
    );
  idea_1_x4_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_15_DYMUX_14537,
      CE => idea_1_x4_15_CEINV_14534,
      CLK => idea_1_x4_15_CLKINV_14535,
      SET => GND,
      RST => GND,
      O => idea_1_x4(14)
    );
  idea_1_x4_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_15_DXMUX_14543,
      CE => idea_1_x4_15_CEINV_14534,
      CLK => idea_1_x4_15_CLKINV_14535,
      SET => GND,
      RST => GND,
      O => idea_1_x4(15)
    );
  idea_1_start_idea_mux0000 : X_LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      ADR0 => idea_1_start_idea_8092,
      ADR1 => idea_1_N14_0,
      ADR2 => idea_1_state_FSM_FFd4_8238,
      ADR3 => N23,
      O => idea_1_start_idea_mux0000_14573
    );
  idea_1_start_idea : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_start_idea_DXMUX_14576,
      CE => idea_1_start_idea_CEINVNOT,
      CLK => idea_1_start_idea_CLKINV_14561,
      SET => GND,
      RST => GND,
      O => idea_1_start_idea_8092
    );
  idea_1_idea1_keyge_new_key_31_26 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(63),
      ADR1 => idea_1_key(70),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_31_26_14602
    );
  idea_1_idea1_keyge_new_key_90_21_SW2 : X_LUT4
    generic map(
      INIT => X"FF53"
    )
    port map (
      ADR0 => idea_1_key(86),
      ADR1 => idea_1_key(47),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N589
    );
  idea_1_idea1_keyge_new_key_33_57 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_33_43_0,
      ADR2 => idea_1_idea1_keyge_new_key_33_48_0,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_33_57_14650
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26137 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(57),
      ADR1 => idea_1_idea1_keyge_N01,
      ADR2 => idea_1_key(93),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1099
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3099 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(52),
      ADR1 => idea_1_idea1_keyge_N01,
      ADR2 => idea_1_key(88),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16137
    );
  idea_1_key_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_1_DYMUX_14722,
      CE => idea_1_key_1_CEINV_14719,
      CLK => idea_1_key_1_CLKINV_14720,
      SET => GND,
      RST => GND,
      O => idea_1_key(0)
    );
  idea_1_key_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_1_DXMUX_14728,
      CE => idea_1_key_1_CEINV_14719,
      CLK => idea_1_key_1_CLKINV_14720,
      SET => GND,
      RST => GND,
      O => idea_1_key(1)
    );
  idea_1_key_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_3_DYMUX_14742,
      CE => idea_1_key_3_CEINV_14739,
      CLK => idea_1_key_3_CLKINV_14740,
      SET => GND,
      RST => GND,
      O => idea_1_key(2)
    );
  idea_1_key_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_3_DXMUX_14748,
      CE => idea_1_key_3_CEINV_14739,
      CLK => idea_1_key_3_CLKINV_14740,
      SET => GND,
      RST => GND,
      O => idea_1_key(3)
    );
  idea_1_key_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_5_DYMUX_14762,
      CE => idea_1_key_5_CEINV_14759,
      CLK => idea_1_key_5_CLKINV_14760,
      SET => GND,
      RST => GND,
      O => idea_1_key(4)
    );
  idea_1_key_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_5_DXMUX_14768,
      CE => idea_1_key_5_CEINV_14759,
      CLK => idea_1_key_5_CLKINV_14760,
      SET => GND,
      RST => GND,
      O => idea_1_key(5)
    );
  idea_1_key_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_7_DYMUX_14782,
      CE => idea_1_key_7_CEINV_14779,
      CLK => idea_1_key_7_CLKINV_14780,
      SET => GND,
      RST => GND,
      O => idea_1_key(6)
    );
  idea_1_key_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_7_DXMUX_14788,
      CE => idea_1_key_7_CEINV_14779,
      CLK => idea_1_key_7_CLKINV_14780,
      SET => GND,
      RST => GND,
      O => idea_1_key(7)
    );
  idea_1_key_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_9_DYMUX_14802,
      CE => idea_1_key_9_CEINV_14799,
      CLK => idea_1_key_9_CLKINV_14800,
      SET => GND,
      RST => GND,
      O => idea_1_key(8)
    );
  idea_1_key_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_9_DXMUX_14808,
      CE => idea_1_key_9_CEINV_14799,
      CLK => idea_1_key_9_CLKINV_14800,
      SET => GND,
      RST => GND,
      O => idea_1_key(9)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_11_DYMUX_14822,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_11_CEINV_14819,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_11_CLKINV_14820,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(10)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_11_DXMUX_14828,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_11_CEINV_14819,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_11_CLKINV_14820,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(11)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_13_DYMUX_14842,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_13_CEINV_14839,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_13_CLKINV_14840,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(12)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_13_DXMUX_14848,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_13_CEINV_14839,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_13_CLKINV_14840,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(13)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_13_DYMUX_14962,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_13_CEINV_14959,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_13_CLKINV_14960,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(12)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_13_DXMUX_14968,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_13_CEINV_14959,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_13_CLKINV_14960,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(13)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_15_DYMUX_14982,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_15_CEINV_14979,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_15_CLKINV_14980,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(14)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_15_DXMUX_14988,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_15_CEINV_14979,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_15_CLKINV_14980,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(15)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_11_DYMUX_15002,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_11_CEINV_14999,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_11_CLKINV_15000,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(10)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_11_DXMUX_15008,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_11_CEINV_14999,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_11_CLKINV_15000,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(11)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_13_DYMUX_15022,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_13_CEINV_15019,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_13_CLKINV_15020,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(12)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_13_DXMUX_15028,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_13_CEINV_15019,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_13_CLKINV_15020,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(13)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_15_DYMUX_15042,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_15_CEINV_15039,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_15_CLKINV_15040,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(14)
    );
  idea_1_idea1_clockrou_DP_r_7_Q_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_7_Q_15_DXMUX_15048,
      CE => idea_1_idea1_clockrou_DP_r_7_Q_15_CEINV_15039,
      CLK => idea_1_idea1_clockrou_DP_r_7_Q_15_CLKINV_15040,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_7_Q(15)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_15_DYMUX_14862,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_15_CEINV_14859,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_15_CLKINV_14860,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(14)
    );
  idea_1_idea1_clockrou_DP_r_3_Q_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_3_Q_15_DXMUX_14868,
      CE => idea_1_idea1_clockrou_DP_r_3_Q_15_CEINV_14859,
      CLK => idea_1_idea1_clockrou_DP_r_3_Q_15_CLKINV_14860,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_3_Q(15)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_11_DYMUX_14882,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_11_CEINV_14879,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_11_CLKINV_14880,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(10)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_11_DXMUX_14888,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_11_CEINV_14879,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_11_CLKINV_14880,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(11)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_13_DYMUX_14902,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_13_CEINV_14899,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_13_CLKINV_14900,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(12)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_13_DXMUX_14908,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_13_CEINV_14899,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_13_CLKINV_14900,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(13)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_15_DYMUX_14922,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_15_CEINV_14919,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_15_CLKINV_14920,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(14)
    );
  idea_1_idea1_clockrou_DP_r_4_Q_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_4_Q_15_DXMUX_14928,
      CE => idea_1_idea1_clockrou_DP_r_4_Q_15_CEINV_14919,
      CLK => idea_1_idea1_clockrou_DP_r_4_Q_15_CLKINV_14920,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_4_Q(15)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_11_DYMUX_14942,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_11_CEINV_14939,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_11_CLKINV_14940,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(10)
    );
  idea_1_idea1_clockrou_DP_r_6_Q_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_6_Q_11_DXMUX_14948,
      CE => idea_1_idea1_clockrou_DP_r_6_Q_11_CEINV_14939,
      CLK => idea_1_idea1_clockrou_DP_r_6_Q_11_CLKINV_14940,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_6_Q(11)
    );
  idea_1_idea1_mu3_O_12_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(12),
      ADR2 => idea_1_x3(12),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(12)
    );
  idea_1_idea1_mu3_O_13_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(13),
      ADR2 => idea_1_x3(13),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(13)
    );
  idea_1_idea1_mu3_O_14_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(14),
      ADR2 => idea_1_x3(14),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(14)
    );
  idea_1_idea1_mu3_O_15_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(15),
      ADR2 => idea_1_x3(15),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(15)
    );
  idea_1_txdata_mux0000_7_13 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_cmp_eq0000,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_1_Q(7),
      ADR3 => idea_1_x1(7),
      O => idea_1_txdata_mux0000_7_13_15311
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N853,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_15335
    );
  idea_1_idea1_clockrou_DP_r_8_Q_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_11_DYMUX_15062,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_11_CEINV_15059,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_11_CLKINV_15060,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(10)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_11_DXMUX_15068,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_11_CEINV_15059,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_11_CLKINV_15060,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(11)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_13_DYMUX_15082,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_13_CEINV_15079,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_13_CLKINV_15080,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(12)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_13_DXMUX_15088,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_13_CEINV_15079,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_13_CLKINV_15080,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(13)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_15_DYMUX_15102,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_15_CEINV_15099,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_15_CLKINV_15100,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(14)
    );
  idea_1_idea1_clockrou_DP_r_8_Q_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_8_Q_15_DXMUX_15108,
      CE => idea_1_idea1_clockrou_DP_r_8_Q_15_CEINV_15099,
      CLK => idea_1_idea1_clockrou_DP_r_8_Q_15_CLKINV_15100,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_8_Q(15)
    );
  idea_1_idea1_roucou_NEXT_STATE_mux0006_2_1 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR1 => idea_1_idea1_Res,
      ADR2 => idea_1_idea1_roucou_CURRENT_STATE(2),
      ADR3 => VCC,
      O => idea_1_idea1_roucou_NEXT_STATE_mux0006_2_1_15138
    );
  idea_1_idea1_roucou_NEXT_STATE_0 : X_SFF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_idea1_roucou_NEXT_STATE_0_DXMUX_15141,
      CE => VCC,
      CLK => idea_1_idea1_roucou_NEXT_STATE_0_CLKINV_15123,
      SET => GND,
      RST => GND,
      SSET => idea_1_idea1_roucou_NEXT_STATE_0_SRINV_15124,
      SRST => GND,
      O => idea_1_idea1_roucou_NEXT_STATE(0)
    );
  idea_1_idea1_mu3_O_10_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(10),
      ADR2 => idea_1_x3(10),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(10)
    );
  idea_1_idea1_mu3_O_11_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_S_i_8321,
      ADR1 => idea_1_idea1_Re3_Q(11),
      ADR2 => idea_1_x3(11),
      ADR3 => VCC,
      O => idea_1_idea1_Mux3(11)
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1011 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(34),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(73),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1011_15359
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1044 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(13),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(27),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1044_15383
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1211 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(35),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(74),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1211_15407
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1649 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(54),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(68),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1649_15431
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N849,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_15455
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2244 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(18),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(4),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2244_15479
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O249 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(53),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(67),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O249_15503
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2444 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(19),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(58),
      ADR3 => idea_1_idea1_keyge_N11,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2444_15527
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1244 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(14),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(28),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1244_15551
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1458_0,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1432_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N53
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2458_0,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2432,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N33
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N865,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4168_15623
    );
  idea_1_idea1_roucou_NEXT_STATE_mux0006_2_SW0 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_CURRENT_STATE(0),
      ADR1 => idea_1_start_idea_8092,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N2
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1258_0,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1232_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N51
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8132 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(10),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(24),
      ADR3 => idea_1_idea1_keyge_N11,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O206
    );
  idea_1_byte_cntr_mux0000_0_SW0 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => idea_1_byte_cntr(3),
      ADR1 => idea_1_byte_cntr(0),
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => VCC,
      O => N6_pack_2
    );
  idea_1_byte_cntr_mux0000_0_Q : X_LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      ADR0 => idea_1_N35,
      ADR1 => idea_1_byte_cntr(4),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => N6,
      O => idea_1_byte_cntr_mux0000_0_Q_15725
    );
  idea_1_byte_cntr_4 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_byte_cntr_4_DXMUX_15728,
      CE => idea_1_byte_cntr_4_CEINV_15710,
      CLK => idea_1_byte_cntr_4_CLKINV_15711,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_byte_cntr_4_SRINV_15712,
      O => idea_1_byte_cntr(4)
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N867,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6168_15791
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1058_0,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1032_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N49
    );
  idea_1_txdata_mux0000_0_26 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x1(8),
      ADR3 => idea_1_x3(8),
      O => idea_1_txdata_mux0000_0_26_16488
    );
  idea_1_txdata_mux0000_0_116 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd2_8338,
      ADR1 => idea_1_state_FSM_FFd1_8828,
      ADR2 => idea_1_uart1_tx_txdatardy_8107,
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_0_116_16512
    );
  idea_1_txdata_mux0000_0_131 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_cmp_eq0000,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_1_Q(0),
      ADR3 => idea_1_x1(0),
      O => idea_1_txdata_mux0000_0_131_16536
    );
  idea_1_txdata_mux0000_1_26 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x1(9),
      ADR3 => idea_1_x3(9),
      O => idea_1_txdata_mux0000_1_26_16560
    );
  idea_1_txdata_mux0000_1_82 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_81,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_3_Q(1),
      ADR3 => idea_1_x3(1),
      O => idea_1_txdata_mux0000_1_82_16584
    );
  idea_1_txdata_mux0000_0_261 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_258_0,
      ADR1 => idea_1_txdata_mux0000_0_92_8839,
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => idea_1_txdata_mux0000_0_214_0,
      O => idea_1_txdata_mux0000_0_261_16608
    );
  idea_1_key_120 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_121_DYMUX_15927,
      CE => idea_1_key_121_CEINV_15924,
      CLK => idea_1_key_121_CLKINV_15925,
      SET => GND,
      RST => GND,
      O => idea_1_key(120)
    );
  idea_1_key_121 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_121_DXMUX_15933,
      CE => idea_1_key_121_CEINV_15924,
      CLK => idea_1_key_121_CLKINV_15925,
      SET => GND,
      RST => GND,
      O => idea_1_key(121)
    );
  idea_1_key_106 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_107_DYMUX_15947,
      CE => idea_1_key_107_CEINV_15944,
      CLK => idea_1_key_107_CLKINV_15945,
      SET => GND,
      RST => GND,
      O => idea_1_key(106)
    );
  idea_1_key_107 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_107_DXMUX_15953,
      CE => idea_1_key_107_CEINV_15944,
      CLK => idea_1_key_107_CLKINV_15945,
      SET => GND,
      RST => GND,
      O => idea_1_key(107)
    );
  idea_1_key_114 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_115_DYMUX_15967,
      CE => idea_1_key_115_CEINV_15964,
      CLK => idea_1_key_115_CLKINV_15965,
      SET => GND,
      RST => GND,
      O => idea_1_key(114)
    );
  idea_1_key_115 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_115_DXMUX_15973,
      CE => idea_1_key_115_CEINV_15964,
      CLK => idea_1_key_115_CLKINV_15965,
      SET => GND,
      RST => GND,
      O => idea_1_key(115)
    );
  idea_1_key_122 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_123_DYMUX_15987,
      CE => idea_1_key_123_CEINV_15984,
      CLK => idea_1_key_123_CLKINV_15985,
      SET => GND,
      RST => GND,
      O => idea_1_key(122)
    );
  idea_1_key_123 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_123_DXMUX_15993,
      CE => idea_1_key_123_CEINV_15984,
      CLK => idea_1_key_123_CLKINV_15985,
      SET => GND,
      RST => GND,
      O => idea_1_key(123)
    );
  idea_1_key_108 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_109_DYMUX_16007,
      CE => idea_1_key_109_CEINV_16004,
      CLK => idea_1_key_109_CLKINV_16005,
      SET => GND,
      RST => GND,
      O => idea_1_key(108)
    );
  idea_1_key_109 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_109_DXMUX_16013,
      CE => idea_1_key_109_CEINV_16004,
      CLK => idea_1_key_109_CLKINV_16005,
      SET => GND,
      RST => GND,
      O => idea_1_key(109)
    );
  idea_1_key_100 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_101_DYMUX_15827,
      CE => idea_1_key_101_CEINV_15824,
      CLK => idea_1_key_101_CLKINV_15825,
      SET => GND,
      RST => GND,
      O => idea_1_key(100)
    );
  idea_1_key_101 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_101_DXMUX_15833,
      CE => idea_1_key_101_CEINV_15824,
      CLK => idea_1_key_101_CLKINV_15825,
      SET => GND,
      RST => GND,
      O => idea_1_key(101)
    );
  idea_1_key_102 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_103_DYMUX_15847,
      CE => idea_1_key_103_CEINV_15844,
      CLK => idea_1_key_103_CLKINV_15845,
      SET => GND,
      RST => GND,
      O => idea_1_key(102)
    );
  idea_1_key_103 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_103_DXMUX_15853,
      CE => idea_1_key_103_CEINV_15844,
      CLK => idea_1_key_103_CLKINV_15845,
      SET => GND,
      RST => GND,
      O => idea_1_key(103)
    );
  idea_1_key_110 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_111_DYMUX_15867,
      CE => idea_1_key_111_CEINV_15864,
      CLK => idea_1_key_111_CLKINV_15865,
      SET => GND,
      RST => GND,
      O => idea_1_key(110)
    );
  idea_1_key_111 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_111_DXMUX_15873,
      CE => idea_1_key_111_CEINV_15864,
      CLK => idea_1_key_111_CLKINV_15865,
      SET => GND,
      RST => GND,
      O => idea_1_key(111)
    );
  idea_1_key_104 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_105_DYMUX_15887,
      CE => idea_1_key_105_CEINV_15884,
      CLK => idea_1_key_105_CLKINV_15885,
      SET => GND,
      RST => GND,
      O => idea_1_key(104)
    );
  idea_1_key_105 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_105_DXMUX_15893,
      CE => idea_1_key_105_CEINV_15884,
      CLK => idea_1_key_105_CLKINV_15885,
      SET => GND,
      RST => GND,
      O => idea_1_key(105)
    );
  idea_1_key_112 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_113_DYMUX_15907,
      CE => idea_1_key_113_CEINV_15904,
      CLK => idea_1_key_113_CLKINV_15905,
      SET => GND,
      RST => GND,
      O => idea_1_key(112)
    );
  idea_1_key_113 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_113_DXMUX_15913,
      CE => idea_1_key_113_CEINV_15904,
      CLK => idea_1_key_113_CLKINV_15905,
      SET => GND,
      RST => GND,
      O => idea_1_key(113)
    );
  idea_1_key_116 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_117_DYMUX_16027,
      CE => idea_1_key_117_CEINV_16024,
      CLK => idea_1_key_117_CLKINV_16025,
      SET => GND,
      RST => GND,
      O => idea_1_key(116)
    );
  idea_1_key_117 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_117_DXMUX_16033,
      CE => idea_1_key_117_CEINV_16024,
      CLK => idea_1_key_117_CLKINV_16025,
      SET => GND,
      RST => GND,
      O => idea_1_key(117)
    );
  idea_1_key_124 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_125_DYMUX_16047,
      CE => idea_1_key_125_CEINV_16044,
      CLK => idea_1_key_125_CLKINV_16045,
      SET => GND,
      RST => GND,
      O => idea_1_key(124)
    );
  idea_1_key_125 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_125_DXMUX_16053,
      CE => idea_1_key_125_CEINV_16044,
      CLK => idea_1_key_125_CLKINV_16045,
      SET => GND,
      RST => GND,
      O => idea_1_key(125)
    );
  idea_1_key_118 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_119_DYMUX_16067,
      CE => idea_1_key_119_CEINV_16064,
      CLK => idea_1_key_119_CLKINV_16065,
      SET => GND,
      RST => GND,
      O => idea_1_key(118)
    );
  idea_1_key_119 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_119_DXMUX_16073,
      CE => idea_1_key_119_CEINV_16064,
      CLK => idea_1_key_119_CLKINV_16065,
      SET => GND,
      RST => GND,
      O => idea_1_key(119)
    );
  idea_1_key_126 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_127_DYMUX_16087,
      CE => idea_1_key_127_CEINV_16084,
      CLK => idea_1_key_127_CLKINV_16085,
      SET => GND,
      RST => GND,
      O => idea_1_key(126)
    );
  idea_1_key_127 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_127_DXMUX_16093,
      CE => idea_1_key_127_CEINV_16084,
      CLK => idea_1_key_127_CLKINV_16085,
      SET => GND,
      RST => GND,
      O => idea_1_key(127)
    );
  idea_1_uart1_rx_idle1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_idle1_DYMUX_16105,
      CE => VCC,
      CLK => idea_1_uart1_rx_idle1_CLKINV_16102,
      SET => idea_1_uart1_rx_idle1_FFY_SET,
      RST => GND,
      O => idea_1_uart1_rx_idle1_8459
    );
  idea_1_uart1_rx_idle1_FFY_SETOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_idle1_FFY_SET
    );
  idea_1_txdata_mux0000_3_13 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_cmp_eq0000,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_1_Q(3),
      ADR3 => idea_1_x1(3),
      O => idea_1_txdata_mux0000_3_13_16632
    );
  idea_1_txdata_mux0000_2_26 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x1(10),
      ADR3 => idea_1_x3(10),
      O => idea_1_txdata_mux0000_2_26_16656
    );
  idea_1_txdata_mux0000_1_261 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_258_0,
      ADR1 => idea_1_txdata_mux0000_1_92_8846,
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => idea_1_txdata_mux0000_1_214_0,
      O => idea_1_txdata_mux0000_1_261_16680
    );
  idea_1_txdata_mux0000_3_26 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x1(11),
      ADR3 => idea_1_x3(11),
      O => idea_1_txdata_mux0000_3_26_16704
    );
  idea_1_txdata_mux0000_3_82 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_81,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_3_Q(3),
      ADR3 => idea_1_x3(3),
      O => idea_1_txdata_mux0000_3_82_16728
    );
  idea_1_txdata_mux0000_2_261 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_258_0,
      ADR1 => idea_1_txdata_mux0000_2_92_8853,
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => idea_1_txdata_mux0000_2_214_0,
      O => idea_1_txdata_mux0000_2_261_16752
    );
  idea_1_txdata_mux0000_5_13 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_cmp_eq0000,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_1_Q(5),
      ADR3 => idea_1_x1(5),
      O => idea_1_txdata_mux0000_5_13_16776
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N869,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O8168_16132
    );
  idea_1_uart1_rx_read1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_read2_DYMUX_16144,
      CE => VCC,
      CLK => idea_1_uart1_rx_read2_CLKINV_16141,
      SET => idea_1_uart1_rx_read2_SRINV_16142,
      RST => GND,
      O => idea_1_uart1_rx_read1_8224
    );
  idea_1_uart1_rx_read2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_read2_DXMUX_16151,
      CE => VCC,
      CLK => idea_1_uart1_rx_read2_CLKINV_16141,
      SET => idea_1_uart1_rx_read2_SRINV_16142,
      RST => GND,
      O => idea_1_uart1_rx_read2_8223
    );
  idea_1_uart1_rx_rhr_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rhr_1_DYMUX_16168,
      CE => idea_1_uart1_rx_rhr_1_CEINV_16164,
      CLK => idea_1_uart1_rx_rhr_1_CLKINV_16165,
      SET => GND,
      RST => idea_1_uart1_rx_rhr_1_SRINV_16166,
      O => idea_1_uart1_rx_rhr(0)
    );
  idea_1_uart1_rx_rhr_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rhr_1_DXMUX_16177,
      CE => idea_1_uart1_rx_rhr_1_CEINV_16164,
      CLK => idea_1_uart1_rx_rhr_1_CLKINV_16165,
      SET => GND,
      RST => idea_1_uart1_rx_rhr_1_SRINV_16166,
      O => idea_1_uart1_rx_rhr(1)
    );
  idea_1_uart1_rx_rhr_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rhr_3_DYMUX_16196,
      CE => idea_1_uart1_rx_rhr_3_CEINV_16192,
      CLK => idea_1_uart1_rx_rhr_3_CLKINV_16193,
      SET => GND,
      RST => idea_1_uart1_rx_rhr_3_SRINV_16194,
      O => idea_1_uart1_rx_rhr(2)
    );
  idea_1_uart1_rx_rhr_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rhr_3_DXMUX_16205,
      CE => idea_1_uart1_rx_rhr_3_CEINV_16192,
      CLK => idea_1_uart1_rx_rhr_3_CLKINV_16193,
      SET => GND,
      RST => idea_1_uart1_rx_rhr_3_SRINV_16194,
      O => idea_1_uart1_rx_rhr(3)
    );
  idea_1_uart1_rx_rhr_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rhr_5_DYMUX_16224,
      CE => idea_1_uart1_rx_rhr_5_CEINV_16220,
      CLK => idea_1_uart1_rx_rhr_5_CLKINV_16221,
      SET => GND,
      RST => idea_1_uart1_rx_rhr_5_SRINV_16222,
      O => idea_1_uart1_rx_rhr(4)
    );
  idea_1_uart1_rx_rhr_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rhr_5_DXMUX_16233,
      CE => idea_1_uart1_rx_rhr_5_CEINV_16220,
      CLK => idea_1_uart1_rx_rhr_5_CLKINV_16221,
      SET => GND,
      RST => idea_1_uart1_rx_rhr_5_SRINV_16222,
      O => idea_1_uart1_rx_rhr(5)
    );
  idea_1_uart1_rx_rhr_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rhr_7_DYMUX_16252,
      CE => idea_1_uart1_rx_rhr_7_CEINV_16248,
      CLK => idea_1_uart1_rx_rhr_7_CLKINV_16249,
      SET => GND,
      RST => idea_1_uart1_rx_rhr_7_SRINV_16250,
      O => idea_1_uart1_rx_rhr(6)
    );
  idea_1_uart1_rx_rhr_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rhr_7_DXMUX_16261,
      CE => idea_1_uart1_rx_rhr_7_CEINV_16248,
      CLK => idea_1_uart1_rx_rhr_7_CLKINV_16249,
      SET => GND,
      RST => idea_1_uart1_rx_rhr_7_SRINV_16250,
      O => idea_1_uart1_rx_rhr(7)
    );
  idea_1_key_60_not00011 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(1),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => idea_1_N33,
      O => idea_1_key_60_not0001
    );
  idea_1_key_100_not00011 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_byte_cntr(1),
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_N43,
      O => idea_1_key_100_not0001
    );
  idea_1_uart1_tx_cnt_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_cnt_0_DYMUX_16335,
      CE => VCC,
      CLK => idea_1_uart1_tx_cnt_0_CLKINV_16324,
      SET => GND,
      RST => idea_1_uart1_tx_cnt_0_SRINV_16325,
      O => idea_1_uart1_tx_cnt(1)
    );
  idea_1_uart1_tx_cnt_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_cnt_0_DXMUX_16343,
      CE => VCC,
      CLK => idea_1_uart1_tx_cnt_0_CLKINV_16324,
      SET => GND,
      RST => idea_1_uart1_tx_cnt_0_SRINV_16325,
      O => idea_1_uart1_tx_cnt(0)
    );
  idea_1_uart1_rx_rxclk : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rxclk_DYMUX_16355,
      CE => VCC,
      CLK => idea_1_uart1_rx_rxclk_CLKINV_16353,
      SET => GND,
      RST => GND,
      O => idea_1_uart1_rx_rxclk_8133
    );
  idea_1_idea1_keyge_new_key_40_57_SW2 : X_LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      ADR0 => idea_1_key(4),
      ADR1 => idea_1_key(43),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_12,
      O => N706
    );
  idea_1_idea1_keyge_new_key_87_21_SW1 : X_LUT4
    generic map(
      INIT => X"F5F3"
    )
    port map (
      ADR0 => idea_1_key(30),
      ADR1 => idea_1_key(119),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_12,
      O => N597
    );
  idea_1_idea1_keyge_new_key_42_57_SW1 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(120),
      ADR1 => idea_1_key(81),
      ADR2 => idea_1_idea1_roucou_cin_12,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N699
    );
  idea_1_txdata_mux0000_4_26 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x1(12),
      ADR3 => idea_1_x3(12),
      O => idea_1_txdata_mux0000_4_26_16800
    );
  idea_1_txdata_mux0000_3_261 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_258_0,
      ADR1 => idea_1_txdata_mux0000_3_92_8860,
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => idea_1_txdata_mux0000_3_214_0,
      O => idea_1_txdata_mux0000_3_261_16824
    );
  idea_1_txdata_mux0000_5_26 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x1(13),
      ADR3 => idea_1_x3(13),
      O => idea_1_txdata_mux0000_5_26_16848
    );
  idea_1_txdata_mux0000_5_82 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_81,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_3_Q(5),
      ADR3 => idea_1_x3(5),
      O => idea_1_txdata_mux0000_5_82_16872
    );
  idea_1_txdata_mux0000_4_261 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_258_0,
      ADR1 => idea_1_txdata_mux0000_4_92_8867,
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => idea_1_txdata_mux0000_4_214_0,
      O => idea_1_txdata_mux0000_4_261_16896
    );
  idea_1_txdata_mux0000_6_82 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_81,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_3_Q(6),
      ADR3 => idea_1_x3(6),
      O => idea_1_txdata_mux0000_6_82_16920
    );
  idea_1_txdata_mux0000_6_26 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x1(14),
      ADR3 => idea_1_x3(14),
      O => idea_1_txdata_mux0000_6_26_16944
    );
  idea_1_idea1_clockrou_DP_r_1_Q_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_11_DYMUX_23479,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_11_CEINV_23459,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_11_CLKINV_23460,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(12)
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_11_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(11),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(27),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(11),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(11)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_11_DXMUX_23495,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_11_CEINV_23459,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_11_CLKINV_23460,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(11)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_13_DYMUX_23538,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_13_CEINV_23518,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_13_CLKINV_23519,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(14)
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_13_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(13),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(29),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(13),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(13)
    );
  clk_div_1_counter_22 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_22_DXMUX_24359,
      CE => VCC,
      CLK => clk_div_1_counter_22_CLKINV_24320,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_22_SRINV_24321,
      O => clk_div_1_counter(22)
    );
  clk_div_1_counter_25 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_24_DYMUX_24394,
      CE => VCC,
      CLK => clk_div_1_counter_24_CLKINV_24372,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_24_SRINV_24373,
      O => clk_div_1_counter(25)
    );
  clk_div_1_counter_24 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_24_DXMUX_24411,
      CE => VCC,
      CLK => clk_div_1_counter_24_CLKINV_24372,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_24_SRINV_24373,
      O => clk_div_1_counter(24)
    );
  clk_div_1_counter_27 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_26_DYMUX_24446,
      CE => VCC,
      CLK => clk_div_1_counter_26_CLKINV_24424,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_26_SRINV_24425,
      O => clk_div_1_counter(27)
    );
  clk_div_1_counter_26 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_26_DXMUX_24463,
      CE => VCC,
      CLK => clk_div_1_counter_26_CLKINV_24424,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_26_SRINV_24425,
      O => clk_div_1_counter(26)
    );
  clk_div_1_counter_29 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_28_DYMUX_24498,
      CE => VCC,
      CLK => clk_div_1_counter_28_CLKINV_24476,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_28_SRINV_24477,
      O => clk_div_1_counter(29)
    );
  clk_div_1_counter_28 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_28_DXMUX_24515,
      CE => VCC,
      CLK => clk_div_1_counter_28_CLKINV_24476,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_28_SRINV_24477,
      O => clk_div_1_counter(28)
    );
  clk_div_1_counter_30 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_30_DXMUX_24560,
      CE => VCC,
      CLK => clk_div_1_counter_30_CLKINV_24527,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_30_SRINV_24528,
      O => clk_div_1_counter(30)
    );
  clk_div_1_counter_1_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_1_rt
    );
  clk_div_1_counter_19 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_18_DYMUX_24238,
      CE => VCC,
      CLK => clk_div_1_counter_18_CLKINV_24216,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_18_SRINV_24217,
      O => clk_div_1_counter(19)
    );
  clk_div_1_counter_18 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_18_DXMUX_24255,
      CE => VCC,
      CLK => clk_div_1_counter_18_CLKINV_24216,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_18_SRINV_24217,
      O => clk_div_1_counter(18)
    );
  clk_div_1_counter_21 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_20_DYMUX_24290,
      CE => VCC,
      CLK => clk_div_1_counter_20_CLKINV_24268,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_20_SRINV_24269,
      O => clk_div_1_counter(21)
    );
  clk_div_1_counter_20 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_20_DXMUX_24307,
      CE => VCC,
      CLK => clk_div_1_counter_20_CLKINV_24268,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_20_SRINV_24269,
      O => clk_div_1_counter(20)
    );
  clk_div_1_counter_23 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_22_DYMUX_24342,
      CE => VCC,
      CLK => clk_div_1_counter_22_CLKINV_24320,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_22_SRINV_24321,
      O => clk_div_1_counter(23)
    );
  idea_1_txdata_mux0000_5_261 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_258_0,
      ADR1 => idea_1_txdata_mux0000_5_92_8874,
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => idea_1_txdata_mux0000_5_214_0,
      O => idea_1_txdata_mux0000_5_261_16968
    );
  idea_1_txdata_mux0000_7_26 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x1(15),
      ADR3 => idea_1_x3(15),
      O => idea_1_txdata_mux0000_7_26_16992
    );
  idea_1_txdata_mux0000_6_261 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_258_0,
      ADR1 => idea_1_txdata_mux0000_6_92_8879,
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => idea_1_txdata_mux0000_6_214_0,
      O => idea_1_txdata_mux0000_6_261_17016
    );
  idea_1_idea1_keyge_new_key_43_57_SW2 : X_LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      ADR0 => idea_1_key(7),
      ADR1 => idea_1_key(46),
      ADR2 => idea_1_idea1_roucou_cin_1_4_8441,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N697
    );
  idea_1_txdata_mux0000_7_82 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_81,
      ADR1 => idea_1_loopback_select_8698,
      ADR2 => idea_1_idea1_clockrou_DP_r_3_Q(7),
      ADR3 => idea_1_x3(7),
      O => idea_1_txdata_mux0000_7_82_17076
    );
  idea_1_txdata_mux0000_7_261 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => idea_1_txdata_mux0000_0_258_0,
      ADR1 => idea_1_txdata_mux0000_7_92_8888,
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => idea_1_txdata_mux0000_7_214_0,
      O => idea_1_txdata_mux0000_7_261_17100
    );
  idea_1_uart1_tx_txclk : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_tx_txclk_DYMUX_17112,
      CE => idea_1_uart1_tx_txclk_CEINV_17108,
      CLK => idea_1_uart1_tx_txclk_CLKINV_17109,
      SET => GND,
      RST => idea_1_uart1_tx_txclk_FFY_RSTAND_17118,
      O => idea_1_uart1_tx_txclk_8150
    );
  idea_1_uart1_tx_txclk_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_tx_txclk_FFY_RSTAND_17118
    );
  idea_1_LEDs_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_LEDs_1_DYMUX_17131,
      CE => idea_1_LEDs_1_CEINV_17127,
      CLK => idea_1_LEDs_1_CLKINV_17128,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_LEDs_1_SRINV_17129,
      O => idea_1_LEDs(0)
    );
  idea_1_LEDs_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_LEDs_1_DXMUX_17138,
      CE => idea_1_LEDs_1_CEINV_17127,
      CLK => idea_1_LEDs_1_CLKINV_17128,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_LEDs_1_SRINV_17129,
      O => idea_1_LEDs(1)
    );
  idea_1_LEDs_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_LEDs_2_DYMUX_17153,
      CE => idea_1_LEDs_2_CEINV_17149,
      CLK => idea_1_LEDs_2_CLKINV_17150,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_LEDs_2_SRINV_17151,
      O => idea_1_LEDs(2)
    );
  idea_1_idea1_roucou_CURRENT_STATE_0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_idea1_roucou_CURRENT_STATE_1_DYMUX_17166,
      CE => VCC,
      CLK => idea_1_idea1_roucou_CURRENT_STATE_1_CLKINV_17164,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_roucou_CURRENT_STATE(0)
    );
  idea_1_idea1_roucou_CURRENT_STATE_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_CURRENT_STATE_1_DXMUX_17171,
      CE => VCC,
      CLK => idea_1_idea1_roucou_CURRENT_STATE_1_CLKINV_17164,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_roucou_CURRENT_STATE(1)
    );
  idea_1_idea1_roucou_CURRENT_STATE_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_CURRENT_STATE_2_DYMUX_17180,
      CE => VCC,
      CLK => idea_1_idea1_roucou_CURRENT_STATE_2_CLKINV_17178,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_roucou_CURRENT_STATE(2)
    );
  idea_1_txdata_mux0000_0_11 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd7_8239,
      ADR1 => idea_1_state_FSM_FFd8_8243,
      ADR2 => idea_1_state_FSM_FFd9_8258,
      ADR3 => N15,
      O => idea_1_N14
    );
  idea_1_idea1_keyge_new_key_91_21_SW2 : X_LUT4
    generic map(
      INIT => X"FF53"
    )
    port map (
      ADR0 => idea_1_key(87),
      ADR1 => idea_1_key(48),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N586
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O226 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(100),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(11),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10132
    );
  idea_1_idea1_keyge_new_key_82_57_SW1 : X_LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      ADR0 => idea_1_key(18),
      ADR1 => idea_1_key(32),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_1_5_8442,
      O => N664
    );
  idea_1_x1_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_1_DYMUX_17908,
      CE => idea_1_x1_1_CEINV_17905,
      CLK => idea_1_x1_1_CLKINV_17906,
      SET => GND,
      RST => GND,
      O => idea_1_x1(0)
    );
  idea_1_x1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_1_DXMUX_17914,
      CE => idea_1_x1_1_CEINV_17905,
      CLK => idea_1_x1_1_CLKINV_17906,
      SET => GND,
      RST => GND,
      O => idea_1_x1(1)
    );
  idea_1_x1_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_3_DYMUX_17928,
      CE => idea_1_x1_3_CEINV_17925,
      CLK => idea_1_x1_3_CLKINV_17926,
      SET => GND,
      RST => GND,
      O => idea_1_x1(2)
    );
  idea_1_x1_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_3_DXMUX_17934,
      CE => idea_1_x1_3_CEINV_17925,
      CLK => idea_1_x1_3_CLKINV_17926,
      SET => GND,
      RST => GND,
      O => idea_1_x1(3)
    );
  idea_1_x1_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x1_5_DYMUX_17948,
      CE => idea_1_x1_5_CEINV_17945,
      CLK => idea_1_x1_5_CLKINV_17946,
      SET => GND,
      RST => GND,
      O => idea_1_x1(4)
    );
  idea_1_idea1_roucou_S_i_not00011 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => idea_1_idea1_roucou_S_i_not0001
    );
  idea_1_idea1_roucou_Mcount_cin_xor_3_11 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_idea1_roucou_cin(3),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_roucou_cin(2),
      O => idea_1_idea1_roucou_Result(3)
    );
  idea_1_idea1_roucou_cin_3_1 : X_SFF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_idea1_roucou_cin_3_1_DXMUX_17239,
      CE => idea_1_idea1_roucou_cin_3_1_CEINV_17222,
      CLK => idea_1_idea1_roucou_cin_3_1_CLKINV_17223,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_3_1_SRINV_17224,
      O => idea_1_idea1_roucou_cin_3_1_8764
    );
  idea_1_idea1_keyge_new_key_47_21_SW2 : X_LUT4
    generic map(
      INIT => X"FF35"
    )
    port map (
      ADR0 => idea_1_key(4),
      ADR1 => idea_1_key(43),
      ADR2 => idea_1_idea1_roucou_cin_1_4_8441,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N688
    );
  idea_1_idea1_keyge_new_key_45_57_SW2 : X_LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      ADR0 => idea_1_key(9),
      ADR1 => idea_1_key(48),
      ADR2 => idea_1_idea1_roucou_cin_1_3_8440,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N691
    );
  idea_1_idea1_keyge_new_key_87_57_SW1 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(37),
      ADR1 => idea_1_key(23),
      ADR2 => idea_1_idea1_roucou_cin_1_5_8442,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N649
    );
  idea_1_uart1_rx_parity_error_not00012 : X_LUT4
    generic map(
      INIT => X"F2F2"
    )
    port map (
      ADR0 => idea_1_uart1_rx_read1_8224,
      ADR1 => idea_1_uart1_rx_read2_8223,
      ADR2 => idea_1_uart1_rx_rhr_not0001,
      ADR3 => VCC,
      O => idea_1_uart1_rx_parity_error_not0001
    );
  idea_1_idea1_keyge_new_key_2_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(80),
      ADR1 => idea_1_key(48),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_2_4_17680
    );
  idea_1_idea1_keyge_new_key_2_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(94),
      ADR1 => idea_1_key(87),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N319,
      O => idea_1_idea1_keyge_new_key_2_9_17704
    );
  idea_1_idea1_keyge_new_key_4_4 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(50),
      ADR1 => idea_1_key(82),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_4_4_17728
    );
  idea_1_idea1_keyge_new_key_6_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(98),
      ADR1 => idea_1_key(91),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N319,
      O => idea_1_idea1_keyge_new_key_6_9_17752
    );
  idea_1_idea1_keyge_new_key_6_4 : X_LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      ADR0 => idea_1_key(52),
      ADR1 => idea_1_key(84),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_6_4_17776
    );
  idea_1_idea1_keyge_new_key_9_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(101),
      ADR1 => idea_1_key(94),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_keyge_new_key_9_9_SW0_8478,
      O => idea_1_idea1_keyge_new_key_9_9_17800
    );
  idea_1_idea1_keyge_new_key_8_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(86),
      ADR1 => idea_1_key(54),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_8_4_17824
    );
  idea_1_idea1_keyge_new_key_33_65_SW0_G : X_LUT4
    generic map(
      INIT => X"B380"
    )
    port map (
      ADR0 => idea_1_key(43),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => idea_1_idea1_keyge_new_key_81_57_0,
      O => N786
    );
  idea_1_idea1_keyge_new_key_43_21_SW0_G : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => idea_1_key(53),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N742
    );
  idea_1_txdata_mux0000_0_1861 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_4_Q(0),
      ADR2 => idea_1_idea1_clockrou_DP_r_4_Q(8),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_0_1861_26716
    );
  idea_1_idea1_keyge_new_key_34_65_SW0_G : X_LUT4
    generic map(
      INIT => X"B380"
    )
    port map (
      ADR0 => idea_1_key(44),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => idea_1_idea1_keyge_new_key_82_57_0,
      O => N788
    );
  idea_1_idea1_keyge_new_key_44_21_SW0_G : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => idea_1_key(54),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N740
    );
  idea_1_txdata_mux0000_1_1861 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_4_Q(1),
      ADR2 => idea_1_idea1_clockrou_DP_r_4_Q(9),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_1_1861_26791
    );
  idea_1_idea1_keyge_new_key_35_65_SW0_G : X_LUT4
    generic map(
      INIT => X"B380"
    )
    port map (
      ADR0 => idea_1_key(45),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => idea_1_idea1_keyge_new_key_83_57_0,
      O => N790
    );
  idea_1_idea1_keyge_new_key_45_21_SW0_G : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => idea_1_key(55),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N738
    );
  idea_1_x2_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_9_DXMUX_18154,
      CE => idea_1_x2_9_CEINV_18145,
      CLK => idea_1_x2_9_CLKINV_18146,
      SET => GND,
      RST => GND,
      O => idea_1_x2(9)
    );
  idea_1_x3_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_5_DYMUX_18168,
      CE => idea_1_x3_5_CEINV_18165,
      CLK => idea_1_x3_5_CLKINV_18166,
      SET => GND,
      RST => GND,
      O => idea_1_x3(4)
    );
  idea_1_x3_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_5_DXMUX_18174,
      CE => idea_1_x3_5_CEINV_18165,
      CLK => idea_1_x3_5_CLKINV_18166,
      SET => GND,
      RST => GND,
      O => idea_1_x3(5)
    );
  idea_1_x4_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_3_DYMUX_18188,
      CE => idea_1_x4_3_CEINV_18185,
      CLK => idea_1_x4_3_CLKINV_18186,
      SET => GND,
      RST => GND,
      O => idea_1_x4(2)
    );
  idea_1_x4_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_3_DXMUX_18194,
      CE => idea_1_x4_3_CEINV_18185,
      CLK => idea_1_x4_3_CLKINV_18186,
      SET => GND,
      RST => GND,
      O => idea_1_x4(3)
    );
  idea_1_x3_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_7_DYMUX_18208,
      CE => idea_1_x3_7_CEINV_18205,
      CLK => idea_1_x3_7_CLKINV_18206,
      SET => GND,
      RST => GND,
      O => idea_1_x3(6)
    );
  idea_1_x3_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_7_DXMUX_18214,
      CE => idea_1_x3_7_CEINV_18205,
      CLK => idea_1_x3_7_CLKINV_18206,
      SET => GND,
      RST => GND,
      O => idea_1_x3(7)
    );
  idea_1_x4_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_5_DYMUX_18228,
      CE => idea_1_x4_5_CEINV_18225,
      CLK => idea_1_x4_5_CLKINV_18226,
      SET => GND,
      RST => GND,
      O => idea_1_x4(4)
    );
  idea_1_x4_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_5_DXMUX_18234,
      CE => idea_1_x4_5_CEINV_18225,
      CLK => idea_1_x4_5_CLKINV_18226,
      SET => GND,
      RST => GND,
      O => idea_1_x4(5)
    );
  idea_1_x3_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_9_DYMUX_18248,
      CE => idea_1_x3_9_CEINV_18245,
      CLK => idea_1_x3_9_CLKINV_18246,
      SET => GND,
      RST => GND,
      O => idea_1_x3(8)
    );
  idea_1_x2_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_5_DXMUX_18054,
      CE => idea_1_x2_5_CEINV_18045,
      CLK => idea_1_x2_5_CLKINV_18046,
      SET => GND,
      RST => GND,
      O => idea_1_x2(5)
    );
  idea_1_x3_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_1_DYMUX_18068,
      CE => idea_1_x3_1_CEINV_18065,
      CLK => idea_1_x3_1_CLKINV_18066,
      SET => GND,
      RST => GND,
      O => idea_1_x3(0)
    );
  idea_1_x3_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_1_DXMUX_18074,
      CE => idea_1_x3_1_CEINV_18065,
      CLK => idea_1_x3_1_CLKINV_18066,
      SET => GND,
      RST => GND,
      O => idea_1_x3(1)
    );
  idea_1_x2_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_7_DYMUX_18088,
      CE => idea_1_x2_7_CEINV_18085,
      CLK => idea_1_x2_7_CLKINV_18086,
      SET => GND,
      RST => GND,
      O => idea_1_x2(6)
    );
  idea_1_x2_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_7_DXMUX_18094,
      CE => idea_1_x2_7_CEINV_18085,
      CLK => idea_1_x2_7_CLKINV_18086,
      SET => GND,
      RST => GND,
      O => idea_1_x2(7)
    );
  idea_1_x3_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_3_DYMUX_18108,
      CE => idea_1_x3_3_CEINV_18105,
      CLK => idea_1_x3_3_CLKINV_18106,
      SET => GND,
      RST => GND,
      O => idea_1_x3(2)
    );
  idea_1_x3_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_3_DXMUX_18114,
      CE => idea_1_x3_3_CEINV_18105,
      CLK => idea_1_x3_3_CLKINV_18106,
      SET => GND,
      RST => GND,
      O => idea_1_x3(3)
    );
  idea_1_x4_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_1_DYMUX_18128,
      CE => idea_1_x4_1_CEINV_18125,
      CLK => idea_1_x4_1_CLKINV_18126,
      SET => GND,
      RST => GND,
      O => idea_1_x4(0)
    );
  idea_1_x4_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_1_DXMUX_18134,
      CE => idea_1_x4_1_CEINV_18125,
      CLK => idea_1_x4_1_CLKINV_18126,
      SET => GND,
      RST => GND,
      O => idea_1_x4(1)
    );
  idea_1_x2_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x2_9_DYMUX_18148,
      CE => idea_1_x2_9_CEINV_18145,
      CLK => idea_1_x2_9_CLKINV_18146,
      SET => GND,
      RST => GND,
      O => idea_1_x2(8)
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1849 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(55),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(69),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1849_18725
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2049 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(56),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(70),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2049_18749
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O894 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(17),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(3),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24132
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2644 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(20),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(59),
      ADR3 => idea_1_idea1_keyge_N11,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2644_18797
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1258 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1244_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1249_9030,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1258_18821
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3299 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(53),
      ADR1 => idea_1_idea1_keyge_N01,
      ADR2 => idea_1_key(89),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18137
    );
  idea_1_x3_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x3_9_DXMUX_18254,
      CE => idea_1_x3_9_CEINV_18245,
      CLK => idea_1_x3_9_CLKINV_18246,
      SET => GND,
      RST => GND,
      O => idea_1_x3(9)
    );
  idea_1_x4_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_7_DYMUX_18268,
      CE => idea_1_x4_7_CEINV_18265,
      CLK => idea_1_x4_7_CLKINV_18266,
      SET => GND,
      RST => GND,
      O => idea_1_x4(6)
    );
  idea_1_x4_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_7_DXMUX_18274,
      CE => idea_1_x4_7_CEINV_18265,
      CLK => idea_1_x4_7_CLKINV_18266,
      SET => GND,
      RST => GND,
      O => idea_1_x4(7)
    );
  idea_1_x4_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_9_DYMUX_18288,
      CE => idea_1_x4_9_CEINV_18285,
      CLK => idea_1_x4_9_CLKINV_18286,
      SET => GND,
      RST => GND,
      O => idea_1_x4(8)
    );
  idea_1_x4_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_x4_9_DXMUX_18294,
      CE => idea_1_x4_9_CEINV_18285,
      CLK => idea_1_x4_9_CLKINV_18286,
      SET => GND,
      RST => GND,
      O => idea_1_x4(9)
    );
  idea_1_idea1_keyge_new_key_84_21_SW2 : X_LUT4
    generic map(
      INIT => X"F3F5"
    )
    port map (
      ADR0 => idea_1_key(41),
      ADR1 => idea_1_key(80),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_1_1_8765,
      O => N607
    );
  idea_1_idea1_keyge_new_key_89_57_SW1 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(39),
      ADR1 => idea_1_key(25),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N643
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2058_9033,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2032,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N29
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2249 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(57),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(71),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2249_18893
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O4132 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(22),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(61),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O166
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1644 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(15),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(1),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1644_18941
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3058 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3044_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3049_9041,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3058_18965
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1458 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1444_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1449_9043,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1458_18989
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2258_9044,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2232,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N31
    );
  idea_1_key_50_not00011 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_N33,
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_byte_cntr(1),
      O => idea_1_key_50_not0001
    );
  idea_1_idea1_keyge_new_key_91_57_SW1 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(41),
      ADR1 => idea_1_key(27),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N637
    );
  idea_1_idea1_keyge_new_key_85_21_SW2 : X_LUT4
    generic map(
      INIT => X"F5F3"
    )
    port map (
      ADR0 => idea_1_key(81),
      ADR1 => idea_1_key(42),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_12,
      O => N604
    );
  idea_1_idea1_keyge_new_key_92_57_SW1 : X_LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      ADR0 => idea_1_key(28),
      ADR1 => idea_1_key(42),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N634
    );
  idea_1_idea1_keyge_new_key_93_57_SW1 : X_LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      ADR0 => idea_1_key(29),
      ADR1 => idea_1_key(43),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N631
    );
  idea_1_idea1_keyge_new_key_94_57_SW1 : X_LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      ADR0 => idea_1_key(30),
      ADR1 => idea_1_key(44),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_1_5_8442,
      O => N628
    );
  idea_1_idea1_keyge_new_key_86_21_SW1 : X_LUT4
    generic map(
      INIT => X"F5F3"
    )
    port map (
      ADR0 => idea_1_key(29),
      ADR1 => idea_1_key(118),
      ADR2 => idea_1_idea1_roucou_cin_0_1_8434,
      ADR3 => idea_1_idea1_roucou_cin_12,
      O => N600
    );
  idea_1_idea1_keyge_new_key_95_57_SW1 : X_LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      ADR0 => idea_1_key(31),
      ADR1 => idea_1_key(45),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N625
    );
  idea_1_idea1_keyge_new_key_88_21_SW2 : X_LUT4
    generic map(
      INIT => X"FF53"
    )
    port map (
      ADR0 => idea_1_key(84),
      ADR1 => idea_1_key(45),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N595
    );
  idea_1_txdata_mux0000_1_114 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x2(9),
      ADR3 => idea_1_x4(9),
      O => idea_1_txdata_mux0000_1_114_18620
    );
  idea_1_idea1_keyge_new_key_86_21_SW2 : X_LUT4
    generic map(
      INIT => X"F5F3"
    )
    port map (
      ADR0 => idea_1_key(82),
      ADR1 => idea_1_key(43),
      ADR2 => idea_1_idea1_roucou_cin_0_2_8435,
      ADR3 => idea_1_idea1_roucou_cin_1_4_8441,
      O => N601
    );
  idea_1_idea1_roucou_READY : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_READY_DYMUX_18652,
      CE => VCC,
      CLK => idea_1_idea1_roucou_READY_CLKINV_18650,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_roucou_READY_8236
    );
  idea_1_idea1_keyge_new_key_86_57_SW1 : X_LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      ADR0 => idea_1_key(36),
      ADR1 => idea_1_key(22),
      ADR2 => idea_1_idea1_roucou_cin_1_3_8440,
      ADR3 => idea_1_idea1_roucou_cin_0_3_8436,
      O => N652
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1058 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1044_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1049_9020,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1058_18701
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O6132 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(23),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(62),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O186
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O844 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(12),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(26),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O844_19061
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2844 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(21),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(60),
      ADR3 => idea_1_idea1_keyge_N11,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2844_19085
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O411 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(31),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(70),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O411_19109
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2458 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2444_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2449_9054,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2458_19133
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3258 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3244_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3249_9055,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3258_19157
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O126 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(110),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(21),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O126_19181
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1658_9058,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1632,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N25
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1844 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(16),
      ADR1 => idea_1_idea1_keyge_N2,
      ADR2 => idea_1_key(2),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1844_19229
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O244 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(0),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(14),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O244_19253
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2658 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2644_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2649_9066,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2658_19289
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1858_9068,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1832,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N27
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2858 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2844_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2849_9071,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2858_19337
    );
  idea_1_idea1_roucou_cin_1_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_1_1_DXMUX_19491,
      CE => idea_1_idea1_roucou_cin_1_1_CEINV_19472,
      CLK => idea_1_idea1_roucou_cin_1_1_CLKINV_19473,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_1_1_SRINV_19474,
      O => idea_1_idea1_roucou_cin_1_1_8765
    );
  idea_1_key_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_11_DYMUX_19506,
      CE => idea_1_key_11_CEINV_19503,
      CLK => idea_1_key_11_CLKINV_19504,
      SET => GND,
      RST => GND,
      O => idea_1_key(10)
    );
  idea_1_key_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_11_DXMUX_19512,
      CE => idea_1_key_11_CEINV_19503,
      CLK => idea_1_key_11_CLKINV_19504,
      SET => GND,
      RST => GND,
      O => idea_1_key(11)
    );
  idea_1_key_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_13_DYMUX_19526,
      CE => idea_1_key_13_CEINV_19523,
      CLK => idea_1_key_13_CLKINV_19524,
      SET => GND,
      RST => GND,
      O => idea_1_key(12)
    );
  idea_1_key_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_13_DXMUX_19532,
      CE => idea_1_key_13_CEINV_19523,
      CLK => idea_1_key_13_CLKINV_19524,
      SET => GND,
      RST => GND,
      O => idea_1_key(13)
    );
  idea_1_key_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_21_DYMUX_19546,
      CE => idea_1_key_21_CEINV_19543,
      CLK => idea_1_key_21_CLKINV_19544,
      SET => GND,
      RST => GND,
      O => idea_1_key(20)
    );
  idea_1_key_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_21_DXMUX_19552,
      CE => idea_1_key_21_CEINV_19543,
      CLK => idea_1_key_21_CLKINV_19544,
      SET => GND,
      RST => GND,
      O => idea_1_key(21)
    );
  idea_1_key_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_15_DYMUX_19566,
      CE => idea_1_key_15_CEINV_19563,
      CLK => idea_1_key_15_CLKINV_19564,
      SET => GND,
      RST => GND,
      O => idea_1_key(14)
    );
  idea_1_key_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_15_DXMUX_19572,
      CE => idea_1_key_15_CEINV_19563,
      CLK => idea_1_key_15_CLKINV_19564,
      SET => GND,
      RST => GND,
      O => idea_1_key(15)
    );
  idea_1_key_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_23_DYMUX_19586,
      CE => idea_1_key_23_CEINV_19583,
      CLK => idea_1_key_23_CLKINV_19584,
      SET => GND,
      RST => GND,
      O => idea_1_key(22)
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O444 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(10),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(24),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O444_19361
    );
  idea_1_idea1_keyge_new_key_88_21_SW1 : X_LUT4
    generic map(
      INIT => X"FF53"
    )
    port map (
      ADR0 => idea_1_key(31),
      ADR1 => idea_1_key(120),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N594
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O499 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(54),
      ADR1 => idea_1_idea1_keyge_N01,
      ADR2 => idea_1_key(90),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20137
    );
  idea_1_idea1_keyge_new_key_89_21_SW2 : X_LUT4
    generic map(
      INIT => X"FF53"
    )
    port map (
      ADR0 => idea_1_key(85),
      ADR1 => idea_1_key(46),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N592
    );
  idea_1_idea1_roucou_Mcount_cin_xor_1_11 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_roucou_Result(1)
    );
  idea_1_key_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_23_DXMUX_19592,
      CE => idea_1_key_23_CEINV_19583,
      CLK => idea_1_key_23_CLKINV_19584,
      SET => GND,
      RST => GND,
      O => idea_1_key(23)
    );
  idea_1_key_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_31_DYMUX_19606,
      CE => idea_1_key_31_CEINV_19603,
      CLK => idea_1_key_31_CLKINV_19604,
      SET => GND,
      RST => GND,
      O => idea_1_key(30)
    );
  idea_1_key_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_31_DXMUX_19612,
      CE => idea_1_key_31_CEINV_19603,
      CLK => idea_1_key_31_CLKINV_19604,
      SET => GND,
      RST => GND,
      O => idea_1_key(31)
    );
  idea_1_key_32 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_33_DYMUX_19626,
      CE => idea_1_key_33_CEINV_19623,
      CLK => idea_1_key_33_CLKINV_19624,
      SET => GND,
      RST => GND,
      O => idea_1_key(32)
    );
  idea_1_key_33 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_33_DXMUX_19632,
      CE => idea_1_key_33_CEINV_19623,
      CLK => idea_1_key_33_CLKINV_19624,
      SET => GND,
      RST => GND,
      O => idea_1_key(33)
    );
  idea_1_key_40 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_41_DYMUX_19646,
      CE => idea_1_key_41_CEINV_19643,
      CLK => idea_1_key_41_CLKINV_19644,
      SET => GND,
      RST => GND,
      O => idea_1_key(40)
    );
  idea_1_key_41 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_41_DXMUX_19652,
      CE => idea_1_key_41_CEINV_19643,
      CLK => idea_1_key_41_CLKINV_19644,
      SET => GND,
      RST => GND,
      O => idea_1_key(41)
    );
  idea_1_key_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_17_DYMUX_19666,
      CE => idea_1_key_17_CEINV_19663,
      CLK => idea_1_key_17_CLKINV_19664,
      SET => GND,
      RST => GND,
      O => idea_1_key(16)
    );
  idea_1_key_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_17_DXMUX_19672,
      CE => idea_1_key_17_CEINV_19663,
      CLK => idea_1_key_17_CLKINV_19664,
      SET => GND,
      RST => GND,
      O => idea_1_key(17)
    );
  idea_1_key_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_25_DYMUX_19686,
      CE => idea_1_key_25_CEINV_19683,
      CLK => idea_1_key_25_CLKINV_19684,
      SET => GND,
      RST => GND,
      O => idea_1_key(24)
    );
  idea_1_key_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_25_DXMUX_19692,
      CE => idea_1_key_25_CEINV_19683,
      CLK => idea_1_key_25_CLKINV_19684,
      SET => GND,
      RST => GND,
      O => idea_1_key(25)
    );
  idea_1_key_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_27_DYMUX_19706,
      CE => idea_1_key_27_CEINV_19703,
      CLK => idea_1_key_27_CLKINV_19704,
      SET => GND,
      RST => GND,
      O => idea_1_key(26)
    );
  idea_1_key_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_27_DXMUX_19712,
      CE => idea_1_key_27_CEINV_19703,
      CLK => idea_1_key_27_CLKINV_19704,
      SET => GND,
      RST => GND,
      O => idea_1_key(27)
    );
  idea_1_key_34 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_35_DYMUX_19726,
      CE => idea_1_key_35_CEINV_19723,
      CLK => idea_1_key_35_CLKINV_19724,
      SET => GND,
      RST => GND,
      O => idea_1_key(34)
    );
  idea_1_key_35 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_35_DXMUX_19732,
      CE => idea_1_key_35_CEINV_19723,
      CLK => idea_1_key_35_CLKINV_19724,
      SET => GND,
      RST => GND,
      O => idea_1_key(35)
    );
  idea_1_key_42 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_43_DYMUX_19746,
      CE => idea_1_key_43_CEINV_19743,
      CLK => idea_1_key_43_CLKINV_19744,
      SET => GND,
      RST => GND,
      O => idea_1_key(42)
    );
  idea_1_key_43 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_43_DXMUX_19752,
      CE => idea_1_key_43_CEINV_19743,
      CLK => idea_1_key_43_CLKINV_19744,
      SET => GND,
      RST => GND,
      O => idea_1_key(43)
    );
  idea_1_key_50 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_51_DYMUX_19766,
      CE => idea_1_key_51_CEINV_19763,
      CLK => idea_1_key_51_CLKINV_19764,
      SET => GND,
      RST => GND,
      O => idea_1_key(50)
    );
  idea_1_key_51 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_51_DXMUX_19772,
      CE => idea_1_key_51_CEINV_19763,
      CLK => idea_1_key_51_CLKINV_19764,
      SET => GND,
      RST => GND,
      O => idea_1_key(51)
    );
  idea_1_key_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_19_DYMUX_19786,
      CE => idea_1_key_19_CEINV_19783,
      CLK => idea_1_key_19_CLKINV_19784,
      SET => GND,
      RST => GND,
      O => idea_1_key(18)
    );
  idea_1_key_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_19_DXMUX_19792,
      CE => idea_1_key_19_CEINV_19783,
      CLK => idea_1_key_19_CLKINV_19784,
      SET => GND,
      RST => GND,
      O => idea_1_key(19)
    );
  idea_1_key_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_29_DYMUX_19806,
      CE => idea_1_key_29_CEINV_19803,
      CLK => idea_1_key_29_CLKINV_19804,
      SET => GND,
      RST => GND,
      O => idea_1_key(28)
    );
  idea_1_key_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_29_DXMUX_19812,
      CE => idea_1_key_29_CEINV_19803,
      CLK => idea_1_key_29_CLKINV_19804,
      SET => GND,
      RST => GND,
      O => idea_1_key(29)
    );
  idea_1_key_36 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_37_DYMUX_19826,
      CE => idea_1_key_37_CEINV_19823,
      CLK => idea_1_key_37_CLKINV_19824,
      SET => GND,
      RST => GND,
      O => idea_1_key(36)
    );
  idea_1_key_37 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_37_DXMUX_19832,
      CE => idea_1_key_37_CEINV_19823,
      CLK => idea_1_key_37_CLKINV_19824,
      SET => GND,
      RST => GND,
      O => idea_1_key(37)
    );
  idea_1_key_44 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_45_DYMUX_19846,
      CE => idea_1_key_45_CEINV_19843,
      CLK => idea_1_key_45_CLKINV_19844,
      SET => GND,
      RST => GND,
      O => idea_1_key(44)
    );
  idea_1_key_45 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_45_DXMUX_19852,
      CE => idea_1_key_45_CEINV_19843,
      CLK => idea_1_key_45_CLKINV_19844,
      SET => GND,
      RST => GND,
      O => idea_1_key(45)
    );
  idea_1_key_52 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_53_DYMUX_19866,
      CE => idea_1_key_53_CEINV_19863,
      CLK => idea_1_key_53_CLKINV_19864,
      SET => GND,
      RST => GND,
      O => idea_1_key(52)
    );
  idea_1_key_53 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_53_DXMUX_19872,
      CE => idea_1_key_53_CEINV_19863,
      CLK => idea_1_key_53_CLKINV_19864,
      SET => GND,
      RST => GND,
      O => idea_1_key(53)
    );
  idea_1_key_60 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_61_DYMUX_19886,
      CE => idea_1_key_61_CEINV_19883,
      CLK => idea_1_key_61_CLKINV_19884,
      SET => GND,
      RST => GND,
      O => idea_1_key(60)
    );
  idea_1_key_61 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_61_DXMUX_19892,
      CE => idea_1_key_61_CEINV_19883,
      CLK => idea_1_key_61_CLKINV_19884,
      SET => GND,
      RST => GND,
      O => idea_1_key(61)
    );
  idea_1_key_38 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_39_DYMUX_19906,
      CE => idea_1_key_39_CEINV_19903,
      CLK => idea_1_key_39_CLKINV_19904,
      SET => GND,
      RST => GND,
      O => idea_1_key(38)
    );
  idea_1_key_39 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_39_DXMUX_19912,
      CE => idea_1_key_39_CEINV_19903,
      CLK => idea_1_key_39_CLKINV_19904,
      SET => GND,
      RST => GND,
      O => idea_1_key(39)
    );
  idea_1_key_46 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_47_DYMUX_19926,
      CE => idea_1_key_47_CEINV_19923,
      CLK => idea_1_key_47_CLKINV_19924,
      SET => GND,
      RST => GND,
      O => idea_1_key(46)
    );
  idea_1_key_47 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_47_DXMUX_19932,
      CE => idea_1_key_47_CEINV_19923,
      CLK => idea_1_key_47_CLKINV_19924,
      SET => GND,
      RST => GND,
      O => idea_1_key(47)
    );
  idea_1_key_54 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_55_DYMUX_19946,
      CE => idea_1_key_55_CEINV_19943,
      CLK => idea_1_key_55_CLKINV_19944,
      SET => GND,
      RST => GND,
      O => idea_1_key(54)
    );
  idea_1_key_55 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_55_DXMUX_19952,
      CE => idea_1_key_55_CEINV_19943,
      CLK => idea_1_key_55_CLKINV_19944,
      SET => GND,
      RST => GND,
      O => idea_1_key(55)
    );
  idea_1_key_62 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_63_DYMUX_19966,
      CE => idea_1_key_63_CEINV_19963,
      CLK => idea_1_key_63_CLKINV_19964,
      SET => GND,
      RST => GND,
      O => idea_1_key(62)
    );
  idea_1_key_63 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_63_DXMUX_19972,
      CE => idea_1_key_63_CEINV_19963,
      CLK => idea_1_key_63_CLKINV_19964,
      SET => GND,
      RST => GND,
      O => idea_1_key(63)
    );
  idea_1_key_70 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_71_DYMUX_19986,
      CE => idea_1_key_71_CEINV_19983,
      CLK => idea_1_key_71_CLKINV_19984,
      SET => GND,
      RST => GND,
      O => idea_1_key(70)
    );
  idea_1_key_71 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_71_DXMUX_19992,
      CE => idea_1_key_71_CEINV_19983,
      CLK => idea_1_key_71_CLKINV_19984,
      SET => GND,
      RST => GND,
      O => idea_1_key(71)
    );
  idea_1_key_48 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_49_DYMUX_20006,
      CE => idea_1_key_49_CEINV_20003,
      CLK => idea_1_key_49_CLKINV_20004,
      SET => GND,
      RST => GND,
      O => idea_1_key(48)
    );
  idea_1_key_49 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_49_DXMUX_20012,
      CE => idea_1_key_49_CEINV_20003,
      CLK => idea_1_key_49_CLKINV_20004,
      SET => GND,
      RST => GND,
      O => idea_1_key(49)
    );
  idea_1_key_56 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_57_DYMUX_20026,
      CE => idea_1_key_57_CEINV_20023,
      CLK => idea_1_key_57_CLKINV_20024,
      SET => GND,
      RST => GND,
      O => idea_1_key(56)
    );
  idea_1_key_57 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_57_DXMUX_20032,
      CE => idea_1_key_57_CEINV_20023,
      CLK => idea_1_key_57_CLKINV_20024,
      SET => GND,
      RST => GND,
      O => idea_1_key(57)
    );
  idea_1_key_64 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_65_DYMUX_20046,
      CE => idea_1_key_65_CEINV_20043,
      CLK => idea_1_key_65_CLKINV_20044,
      SET => GND,
      RST => GND,
      O => idea_1_key(64)
    );
  idea_1_key_65 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_65_DXMUX_20052,
      CE => idea_1_key_65_CEINV_20043,
      CLK => idea_1_key_65_CLKINV_20044,
      SET => GND,
      RST => GND,
      O => idea_1_key(65)
    );
  idea_1_key_72 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_73_DYMUX_20066,
      CE => idea_1_key_73_CEINV_20063,
      CLK => idea_1_key_73_CLKINV_20064,
      SET => GND,
      RST => GND,
      O => idea_1_key(72)
    );
  idea_1_key_73 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_73_DXMUX_20072,
      CE => idea_1_key_73_CEINV_20063,
      CLK => idea_1_key_73_CLKINV_20064,
      SET => GND,
      RST => GND,
      O => idea_1_key(73)
    );
  idea_1_key_80 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_81_DYMUX_20086,
      CE => idea_1_key_81_CEINV_20083,
      CLK => idea_1_key_81_CLKINV_20084,
      SET => GND,
      RST => GND,
      O => idea_1_key(80)
    );
  idea_1_txdata_mux0000_5_114 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x2(13),
      ADR3 => idea_1_x4(13),
      O => idea_1_txdata_mux0000_5_114_20859
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1232 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1211_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O126_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121_9125,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1232_20883
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O644 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(11),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(25),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O644_20907
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3032 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3011_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O306_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301_9127,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3032_20931
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1432 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1411_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O146_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141_9129,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1432_20955
    );
  idea_1_txdata_mux0000_4_214 : X_LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_txdata_mux0000_4_114_0,
      ADR2 => idea_1_txdata_mux0000_4_186,
      ADR3 => idea_1_txdata_mux0000_4_129_9131,
      O => idea_1_txdata_mux0000_4_214_20979
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3232 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3211_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O326_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321_9132,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3232_21003
    );
  idea_1_key_81 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_81_DXMUX_20092,
      CE => idea_1_key_81_CEINV_20083,
      CLK => idea_1_key_81_CLKINV_20084,
      SET => GND,
      RST => GND,
      O => idea_1_key(81)
    );
  idea_1_key_58 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_59_DYMUX_20106,
      CE => idea_1_key_59_CEINV_20103,
      CLK => idea_1_key_59_CLKINV_20104,
      SET => GND,
      RST => GND,
      O => idea_1_key(58)
    );
  idea_1_key_59 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_59_DXMUX_20112,
      CE => idea_1_key_59_CEINV_20103,
      CLK => idea_1_key_59_CLKINV_20104,
      SET => GND,
      RST => GND,
      O => idea_1_key(59)
    );
  idea_1_key_66 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_67_DYMUX_20126,
      CE => idea_1_key_67_CEINV_20123,
      CLK => idea_1_key_67_CLKINV_20124,
      SET => GND,
      RST => GND,
      O => idea_1_key(66)
    );
  idea_1_key_67 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_67_DXMUX_20132,
      CE => idea_1_key_67_CEINV_20123,
      CLK => idea_1_key_67_CLKINV_20124,
      SET => GND,
      RST => GND,
      O => idea_1_key(67)
    );
  idea_1_key_74 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_75_DYMUX_20146,
      CE => idea_1_key_75_CEINV_20143,
      CLK => idea_1_key_75_CLKINV_20144,
      SET => GND,
      RST => GND,
      O => idea_1_key(74)
    );
  idea_1_key_75 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_75_DXMUX_20152,
      CE => idea_1_key_75_CEINV_20143,
      CLK => idea_1_key_75_CLKINV_20144,
      SET => GND,
      RST => GND,
      O => idea_1_key(75)
    );
  idea_1_key_82 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_83_DYMUX_20166,
      CE => idea_1_key_83_CEINV_20163,
      CLK => idea_1_key_83_CLKINV_20164,
      SET => GND,
      RST => GND,
      O => idea_1_key(82)
    );
  idea_1_key_83 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_83_DXMUX_20172,
      CE => idea_1_key_83_CEINV_20163,
      CLK => idea_1_key_83_CLKINV_20164,
      SET => GND,
      RST => GND,
      O => idea_1_key(83)
    );
  idea_1_key_90 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_91_DYMUX_20186,
      CE => idea_1_key_91_CEINV_20183,
      CLK => idea_1_key_91_CLKINV_20184,
      SET => GND,
      RST => GND,
      O => idea_1_key(90)
    );
  idea_1_key_91 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_91_DXMUX_20192,
      CE => idea_1_key_91_CEINV_20183,
      CLK => idea_1_key_91_CLKINV_20184,
      SET => GND,
      RST => GND,
      O => idea_1_key(91)
    );
  idea_1_key_68 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_69_DYMUX_20206,
      CE => idea_1_key_69_CEINV_20203,
      CLK => idea_1_key_69_CLKINV_20204,
      SET => GND,
      RST => GND,
      O => idea_1_key(68)
    );
  idea_1_key_69 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_69_DXMUX_20212,
      CE => idea_1_key_69_CEINV_20203,
      CLK => idea_1_key_69_CLKINV_20204,
      SET => GND,
      RST => GND,
      O => idea_1_key(69)
    );
  idea_1_key_76 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_77_DYMUX_20226,
      CE => idea_1_key_77_CEINV_20223,
      CLK => idea_1_key_77_CLKINV_20224,
      SET => GND,
      RST => GND,
      O => idea_1_key(76)
    );
  idea_1_key_77 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_77_DXMUX_20232,
      CE => idea_1_key_77_CEINV_20223,
      CLK => idea_1_key_77_CLKINV_20224,
      SET => GND,
      RST => GND,
      O => idea_1_key(77)
    );
  idea_1_key_84 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_85_DYMUX_20246,
      CE => idea_1_key_85_CEINV_20243,
      CLK => idea_1_key_85_CLKINV_20244,
      SET => GND,
      RST => GND,
      O => idea_1_key(84)
    );
  idea_1_key_85 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_85_DXMUX_20252,
      CE => idea_1_key_85_CEINV_20243,
      CLK => idea_1_key_85_CLKINV_20244,
      SET => GND,
      RST => GND,
      O => idea_1_key(85)
    );
  idea_1_key_92 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_93_DYMUX_20266,
      CE => idea_1_key_93_CEINV_20263,
      CLK => idea_1_key_93_CLKINV_20264,
      SET => GND,
      RST => GND,
      O => idea_1_key(92)
    );
  idea_1_key_93 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_93_DXMUX_20272,
      CE => idea_1_key_93_CEINV_20263,
      CLK => idea_1_key_93_CLKINV_20264,
      SET => GND,
      RST => GND,
      O => idea_1_key(93)
    );
  idea_1_key_78 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_79_DYMUX_20286,
      CE => idea_1_key_79_CEINV_20283,
      CLK => idea_1_key_79_CLKINV_20284,
      SET => GND,
      RST => GND,
      O => idea_1_key(78)
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N875,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14168_20538
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N861,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O30168_20562
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N863,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32168_20586
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N855,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24168_20610
    );
  idea_1_LEDs_3_mux000011 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd5_8235,
      ADR1 => idea_1_state_FSM_FFd4_8238,
      ADR2 => idea_1_state_FSM_FFd7_8239,
      ADR3 => N13,
      O => idea_1_N15
    );
  idea_1_idea1_roucou_INIT : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_INIT_DYMUX_20642,
      CE => VCC,
      CLK => idea_1_idea1_roucou_INIT_CLKINV_20640,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_roucou_INIT_8934
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2858_0,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2832_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N37
    );
  idea_1_key_79 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_79_DXMUX_20292,
      CE => idea_1_key_79_CEINV_20283,
      CLK => idea_1_key_79_CLKINV_20284,
      SET => GND,
      RST => GND,
      O => idea_1_key(79)
    );
  idea_1_key_86 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_87_DYMUX_20306,
      CE => idea_1_key_87_CEINV_20303,
      CLK => idea_1_key_87_CLKINV_20304,
      SET => GND,
      RST => GND,
      O => idea_1_key(86)
    );
  idea_1_key_87 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_87_DXMUX_20312,
      CE => idea_1_key_87_CEINV_20303,
      CLK => idea_1_key_87_CLKINV_20304,
      SET => GND,
      RST => GND,
      O => idea_1_key(87)
    );
  idea_1_key_94 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_95_DYMUX_20326,
      CE => idea_1_key_95_CEINV_20323,
      CLK => idea_1_key_95_CLKINV_20324,
      SET => GND,
      RST => GND,
      O => idea_1_key(94)
    );
  idea_1_key_95 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_95_DXMUX_20332,
      CE => idea_1_key_95_CEINV_20323,
      CLK => idea_1_key_95_CLKINV_20324,
      SET => GND,
      RST => GND,
      O => idea_1_key(95)
    );
  idea_1_key_88 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_89_DYMUX_20346,
      CE => idea_1_key_89_CEINV_20343,
      CLK => idea_1_key_89_CLKINV_20344,
      SET => GND,
      RST => GND,
      O => idea_1_key(88)
    );
  idea_1_key_89 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_89_DXMUX_20352,
      CE => idea_1_key_89_CEINV_20343,
      CLK => idea_1_key_89_CLKINV_20344,
      SET => GND,
      RST => GND,
      O => idea_1_key(89)
    );
  idea_1_key_96 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_97_DYMUX_20366,
      CE => idea_1_key_97_CEINV_20363,
      CLK => idea_1_key_97_CLKINV_20364,
      SET => GND,
      RST => GND,
      O => idea_1_key(96)
    );
  idea_1_key_97 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_97_DXMUX_20372,
      CE => idea_1_key_97_CEINV_20363,
      CLK => idea_1_key_97_CLKINV_20364,
      SET => GND,
      RST => GND,
      O => idea_1_key(97)
    );
  idea_1_key_98 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_99_DYMUX_20386,
      CE => idea_1_key_99_CEINV_20383,
      CLK => idea_1_key_99_CLKINV_20384,
      SET => GND,
      RST => GND,
      O => idea_1_key(98)
    );
  idea_1_key_99 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_key_99_DXMUX_20392,
      CE => idea_1_key_99_CEINV_20383,
      CLK => idea_1_key_99_CLKINV_20384,
      SET => GND,
      RST => GND,
      O => idea_1_key(99)
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N871,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10168_20418
    );
  idea_1_idea1_roucou_cin_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_1_DYMUX_20432,
      CE => idea_1_idea1_roucou_cin_1_CEINV_20428,
      CLK => idea_1_idea1_roucou_cin_1_CLKINV_20429,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_1_SRINV_20430,
      O => idea_1_idea1_roucou_cin(0)
    );
  idea_1_idea1_roucou_cin_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_1_DXMUX_20439,
      CE => idea_1_idea1_roucou_cin_1_CEINV_20428,
      CLK => idea_1_idea1_roucou_cin_1_CLKINV_20429,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_1_SRINV_20430,
      O => idea_1_idea1_roucou_cin(1)
    );
  idea_1_idea1_roucou_cin_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_3_DYMUX_20456,
      CE => idea_1_idea1_roucou_cin_3_CEINV_20452,
      CLK => idea_1_idea1_roucou_cin_3_CLKINV_20453,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_3_SRINV_20454,
      O => idea_1_idea1_roucou_cin(2)
    );
  idea_1_idea1_roucou_cin_3 : X_SFF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_idea1_roucou_cin_3_DXMUX_20463,
      CE => idea_1_idea1_roucou_cin_3_CEINV_20452,
      CLK => idea_1_idea1_roucou_cin_3_CLKINV_20453,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_3_SRINV_20454,
      O => idea_1_idea1_roucou_cin(3)
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N873,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12168_20490
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32213_SW0 : X_LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3258_0,
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O3232_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O32168_0,
      ADR3 => idea_1_idea1_clockrou_sST(0),
      O => N41
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O66 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(107),
      ADR1 => idea_1_idea1_keyge_N3,
      ADR2 => idea_1_key(18),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O66_21027
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O611 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(32),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(71),
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O611_21051
    );
  idea_1_txdata_mux0000_5_214 : X_LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_txdata_mux0000_5_114_0,
      ADR2 => idea_1_txdata_mux0000_5_186,
      ADR3 => idea_1_txdata_mux0000_5_129_9136,
      O => idea_1_txdata_mux0000_5_214_21075
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O458 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O444_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O449_9137,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O458_21099
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O699 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(55),
      ADR1 => idea_1_idea1_keyge_N01,
      ADR2 => idea_1_key(91),
      ADR3 => idea_1_idea1_keyge_N3,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22137
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O694 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => idea_1_key(16),
      ADR1 => idea_1_idea1_keyge_N11,
      ADR2 => idea_1_key(2),
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22132
    );
  idea_1_txdata_mux0000_0_127 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_N14_0,
      ADR1 => idea_1_txdata_mux0000_0_18_0,
      ADR2 => idea_1_txdata_mux0000_0_116_0,
      ADR3 => idea_1_txdata_mux0000_0_119_9110,
      O => idea_1_N0
    );
  idea_1_txdata_mux0000_0_214 : X_LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_txdata_mux0000_0_1141_0,
      ADR2 => idea_1_txdata_mux0000_0_186,
      ADR3 => idea_1_txdata_mux0000_0_129_9113,
      O => idea_1_txdata_mux0000_0_214_20715
    );
  idea_1_txdata_mux0000_1_214 : X_LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_txdata_mux0000_1_114_0,
      ADR2 => idea_1_txdata_mux0000_1_186,
      ADR3 => idea_1_txdata_mux0000_1_129_9115,
      O => idea_1_txdata_mux0000_1_214_20739
    );
  idea_1_txdata_mux0000_3_114 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x2(11),
      ADR3 => idea_1_x4(11),
      O => idea_1_txdata_mux0000_3_114_20763
    );
  idea_1_txdata_mux0000_2_214 : X_LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_txdata_mux0000_2_114_0,
      ADR2 => idea_1_txdata_mux0000_2_186,
      ADR3 => idea_1_txdata_mux0000_2_129_9119,
      O => idea_1_txdata_mux0000_2_214_20787
    );
  idea_1_txdata_mux0000_3_214 : X_LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_txdata_mux0000_3_114_0,
      ADR2 => idea_1_txdata_mux0000_3_186,
      ADR3 => idea_1_txdata_mux0000_3_129_9121,
      O => idea_1_txdata_mux0000_3_214_20811
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1032 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1011_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O106_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101_9122,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1032_20835
    );
  idea_1_txdata_mux0000_7_114 : X_LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(2),
      ADR2 => idea_1_x2(15),
      ADR3 => idea_1_x4(15),
      O => idea_1_txdata_mux0000_7_114_21171
    );
  idea_1_uart1_rx_idle_and00001 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => idea_1_uart1_rx_idle_8134,
      ADR1 => idea_1_uart1_rx_rsr(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_idle_and0000
    );
  idea_1_uart1_rx_idle : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_rx_idle_DXMUX_21202,
      CE => VCC,
      CLK => idea_1_uart1_rx_idle_CLKINV_21182,
      SET => idea_1_uart1_rx_idle_FFX_SET,
      RST => GND,
      O => idea_1_uart1_rx_idle_8134
    );
  idea_1_uart1_rx_idle_FFX_SETOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_idle_FFX_SET
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O658 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O644_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O649_9144,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O658_21229
    );
  idea_1_txdata_mux0000_6_214 : X_LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_txdata_mux0000_6_114_0,
      ADR2 => idea_1_txdata_mux0000_6_186,
      ADR3 => idea_1_txdata_mux0000_6_129_9146,
      O => idea_1_txdata_mux0000_6_214_21253
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O858 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O844_0,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O849_9147,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O858_21277
    );
  idea_1_txdata_mux0000_7_214 : X_LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      ADR0 => idea_1_loopback_select_8698,
      ADR1 => idea_1_txdata_mux0000_7_114_0,
      ADR2 => idea_1_txdata_mux0000_7_186,
      ADR3 => idea_1_txdata_mux0000_7_129_9149,
      O => idea_1_txdata_mux0000_7_214_21313
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(8),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(24),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(8)
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(10),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(10)
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(12),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(28),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(12)
    );
  idea_1_byte_cntr_not00017 : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd5_8235,
      ADR1 => idea_1_state_FSM_FFd6_8237,
      ADR2 => idea_1_state_FSM_FFd4_8238,
      ADR3 => idea_1_N52,
      O => idea_1_byte_cntr_not00017_21505
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O432 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O411_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O46_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41_9156,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O432_21529
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O632 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O611_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O66_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61_9157,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O632_21553
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O832 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O811_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O86_0,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81_9158,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O832_21577
    );
  idea_1_txdata_mux0000_0_299 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd5_8235,
      ADR1 => idea_1_txdata_mux0000_0_131_0,
      ADR2 => idea_1_txdata_mux0000_0_261_0,
      ADR3 => idea_1_txdata_mux0000_0_0_9159,
      O => idea_1_txdata_mux0000(0)
    );
  idea_1_txdata_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_txdata_0_DXMUX_21608,
      CE => idea_1_txdata_0_CEINVNOT,
      CLK => idea_1_txdata_0_CLKINV_21591,
      SET => GND,
      RST => GND,
      O => idea_1_txdata(0)
    );
  idea_1_txdata_mux0000_1_299 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd5_8235,
      ADR1 => idea_1_txdata_mux0000_1_13_0,
      ADR2 => idea_1_txdata_mux0000_1_261_0,
      ADR3 => idea_1_txdata_mux0000_1_0_9160,
      O => idea_1_txdata_mux0000(1)
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N857,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26168_21349
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28168 : X_LUT4
    generic map(
      INIT => X"88C4"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N859,
      ADR2 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(1),
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O28168_21373
    );
  idea_1_key_80_not00011 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => idea_1_N43,
      ADR1 => idea_1_byte_cntr(0),
      ADR2 => idea_1_byte_cntr(2),
      ADR3 => idea_1_byte_cntr(1),
      O => idea_1_key_80_not0001
    );
  idea_1_state_cmp_eq00021 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => idea_1_byte_cntr(3),
      ADR1 => idea_1_txdata_cmp_eq0008,
      ADR2 => idea_1_byte_cntr(4),
      ADR3 => VCC,
      O => idea_1_state_cmp_eq0002
    );
  idea_1_loopback_select_not00011 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => idea_1_state_cmp_eq0000,
      ADR1 => Reset_IBUF_8102,
      ADR2 => idea_1_uart1_rx_rxdatardy_8225,
      ADR3 => idea_1_state_FSM_FFd8_8243,
      O => idea_1_loopback_select_not0001
    );
  idea_1_x4_0_not00011 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_byte_cntr(2),
      ADR1 => idea_1_N44,
      ADR2 => idea_1_byte_cntr(0),
      ADR3 => idea_1_byte_cntr(1),
      O => idea_1_x4_0_not0001
    );
  idea_1_txdata_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_txdata_1_DXMUX_21641,
      CE => idea_1_txdata_1_CEINVNOT,
      CLK => idea_1_txdata_1_CLKINV_21624,
      SET => GND,
      RST => GND,
      O => idea_1_txdata(1)
    );
  idea_1_txdata_mux0000_2_299 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd5_8235,
      ADR1 => idea_1_txdata_mux0000_2_13_0,
      ADR2 => idea_1_txdata_mux0000_2_261_0,
      ADR3 => idea_1_txdata_mux0000_2_0_9161,
      O => idea_1_txdata_mux0000(2)
    );
  idea_1_txdata_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_txdata_2_DXMUX_21674,
      CE => idea_1_txdata_2_CEINVNOT,
      CLK => idea_1_txdata_2_CLKINV_21657,
      SET => GND,
      RST => GND,
      O => idea_1_txdata(2)
    );
  idea_1_txdata_mux0000_3_299 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd5_8235,
      ADR1 => idea_1_txdata_mux0000_3_13_0,
      ADR2 => idea_1_txdata_mux0000_3_261_0,
      ADR3 => idea_1_txdata_mux0000_3_0_9162,
      O => idea_1_txdata_mux0000(3)
    );
  idea_1_txdata_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_txdata_3_DXMUX_21707,
      CE => idea_1_txdata_3_CEINVNOT,
      CLK => idea_1_txdata_3_CLKINV_21690,
      SET => GND,
      RST => GND,
      O => idea_1_txdata(3)
    );
  idea_1_txdata_mux0000_4_299 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd5_8235,
      ADR1 => idea_1_txdata_mux0000_4_13_0,
      ADR2 => idea_1_txdata_mux0000_4_261_0,
      ADR3 => idea_1_txdata_mux0000_4_0_9163,
      O => idea_1_txdata_mux0000(4)
    );
  idea_1_txdata_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_txdata_4_DXMUX_21740,
      CE => idea_1_txdata_4_CEINVNOT,
      CLK => idea_1_txdata_4_CLKINV_21723,
      SET => GND,
      RST => GND,
      O => idea_1_txdata(4)
    );
  idea_1_txdata_mux0000_5_299 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd5_8235,
      ADR1 => idea_1_txdata_mux0000_5_13_0,
      ADR2 => idea_1_txdata_mux0000_5_261_0,
      ADR3 => idea_1_txdata_mux0000_5_0_9164,
      O => idea_1_txdata_mux0000(5)
    );
  idea_1_txdata_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_txdata_5_DXMUX_21773,
      CE => idea_1_txdata_5_CEINVNOT,
      CLK => idea_1_txdata_5_CLKINV_21756,
      SET => GND,
      RST => GND,
      O => idea_1_txdata(5)
    );
  idea_1_idea1_roucou_S_i : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_S_i_DYMUX_21785,
      CE => VCC,
      CLK => idea_1_idea1_roucou_S_i_CLKINV_21782,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_S_i_SRINV_21783,
      O => idea_1_idea1_roucou_S_i_8321
    );
  idea_1_txdata_mux0000_6_299 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd5_8235,
      ADR1 => idea_1_txdata_mux0000_6_13_0,
      ADR2 => idea_1_txdata_mux0000_6_261_0,
      ADR3 => idea_1_txdata_mux0000_6_0_9165,
      O => idea_1_txdata_mux0000(6)
    );
  idea_1_txdata_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_txdata_6_DXMUX_21818,
      CE => idea_1_txdata_6_CEINVNOT,
      CLK => idea_1_txdata_6_CLKINV_21801,
      SET => GND,
      RST => GND,
      O => idea_1_txdata(6)
    );
  idea_1_txdata_mux0000_7_299 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd5_8235,
      ADR1 => idea_1_txdata_mux0000_7_13_0,
      ADR2 => idea_1_txdata_mux0000_7_261_0,
      ADR3 => idea_1_txdata_mux0000_7_0_9166,
      O => idea_1_txdata_mux0000(7)
    );
  idea_1_txdata_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_txdata_7_DXMUX_21851,
      CE => idea_1_txdata_7_CEINVNOT,
      CLK => idea_1_txdata_7_CLKINV_21834,
      SET => GND,
      RST => GND,
      O => idea_1_txdata(7)
    );
  idea_1_idea1_roucou_should_reset : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_should_reset_DYMUX_21863,
      CE => VCC,
      CLK => idea_1_idea1_roucou_should_reset_CLKINV_21860,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_should_reset_SRINV_21861,
      O => idea_1_idea1_roucou_should_reset_8433
    );
  idea_1_idea1_roucou_should_increment : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_should_increment_DYMUX_21875,
      CE => VCC,
      CLK => idea_1_idea1_roucou_should_increment_CLKINV_21872,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_should_increment_SRINV_21873,
      O => idea_1_idea1_roucou_should_increment_8432
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(0),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(0),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(0)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(1),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(1),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(1)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(2),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(2),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(2)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(3),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(3),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(3)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(4),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(4),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(4)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(6),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(6),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(6)
    );
  idea_1_idea1_clockrou_DP_mul0_ou_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(8),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(8),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_ou_mux0000(8)
    );
  idea_1_byte_cntr_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => idea_1_N35,
      ADR1 => idea_1_byte_cntr(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_byte_cntr_mux0000_4_Q
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(4),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(4)
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(6),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(6)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_10_DYMUX_22729,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_10_CEINV_22710,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_10_CLKINV_22711,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(11)
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_10_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(10),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N43_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(10),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(10)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_10_DXMUX_22744,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_10_CEINV_22710,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_10_CLKINV_22711,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(10)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_12_DYMUX_22784,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_12_CEINV_22765,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_12_CLKINV_22766,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(13)
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_12_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(12),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N47_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(12),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(12)
    );
  idea_1_byte_cntr_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_byte_cntr_0_DXMUX_22078,
      CE => idea_1_byte_cntr_0_CEINV_22059,
      CLK => idea_1_byte_cntr_0_CLKINV_22060,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_byte_cntr_0_SRINV_22061,
      O => idea_1_byte_cntr(0)
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_15_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(15),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(31),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(15),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(15)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_15_DXMUX_22116,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_15_CEINV_22097,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_15_CLKINV_22098,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(15)
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(0),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(0)
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(2),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(2)
    );
  idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(14),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Msub_ou_addsub0000_lut(14)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_0_DYMUX_22452,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_0_CEINV_22438,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_0_CLKINV_22439,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(1)
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_0_Q : X_LUT4
    generic map(
      INIT => X"569A"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(0),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N877_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(0),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(0)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_0_DXMUX_22469,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_0_CEINV_22438,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_0_CLKINV_22439,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(0)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_12_DXMUX_22799,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_12_CEINV_22765,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_12_CLKINV_22766,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(12)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_14_DYMUX_22830,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_14_CEINV_22819,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_14_CLKINV_22820,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(15)
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_14_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(14),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N51_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(14),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(14)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_14_DXMUX_22846,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_14_CEINV_22819,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_14_CLKINV_22820,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(14)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(0),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(0)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(2),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(2)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_2_DYMUX_22509,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_2_CEINV_22490,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_2_CLKINV_22491,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(3)
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_2_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(2),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N27_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(2),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(2)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_2_DXMUX_22524,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_2_CEINV_22490,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_2_CLKINV_22491,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(2)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_4_DYMUX_22564,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_4_CEINV_22545,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_4_CLKINV_22546,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(5)
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_4_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(4),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N31_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(4),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(4)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_4_DXMUX_22579,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_4_CEINV_22545,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_4_CLKINV_22546,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(4)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_6_DYMUX_22619,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_6_CEINV_22600,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_6_CLKINV_22601,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(7)
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_6_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(6),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N35_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(6),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(6)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_6_DXMUX_22634,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_6_CEINV_22600,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_6_CLKINV_22601,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(6)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_8_DYMUX_22674,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_8_CEINV_22655,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_8_CLKINV_22656,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(9)
    );
  idea_1_idea1_clockrou_DP_add0_Madd_O_lut_8_Q : X_LUT4
    generic map(
      INIT => X"65A9"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_Mu3(8),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(2),
      ADR2 => N39_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul(8),
      O => idea_1_idea1_clockrou_DP_add0_Madd_O_lut(8)
    );
  idea_1_idea1_clockrou_DP_r_2_Q_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_2_Q_8_DXMUX_22689,
      CE => idea_1_idea1_clockrou_DP_r_2_Q_8_CEINV_22655,
      CLK => idea_1_idea1_clockrou_DP_r_2_Q_8_CLKINV_22656,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_2_Q(8)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(12),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(28),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(12)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(14),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(14)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_0_DYMUX_23130,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_0_CEINV_23111,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_0_CLKINV_23112,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(0)
    );
  idea_1_idea1_clockrou_DP_mul0_num_32_inv_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(32),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_num_32_inv
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(4),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(4)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(6),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(6)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(8),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(24),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(8)
    );
  idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(10),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mul0_Mcompar_ou_cmp_ge0000_lut(10)
    );
  clk_div_1_counter_12 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_12_DXMUX_24099,
      CE => VCC,
      CLK => clk_div_1_counter_12_CLKINV_24060,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_12_SRINV_24061,
      O => clk_div_1_counter(12)
    );
  clk_div_1_counter_15 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_14_DYMUX_24134,
      CE => VCC,
      CLK => clk_div_1_counter_14_CLKINV_24112,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_14_SRINV_24113,
      O => clk_div_1_counter(15)
    );
  clk_div_1_counter_14 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_14_DXMUX_24151,
      CE => VCC,
      CLK => clk_div_1_counter_14_CLKINV_24112,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_14_SRINV_24113,
      O => clk_div_1_counter(14)
    );
  clk_div_1_counter_17 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_16_DYMUX_24186,
      CE => VCC,
      CLK => clk_div_1_counter_16_CLKINV_24164,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_16_SRINV_24165,
      O => clk_div_1_counter(17)
    );
  clk_div_1_counter_16 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_16_DXMUX_24203,
      CE => VCC,
      CLK => clk_div_1_counter_16_CLKINV_24164,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_16_SRINV_24165,
      O => clk_div_1_counter(16)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_1_DYMUX_23184,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_1_CEINV_23164,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_1_CLKINV_23165,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(2)
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_1_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(1),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(17),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(1),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(1)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_1_DXMUX_23200,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_1_CEINV_23164,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_1_CLKINV_23165,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(1)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_3_DYMUX_23243,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_3_CEINV_23223,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_3_CLKINV_23224,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(4)
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_3_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(3),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(19),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(3),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(3)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_3_DXMUX_23259,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_3_CEINV_23223,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_3_CLKINV_23224,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(3)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_5_DYMUX_23302,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_5_CEINV_23282,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_5_CLKINV_23283,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(6)
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_5_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(5),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(21),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(5),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(5)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_5_DXMUX_23318,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_5_CEINV_23282,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_5_CLKINV_23283,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(5)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_7_DYMUX_23361,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_7_CEINV_23341,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_7_CLKINV_23342,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(8)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_13_DXMUX_23554,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_13_CEINV_23518,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_13_CLKINV_23519,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(13)
    );
  clk_div_1_counter_0_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_0_rt_23577
    );
  clk_div_1_counter_4_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_4_rt_23610
    );
  clk_div_1_counter_6_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_6_rt_23641
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_6_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => clk_div_1_counter(11),
      ADR1 => clk_div_1_counter(12),
      ADR2 => clk_div_1_counter(13),
      ADR3 => clk_div_1_counter(14),
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_6_1_23675
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_8_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => clk_div_1_counter(19),
      ADR1 => clk_div_1_counter(20),
      ADR2 => clk_div_1_counter(21),
      ADR3 => clk_div_1_counter(22),
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_8_1_23705
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_7_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(7),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(23),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(7),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(7)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_7_DXMUX_23377,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_7_CEINV_23341,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_7_CLKINV_23342,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(7)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_9_DYMUX_23420,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_9_CEINV_23400,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_9_CLKINV_23401,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(10)
    );
  idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut_9_Q : X_LUT4
    generic map(
      INIT => X"99F0"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num(9),
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num(25),
      ADR2 => idea_1_idea1_clockrou_DP_mul0_ou_addsub0000(9),
      ADR3 => idea_1_idea1_clockrou_DP_mul0_ou_cmp_ge0000,
      O => idea_1_idea1_clockrou_DP_mul0_Maddsub_ou_lut(9)
    );
  idea_1_idea1_clockrou_DP_r_1_Q_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_1_Q_9_DXMUX_23436,
      CE => idea_1_idea1_clockrou_DP_r_1_Q_9_CEINV_23400,
      CLK => idea_1_idea1_clockrou_DP_r_1_Q_9_CLKINV_23401,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_1_Q(9)
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_10_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => clk_div_1_counter(27),
      ADR1 => clk_div_1_counter(28),
      ADR2 => clk_div_1_counter(29),
      ADR3 => clk_div_1_counter(30),
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_10_1_23735
    );
  clk_div_1_counter_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_0_DYMUX_23767,
      CE => VCC,
      CLK => clk_div_1_counter_0_CLKINV_23750,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_0_SRINV_23751,
      O => clk_div_1_counter(1)
    );
  clk_div_1_Mcount_counter_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => clk_div_1_counter(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_Mcount_counter_lut(0)
    );
  clk_div_1_counter_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_0_DXMUX_23787,
      CE => VCC,
      CLK => clk_div_1_counter_0_CLKINV_23750,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_0_SRINV_23751,
      O => clk_div_1_counter(0)
    );
  clk_div_1_counter_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_2_DYMUX_23822,
      CE => VCC,
      CLK => clk_div_1_counter_2_CLKINV_23800,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_2_SRINV_23801,
      O => clk_div_1_counter(3)
    );
  clk_div_1_counter_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_2_DXMUX_23839,
      CE => VCC,
      CLK => clk_div_1_counter_2_CLKINV_23800,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_2_SRINV_23801,
      O => clk_div_1_counter(2)
    );
  clk_div_1_counter_5 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_4_DYMUX_23874,
      CE => VCC,
      CLK => clk_div_1_counter_4_CLKINV_23852,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_4_SRINV_23853,
      O => clk_div_1_counter(5)
    );
  clk_div_1_counter_4 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_4_DXMUX_23891,
      CE => VCC,
      CLK => clk_div_1_counter_4_CLKINV_23852,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_4_SRINV_23853,
      O => clk_div_1_counter(4)
    );
  clk_div_1_counter_7 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_6_DYMUX_23926,
      CE => VCC,
      CLK => clk_div_1_counter_6_CLKINV_23904,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_6_SRINV_23905,
      O => clk_div_1_counter(7)
    );
  clk_div_1_counter_6 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_6_DXMUX_23943,
      CE => VCC,
      CLK => clk_div_1_counter_6_CLKINV_23904,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_6_SRINV_23905,
      O => clk_div_1_counter(6)
    );
  clk_div_1_counter_9 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_8_DYMUX_23978,
      CE => VCC,
      CLK => clk_div_1_counter_8_CLKINV_23956,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_8_SRINV_23957,
      O => clk_div_1_counter(9)
    );
  clk_div_1_counter_8 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_8_DXMUX_23995,
      CE => VCC,
      CLK => clk_div_1_counter_8_CLKINV_23956,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_8_SRINV_23957,
      O => clk_div_1_counter(8)
    );
  clk_div_1_counter_11 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_10_DYMUX_24030,
      CE => VCC,
      CLK => clk_div_1_counter_10_CLKINV_24008,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_10_SRINV_24009,
      O => clk_div_1_counter(11)
    );
  clk_div_1_counter_10 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_10_DXMUX_24047,
      CE => VCC,
      CLK => clk_div_1_counter_10_CLKINV_24008,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_10_SRINV_24009,
      O => clk_div_1_counter(10)
    );
  clk_div_1_counter_13 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => clk_div_1_counter_12_DYMUX_24082,
      CE => VCC,
      CLK => clk_div_1_counter_12_CLKINV_24060,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => clk_div_1_counter_12_SRINV_24061,
      O => clk_div_1_counter(13)
    );
  clk_div_1_counter_5_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_5_rt
    );
  clk_div_1_counter_7_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_7_rt
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => clk_div_1_counter(12),
      ADR1 => clk_div_1_counter(13),
      ADR2 => clk_div_1_counter(14),
      ADR3 => clk_div_1_counter(15),
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_6_Q_24681
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_8_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => clk_div_1_counter(20),
      ADR1 => clk_div_1_counter(21),
      ADR2 => clk_div_1_counter(22),
      ADR3 => clk_div_1_counter(23),
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_8_Q_24711
    );
  clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_10_Q : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => clk_div_1_counter(28),
      ADR1 => clk_div_1_counter(29),
      ADR2 => clk_div_1_counter(30),
      ADR3 => VCC,
      O => clk_div_1_Mcompar_CLK_OUT_cmp_lt0001_lut_10_Q_24740
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(0),
      ADR1 => idea_1_key(1),
      ADR2 => idea_1_key(2),
      ADR3 => idea_1_key(3),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(0)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_24_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(96),
      ADR1 => idea_1_key(97),
      ADR2 => idea_1_key(98),
      ADR3 => idea_1_key(99),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(24)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_26_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(104),
      ADR1 => idea_1_key(105),
      ADR2 => idea_1_key(106),
      ADR3 => idea_1_key(107),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(26)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_28_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(112),
      ADR1 => idea_1_key(113),
      ADR2 => idea_1_key(114),
      ADR3 => idea_1_key(115),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(28)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_30_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(120),
      ADR1 => idea_1_key(121),
      ADR2 => idea_1_key(122),
      ADR3 => idea_1_key(123),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(30)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_2_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(8),
      ADR1 => idea_1_key(9),
      ADR2 => idea_1_key(10),
      ADR3 => idea_1_key(11),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(2)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_4_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(16),
      ADR1 => idea_1_key(17),
      ADR2 => idea_1_key(18),
      ADR3 => idea_1_key(19),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(4)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_6_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(24),
      ADR1 => idea_1_key(25),
      ADR2 => idea_1_key(26),
      ADR3 => idea_1_key(27),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(6)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_8_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(32),
      ADR1 => idea_1_key(33),
      ADR2 => idea_1_key(34),
      ADR3 => idea_1_key(35),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(8)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_10_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(40),
      ADR1 => idea_1_key(41),
      ADR2 => idea_1_key(42),
      ADR3 => idea_1_key(43),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(10)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_12_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(48),
      ADR1 => idea_1_key(49),
      ADR2 => idea_1_key(50),
      ADR3 => idea_1_key(51),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(12)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_14_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(56),
      ADR1 => idea_1_key(57),
      ADR2 => idea_1_key(58),
      ADR3 => idea_1_key(59),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(14)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_16_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(64),
      ADR1 => idea_1_key(65),
      ADR2 => idea_1_key(66),
      ADR3 => idea_1_key(67),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(16)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_18_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(72),
      ADR1 => idea_1_key(73),
      ADR2 => idea_1_key(74),
      ADR3 => idea_1_key(75),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(18)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_20_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(80),
      ADR1 => idea_1_key(81),
      ADR2 => idea_1_key(82),
      ADR3 => idea_1_key(83),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(20)
    );
  idea_1_Mcompar_state_cmp_eq0001_lut_22_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_key(88),
      ADR1 => idea_1_key(89),
      ADR2 => idea_1_key(90),
      ADR3 => idea_1_key(91),
      O => idea_1_Mcompar_state_cmp_eq0001_lut(22)
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26321 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14137_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O14132_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26321_25669
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61201 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22137_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22132_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O61201_25694
    );
  idea_1_uart1_tx_sout_mux00031 : X_LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      ADR0 => idea_1_uart1_tx_paritycycle16,
      ADR1 => idea_1_uart1_tx_tsr(0),
      ADR2 => idea_1_uart1_tx_paritycycle31_0,
      ADR3 => idea_1_uart1_tx_txparity_8221,
      O => idea_1_uart1_tx_sout_mux00031_25723
    );
  idea_1_uart1_tx_sout : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_uart1_tx_sout_DXMUX_25727,
      CE => VCC,
      CLK => idea_1_uart1_tx_sout_CLKINV_25707,
      SET => idea_1_uart1_tx_sout_FFX_SET,
      RST => GND,
      O => idea_1_uart1_tx_sout_9350
    );
  idea_1_uart1_tx_sout_FFX_SETOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_tx_sout_FFX_SET
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81201 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24137_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24132_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O81201_25754
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2168_SW01 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2132_0,
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => idea_1_key(58),
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2137_0,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2168_SW0
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_G : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke6_0_0,
      ADR2 => idea_1_idea1_ke5_0_0,
      ADR3 => VCC,
      O => N800
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_31 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(10),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(10),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_31_25854
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_32 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(11),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(11),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_32_25879
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_33 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(12),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(12),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_33_25904
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_34 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(13),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(13),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_34_25929
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_35 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(14),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(14),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_35_25954
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_36 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(15),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(15),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_36_25979
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_37 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(1),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_37_26004
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_38 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(2),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(2),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_38_26029
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121201 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1299_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1294_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O121201_26254
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301201 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16137_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16132_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O301201_26279
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141201 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1499_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1494_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O141201_26304
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O241201 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2499_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2494,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O241201_26329
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321201 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18137_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18132_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O321201_26354
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O261201 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2699_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2694,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O261201_26404
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281201 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2137_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2132_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281201_26429
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_SW01 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18132_0,
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => idea_1_key(60),
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18137_0,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18168_SW0
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_3 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(0),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(0),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_3_25494
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20321 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2011_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O206_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20321_25519
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22321 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10137_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O10132_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22321_25544
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16321 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1611_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O166_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16321_25569
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24321 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12137_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O12132_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O24321_25594
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41201 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20137_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20132_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O41201_25619
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18321 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1811_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O186_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O18321_25644
    );
  idea_1_byte_cntr_mux0000_1_11 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_byte_cntr(3),
      ADR2 => idea_1_byte_cntr(1),
      ADR3 => idea_1_byte_cntr(2),
      O => idea_1_byte_cntr_mux0000_1_1
    );
  idea_1_byte_cntr_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_byte_cntr_3_DXMUX_26464,
      CE => idea_1_byte_cntr_3_CEINV_26442,
      CLK => idea_1_byte_cntr_3_CLKINV_26443,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_byte_cntr_3_SRINV_26444,
      O => idea_1_byte_cntr(3)
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_SW01 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20132_0,
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => idea_1_key(61),
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20137_0,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O20168_SW0
    );
  idea_1_idea1_keyge_new_key_40_21_SW0_G : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => idea_1_key(50),
      ADR1 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N748
    );
  idea_1_idea1_keyge_new_key_41_21_SW0_G : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => idea_1_key(51),
      ADR1 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N746
    );
  idea_1_idea1_keyge_new_key_32_65_SW0_G : X_LUT4
    generic map(
      INIT => X"B380"
    )
    port map (
      ADR0 => idea_1_key(42),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => idea_1_idea1_keyge_new_key_80_57_0,
      O => N782
    );
  idea_1_idea1_keyge_new_key_42_21_SW0_G : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => idea_1_key(52),
      ADR1 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N744
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_39 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(3),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(3),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_39_26054
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_310 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(4),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(4),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_310_26079
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101201 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1099_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O1094_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O101201_26104
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_10_G : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke5_5_0,
      ADR2 => idea_1_idea1_ke6_5_0,
      ADR3 => VCC,
      O => N822
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_11_G : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke5_6_0,
      ADR2 => idea_1_idea1_ke6_6_0,
      ADR3 => VCC,
      O => N824
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_12_G : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke6_7_0,
      ADR2 => idea_1_idea1_ke5_7_0,
      ADR3 => VCC,
      O => N826
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_13_G : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke6_8_0,
      ADR2 => idea_1_idea1_ke5_8_0,
      ADR3 => VCC,
      O => N828
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_14_G : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke6_9_0,
      ADR2 => idea_1_idea1_ke5_9_0,
      ADR3 => VCC,
      O => N830
    );
  idea_1_txdata_mux0000_5_1861 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_4_Q(5),
      ADR2 => idea_1_idea1_clockrou_DP_r_4_Q(13),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_5_1861_27066
    );
  idea_1_idea1_keyge_new_key_39_65_SW0_G : X_LUT4
    generic map(
      INIT => X"B380"
    )
    port map (
      ADR0 => idea_1_key(49),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => idea_1_idea1_keyge_new_key_87_57_0,
      O => N798
    );
  idea_1_idea1_keyge_new_key_47_57_SW0_G : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => idea_1_key(57),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N736
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_311 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(5),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(5),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_311_27141
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_312 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(6),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(6),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_312_27166
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_313 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(7),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(7),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_313_27191
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_314 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(8),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(8),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_314_27216
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_315 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(9),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(9),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_315_27241
    );
  idea_1_txdata_mux0000_2_1861 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_4_Q(2),
      ADR2 => idea_1_idea1_clockrou_DP_r_4_Q(10),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_2_1861_26866
    );
  idea_1_idea1_keyge_new_key_36_65_SW0_G : X_LUT4
    generic map(
      INIT => X"B380"
    )
    port map (
      ADR0 => idea_1_key(46),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => idea_1_idea1_keyge_new_key_84_57_0,
      O => N792
    );
  idea_1_txdata_mux0000_3_1861 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_4_Q(3),
      ADR2 => idea_1_idea1_clockrou_DP_r_4_Q(11),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_3_1861_26916
    );
  idea_1_idea1_keyge_new_key_37_65_SW0_G : X_LUT4
    generic map(
      INIT => X"B380"
    )
    port map (
      ADR0 => idea_1_key(47),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => idea_1_idea1_keyge_new_key_85_57_0,
      O => N794
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2321 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O211_0,
      ADR1 => idea_1_idea1_roucou_cin(0),
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O26_0,
      ADR3 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2321_26966
    );
  idea_1_txdata_mux0000_4_1861 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_4_Q(4),
      ADR2 => idea_1_idea1_clockrou_DP_r_4_Q(12),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_4_1861_26991
    );
  idea_1_idea1_keyge_new_key_38_65_SW0_G : X_LUT4
    generic map(
      INIT => X"B380"
    )
    port map (
      ADR0 => idea_1_key(48),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => idea_1_idea1_keyge_new_key_86_57_0,
      O => N796
    );
  idea_1_idea1_keyge_new_key_46_65_SW0_G : X_LUT4
    generic map(
      INIT => X"B380"
    )
    port map (
      ADR0 => idea_1_key(56),
      ADR1 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR3 => idea_1_idea1_keyge_new_key_94_57_0,
      O => N784
    );
  idea_1_idea1_keyge_new_key_89_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(99),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N780
    );
  idea_1_read : X_SFF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_read_DXMUX_28162,
      CE => VCC,
      CLK => idea_1_read_CLKINV_28141,
      SET => GND,
      RST => GND,
      SSET => idea_1_read_SRINV_28142,
      SRST => GND,
      O => idea_1_read_8804
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_SW01 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16132_0,
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => idea_1_key(59),
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16137_0,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O16168_SW0
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_311 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(5),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(5),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_311_28238
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_312 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(6),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(6),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_312_28263
    );
  idea_1_txdata_mux0000_6_1861 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_4_Q(6),
      ADR2 => idea_1_idea1_clockrou_DP_r_4_Q(14),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_6_1861_27266
    );
  idea_1_idea1_keyge_new_key_80_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(90),
      ADR1 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => idea_1_idea1_roucou_cin(1),
      O => N750
    );
  idea_1_txdata_mux0000_7_1861 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_byte_cntr(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_4_Q(7),
      ADR2 => idea_1_idea1_clockrou_DP_r_4_Q(15),
      ADR3 => VCC,
      O => idea_1_txdata_mux0000_7_1861_27316
    );
  idea_1_idea1_keyge_new_key_81_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(91),
      ADR1 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => idea_1_idea1_roucou_cin(1),
      O => N764
    );
  idea_1_idea1_keyge_new_key_82_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(92),
      ADR1 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N766
    );
  idea_1_idea1_keyge_new_key_90_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(100),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N752
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_0_G : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke6_10_0,
      ADR2 => idea_1_idea1_ke5_10_0,
      ADR3 => VCC,
      O => N802
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_1_G : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke6_11_0,
      ADR2 => idea_1_idea1_ke5_11_0,
      ADR3 => VCC,
      O => N804
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_2_G : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke6_12_0,
      ADR2 => idea_1_idea1_ke5_12_0,
      ADR3 => VCC,
      O => N806
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_3_G : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke5_13_0,
      ADR2 => idea_1_idea1_ke6_13_0,
      ADR3 => VCC,
      O => N808
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_4_G : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke6_14_0,
      ADR2 => idea_1_idea1_ke5_14_0,
      ADR3 => VCC,
      O => N810
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_5_G : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke6_15_0,
      ADR2 => idea_1_idea1_ke5_15_0,
      ADR3 => VCC,
      O => N812
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_6_G : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke5_1_0,
      ADR2 => idea_1_idea1_ke6_1_0,
      ADR3 => VCC,
      O => N814
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_7_G : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke5_2_0,
      ADR2 => idea_1_idea1_ke6_2_0,
      ADR3 => VCC,
      O => N816
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_8_G : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke5_3_0,
      ADR2 => idea_1_idea1_ke6_3_0,
      ADR3 => VCC,
      O => N818
    );
  idea_1_idea1_clockrou_DP_mu4_1_Mmux_O_2_f5_9_G : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_ke5_4_0,
      ADR2 => idea_1_idea1_ke6_4_0,
      ADR3 => VCC,
      O => N820
    );
  idea_1_state_FSM_FFd12_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd12_8896,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_state_FSM_FFd12_rt_27873
    );
  idea_1_state_FSM_FFd11 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_state_FSM_FFd11_DXMUX_27877,
      CE => VCC,
      CLK => idea_1_state_FSM_FFd11_CLKINV_27855,
      SET => GND,
      RST => GND,
      SSET => idea_1_state_FSM_FFd11_REVUSED_27864,
      SRST => idea_1_state_FSM_FFd11_SRINV_27856,
      O => idea_1_state_FSM_FFd11_8256
    );
  idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_3 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_r_8_Q(0),
      ADR1 => idea_1_idea1_clockrou_DP_r_5_Q(0),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_2_Mmux_O_3_27904
    );
  idea_1_idea1_keyge_new_key_86_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(96),
      ADR1 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N774
    );
  idea_1_idea1_keyge_new_key_94_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(104),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N760
    );
  idea_1_idea1_keyge_new_key_87_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(97),
      ADR1 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N776
    );
  idea_1_idea1_keyge_new_key_95_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(105),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N762
    );
  idea_1_idea1_keyge_new_key_88_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(98),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N778
    );
  idea_1_idea1_keyge_new_key_83_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(93),
      ADR1 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N768
    );
  idea_1_idea1_keyge_new_key_91_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(101),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N754
    );
  idea_1_idea1_keyge_new_key_84_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(94),
      ADR1 => idea_1_idea1_roucou_cin_2_2_8444,
      ADR2 => idea_1_idea1_roucou_cin_0_4_8437,
      ADR3 => idea_1_idea1_roucou_cin(1),
      O => N770
    );
  idea_1_idea1_keyge_new_key_92_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(102),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N756
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_SW01 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22132_0,
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => idea_1_key(62),
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22137_0,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O22168_SW0
    );
  idea_1_idea1_keyge_new_key_85_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(95),
      ADR1 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N772
    );
  idea_1_idea1_keyge_new_key_93_65_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => idea_1_key(103),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_roucou_cin(0),
      O => N758
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_313 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(7),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(7),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_313_28288
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_314 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(8),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(8),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_314_28313
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_315 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(9),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(9),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_315_28338
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_31 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(10),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(10),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_31_28363
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_32 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(11),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(11),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_32_28388
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_33 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(12),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(12),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_33_28413
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_34 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(13),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(13),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_34_28438
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_35 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(14),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(14),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_35_28463
    );
  idea_1_idea1_keyge_new_key_10_21 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_idea1_keyge_new_key_10_21_SW0_O,
      O => idea_1_idea1_keyge_new_key_10_21_29141
    );
  idea_1_idea1_keyge_new_key_10_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_10_21_0,
      ADR1 => idea_1_idea1_keyge_new_key_10_26_O,
      ADR2 => idea_1_idea1_keyge_new_key_10_9_0,
      ADR3 => idea_1_idea1_keyge_new_key_10_4_0,
      O => idea_1_idea1_ke6(10)
    );
  idea_1_idea1_keyge_new_key_11_21 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_idea1_keyge_new_key_11_21_SW0_O,
      O => idea_1_idea1_keyge_new_key_11_21_29189
    );
  idea_1_idea1_keyge_new_key_11_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_11_21_0,
      ADR1 => idea_1_idea1_keyge_new_key_11_26_O,
      ADR2 => idea_1_idea1_keyge_new_key_11_9_0,
      ADR3 => idea_1_idea1_keyge_new_key_11_4_0,
      O => idea_1_idea1_ke6(11)
    );
  idea_1_idea1_keyge_new_key_12_21 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_idea1_keyge_new_key_12_21_SW0_O,
      O => idea_1_idea1_keyge_new_key_12_21_29237
    );
  idea_1_idea1_keyge_new_key_20_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_20_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_20_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_20_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_20_4_0,
      O => idea_1_idea1_ke5(4)
    );
  idea_1_idea1_keyge_new_key_12_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_12_21_0,
      ADR1 => idea_1_idea1_keyge_new_key_12_26_O,
      ADR2 => idea_1_idea1_keyge_new_key_12_9_0,
      ADR3 => idea_1_idea1_keyge_new_key_12_4_0,
      O => idea_1_idea1_ke6(12)
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_36 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(15),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(15),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_36_28488
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_37 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(1),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(1),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_37_28513
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_38 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(2),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(2),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_38_28538
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_39 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(3),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(3),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_39_28563
    );
  idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_310 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR1 => idea_1_idea1_clockrou_DP_r_6_Q(4),
      ADR2 => idea_1_idea1_clockrou_DP_r_7_Q(4),
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_3_Mmux_O_310_28588
    );
  idea_1_idea1_keyge_new_key_0_21 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_idea1_keyge_new_key_0_21_SW0_O,
      O => idea_1_idea1_keyge_new_key_0_21_28613
    );
  idea_1_idea1_keyge_new_key_14_9 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_keyge_new_key_14_9_SW0_O,
      O => idea_1_idea1_keyge_new_key_14_9_28637
    );
  idea_1_idea1_keyge_new_key_15_9 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_keyge_new_key_15_9_SW0_O,
      O => idea_1_idea1_keyge_new_key_15_9_28661
    );
  idea_1_idea1_keyge_new_key_40_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(125),
      ADR1 => idea_1_key(111),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_33_43
    );
  idea_1_idea1_keyge_new_key_0_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_0_21_0,
      ADR1 => idea_1_idea1_keyge_new_key_0_26_O,
      ADR2 => idea_1_idea1_keyge_new_key_0_9_0,
      ADR3 => idea_1_idea1_keyge_new_key_0_4_0,
      O => idea_1_idea1_ke6(0)
    );
  idea_1_idea1_keyge_new_key_16_9 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_keyge_new_key_16_9_SW0_O,
      O => idea_1_idea1_keyge_new_key_16_9_28733
    );
  idea_1_idea1_keyge_new_key_17_9 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_keyge_new_key_17_9_SW0_O,
      O => idea_1_idea1_keyge_new_key_17_9_28757
    );
  idea_1_idea1_keyge_new_key_1_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_1_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_1_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_1_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_1_4_0,
      O => idea_1_idea1_ke6(1)
    );
  idea_1_idea1_keyge_new_key_18_9 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_keyge_new_key_18_9_SW0_O,
      O => idea_1_idea1_keyge_new_key_18_9_28805
    );
  idea_1_idea1_keyge_new_key_6_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_6_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_6_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_6_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_6_4_0,
      O => idea_1_idea1_ke6(6)
    );
  idea_1_idea1_keyge_new_key_7_21 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_idea1_keyge_new_key_7_21_SW0_O,
      O => idea_1_idea1_keyge_new_key_7_21_28997
    );
  idea_1_idea1_keyge_new_key_7_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_7_21_0,
      ADR1 => idea_1_idea1_keyge_new_key_7_26_O,
      ADR2 => idea_1_idea1_keyge_new_key_7_9_0,
      ADR3 => idea_1_idea1_keyge_new_key_7_4_0,
      O => idea_1_idea1_ke6(7)
    );
  idea_1_idea1_keyge_new_key_8_21 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_idea1_keyge_new_key_8_21_SW0_O,
      O => idea_1_idea1_keyge_new_key_8_21_29045
    );
  idea_1_idea1_keyge_new_key_8_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_8_21_0,
      ADR1 => idea_1_idea1_keyge_new_key_8_26_O,
      ADR2 => idea_1_idea1_keyge_new_key_8_9_0,
      ADR3 => idea_1_idea1_keyge_new_key_8_4_0,
      O => idea_1_idea1_ke6(8)
    );
  idea_1_idea1_keyge_new_key_9_21 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(3),
      ADR3 => idea_1_idea1_keyge_new_key_9_21_SW0_O,
      O => idea_1_idea1_keyge_new_key_9_21_29093
    );
  idea_1_idea1_keyge_new_key_9_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_9_21_0,
      ADR1 => idea_1_idea1_keyge_new_key_9_26_O,
      ADR2 => idea_1_idea1_keyge_new_key_9_9_0,
      ADR3 => idea_1_idea1_keyge_new_key_9_4_0,
      O => idea_1_idea1_ke6(9)
    );
  idea_1_idea1_keyge_new_key_19_9 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_keyge_new_key_19_9_SW0_O,
      O => idea_1_idea1_keyge_new_key_19_9_28829
    );
  idea_1_idea1_keyge_new_key_36_5 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => idea_1_key(121),
      ADR1 => idea_1_key(107),
      ADR2 => idea_1_idea1_keyge_new_key_cmp_eq000411_8549,
      ADR3 => idea_1_idea1_keyge_N2,
      O => idea_1_idea1_keyge_new_key_36_5_28853
    );
  idea_1_idea1_keyge_new_key_2_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_2_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_2_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_2_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_2_4_0,
      O => idea_1_idea1_ke6(2)
    );
  idea_1_idea1_keyge_new_key_3_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_3_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_3_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_3_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_3_4_0,
      O => idea_1_idea1_ke6(3)
    );
  idea_1_idea1_keyge_new_key_4_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_4_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_4_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_4_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_4_4_0,
      O => idea_1_idea1_ke6(4)
    );
  idea_1_idea1_keyge_new_key_5_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_5_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_5_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_5_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_5_4_0,
      O => idea_1_idea1_ke6(5)
    );
  idea_1_idea1_keyge_new_key_23_26 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_keyge_new_key_23_26_SW0_O,
      O => idea_1_idea1_keyge_new_key_23_26_29453
    );
  idea_1_idea1_keyge_new_key_40_10 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => idea_1_key(36),
      ADR1 => idea_1_key(72),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_33_48
    );
  idea_1_idea1_keyge_new_key_23_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_23_26_0,
      ADR1 => idea_1_idea1_keyge_new_key_23_9_0,
      ADR2 => idea_1_idea1_keyge_new_key_23_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_23_4_0,
      O => idea_1_idea1_ke5(7)
    );
  idea_1_idea1_keyge_new_key_31_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_31_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_31_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_31_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_31_4_0,
      O => idea_1_idea1_ke5(15)
    );
  idea_1_idea1_keyge_new_key_15_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_15_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_15_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_15_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_15_4_0,
      O => idea_1_idea1_ke6(15)
    );
  idea_1_idea1_keyge_new_key_32_21 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_32_10_O,
      ADR2 => idea_1_idea1_keyge_new_key_32_5_0,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_32_21_29573
    );
  idea_1_idea1_keyge_new_key_16_26 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(55),
      ADR1 => idea_1_key(48),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N323,
      O => idea_1_idea1_keyge_new_key_16_26_29597
    );
  idea_1_idea1_keyge_new_key_25_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_25_26_0,
      ADR1 => idea_1_idea1_keyge_new_key_25_9_0,
      ADR2 => idea_1_idea1_keyge_new_key_25_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_25_4_0,
      O => idea_1_idea1_ke5(9)
    );
  idea_1_idea1_keyge_new_key_34_21 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_34_10_O,
      ADR2 => idea_1_idea1_keyge_new_key_34_5_0,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_34_21_29813
    );
  idea_1_idea1_keyge_new_key_41_65 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => N683,
      ADR2 => idea_1_idea1_keyge_new_key_34_43,
      ADR3 => idea_1_idea1_keyge_new_key_34_48,
      O => idea_1_idea1_ke4_9_Q
    );
  idea_1_idea1_keyge_new_key_26_26 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_keyge_new_key_26_26_SW0_O,
      O => idea_1_idea1_keyge_new_key_26_26_29861
    );
  idea_1_idea1_keyge_new_key_43_10 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => idea_1_key(39),
      ADR1 => idea_1_key(75),
      ADR2 => idea_1_idea1_keyge_N3,
      ADR3 => idea_1_idea1_keyge_N01,
      O => idea_1_idea1_keyge_new_key_36_48
    );
  idea_1_idea1_keyge_new_key_18_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_18_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_18_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_18_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_18_4_0,
      O => idea_1_idea1_ke5(2)
    );
  idea_1_idea1_keyge_new_key_36_21 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_36_10_O,
      ADR2 => idea_1_idea1_keyge_new_key_36_5_0,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_36_21_30101
    );
  idea_1_idea1_keyge_new_key_35_57 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_35_43,
      ADR2 => idea_1_idea1_keyge_new_key_35_48,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_35_57_30125
    );
  idea_1_idea1_keyge_new_key_28_26 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_keyge_new_key_28_26_SW0_O,
      O => idea_1_idea1_keyge_new_key_28_26_30149
    );
  idea_1_idea1_keyge_new_key_28_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_28_26_0,
      ADR1 => idea_1_idea1_keyge_new_key_28_9_0,
      ADR2 => idea_1_idea1_keyge_new_key_28_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_28_4_0,
      O => idea_1_idea1_ke5(12)
    );
  idea_1_idea1_keyge_new_key_37_21 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_37_10_O,
      ADR2 => idea_1_idea1_keyge_new_key_37_5_0,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_37_21_30197
    );
  idea_1_idea1_keyge_new_key_44_65 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => N677,
      ADR2 => idea_1_idea1_keyge_new_key_37_43,
      ADR3 => idea_1_idea1_keyge_new_key_37_48,
      O => idea_1_idea1_ke4_12_Q
    );
  idea_1_idea1_keyge_new_key_36_57 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_36_43,
      ADR2 => idea_1_idea1_keyge_new_key_36_48_0,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_36_57_30245
    );
  idea_1_idea1_keyge_new_key_21_36 : X_LUT4
    generic map(
      INIT => X"FFF1"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N623,
      ADR2 => idea_1_idea1_keyge_new_key_21_9_0,
      ADR3 => idea_1_idea1_keyge_new_key_21_21_O,
      O => idea_1_idea1_ke5(5)
    );
  idea_1_idea1_keyge_new_key_13_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_13_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_13_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_13_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_13_4_0,
      O => idea_1_idea1_ke6(13)
    );
  idea_1_idea1_keyge_new_key_22_21 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(25),
      ADR1 => idea_1_key(121),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N345,
      O => idea_1_idea1_keyge_new_key_22_21_29357
    );
  idea_1_idea1_keyge_new_key_22_36 : X_LUT4
    generic map(
      INIT => X"FFF1"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => N621,
      ADR2 => idea_1_idea1_keyge_new_key_22_9_O,
      ADR3 => idea_1_idea1_keyge_new_key_22_21_0,
      O => idea_1_idea1_ke5(6)
    );
  idea_1_idea1_keyge_new_key_30_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_30_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_30_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_30_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_30_4_0,
      O => idea_1_idea1_ke5(14)
    );
  idea_1_idea1_keyge_new_key_14_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_14_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_14_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_14_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_14_4_0,
      O => idea_1_idea1_ke6(14)
    );
  idea_1_idea1_keyge_new_key_26_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_26_26_0,
      ADR1 => idea_1_idea1_keyge_new_key_26_9_0,
      ADR2 => idea_1_idea1_keyge_new_key_26_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_26_4_0,
      O => idea_1_idea1_ke5(10)
    );
  idea_1_idea1_keyge_new_key_35_21 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_35_10_O,
      ADR2 => idea_1_idea1_keyge_new_key_35_5_0,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_35_21_29957
    );
  idea_1_idea1_keyge_new_key_42_65 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => N681,
      ADR2 => idea_1_idea1_keyge_new_key_35_43,
      ADR3 => idea_1_idea1_keyge_new_key_35_48,
      O => idea_1_idea1_ke4_10_Q
    );
  idea_1_idea1_keyge_new_key_34_57 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_34_43,
      ADR2 => idea_1_idea1_keyge_new_key_34_48,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_34_57_30005
    );
  idea_1_idea1_keyge_new_key_27_26 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_keyge_new_key_27_26_SW0_O,
      O => idea_1_idea1_keyge_new_key_27_26_30029
    );
  idea_1_idea1_keyge_new_key_19_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_19_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_19_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_19_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_19_4_0,
      O => idea_1_idea1_ke5(3)
    );
  idea_1_idea1_keyge_new_key_27_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_27_26_0,
      ADR1 => idea_1_idea1_keyge_new_key_27_9_0,
      ADR2 => idea_1_idea1_keyge_new_key_27_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_27_4_0,
      O => idea_1_idea1_ke5(11)
    );
  idea_1_idea1_keyge_new_key_24_26 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_keyge_new_key_24_26_SW0_O,
      O => idea_1_idea1_keyge_new_key_24_26_29621
    );
  idea_1_idea1_keyge_new_key_16_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_16_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_16_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_16_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_16_4_0,
      O => idea_1_idea1_ke5(0)
    );
  idea_1_idea1_keyge_new_key_24_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_24_26_0,
      ADR1 => idea_1_idea1_keyge_new_key_24_9_0,
      ADR2 => idea_1_idea1_keyge_new_key_24_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_24_4_0,
      O => idea_1_idea1_ke5(8)
    );
  idea_1_idea1_keyge_new_key_33_21 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_33_10_O,
      ADR2 => idea_1_idea1_keyge_new_key_33_5_0,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_33_21_29693
    );
  idea_1_idea1_keyge_new_key_32_57 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_32_43,
      ADR2 => idea_1_idea1_keyge_new_key_32_48,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_32_57_29717
    );
  idea_1_idea1_keyge_new_key_25_26 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_keyge_new_key_25_26_SW0_O,
      O => idea_1_idea1_keyge_new_key_25_26_29741
    );
  idea_1_idea1_keyge_new_key_17_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_17_9_0,
      ADR1 => idea_1_idea1_keyge_new_key_17_26_0,
      ADR2 => idea_1_idea1_keyge_new_key_17_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_17_4_0,
      O => idea_1_idea1_ke5(1)
    );
  idea_1_idea1_keyge_new_key_29_26 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_roucou_cin(1),
      ADR3 => idea_1_idea1_keyge_new_key_29_26_SW0_O,
      O => idea_1_idea1_keyge_new_key_29_26_30269
    );
  idea_1_idea1_keyge_new_key_29_36 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => idea_1_idea1_keyge_new_key_29_26_0,
      ADR1 => idea_1_idea1_keyge_new_key_29_9_0,
      ADR2 => idea_1_idea1_keyge_new_key_29_21_O,
      ADR3 => idea_1_idea1_keyge_new_key_29_4_0,
      O => idea_1_idea1_ke5(13)
    );
  idea_1_idea1_keyge_new_key_38_21 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_38_10_O,
      ADR2 => idea_1_idea1_keyge_new_key_38_5_0,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_38_21_30317
    );
  idea_1_idea1_keyge_new_key_46_21 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_39_48,
      ADR2 => idea_1_idea1_keyge_new_key_39_43,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_46_21_30341
    );
  idea_1_idea1_keyge_new_key_45_65 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => N675,
      ADR2 => idea_1_idea1_keyge_new_key_38_43,
      ADR3 => idea_1_idea1_keyge_new_key_38_48,
      O => idea_1_idea1_ke4_13_Q
    );
  idea_1_idea1_keyge_new_key_37_57 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_37_43,
      ADR2 => idea_1_idea1_keyge_new_key_37_48,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_37_57_30389
    );
  idea_1_idea1_keyge_new_key_39_21 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_32_48,
      ADR2 => idea_1_idea1_keyge_new_key_32_43,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_39_21_30413
    );
  idea_1_idea1_keyge_new_key_38_57 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_38_43,
      ADR2 => idea_1_idea1_keyge_new_key_38_48,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_38_57_30437
    );
  idea_1_idea1_keyge_new_key_46_57 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2494,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2499_0,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_46_57_30461
    );
  idea_1_idea1_keyge_new_key_47_65 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => N673,
      ADR2 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2694,
      ADR3 => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2699_0,
      O => idea_1_idea1_ke4_15_Q
    );
  idea_1_idea1_keyge_new_key_39_57 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(0),
      ADR1 => idea_1_idea1_keyge_new_key_39_43,
      ADR2 => idea_1_idea1_keyge_new_key_39_48,
      ADR3 => VCC,
      O => idea_1_idea1_keyge_new_key_39_57_30509
    );
  idea_1_idea1_keyge_new_key_80_57 : X_LUT4
    generic map(
      INIT => X"3210"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR1 => idea_1_idea1_roucou_cin(3),
      ADR2 => idea_1_idea1_keyge_new_key_80_57_SW1_O,
      ADR3 => N671_0,
      O => idea_1_idea1_keyge_new_key_80_57_30533
    );
  idea_1_idea1_keyge_new_key_81_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_keyge_new_key_81_57_SW2_O,
      ADR3 => N667_0,
      O => idea_1_idea1_keyge_new_key_81_57_30557
    );
  idea_1_idea1_keyge_new_key_82_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_keyge_new_key_82_57_SW2_O,
      ADR3 => N664_0,
      O => idea_1_idea1_keyge_new_key_82_57_30581
    );
  idea_1_idea1_keyge_new_key_90_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_keyge_new_key_90_57_SW2_O,
      ADR3 => N640_0,
      O => idea_1_idea1_keyge_new_key_90_57_30605
    );
  idea_1_idea1_keyge_new_key_83_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_keyge_new_key_83_57_SW2_O,
      ADR3 => N661_0,
      O => idea_1_idea1_keyge_new_key_83_57_30629
    );
  idea_1_idea1_keyge_new_key_91_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_keyge_new_key_91_57_SW2_O,
      ADR3 => N637_0,
      O => idea_1_idea1_keyge_new_key_91_57_30653
    );
  idea_1_idea1_keyge_new_key_84_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_3_8445,
      ADR2 => idea_1_idea1_keyge_new_key_84_57_SW2_O,
      ADR3 => N658_0,
      O => idea_1_idea1_keyge_new_key_84_57_30677
    );
  idea_1_idea1_keyge_new_key_92_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_keyge_new_key_92_57_SW2_O,
      ADR3 => N634_0,
      O => idea_1_idea1_keyge_new_key_92_57_30701
    );
  idea_1_idea1_keyge_new_key_85_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_keyge_new_key_85_57_SW2_O,
      ADR3 => N655_0,
      O => idea_1_idea1_keyge_new_key_85_57_30725
    );
  idea_1_idea1_clockrou_DP_r_5_Q_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_9_DXMUX_31306,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_9_CEINV_31281,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_9_CLKINV_31282,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(9)
    );
  idea_1_uart1_rx_rxcnt_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rxcnt_3_DYMUX_31332,
      CE => VCC,
      CLK => idea_1_uart1_rx_rxcnt_3_CLKINV_31322,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_uart1_rx_rxcnt_3_SRINV_31323,
      O => idea_1_uart1_rx_rxcnt(2)
    );
  idea_1_uart1_rx_Mcount_rxcnt_xor_3_11 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => idea_1_uart1_rx_rxcnt(1),
      ADR1 => idea_1_uart1_rx_rxcnt(3),
      ADR2 => idea_1_uart1_rx_rxcnt(0),
      ADR3 => idea_1_uart1_rx_rxcnt(2),
      O => idea_1_uart1_rx_Result(3)
    );
  idea_1_uart1_rx_rxcnt_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rxcnt_3_DXMUX_31344,
      CE => VCC,
      CLK => idea_1_uart1_rx_rxcnt_3_CLKINV_31322,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_uart1_rx_rxcnt_3_SRINV_31323,
      O => idea_1_uart1_rx_rxcnt(3)
    );
  idea_1_idea1_roucou_Mcount_cin_xor_2_11 : X_LUT4
    generic map(
      INIT => X"6C6C"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(1),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => VCC,
      O => idea_1_idea1_roucou_Result(2)
    );
  idea_1_idea1_roucou_cin_2_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_roucou_cin_2_1_DYMUX_31368,
      CE => idea_1_idea1_roucou_cin_2_1_CEINV_31357,
      CLK => idea_1_idea1_roucou_cin_2_1_CLKINV_31358,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_idea1_roucou_cin_2_1_SRINV_31359,
      O => idea_1_idea1_roucou_cin_2_1_8763
    );
  idea_1_state_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => idea_1_uart1_tx_txdatardy_8107,
      ADR1 => idea_1_state_FSM_FFd2_8338,
      ADR2 => idea_1_state_FSM_FFd1_8828,
      ADR3 => VCC,
      O => idea_1_state_FSM_FFd1_In
    );
  idea_1_state_FSM_FFd1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_state_FSM_FFd1_DYMUX_31390,
      CE => VCC,
      CLK => idea_1_state_FSM_FFd1_CLKINV_31380,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_state_FSM_FFd1_SRINV_31381,
      O => idea_1_state_FSM_FFd1_8828
    );
  idea_1_state_FSM_FFd5_In1 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => idea_1_state_FSM_FFd1_8828,
      ADR1 => idea_1_state_cmp_eq0002_0,
      ADR2 => idea_1_uart1_tx_txdatardy_8107,
      ADR3 => VCC,
      O => idea_1_state_FSM_FFd5_In1_31410
    );
  idea_1_state_FSM_FFd5 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_state_FSM_FFd5_DYMUX_31413,
      CE => VCC,
      CLK => idea_1_state_FSM_FFd5_CLKINV_31402,
      SET => GND,
      RST => GND,
      SSET => idea_1_state_FSM_FFd5_REVUSED_31414,
      SRST => idea_1_state_FSM_FFd5_SRINV_31403,
      O => idea_1_state_FSM_FFd5_8235
    );
  idea_1_state_FSM_FFd7_In1 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => idea_1_state_cmp_eq0000,
      ADR1 => idea_1_state_cmp_eq0001_0,
      ADR2 => idea_1_uart1_rx_rxdatardy_8225,
      ADR3 => idea_1_state_FSM_FFd8_8243,
      O => idea_1_state_FSM_FFd7_In
    );
  idea_1_idea1_keyge_new_key_93_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_keyge_new_key_93_57_SW2_O,
      ADR3 => N631_0,
      O => idea_1_idea1_keyge_new_key_93_57_30749
    );
  idea_1_idea1_keyge_new_key_86_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_keyge_new_key_86_57_SW2_O,
      ADR3 => N652_0,
      O => idea_1_idea1_keyge_new_key_86_57_30773
    );
  idea_1_idea1_keyge_new_key_94_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_keyge_new_key_94_57_SW2_O,
      ADR3 => N628_0,
      O => idea_1_idea1_keyge_new_key_94_57_30797
    );
  idea_1_idea1_keyge_new_key_87_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin_2_4_8446,
      ADR2 => idea_1_idea1_keyge_new_key_87_57_SW2_O,
      ADR3 => N649_0,
      O => idea_1_idea1_keyge_new_key_87_57_30821
    );
  idea_1_idea1_keyge_new_key_95_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_keyge_new_key_95_57_SW2_O,
      ADR3 => N625_0,
      O => idea_1_idea1_keyge_new_key_95_57_30845
    );
  idea_1_idea1_keyge_new_key_88_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_keyge_new_key_88_57_SW2_O,
      ADR3 => N646_0,
      O => idea_1_idea1_keyge_new_key_88_57_30869
    );
  idea_1_uart1_rx_framing_error_mux00001 : X_LUT4
    generic map(
      INIT => X"4545"
    )
    port map (
      ADR0 => idea_1_uart1_rx_rxstop_8135,
      ADR1 => idea_1_uart1_rx_read2_8223,
      ADR2 => idea_1_uart1_rx_read1_8224,
      ADR3 => VCC,
      O => idea_1_uart1_rx_framing_error_mux0000
    );
  idea_1_uart1_rx_framing_error : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_framing_error_DYMUX_31058,
      CE => idea_1_uart1_rx_framing_error_CEINV_31047,
      CLK => idea_1_uart1_rx_framing_error_CLKINV_31048,
      SET => GND,
      RST => idea_1_uart1_rx_framing_error_FFY_RSTAND_31064,
      O => idea_1_uart1_rx_framing_error_8891
    );
  idea_1_uart1_rx_framing_error_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_framing_error_FFY_RSTAND_31064
    );
  idea_1_Mcompar_state_cmp_eq000111 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_Mcompar_state_cmp_eq0001_cy_15_Q,
      ADR1 => idea_1_Mcompar_state_cmp_eq0001_cy_31_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_state_cmp_eq0001
    );
  idea_1_loopback_select : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_loopback_select_DXMUX_31083,
      CE => idea_1_loopback_select_CEINV_31072,
      CLK => idea_1_loopback_select_CLKINV_31073,
      SET => GND,
      RST => GND,
      O => idea_1_loopback_select_8698
    );
  idea_1_uart1_rx_rxstop_mux00011 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => RxD_IBUF_8925,
      ADR1 => idea_1_uart1_rx_idle_8134,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_rx_rxstop_mux0001
    );
  idea_1_uart1_rx_rxstop : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_uart1_rx_rxstop_DYMUX_31104,
      CE => VCC,
      CLK => idea_1_uart1_rx_rxstop_CLKINV_31093,
      SET => GND,
      RST => idea_1_uart1_rx_rxstop_FFY_RSTAND_31109,
      O => idea_1_uart1_rx_rxstop_8135
    );
  idea_1_uart1_rx_rxstop_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Reset_IBUF_8102,
      O => idea_1_uart1_rx_rxstop_FFY_RSTAND_31109
    );
  idea_1_idea1_clockrou_DP_r_5_Q_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_1_DYMUX_31132,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_1_CEINV_31121,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_1_CLKINV_31122,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(0)
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_1_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(1),
      ADR1 => idea_1_idea1_clockrou_DP_add(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(1)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_1_DXMUX_31146,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_1_CEINV_31121,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_1_CLKINV_31122,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(1)
    );
  idea_1_idea1_keyge_new_key_89_57 : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => idea_1_idea1_roucou_cin(3),
      ADR1 => idea_1_idea1_roucou_cin(2),
      ADR2 => idea_1_idea1_keyge_new_key_89_57_SW2_O,
      ADR3 => N643_0,
      O => idea_1_idea1_keyge_new_key_89_57_30893
    );
  idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000076 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000049_O,
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000025_0,
      ADR2 => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000012_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul0_num2_cmp_eq000062_0,
      O => idea_1_idea1_clockrou_DP_mul0_num2(16)
    );
  idea_1_idea1_keyge_new_key_0_4 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(78),
      ADR1 => idea_1_key(46),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N317,
      O => idea_1_idea1_keyge_new_key_0_4_30941
    );
  idea_1_idea1_keyge_new_key_1_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(93),
      ADR1 => idea_1_key(86),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => N319,
      O => idea_1_idea1_keyge_new_key_1_9_30965
    );
  idea_1_idea1_keyge_new_key_7_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => idea_1_key(99),
      ADR1 => idea_1_key(92),
      ADR2 => idea_1_idea1_roucou_cin(0),
      ADR3 => idea_1_idea1_keyge_new_key_9_9_SW0_8478,
      O => idea_1_idea1_keyge_new_key_7_9_30989
    );
  idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000076 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000012_O,
      ADR1 => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000025_0,
      ADR2 => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000049_0,
      ADR3 => idea_1_idea1_clockrou_DP_mul0_num1_cmp_eq000062_0,
      O => idea_1_idea1_clockrou_DP_mul0_num1(16)
    );
  idea_1_idea1_clockrou_DP_mu4_4_Mmux_O2811 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_key(81),
      ADR1 => idea_1_idea1_keyge_new_key_cmp_eq0008,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_mu4_4_Mmux_O281
    );
  idea_1_state_FSM_FFd7 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_state_FSM_FFd7_DYMUX_31436,
      CE => VCC,
      CLK => idea_1_state_FSM_FFd7_CLKINV_31427,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => idea_1_state_FSM_FFd7_SRINV_31428,
      O => idea_1_state_FSM_FFd7_8239
    );
  idea_1_state_FSM_FFd8_In11 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => idea_1_uart1_rx_rxdatardy_8225,
      ADR1 => idea_1_state_FSM_FFd8_8243,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_state_FSM_FFd8_In1
    );
  idea_1_state_FSM_FFd8 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_state_FSM_FFd8_DYMUX_31459,
      CE => VCC,
      CLK => idea_1_state_FSM_FFd8_CLKINV_31447,
      SET => GND,
      RST => GND,
      SSET => idea_1_state_FSM_FFd8_REVUSED_31460,
      SRST => idea_1_state_FSM_FFd8_SRINV_31448,
      O => idea_1_state_FSM_FFd8_8243
    );
  idea_1_idea1_clockrou_CTL_cin_0 : X_SFF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin_1_DYMUX_31487,
      CE => VCC,
      CLK => idea_1_idea1_clockrou_CTL_cin_1_CLKINV_31478,
      SET => GND,
      RST => GND,
      SSET => idea_1_idea1_clockrou_CTL_cin_1_SRINV_31479,
      SRST => GND,
      O => idea_1_idea1_clockrou_CTL_cin(0)
    );
  idea_1_idea1_clockrou_CTL_cin_mux0002_1_11 : X_LUT4
    generic map(
      INIT => X"4CCC"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_CTL_cin(0),
      ADR1 => idea_1_idea1_clockrou_CTL_cin1(1),
      ADR2 => idea_1_idea1_clockrou_CTL_cin(1),
      ADR3 => idea_1_idea1_clockrou_CTL_cin(2),
      O => idea_1_idea1_clockrou_CTL_cin_mux0002_1_1
    );
  idea_1_idea1_clockrou_CTL_cin_1 : X_SFF
    generic map(
      INIT => '1'
    )
    port map (
      I => idea_1_idea1_clockrou_CTL_cin_1_DXMUX_31499,
      CE => VCC,
      CLK => idea_1_idea1_clockrou_CTL_cin_1_CLKINV_31478,
      SET => GND,
      RST => GND,
      SSET => idea_1_idea1_clockrou_CTL_cin_1_SRINV_31479,
      SRST => GND,
      O => idea_1_idea1_clockrou_CTL_cin(1)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_3_DYMUX_31172,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_3_CEINV_31161,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_3_CLKINV_31162,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(2)
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_3_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(3),
      ADR1 => idea_1_idea1_clockrou_DP_add(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(3)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_3_DXMUX_31186,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_3_CEINV_31161,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_3_CLKINV_31162,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(3)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_5_DYMUX_31212,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_5_CEINV_31201,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_5_CLKINV_31202,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(4)
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_5_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(5),
      ADR1 => idea_1_idea1_clockrou_DP_add(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(5)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_5_DXMUX_31226,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_5_CEINV_31201,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_5_CLKINV_31202,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(5)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_7_DYMUX_31252,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_7_CEINV_31241,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_7_CLKINV_31242,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(6)
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_7_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(7),
      ADR1 => idea_1_idea1_clockrou_DP_add(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(7)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_7_DXMUX_31266,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_7_CEINV_31241,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_7_CLKINV_31242,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(7)
    );
  idea_1_idea1_clockrou_DP_r_5_Q_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => idea_1_idea1_clockrou_DP_r_5_Q_9_DYMUX_31292,
      CE => idea_1_idea1_clockrou_DP_r_5_Q_9_CEINV_31281,
      CLK => idea_1_idea1_clockrou_DP_r_5_Q_9_CLKINV_31282,
      SET => GND,
      RST => GND,
      O => idea_1_idea1_clockrou_DP_r_5_Q(8)
    );
  idea_1_idea1_clockrou_DP_xo0_Mxor_O_Result_9_1 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => idea_1_idea1_clockrou_DP_mul(9),
      ADR1 => idea_1_idea1_clockrou_DP_add(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_idea1_clockrou_DP_xo(9)
    );
  clk_div_1_counter_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_0_G
    );
  clk_div_1_counter_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_2_F
    );
  clk_div_1_counter_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_2_G
    );
  clk_div_1_counter_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_4_F
    );
  clk_div_1_counter_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_4_G
    );
  clk_div_1_counter_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_6_F
    );
  clk_div_1_counter_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_6_G
    );
  clk_div_1_counter_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_8_F
    );
  clk_div_1_counter_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_8_G
    );
  clk_div_1_counter_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_10_F
    );
  clk_div_1_counter_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_10_G
    );
  clk_div_1_counter_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_12_F
    );
  clk_div_1_counter_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_12_G
    );
  clk_div_1_counter_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_14_F
    );
  clk_div_1_counter_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_14_G
    );
  clk_div_1_counter_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_16_F
    );
  clk_div_1_counter_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_16_G
    );
  clk_div_1_counter_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_18_F
    );
  clk_div_1_counter_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_18_G
    );
  clk_div_1_counter_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_20_F
    );
  clk_div_1_counter_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_20_G
    );
  clk_div_1_counter_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_22_F
    );
  clk_div_1_counter_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_22_G
    );
  clk_div_1_counter_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_24_F
    );
  clk_div_1_counter_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_24_G
    );
  clk_div_1_counter_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_26_F
    );
  clk_div_1_counter_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_26_G
    );
  clk_div_1_counter_28_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_28_F
    );
  clk_div_1_counter_28_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_28_G
    );
  clk_div_1_counter_30_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => clk_div_1_counter(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => clk_div_1_counter_30_F
    );
  TxD_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_uart1_tx_sout_9350,
      O => TxD_O
    );
  LEDs_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_LEDs(0),
      O => LEDs_0_O
    );
  LEDs_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_LEDs(1),
      O => LEDs_1_O
    );
  LEDs_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_LEDs(2),
      O => LEDs_2_O
    );
  LEDs_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => idea_1_LEDs(3),
      O => LEDs_3_O
    );
  LEDs_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LEDs_4_OUTPUT_OFF_O1INV_25291,
      O => LEDs_4_O
    );
  LEDs_4_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => LEDs_4_OUTPUT_OFF_O1INV_25291
    );
  LEDs_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LEDs_5_OUTPUT_OFF_O1INV_25299,
      O => LEDs_5_O
    );
  LEDs_5_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => LEDs_5_OUTPUT_OFF_O1INV_25299
    );
  LEDs_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LEDs_6_OUTPUT_OFF_O1INV_25307,
      O => LEDs_6_O
    );
  LEDs_6_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => LEDs_6_OUTPUT_OFF_O1INV_25307
    );
  LEDs_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LEDs_7_OUTPUT_OFF_O1INV_25315,
      O => LEDs_7_O
    );
  LEDs_7_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => LEDs_7_OUTPUT_OFF_O1INV_25315
    );
  idea_1_uart1_tx_paritycycle16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_uart1_tx_paritycycle16_F
    );
  idea_1_byte_cntr_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_byte_cntr_3_G
    );
  idea_1_LEDs_3_mux00009_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_LEDs_3_mux00009_F
    );
  idea_1_read_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => idea_1_read_F
    );
  NlwBlock_idea_com_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_idea_com_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

