Determining the location of the ModelSim executable...

Using: C:\intelFPGA\18.0\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off led -c led --vector_source="C:/Users/Igor/Desktop/ps10n11/Waveform22.vwf" --testbench_file="C:/Users/Igor/Desktop/ps10n11/simulation/qsim/Waveform22.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Jun 05 21:44:34 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off led -c led --vector_source=C:/Users/Igor/Desktop/ps10n11/Waveform22.vwf --testbench_file=C:/Users/Igor/Desktop/ps10n11/simulation/qsim/Waveform22.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

rning (201007): Can't find port "regn:reg_1|Q[5]~reg0" in design

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Igor/Desktop/ps10n11/simulation/qsim/" led -c led

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Jun 05 21:44:38 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Igor/Desktop/ps10n11/simulation/qsim/ led -c led
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file led.vo in folder "C:/Users/Igor/Desktop/ps10n11/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4721 megabytes
    Info: Processing ended: Sun Jun 05 21:44:41 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Igor/Desktop/ps10n11/simulation/qsim/led.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/18.0/modelsim_ase/win32aloem/vsim -c -do led.do

Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do led.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:43 on Jun 05,2022
# vlog -work work led.vo 
# -- Compiling module proc_with_ROM

# 
# Top level modules:
# 	proc_with_ROM
# End time: 21:44:43 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 21:44:43 on Jun 05,2022
# vlog -work work Waveform22.vwf.vt 
# -- Compiling module proc_with_ROM_vlg_vec_tst
# 
# Top level modules:
# 	proc_with_ROM_vlg_vec_tst
# End time: 21:44:43 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.proc_vlg_vec_tst 
# Start time: 21:44:43 on Jun 05,2022
# Loading work.proc_vlg_vec_tst
# Loading work.proc
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25

# ** Note: $finish    : Waveform22.vwf.vt(52)
#    Time: 1 us  Iteration: 0  Instance: /proc_vlg_vec_tst
# End time: 21:44:44 on Jun 05,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Igor/Desktop/ps10n11/Waveform22.vwf...

Reading C:/Users/Igor/Desktop/ps10n11/simulation/qsim/led.msim.vcd...

Processing channel transitions... 

Warning: Tstep_Q~4 - signal not found in VCD.

Warning: Tstep_Q~5 - signal not found in VCD.

Warning: Tstep_Q~5DUPLICATE - signal not found in VCD.

Warning: bus[8] - signal not found in VCD.

Warning: bus[7] - signal not found in VCD.

Warning: bus[6] - signal not found in VCD.

Warning: bus[5] - signal not found in VCD.

Warning: bus[4] - signal not found in VCD.

Warning: bus[3] - signal not found in VCD.

Warning: bus[2] - signal not found in VCD.

Warning: bus[1] - signal not found in VCD.

Warning: bus[0] - signal not found in VCD.

Warning: clk - signal not found in VCD.

Warning: dataIn[8] - signal not found in VCD.

Warning: dataIn[7] - signal not found in VCD.

Warning: dataIn[6] - signal not found in VCD.

Warning: dataIn[5] - signal not found in VCD.

Warning: dataIn[4] - signal not found in VCD.

Warning: dataIn[3] - signal not found in VCD.

Warning: dataIn[2] - signal not found in VCD.

Warning: dataIn[1] - signal not found in VCD.

Warning: dataIn[0] - signal not found in VCD.

Warning: done - signal not found in VCD.

Warning: reset - signal not found in VCD.

Warning: run - signal not found in VCD.

Warning: regn:reg_A|Q[8] - signal not found in VCD.

Warning: regn:reg_A|Q[7] - signal not found in VCD.

Warning: regn:reg_A|Q[6] - signal not found in VCD.

Warning: regn:reg_A|Q[5] - signal not found in VCD.

Warning: regn:reg_A|Q[4] - signal not found in VCD.

Warning: regn:reg_A|Q[3] - signal not found in VCD.

Warning: regn:reg_A|Q[2] - signal not found in VCD.

Warning: regn:reg_A|Q[1] - signal not found in VCD.

Warning: regn:reg_A|Q[0] - signal not found in VCD.

Warning: regn:reg_G|Q[8] - signal not found in VCD.

Warning: regn:reg_G|Q[7] - signal not found in VCD.

Warning: regn:reg_G|Q[6] - signal not found in VCD.

Warning: regn:reg_G|Q[5] - signal not found in VCD.

Warning: regn:reg_G|Q[4] - signal not found in VCD.

Warning: regn:reg_G|Q[3] - signal not found in VCD.

Warning: regn:reg_G|Q[2] - signal not found in VCD.

Warning: regn:reg_G|Q[1] - signal not found in VCD.

Warning: regn:reg_G|Q[0] - signal not found in VCD.

Warning: regn:reg_IR|Q[8] - signal not found in VCD.

Warning: regn:reg_IR|Q[7] - signal not found in VCD.

Warning: regn:reg_IR|Q[6] - signal not found in VCD.

Warning: regn:reg_IR|Q[5] - signal not found in VCD.

Warning: regn:reg_IR|Q[4] - signal not found in VCD.

Warning: regn:reg_IR|Q[3] - signal not found in VCD.

Warning: regn:reg_IR|Q[2] - signal not found in VCD.

Warning: regn:reg_IR|Q[1] - signal not found in VCD.

Warning: regn:reg_IR|Q[0] - signal not found in VCD.

Warning: regn:reg_0|Q[0]~reg0 - signal not found in VCD.

Warning: regn:reg_0|Q[1]~reg0 - signal not found in VCD.

Warning: regn:reg_0|Q[2]~reg0 - signal not found in VCD.

Warning: regn:reg_0|Q[3]~reg0 - signal not found in VCD.

Warning: regn:reg_0|Q[4]~reg0 - signal not found in VCD.

Warning: regn:reg_0|Q[5]~reg0 - signal not found in VCD.

Warning: regn:reg_0|Q[6]~reg0 - signal not found in VCD.

Warning: regn:reg_0|Q[7]~reg0 - signal not found in VCD.

Warning: regn:reg_0|Q[8]~reg0 - signal not found in VCD.

Warning: regn:reg_1|Q[0]~reg0 - signal not found in VCD.

Warning: regn:reg_1|Q[1]~reg0 - signal not found in VCD.

Warning: regn:reg_1|Q[2]~reg0 - signal not found in VCD.

Warning: regn:reg_1|Q[3]~reg0 - signal not found in VCD.

Warning: regn:reg_1|Q[4]~reg0 - signal not found in VCD.

Warning: regn:reg_1|Q[5]~reg0 - signal not found in VCD.

Warning: regn:reg_1|Q[6]~reg0 - signal not found in VCD.

Warning: regn:reg_1|Q[7]~reg0 - signal not found in VCD.

Warning: regn:reg_1|Q[8]~reg0 - signal not found in VCD.

Writing the resulting VWF to C:/Users/Igor/Desktop/ps10n11/simulation/qsim/led_20220605214444.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.