block/SYSCTL:
  description: mem_map.
  items:
  - name: IIDX
    description: SYSCTL interrupt index.
    byte_offset: 4128
    access: Read
    fieldset: IIDX
  - name: IMASK
    description: SYSCTL interrupt mask.
    byte_offset: 4136
    fieldset: INT
  - name: RIS
    description: SYSCTL raw interrupt status.
    byte_offset: 4144
    access: Read
    fieldset: INT
  - name: MIS
    description: SYSCTL masked interrupt status.
    byte_offset: 4152
    access: Read
    fieldset: INT
  - name: ISET
    description: SYSCTL interrupt set.
    byte_offset: 4160
    access: Write
    fieldset: INT
  - name: ICLR
    description: SYSCTL interrupt clear.
    byte_offset: 4168
    access: Write
    fieldset: INT
  - name: NMIIIDX
    description: NMI interrupt index.
    byte_offset: 4176
    access: Read
    fieldset: NMIIIDX
  - name: NMIRIS
    description: NMI raw interrupt status.
    byte_offset: 4192
    access: Read
    fieldset: NMI
  - name: NMIISET
    description: NMI interrupt set.
    byte_offset: 4208
    access: Write
    fieldset: NMI
  - name: NMIICLR
    description: NMI interrupt clear.
    byte_offset: 4216
    access: Write
    fieldset: NMI
  - name: SYSOSCCFG
    description: SYSOSC configuration.
    byte_offset: 4352
    fieldset: SYSOSCCFG
  - name: MCLKCFG
    description: Main clock (MCLK) configuration.
    byte_offset: 4356
    fieldset: MCLKCFG
  - name: HSCLKEN
    description: High-speed clock (HSCLK) source enable/disable.
    byte_offset: 4360
    fieldset: HSCLKEN
  - name: HSCLKCFG
    description: High-speed clock (HSCLK) source selection.
    byte_offset: 4364
    fieldset: HSCLKCFG
  - name: HFCLKCLKCFG
    description: High-frequency clock (HFCLK) configuration.
    byte_offset: 4368
    fieldset: HFCLKCLKCFG
  - name: LFCLKCFG
    description: Low frequency crystal oscillator (LFXT) configuration.
    byte_offset: 4372
    fieldset: LFCLKCFG
  - name: SYSPLLCFG0
    description: SYSPLL reference and output configuration.
    byte_offset: 4384
    fieldset: SYSPLLCFG0
  - name: SYSPLLCFG1
    description: SYSPLL reference and feedback divider.
    byte_offset: 4388
    fieldset: SYSPLLCFG1
  - name: SYSPLLPARAM0
    description: SYSPLL PARAM0 (load from FACTORY region).
    byte_offset: 4392
    fieldset: SYSPLLPARAM0
  - name: SYSPLLPARAM1
    description: SYSPLL PARAM1 (load from FACTORY region).
    byte_offset: 4396
    fieldset: SYSPLLPARAM1
  - name: GENCLKCFG
    description: General clock configuration.
    byte_offset: 4408
    fieldset: GENCLKCFG
  - name: GENCLKEN
    description: General clock enable control.
    byte_offset: 4412
    fieldset: GENCLKEN
  - name: PMODECFG
    description: Power mode configuration.
    byte_offset: 4416
    fieldset: PMODECFG
  - name: FCC
    description: Frequency clock counter (FCC) count.
    byte_offset: 4432
    access: Read
    fieldset: FCC
  - name: SYSOSCTRIMUSER
    description: SYSOSC user-specified trim.
    byte_offset: 4464
    fieldset: SYSOSCTRIMUSER
  - name: SRAMBOUNDARY
    description: SRAM Write Boundary.
    byte_offset: 4472
    fieldset: SRAMBOUNDARY
  - name: SYSTEMCFG
    description: System configuration.
    byte_offset: 4480
    fieldset: SYSTEMCFG
  - name: WRITELOCK
    description: SYSCTL register write lockout.
    byte_offset: 4608
    fieldset: WRITELOCK
  - name: CLKSTATUS
    description: Clock module (CKM) status.
    byte_offset: 4612
    access: Read
    fieldset: CLKSTATUS
  - name: SYSSTATUS
    description: System status information.
    byte_offset: 4616
    access: Read
    fieldset: SYSSTATUS
  - name: DEDERRADDR
    description: Memory DED Address.
    byte_offset: 4620
    access: Read
  - name: RSTCAUSE
    description: Reset cause.
    byte_offset: 4640
    access: Read
    fieldset: RSTCAUSE
  - name: RESETLEVEL
    description: Reset level for application-triggered reset command.
    byte_offset: 4864
    fieldset: RESETLEVEL
  - name: RESETCMD
    description: Execute an application-triggered reset command.
    byte_offset: 4868
    access: Write
    fieldset: RESETCMD
  - name: BORTHRESHOLD
    description: BOR threshold selection.
    byte_offset: 4872
    fieldset: BORTHRESHOLD
  - name: BORCLRCMD
    description: Set the BOR threshold.
    byte_offset: 4876
    access: Write
    fieldset: BORCLRCMD
  - name: SYSOSCFCLCTL
    description: SYSOSC frequency correction loop (FCL) ROSC enable.
    byte_offset: 4880
    access: Write
    fieldset: SYSOSCFCLCTL
  - name: LFXTCTL
    description: LFXT and LFCLK control.
    byte_offset: 4884
    access: Write
    fieldset: LFXTCTL
  - name: EXLFCTL
    description: LFCLK_IN and LFCLK control.
    byte_offset: 4888
    access: Write
    fieldset: EXLFCTL
  - name: SHDNIOREL
    description: SHUTDOWN IO release control.
    byte_offset: 4892
    access: Write
    fieldset: SHDNIOREL
  - name: EXRSTPIN
    description: Disable the reset function of the NRST pin.
    byte_offset: 4896
    access: Write
    fieldset: EXRSTPIN
  - name: SYSSTATUSCLR
    description: Clear sticky bits of SYSSTATUS.
    byte_offset: 4900
    access: Write
    fieldset: SYSSTATUSCLR
  - name: SWDCFG
    description: Disable the SWD function on the SWD pins.
    byte_offset: 4904
    access: Write
    fieldset: SWDCFG
  - name: FCCCMD
    description: Frequency clock counter start capture.
    byte_offset: 4908
    access: Write
    fieldset: FCCCMD
  - name: PMUOPAMP
    description: GPAMP control.
    byte_offset: 4992
    fieldset: PMUOPAMP
  - name: SHUTDNSTORE
    description: Shutdown storage memory (byte 0).
    array:
      len: 4
      stride: 4
    byte_offset: 5120
    fieldset: SHUTDNSTORE
fieldset/BORCLRCMD:
  description: Set the BOR threshold.
  fields:
  - name: GO
    description: GO clears any prior BOR violation status indications and attempts to change the active BOR mode to that specified in the LEVEL field of the BORTHRESHOLD register.
    bit_offset: 0
    bit_size: 1
  - name: KEY
    bit_offset: 24
    bit_size: 8
    enum: BORCLRCMD_KEY
fieldset/BORTHRESHOLD:
  description: BOR threshold selection.
  fields:
  - name: LEVEL
    description: LEVEL specifies the desired BOR threshold and BOR mode.
    bit_offset: 0
    bit_size: 2
fieldset/CLKSTATUS:
  description: Clock module (CKM) status.
  fields:
  - name: SYSOSCFREQ
    description: SYSOSCFREQ indicates the current SYSOSC operating frequency.
    bit_offset: 0
    bit_size: 2
    enum: SYSOSCFREQ
  - name: HSCLKMUX
    description: HSCLKMUX indicates if MCLK is currently sourced from the high-speed clock (HSCLK).
    bit_offset: 4
    bit_size: 1
    enum: HSCLKMUX
  - name: LFCLKMUX
    description: LFCLKMUX indicates if LFCLK is sourced from the internal LFOSC, the low frequency crystal (LFXT), or the LFCLK_IN digital clock input.
    bit_offset: 6
    bit_size: 2
    enum: LFCLKMUX
  - name: HFCLKGOOD
    description: HFCLKGOOD indicates that the HFCLK started correctly. When the HFXT is started or HFCLK_IN is selected as the HFCLK source, this bit will be set by hardware if a valid HFCLK is detected, and cleared if HFCLK is not operating within the expected range.
    bit_offset: 8
    bit_size: 1
  - name: SYSPLLGOOD
    description: SYSPLLGOOD indicates if the SYSPLL started correctly. When the SYSPLL is started, SYSPLLGOOD is cleared by hardware. After the startup settling time has expired, the SYSPLL status is tested. If the SYSPLL started successfully the SYSPLLGOOD bit is set, else it is left cleared.
    bit_offset: 9
    bit_size: 1
  - name: LFXTGOOD
    description: LFXTGOOD indicates if the LFXT started correctly. When the LFXT is started, LFXTGOOD is cleared by hardware. After the startup settling time has expired, the LFXT status is tested. If the LFXT started successfully the LFXTGOOD bit is set, else it is left cleared.
    bit_offset: 10
    bit_size: 1
  - name: LFOSCGOOD
    description: LFOSCGOOD indicates when the LFOSC startup has completed and the LFOSC is ready for use.
    bit_offset: 11
    bit_size: 1
  - name: HSCLKSOFF
    description: HSCLKSOFF is set when the high speed clock sources (SYSPLL, HFCLK) are disabled or dead. It is the logical AND of HFCLKOFF and SYSPLLOFF.
    bit_offset: 12
    bit_size: 1
  - name: HFCLKOFF
    description: HFCLKOFF indicates if the HFCLK is disabled or was dead at startup. When the HFCLK is started, HFCLKOFF is cleared by hardware. Following startup of the HFCLK, if the HFCLK startup monitor determines that the HFCLK was not started correctly, HFCLKOFF is set.
    bit_offset: 13
    bit_size: 1
  - name: SYSPLLOFF
    description: SYSPLLOFF indicates if the SYSPLL is disabled or was dead at startup. When the SYSPLL is started, SYSPLLOFF is cleared by hardware. Following startup of the SYSPLL, if the SYSPLL startup monitor determines that the SYSPLL was not started correctly, SYSPLLOFF is set.
    bit_offset: 14
    bit_size: 1
  - name: CURHSCLKSEL
    description: CURHSCLKSEL indicates the current clock source for HSCLK.
    bit_offset: 16
    bit_size: 1
    enum: CURHSCLKSEL
  - name: CURMCLKSEL
    description: CURMCLKSEL indicates if MCLK is currently sourced from LFCLK.
    bit_offset: 17
    bit_size: 1
  - name: HSCLKDEAD
    description: HSCLKDEAD is set by hardware if the selected source for HSCLK was started but did not start successfully.
    bit_offset: 20
    bit_size: 1
  - name: HSCLKGOOD
    description: HSCLKGOOD is set by hardware if the selected clock source for HSCLK started successfully.
    bit_offset: 21
    bit_size: 1
  - name: LFCLKFAIL
    description: LFCLKFAIL indicates when the continous LFCLK monitor detects a LFXT or LFCLK_IN clock stuck failure.
    bit_offset: 23
    bit_size: 1
  - name: FCLMODE
    description: FCLMODE indicates if the SYSOSC frequency correction loop (FCL) is enabled.
    bit_offset: 24
    bit_size: 1
  - name: FCCDONE
    description: FCCDONE indicates when a frequency clock counter capture is complete.
    bit_offset: 25
    bit_size: 1
  - name: HFCLKBLKUPD
    description: HFCLKBLKUPD indicates when writes to the HFCLKCLKCFG register are blocked.
    bit_offset: 28
    bit_size: 1
  - name: SYSPLLBLKUPD
    description: SYSPLLBLKUPD indicates when writes to SYSPLLCFG0/1 and SYSPLLPARAM0/1 are blocked.
    bit_offset: 29
    bit_size: 1
  - name: OPAMPCLKERR
    description: OPAMPCLKERR is set when the device clock configuration does not support an enabled OPA mode and the OPA may not be functioning as expected.
    bit_offset: 30
    bit_size: 1
  - name: ANACLKERR
    description: ANACLKERR is set when the device clock configuration does not support an enabled analog peripheral mode and the analog peripheral may not be functioning as expected.
    bit_offset: 31
    bit_size: 1
fieldset/EXLFCTL:
  description: LFCLK_IN and LFCLK control.
  fields:
  - name: SETUSEEXLF
    description: Set SETUSEEXLF to switch LFCLK to the LFCLK_IN digital clock input. Once set, SETUSEEXLF remains set until the next BOOTRST.
    bit_offset: 0
    bit_size: 1
fieldset/EXRSTPIN:
  description: Disable the reset function of the NRST pin.
  fields:
  - name: DISABLE
    description: Set DISABLE to disable the reset function of the NRST pin. Once set, this configuration is locked until the next POR.
    bit_offset: 0
    bit_size: 1
  - name: KEY
    bit_offset: 24
    bit_size: 8
    enum: EXRSTPIN_KEY
fieldset/FCC:
  description: Frequency clock counter (FCC) count.
  fields:
  - name: DATA
    description: Frequency clock counter (FCC) count value.
    bit_offset: 0
    bit_size: 22
fieldset/FCCCMD:
  description: Frequency clock counter start capture.
  fields:
  - name: GO
    description: Set GO to start a capture with the frequency clock counter (FCC).
    bit_offset: 0
    bit_size: 1
  - name: KEY
    bit_offset: 24
    bit_size: 8
    enum: FCCCMD_KEY
fieldset/GENCLKCFG:
  description: General clock configuration.
  fields:
  - name: EXCLKSRC
    description: EXCLKSRC selects the source for the CLK_OUT external clock output block. ULPCLK and MFPCLK require the CLK_OUT divider (EXCLKDIVEN) to be enabled.
    bit_offset: 0
    bit_size: 3
    enum: EXCLKSRC
  - name: EXCLKDIVVAL
    description: EXCLKDIVVAL selects the divider value for the divider in the CLK_OUT external clock output block.
    bit_offset: 4
    bit_size: 3
    enum: EXCLKDIVVAL
  - name: EXCLKDIVEN
    description: EXCLKDIVEN enables or disables the divider function of the CLK_OUT external clock output block.
    bit_offset: 7
    bit_size: 1
  - name: CANCLKSRC
    description: CANCLKSRC selects the CANCLK source.
    bit_offset: 8
    bit_size: 1
    enum: CANCLKSRC
  - name: MFPCLKSRC
    description: MFPCLKSRC selects the MFPCLK (middle frequency precision clock) source.
    bit_offset: 9
    bit_size: 1
    enum: MFPCLKSRC
  - name: HFCLK4MFPCLKDIV
    description: HFCLK4MFPCLKDIV selects the divider applied to HFCLK when HFCLK is used as the MFPCLK source. Integer dividers from /1 to /16 may be selected.
    bit_offset: 12
    bit_size: 4
    enum: HFCLK4MFPCLKDIV
  - name: FCCSELCLK
    description: FCCSELCLK selectes the frequency clock counter (FCC) clock source.
    bit_offset: 16
    bit_size: 4
    enum: FCCSELCLK
  - name: FCCTRIGSRC
    description: FCCTRIGSRC selects the frequency clock counter (FCC) trigger source.
    bit_offset: 20
    bit_size: 1
    enum: FCCTRIGSRC
  - name: FCCLVLTRIG
    description: FCCLVLTRIG selects the frequency clock counter (FCC) trigger mode.
    bit_offset: 21
    bit_size: 1
    enum: FCCLVLTRIG
  - name: ANACPUMPCFG
    description: ANACPUMPCFG selects the analog mux charge pump (VBOOST) enable method.
    bit_offset: 22
    bit_size: 2
    enum: ANACPUMPCFG
  - name: FCCTRIGCNT
    description: FCCTRIGCNT specifies the number of trigger clock periods in the trigger window. FCCTRIGCNT=0h (one trigger clock period) up to 1Fh (32 trigger clock periods) may be specified.
    bit_offset: 24
    bit_size: 5
fieldset/GENCLKEN:
  description: General clock enable control.
  fields:
  - name: EXCLKEN
    description: EXCLKEN enables the CLK_OUT external clock output block.
    bit_offset: 0
    bit_size: 1
  - name: MFPCLKEN
    description: MFPCLKEN enables the middle frequency precision clock (MFPCLK).
    bit_offset: 4
    bit_size: 1
fieldset/HFCLKCLKCFG:
  description: High-frequency clock (HFCLK) configuration.
  fields:
  - name: HFXTTIME
    description: HFXTTIME specifies the HFXT startup time in 64us resolution. If the HFCLK startup monitor is enabled (HFCLKFLTCHK), HFXT will be checked after this time expires.
    bit_offset: 0
    bit_size: 8
    enum: HFXTTIME
  - name: HFXTRSEL
    description: HFXT Range Select.
    bit_offset: 12
    bit_size: 2
    enum: HFXTRSEL
  - name: HFCLKFLTCHK
    description: HFCLKFLTCHK enables or disables the HFCLK startup monitor.
    bit_offset: 28
    bit_size: 1
fieldset/HSCLKCFG:
  description: High-speed clock (HSCLK) source selection.
  fields:
  - name: HSCLKSEL
    description: HSCLKSEL selects the HSCLK source (SYSPLL or HFCLK).
    bit_offset: 0
    bit_size: 1
    enum: HSCLKSEL
fieldset/HSCLKEN:
  description: High-speed clock (HSCLK) source enable/disable.
  fields:
  - name: HFXTEN
    description: HFXTEN enables or disables the high frequency crystal oscillator (HFXT).
    bit_offset: 0
    bit_size: 1
  - name: SYSPLLEN
    description: SYSPLLEN enables or disables the system phase-lock loop (SYSPLL).
    bit_offset: 8
    bit_size: 1
  - name: USEEXTHFCLK
    description: USEEXTHFCLK selects the HFCLK_IN digital clock input to be the source for HFCLK. When disabled, HFXT is the HFCLK source and HFXTEN may be set. Do not set HFXTEN and USEEXTHFCLK simultaneously.
    bit_offset: 16
    bit_size: 1
fieldset/IIDX:
  description: SYSCTL interrupt index.
  fields:
  - name: STAT
    description: The SYSCTL interrupt index (IIDX) register generates a value corresponding to the highest priority pending interrupt source. This value may be used as an address offset for fast, deterministic handling in the interrupt service routine. A read of the IIDX register will clear the corresponding interrupt status in the RIS and MIS registers.
    bit_offset: 0
    bit_size: 4
    enum: IIDX_STAT
fieldset/INT:
  description: SYSCTL interrupt clear.
  fields:
  - name: LFOSCGOOD
    description: Clear the LFOSCGOOD interrupt.
    bit_offset: 0
    bit_size: 1
  - name: ANACLKERR
    description: Analog Clocking Consistency Error.
    bit_offset: 1
    bit_size: 1
  - name: FLASHSEC
    description: Flash Single Error Correct.
    bit_offset: 2
    bit_size: 1
  - name: SRAMSEC
    description: SRAM Single Error Correct.
    bit_offset: 3
    bit_size: 1
  - name: LFXTGOOD
    description: LFXT GOOD.
    bit_offset: 4
    bit_size: 1
  - name: HFCLKGOOD
    description: HFCLK GOOD.
    bit_offset: 5
    bit_size: 1
  - name: SYSPLLGOOD
    description: SYSPLL GOOD.
    bit_offset: 6
    bit_size: 1
  - name: HSCLKGOOD
    description: HSCLK GOOD.
    bit_offset: 7
    bit_size: 1
fieldset/LFCLKCFG:
  description: Low frequency crystal oscillator (LFXT) configuration.
  fields:
  - name: XT1DRIVE
    description: XT1DRIVE selects the low frequency crystal oscillator (LFXT) drive strength.
    bit_offset: 0
    bit_size: 2
    enum: XT1DRIVE
  - name: MONITOR
    description: MONITOR enables or disables the LFCLK monitor, which continuously checks LFXT or LFCLK_IN for a clock stuck fault.
    bit_offset: 4
    bit_size: 1
  - name: LOWCAP
    description: LOWCAP controls the low-power LFXT mode. When the LFXT load capacitance is less than 3pf, LOWCAP may be set for reduced power consumption.
    bit_offset: 8
    bit_size: 1
fieldset/LFXTCTL:
  description: LFXT and LFCLK control.
  fields:
  - name: STARTLFXT
    description: Set STARTLFXT to start the low frequency crystal oscillator (LFXT). Once set, STARTLFXT remains set until the next BOOTRST.
    bit_offset: 0
    bit_size: 1
  - name: SETUSELFXT
    description: Set SETUSELFXT to switch LFCLK to LFXT. Once set, SETUSELFXT remains set until the next BOOTRST.
    bit_offset: 1
    bit_size: 1
fieldset/MCLKCFG:
  description: Main clock (MCLK) configuration.
  fields:
  - name: MDIV
    description: MDIV may be used to divide the MCLK frequency when MCLK is sourced from SYSOSC. MDIV=0h corresponds to /1 (no divider). MDIV=1h corresponds to /2 (divide-by-2). MDIV=Fh corresponds to /16 (divide-by-16). MDIV may be set between /1 and /16 on an integer basis.
    bit_offset: 0
    bit_size: 4
  - name: UDIV
    description: UDIV specifies the ULPCLK divider when MCLK is sourced from HSCLK. UDIV has no effect when MCLK is sourced from SYSOSC or LFCLK.
    bit_offset: 4
    bit_size: 2
    enum: UDIV
  - name: FLASHWAIT
    description: FLASHWAIT specifies the number of flash wait states when MCLK is sourced from HSCLK. FLASHWAIT has no effect when MCLK is sourced from SYSOSC or LFCLK.
    bit_offset: 8
    bit_size: 4
    enum: FLASHWAIT
  - name: USEMFTICK
    description: USEMFTICK specifies whether the 4MHz constant-rate clock (MFCLK) to peripherals is enabled or disabled. When enabled, MDIV must be disabled (set to 0h=/1).
    bit_offset: 12
    bit_size: 1
  - name: USEHSCLK
    description: USEHSCLK, together with USELFCLK, sets the MCLK source policy. Set USEHSCLK to use HSCLK (HFCLK or SYSPLL) as the MCLK source in RUN and SLEEP modes.
    bit_offset: 16
    bit_size: 1
  - name: USELFCLK
    description: USELFCLK sets the MCLK source policy. Set USELFCLK to use LFCLK as the MCLK source. Note that setting USELFCLK does not disable SYSOSC, and SYSOSC remains available for direct use by analog modules.
    bit_offset: 20
    bit_size: 1
  - name: STOPCLKSTBY
    description: STOPCLKSTBY sets the STANDBY mode policy (STANDBY0 or STANDBY1). When set, ULPCLK and LFCLK are disabled to all peripherals in STANDBY mode, with the exception of TIMG0 and TIMG1 which continue to run. Wake-up is only possible via an asynchronous fast clock request.
    bit_offset: 21
    bit_size: 1
  - name: MCLKDEADCHK
    description: MCLKDEADCHK enables or disables the continuous MCLK dead check monitor. LFCLK must be running before MCLKDEADCHK is enabled.
    bit_offset: 22
    bit_size: 1
fieldset/NMI:
  description: NMI interrupt clear.
  fields:
  - name: BORLVL
    description: Clr the BORLVL NMI.
    bit_offset: 0
    bit_size: 1
  - name: WWDT0
    description: Watch Dog 0 Fault.
    bit_offset: 1
    bit_size: 1
  - name: WWDT1
    description: Watch Dog 0 Fault.
    bit_offset: 2
    bit_size: 1
  - name: LFCLKFAIL
    description: LFXT-EXLF Monitor Fail.
    bit_offset: 3
    bit_size: 1
  - name: FLASHDED
    description: Flash Double Error Detect.
    bit_offset: 4
    bit_size: 1
  - name: SRAMDED
    description: SRAM Double Error Detect.
    bit_offset: 5
    bit_size: 1
fieldset/NMIIIDX:
  description: NMI interrupt index.
  fields:
  - name: STAT
    description: The NMI interrupt index (NMIIIDX) register generates a value corresponding to the highest priority pending NMI source. This value may be used as an address offset for fast, deterministic handling in the NMI service routine. A read of the NMIIIDX register will clear the corresponding interrupt status in the NMIRIS register.
    bit_offset: 0
    bit_size: 4
    enum: NMIIIDX_STAT
fieldset/PMODECFG:
  description: Power mode configuration.
  fields:
  - name: DSLEEP
    description: DSLEEP selects the operating mode to enter upon a DEEPSLEEP request from the CPU.
    bit_offset: 0
    bit_size: 2
    enum: DSLEEP
fieldset/PMUOPAMP:
  description: GPAMP control.
  fields:
  - name: ENABLE
    description: Set ENABLE to turn on the GPAMP.
    bit_offset: 0
    bit_size: 1
  - name: PCHENABLE
    description: Set PCHENABLE to enable the positive channel input.
    bit_offset: 1
    bit_size: 1
  - name: NSEL
    description: NSEL selects the GPAMP negative channel input.
    bit_offset: 2
    bit_size: 2
    enum: NSEL
  - name: RRI
    description: RRI selects the rail-to-rail input mode.
    bit_offset: 4
    bit_size: 2
    enum: RRI
  - name: OUTENABLE
    description: Set OUTENABLE to connect the GPAMP output signal to the GPAMP_OUT pin.
    bit_offset: 6
    bit_size: 1
  - name: CHOPCLKFREQ
    description: CHOPCLKFREQ selects the GPAMP chopping clock frequency.
    bit_offset: 8
    bit_size: 2
    enum: CHOPCLKFREQ
  - name: CHOPCLKMODE
    description: CHOPCLKMODE selects the GPAMP chopping mode.
    bit_offset: 10
    bit_size: 2
    enum: CHOPCLKMODE
fieldset/RESETCMD:
  description: Execute an application-triggered reset command.
  fields:
  - name: GO
    description: Execute the reset specified in RESETLEVEL.LEVEL. Must be written together with the KEY.
    bit_offset: 0
    bit_size: 1
  - name: KEY
    bit_offset: 24
    bit_size: 8
    enum: RESETCMD_KEY
fieldset/RESETLEVEL:
  description: Reset level for application-triggered reset command.
  fields:
  - name: LEVEL
    description: LEVEL is used to specify the type of reset to be issued when RESETCMD is set to generate a software triggered reset.
    bit_offset: 0
    bit_size: 3
    enum: RESETLEVEL_LEVEL
fieldset/RSTCAUSE:
  description: Reset cause.
  fields:
  - name: ID
    description: ID is a read-to-clear field which indicates the lowest level reset cause since the last read.
    bit_offset: 0
    bit_size: 5
    enum: ID
fieldset/SHDNIOREL:
  description: SHUTDOWN IO release control.
  fields:
  - name: RELEASE
    description: Set RELEASE to release the IO after a SHUTDOWN mode exit.
    bit_offset: 0
    bit_size: 1
  - name: KEY
    bit_offset: 24
    bit_size: 8
    enum: SHDNIOREL_KEY
fieldset/SHUTDNSTORE:
  description: Shutdown storage memory (byte 0).
  fields:
  - name: DATA
    description: Shutdown storage byte 0.
    bit_offset: 0
    bit_size: 8
fieldset/SRAMBOUNDARY:
  description: SRAM Write Boundary.
  fields:
  - name: ADDR
    description: 'SRAM boundary configuration. The value configured into this acts such that: SRAM accesses to addresses less than or equal value will be RW only. SRAM accesses to addresses greater than value will be RX only. Value of 0 is not valid (system will have no stack). If set to 0, the system acts as if the entire SRAM is RWX. Any non-zero value can be configured, including a value = SRAM size.'
    bit_offset: 5
    bit_size: 15
fieldset/SWDCFG:
  description: Disable the SWD function on the SWD pins.
  fields:
  - name: DISABLE
    description: Set DISABLE to disable the SWD function on SWD pins, allowing the SWD pins to be used as GPIO.
    bit_offset: 0
    bit_size: 1
  - name: KEY
    bit_offset: 24
    bit_size: 8
    enum: SWDCFG_KEY
fieldset/SYSOSCCFG:
  description: SYSOSC configuration.
  fields:
  - name: FREQ
    description: Target operating frequency for the system oscillator (SYSOSC).
    bit_offset: 0
    bit_size: 2
    enum: SYSOSCCFG_FREQ
  - name: USE4MHZSTOP
    description: USE4MHZSTOP sets the SYSOSC stop mode frequency policy. When entering STOP mode, the SYSOSC frequency may be automatically switched to 4MHz to reduce SYSOSC power consumption.
    bit_offset: 8
    bit_size: 1
  - name: DISABLESTOP
    description: DISABLESTOP sets the SYSOSC stop mode enable/disable policy. When operating in STOP mode, the SYSOSC may be automatically disabled. When set, ULPCLK will run from LFCLK in STOP mode and SYSOSC will be disabled to reduce power consumption.
    bit_offset: 9
    bit_size: 1
  - name: DISABLE
    description: DISABLE sets the SYSOSC enable/disable policy. SYSOSC may be powered off in RUN, SLEEP, and STOP modes to reduce power consumption. When SYSOSC is disabled, MCLK and ULPCLK are sourced from LFCLK.
    bit_offset: 10
    bit_size: 1
  - name: BLOCKASYNCALL
    description: BLOCKASYNCALL may be used to mask block all asynchronous fast clock requests, preventing hardware from dynamically changing the active clock configuration when operating in a given mode.
    bit_offset: 16
    bit_size: 1
  - name: FASTCPUEVENT
    description: FASTCPUEVENT may be used to assert a fast clock request when an interrupt is asserted to the CPU, reducing interrupt latency.
    bit_offset: 17
    bit_size: 1
fieldset/SYSOSCFCLCTL:
  description: SYSOSC frequency correction loop (FCL) ROSC enable.
  fields:
  - name: SETUSEFCL
    description: Set SETUSEFCL to enable the frequency correction loop in SYSOSC. Once enabled, this state is locked until the next BOOTRST.
    bit_offset: 0
    bit_size: 1
  - name: SETUSEEXRES
    description: Set SETUSEEXRES to specify that an external resistor will be used for the FCL. An appropriate resistor must be populated on the ROSC pin. This state is locked until the next BOOTRST.
    bit_offset: 1
    bit_size: 1
  - name: KEY
    bit_offset: 24
    bit_size: 8
    enum: SYSOSCFCLCTL_KEY
fieldset/SYSOSCTRIMUSER:
  description: SYSOSC user-specified trim.
  fields:
  - name: FREQ
    description: FREQ specifies the target user-trimmed frequency for SYSOSC.
    bit_offset: 0
    bit_size: 2
    enum: SYSOSCTRIMUSER_FREQ
  - name: CAP
    description: CAP specifies the SYSOSC capacitor trim. This value changes with the target frequency.
    bit_offset: 4
    bit_size: 3
  - name: RESCOARSE
    description: RESCOARSE specifies the resister coarse trim. This value changes with the target frequency.
    bit_offset: 8
    bit_size: 6
  - name: RESFINE
    description: RESFINE specifies the resister fine trim. This value changes with the target frequency.
    bit_offset: 16
    bit_size: 4
  - name: RDIV
    description: RDIV specifies the frequency correction loop (FCL) resistor trim. This value changes with the target frequency.
    bit_offset: 20
    bit_size: 9
fieldset/SYSPLLCFG0:
  description: SYSPLL reference and output configuration.
  fields:
  - name: SYSPLLREF
    description: SYSPLLREF selects the system PLL (SYSPLL) reference clock source.
    bit_offset: 0
    bit_size: 1
    enum: SYSPLLREF
  - name: MCLK2XVCO
    description: MCLK2XVCO selects the SYSPLL output which is sent to the HSCLK mux for use by MCLK.
    bit_offset: 1
    bit_size: 1
  - name: ENABLECLK0
    description: ENABLECLK0 enables or disables the SYSPLLCLK0 output.
    bit_offset: 4
    bit_size: 1
  - name: ENABLECLK1
    description: ENABLECLK1 enables or disables the SYSPLLCLK1 output.
    bit_offset: 5
    bit_size: 1
  - name: ENABLECLK2X
    description: ENABLECLK2X enables or disables the SYSPLLCLK2X output.
    bit_offset: 6
    bit_size: 1
  - name: RDIVCLK0
    description: RDIVCLK0 sets the final divider for the SYSPLLCLK0 output.
    bit_offset: 8
    bit_size: 4
    enum: RDIVCLK0
  - name: RDIVCLK1
    description: RDIVCLK1 sets the final divider for the SYSPLLCLK1 output.
    bit_offset: 12
    bit_size: 4
    enum: RDIVCLK1
  - name: RDIVCLK2X
    description: RDIVCLK2X sets the final divider for the SYSPLLCLK2X output.
    bit_offset: 16
    bit_size: 4
    enum: RDIVCLK2X
fieldset/SYSPLLCFG1:
  description: SYSPLL reference and feedback divider.
  fields:
  - name: PDIV
    description: PDIV selects the SYSPLL reference clock prescale divider.
    bit_offset: 0
    bit_size: 2
    enum: PDIV
  - name: QDIV
    description: QDIV selects the SYSPLL feedback path divider.
    bit_offset: 8
    bit_size: 7
    enum: QDIV
fieldset/SYSPLLPARAM0:
  description: SYSPLL PARAM0 (load from FACTORY region).
  fields:
  - name: STARTTIME
    description: Startup time from enable to locked clock, in 1us resolution.
    bit_offset: 0
    bit_size: 6
  - name: STARTTIMELP
    description: Startup time from low power mode exit to locked clock, in 1us resolution.
    bit_offset: 8
    bit_size: 6
  - name: CPCURRENT
    description: Charge pump current.
    bit_offset: 16
    bit_size: 6
  - name: CAPBVAL
    description: Override value for Cap B.
    bit_offset: 24
    bit_size: 5
  - name: CAPBOVERRIDE
    description: CAPBOVERRIDE controls the override for Cap B.
    bit_offset: 31
    bit_size: 1
fieldset/SYSPLLPARAM1:
  description: SYSPLL PARAM1 (load from FACTORY region).
  fields:
  - name: LPFCAPA
    description: Loop filter Cap A.
    bit_offset: 0
    bit_size: 5
  - name: LPFRESA
    description: Loop filter Res A.
    bit_offset: 8
    bit_size: 10
  - name: LPFRESC
    description: Loop filter Res C.
    bit_offset: 24
    bit_size: 8
fieldset/SYSSTATUS:
  description: System status information.
  fields:
  - name: FLASHDED
    description: FLASHDED indicates if a flash ECC double bit error was detected (DED).
    bit_offset: 0
    bit_size: 1
  - name: FLASHSEC
    description: FLASHSEC indicates if a flash ECC single bit error was detected and corrected (SEC).
    bit_offset: 1
    bit_size: 1
  - name: BORCURTHRESHOLD
    description: BORCURTHRESHOLD indicates the active brown-out reset supply monitor configuration.
    bit_offset: 2
    bit_size: 2
    enum: BORCURTHRESHOLD
  - name: BORLVL
    description: BORLVL indicates if a BOR event occured and the BOR threshold was switched to BOR0 by hardware.
    bit_offset: 4
    bit_size: 1
  - name: ANACPUMPGOOD
    description: ANACPUMPGOOD is set by hardware when the VBOOST analog mux charge pump is ready.
    bit_offset: 5
    bit_size: 1
  - name: PMUIREFGOOD
    description: PMUIREFGOOD is set by hardware when the PMU current reference is ready.
    bit_offset: 6
    bit_size: 1
  - name: MCAN0READY
    description: MCAN0READY indicates when the MCAN0 peripheral is ready.
    bit_offset: 8
    bit_size: 1
  - name: EXTRSTPINDIS
    description: EXTRSTPINDIS indicates when user has disabled the use of external reset pin.
    bit_offset: 12
    bit_size: 1
  - name: SWDCFGDIS
    description: SWDCFGDIS indicates when user has disabled the use of SWD Port.
    bit_offset: 13
    bit_size: 1
  - name: SHDNIOLOCK
    description: SHDNIOLOCK indicates when IO is locked due to SHUTDOWN.
    bit_offset: 14
    bit_size: 1
  - name: REBOOTATTEMPTS
    description: REBOOTATTEMPTS indicates the number of boot attempts taken before the user application starts.
    bit_offset: 30
    bit_size: 2
fieldset/SYSSTATUSCLR:
  description: Clear sticky bits of SYSSTATUS.
  fields:
  - name: ALLECC
    description: Set ALLECC to clear all ECC related SYSSTATUS indicators.
    bit_offset: 0
    bit_size: 1
  - name: KEY
    bit_offset: 24
    bit_size: 8
    enum: SYSSTATUSCLR_KEY
fieldset/SYSTEMCFG:
  description: System configuration.
  fields:
  - name: WWDTLP0RSTDIS
    description: WWDTLP0RSTDIS specifies whether a WWDT Error Event will trigger a BOOTRST or an NMI.
    bit_offset: 0
    bit_size: 1
  - name: WWDTLP1RSTDIS
    description: WWDTLP1RSTDIS specifies whether a WWDT Error Event will trigger a SYSRST or an NMI.
    bit_offset: 1
    bit_size: 1
  - name: FLASHECCRSTDIS
    description: FLASHECCRSTDIS specifies whether a flash ECC double error detect (DED) will trigger a SYSRST or an NMI.
    bit_offset: 2
    bit_size: 1
fieldset/WRITELOCK:
  description: SYSCTL register write lockout.
  fields:
  - name: ACTIVE
    description: ACTIVE controls whether critical SYSCTL registers are write protected or not.
    bit_offset: 0
    bit_size: 1
enum/ANACPUMPCFG:
  bit_size: 2
  variants:
  - name: ONDEMAND
    description: VBOOST is enabled on request from a COMP, GPAMP, or OPA.
    value: 0
  - name: ONACTIVE
    description: VBOOST is enabled when the device is in RUN or SLEEP mode, or when a COMP/GPAMP/OPA is enabled.
    value: 1
  - name: ONALWAYS
    description: VBOOST is always enabled.
    value: 2
enum/BORCLRCMD_KEY:
  bit_size: 8
  variants:
  - name: KEY
    value: 199
enum/BORCURTHRESHOLD:
  bit_size: 2
  variants:
  - name: BORMIN
    description: Default minimum threshold; a BOR0- violation triggers a BOR.
    value: 0
  - name: BORLEVEL1
    description: A BOR1- violation generates a BORLVL interrupt.
    value: 1
  - name: BORLEVEL2
    description: A BOR2- violation generates a BORLVL interrupt.
    value: 2
  - name: BORLEVEL3
    description: A BOR3- violation generates a BORLVL interrupt.
    value: 3
enum/CANCLKSRC:
  bit_size: 1
  variants:
  - name: HFCLK
    description: CANCLK source is HFCLK.
    value: 0
  - name: SYSPLLOUT1
    description: CANCLK source is SYSPLLCLK1.
    value: 1
enum/CHOPCLKFREQ:
  bit_size: 2
  variants:
  - name: CLK16KHZ
    description: 16kHz.
    value: 0
  - name: CLK8KHZ
    description: 8kHz.
    value: 1
  - name: CLK4KHZ
    description: 4kHz.
    value: 2
  - name: CLK2KHZ
    description: 2kHz.
    value: 3
enum/CHOPCLKMODE:
  bit_size: 2
  variants:
  - name: CHOPDISABLED
    description: Chopping disabled.
    value: 0
  - name: REGCHOP
    description: Normal chopping.
    value: 1
  - name: ADCASSIST
    description: ADC Assisted chopping.
    value: 2
enum/CURHSCLKSEL:
  bit_size: 1
  variants:
  - name: SYSPLL
    description: HSCLK is currently sourced from the SYSPLL.
    value: 0
  - name: HFCLK
    description: HSCLK is currently sourced from the HFCLK.
    value: 1
enum/DSLEEP:
  bit_size: 2
  variants:
  - name: STOP
    description: STOP mode is entered.
    value: 0
  - name: STANDBY
    description: STANDBY mode is entered.
    value: 1
  - name: SHUTDOWN
    description: SHUTDOWN mode is entered.
    value: 2
enum/EXCLKDIVVAL:
  bit_size: 3
  variants:
  - name: DIV2
    description: CLK_OUT source is divided by 2.
    value: 0
  - name: DIV4
    description: CLK_OUT source is divided by 4.
    value: 1
  - name: DIV6
    description: CLK_OUT source is divided by 6.
    value: 2
  - name: DIV8
    description: CLK_OUT source is divided by 8.
    value: 3
  - name: DIV10
    description: CLK_OUT source is divided by 10.
    value: 4
  - name: DIV12
    description: CLK_OUT source is divided by 12.
    value: 5
  - name: DIV14
    description: CLK_OUT source is divided by 14.
    value: 6
  - name: DIV16
    description: CLK_OUT source is divided by 16.
    value: 7
enum/EXCLKSRC:
  bit_size: 3
  variants:
  - name: SYSOSC
    description: CLK_OUT is SYSOSC.
    value: 0
  - name: ULPCLK
    description: CLK_OUT is ULPCLK (EXCLKDIVEN must be enabled).
    value: 1
  - name: LFCLK
    description: CLK_OUT is LFCLK.
    value: 2
  - name: MFPCLK
    description: CLK_OUT is MFPCLK (EXCLKDIVEN must be enabled).
    value: 3
  - name: HFCLK
    description: CLK_OUT is HFCLK.
    value: 4
  - name: SYSPLLOUT1
    description: CLK_OUT is SYSPLLCLK1 (SYSPLLCLK1 must be &lt;=48MHz).
    value: 5
enum/EXRSTPIN_KEY:
  bit_size: 8
  variants:
  - name: KEY
    value: 30
enum/FCCCMD_KEY:
  bit_size: 8
  variants:
  - name: KEY
    value: 14
enum/FCCLVLTRIG:
  bit_size: 1
  variants:
  - name: RISE2RISE
    description: Rising edge to rising edge triggered.
    value: 0
  - name: LEVEL
    description: Level triggered.
    value: 1
enum/FCCSELCLK:
  bit_size: 4
  variants:
  - name: MCLK
    description: FCC clock is MCLK.
    value: 0
  - name: SYSOSC
    description: FCC clock is SYSOSC.
    value: 1
  - name: HFCLK
    description: FCC clock is HFCLK.
    value: 2
  - name: EXTCLK
    description: FCC clock is the CLK_OUT selection.
    value: 3
  - name: SYSPLLCLK0
    description: FCC clock is SYSPLLCLK0.
    value: 4
  - name: SYSPLLCLK1
    description: FCC clock is SYSPLLCLK1.
    value: 5
  - name: SYSPLLCLK2X
    description: FCC clock is SYSPLLCLK2X.
    value: 6
  - name: FCCIN
    description: FCC clock is the FCCIN external input.
    value: 7
enum/FCCTRIGSRC:
  bit_size: 1
  variants:
  - name: EXTPIN
    description: FCC trigger is the external pin.
    value: 0
  - name: LFCLK
    description: FCC trigger is the LFCLK.
    value: 1
enum/FLASHWAIT:
  bit_size: 4
  variants:
  - name: WAIT0
    description: No flash wait states are applied.
    value: 0
  - name: WAIT1
    description: One flash wait state is applied.
    value: 1
  - name: WAIT2
    description: 2 flash wait states are applied.
    value: 2
enum/HFCLK4MFPCLKDIV:
  bit_size: 4
  variants:
  - name: DIV1
    description: HFCLK is not divided before being used for MFPCLK.
    value: 0
  - name: DIV2
    description: HFCLK is divided by 2 before being used for MFPCLK.
    value: 1
  - name: DIV3
    description: HFCLK is divided by 3 before being used for MFPCLK.
    value: 2
  - name: DIV4
    description: HFCLK is divided by 4 before being used for MFPCLK.
    value: 3
  - name: DIV5
    description: HFCLK is divided by 5 before being used for MFPCLK.
    value: 4
  - name: DIV6
    description: HFCLK is divided by 6 before being used for MFPCLK.
    value: 5
  - name: DIV7
    description: HFCLK is divided by 7 before being used for MFPCLK.
    value: 6
  - name: DIV8
    description: HFCLK is divided by 8 before being used for MFPCLK.
    value: 7
  - name: DIV9
    description: HFCLK is divided by 9 before being used for MFPCLK.
    value: 8
  - name: DIV10
    description: HFCLK is divided by 10 before being used for MFPCLK.
    value: 9
  - name: DIV11
    description: HFCLK is divided by 11 before being used for MFPCLK.
    value: 10
  - name: DIV12
    description: HFCLK is divided by 12 before being used for MFPCLK.
    value: 11
  - name: DIV13
    description: HFCLK is divided by 13 before being used for MFPCLK.
    value: 12
  - name: DIV14
    description: HFCLK is divided by 14 before being used for MFPCLK.
    value: 13
  - name: DIV15
    description: HFCLK is divided by 15 before being used for MFPCLK.
    value: 14
  - name: DIV16
    description: HFCLK is divided by 16 before being used for MFPCLK.
    value: 15
enum/HFXTRSEL:
  bit_size: 2
  variants:
  - name: RANGE4TO8
    description: 4MHz &lt;= HFXT frequency &lt;= 8MHz.
    value: 0
  - name: RANGE8TO16
    description: 8MHz &lt; HFXT frequency &lt;= 16MHz.
    value: 1
  - name: RANGE16TO32
    description: 16MHz &lt; HFXT frequency &lt;= 32MHz.
    value: 2
  - name: RANGE32TO48
    description: 32MHz &lt; HFXT frequency &lt;= 48MHz.
    value: 3
enum/HFXTTIME:
  bit_size: 8
  variants:
  - name: MINSTARTTIME
    description: Minimum startup time (approximatly zero).
    value: 0
  - name: MAXSTARTTIME
    description: Maximum startup time (approximatly 16.32ms).
    value: 255
enum/HSCLKMUX:
  bit_size: 1
  variants:
  - name: SYSOSC
    description: MCLK is not sourced from HSCLK.
    value: 0
  - name: HSCLK
    description: MCLK is sourced from HSCLK.
    value: 1
enum/HSCLKSEL:
  bit_size: 1
  variants:
  - name: SYSPLL
    description: HSCLK is sourced from the SYSPLL.
    value: 0
  - name: HFCLKCLK
    description: HSCLK is sourced from the HFCLK.
    value: 1
enum/ID:
  bit_size: 5
  variants:
  - name: NORST
    description: No reset since last read.
    value: 0
  - name: PORHWFAIL
    description: POR- violation, SHUTDNSTOREx or PMU trim parity fault.
    value: 1
  - name: POREXNRST
    description: NRST triggered POR (&gt;1s hold).
    value: 2
  - name: PORSW
    description: Software triggered POR.
    value: 3
  - name: BORSUPPLY
    description: BOR0- violation.
    value: 4
  - name: BORWAKESHUTDN
    description: SHUTDOWN mode exit.
    value: 5
  - name: BOOTNONPMUPARITY
    description: Non-PMU trim parity fault.
    value: 8
  - name: BOOTCLKFAIL
    description: Fatal clock failure.
    value: 9
  - name: BOOTSW
    description: Software triggered BOOTRST.
    value: 10
  - name: BOOTEXNRST
    description: NRST triggered BOOTRST (&lt;1s hold).
    value: 12
  - name: BOOTWWDT0
    description: WWDT0 violation.
    value: 14
  - name: SYSBSLEXIT
    description: BSL exit.
    value: 16
  - name: SYSBSLENTRY
    description: BSL entry.
    value: 17
  - name: SYSWWDT1
    description: WWDT1 violation.
    value: 19
  - name: SYSFLASHECC
    description: Flash uncorrectable ECC error.
    value: 20
  - name: SYSCPULOCK
    description: CPULOCK violation.
    value: 21
  - name: SYSDBG
    description: Debug triggered SYSRST.
    value: 26
  - name: SYSSW
    description: Software triggered SYSRST.
    value: 27
  - name: CPUDBG
    description: Debug triggered CPURST.
    value: 28
  - name: CPUSW
    description: Software triggered CPURST.
    value: 29
enum/IIDX_STAT:
  bit_size: 4
  variants:
  - name: NO_INTR
    description: No interrupt pending.
    value: 0
  - name: LFOSCGOOD
    description: LFOSCGOOD interrupt pending.
    value: 1
  - name: ANACLKERR
    value: 2
  - name: FLASHSEC
    value: 3
  - name: SRAMSEC
    value: 4
  - name: LFXTGOOD
    value: 5
  - name: HFCLKGOOD
    value: 6
  - name: SYSPLLGOOD
    value: 7
  - name: HSCLKGOOD
    value: 8
enum/LFCLKMUX:
  bit_size: 2
  variants:
  - name: LFOSC
    description: LFCLK is sourced from the internal LFOSC.
    value: 0
  - name: LFXT
    description: LFCLK is sourced from the LFXT (crystal).
    value: 1
  - name: EXLF
    description: LFCLK is sourced from LFCLK_IN (external digital clock input).
    value: 2
enum/MFPCLKSRC:
  bit_size: 1
  variants:
  - name: SYSOSC
    description: MFPCLK is sourced from SYSOSC.
    value: 0
  - name: HFCLK
    description: MFPCLK is sourced from HFCLK.
    value: 1
enum/NMIIIDX_STAT:
  bit_size: 4
  variants:
  - name: NO_INTR
    description: No NMI pending.
    value: 0
  - name: BORLVL
    description: BOR Threshold NMI pending.
    value: 1
  - name: WWDT0
    value: 2
  - name: WWDT1
    value: 3
  - name: LFCLKFAIL
    value: 4
  - name: FLASHDED
    value: 5
  - name: SRAMDED
    value: 6
enum/NSEL:
  bit_size: 2
  variants:
  - name: SEL0
    description: GPAMP_OUT pin connected to negative channel.
    value: 0
  - name: SEL1
    description: GPAMP_IN- pin connected to negative channel.
    value: 1
  - name: SEL2
    description: GPAMP_OUT signal connected to negative channel.
    value: 2
  - name: SEL3
    description: No channel selected.
    value: 3
enum/PDIV:
  bit_size: 2
  variants:
  - name: REFDIV1
    description: SYSPLLREF is not divided.
    value: 0
  - name: REFDIV2
    description: SYSPLLREF is divided by 2.
    value: 1
  - name: REFDIV4
    description: SYSPLLREF is divided by 4.
    value: 2
  - name: REFDIV8
    description: SYSPLLREF is divided by 8.
    value: 3
enum/QDIV:
  bit_size: 7
  variants:
  - name: INVALID
    description: Divide-by-one is not a valid QDIV option.
    value: 0
  - name: QDIVMIN
    description: Feedback path is divided by 2.
    value: 1
  - name: QDIVMAX
    description: Feedback path is divided by 127 (0x7E).
    value: 126
enum/RDIVCLK0:
  bit_size: 4
  variants:
  - name: CLK0DIV2
    description: SYSPLLCLK0 is divided by 2.
    value: 0
  - name: CLK0DIV4
    description: SYSPLLCLK0 is divided by 4.
    value: 1
  - name: CLK0DIV6
    description: SYSPLLCLK0 is divided by 6.
    value: 2
  - name: CLK0DIV8
    description: SYSPLLCLK0 is divided by 8.
    value: 3
  - name: CLK0DIV10
    description: SYSPLLCLK0 is divided by 10.
    value: 4
  - name: CLK0DIV12
    description: SYSPLLCLK0 is divided by 12.
    value: 5
  - name: CLK0DIV14
    description: SYSPLLCLK0 is divided by 14.
    value: 6
  - name: CLK0DIV16
    description: SYSPLLCLK0 is divided by 16.
    value: 7
  - name: CLK0DIV18
    description: SYSPLLCLK0 is divided by 18.
    value: 8
  - name: CLK0DIV20
    description: SYSPLLCLK0 is divided by 20.
    value: 9
  - name: CLK0DIV22
    description: SYSPLLCLK0 is divided by 22.
    value: 10
  - name: CLK0DIV24
    description: SYSPLLCLK0 is divided by 24.
    value: 11
  - name: CLK0DIV26
    description: SYSPLLCLK0 is divided by 26.
    value: 12
  - name: CLK0DIV28
    description: SYSPLLCLK0 is divided by 28.
    value: 13
  - name: CLK0DIV30
    description: SYSPLLCLK0 is divided by 30.
    value: 14
  - name: CLK0DIV32
    description: SYSPLLCLK0 is divided by 32.
    value: 15
enum/RDIVCLK1:
  bit_size: 4
  variants:
  - name: CLK1DIV2
    description: SYSPLLCLK1 is divided by 2.
    value: 0
  - name: CLK1DIV4
    description: SYSPLLCLK1 is divided by 4.
    value: 1
  - name: CLK1DIV6
    description: SYSPLLCLK1 is divided by 6.
    value: 2
  - name: CLK1DIV8
    description: SYSPLLCLK1 is divided by 8.
    value: 3
  - name: CLK1DIV10
    description: SYSPLLCLK1 is divided by 10.
    value: 4
  - name: CLK1DIV12
    description: SYSPLLCLK1 is divided by 12.
    value: 5
  - name: CLK1DIV14
    description: SYSPLLCLK1 is divided by 14.
    value: 6
  - name: CLK1DIV16
    description: SYSPLLCLK1 is divided by 16.
    value: 7
  - name: CLK1DIV18
    description: SYSPLLCLK1 is divided by 18.
    value: 8
  - name: CLK1DIV20
    description: SYSPLLCLK1 is divided by 20.
    value: 9
  - name: CLK1DIV22
    description: SYSPLLCLK1 is divided by 22.
    value: 10
  - name: CLK1DIV24
    description: SYSPLLCLK1 is divided by 24.
    value: 11
  - name: CLK1DIV26
    description: SYSPLLCLK1 is divided by 26.
    value: 12
  - name: CLK1DIV28
    description: SYSPLLCLK1 is divided by 28.
    value: 13
  - name: CLK1DIV30
    description: SYSPLLCLK1 is divided by 30.
    value: 14
  - name: CLK1DIV32
    description: SYSPLLCLK1 is divided by 32.
    value: 15
enum/RDIVCLK2X:
  bit_size: 4
  variants:
  - name: CLK2XDIV1
    description: SYSPLLCLK1 is divided by 1.
    value: 0
  - name: CLK2XDIV2
    description: SYSPLLCLK1 is divided by 2.
    value: 1
  - name: CLK2XDIV3
    description: SYSPLLCLK1 is divided by 3.
    value: 2
  - name: CLK2XDIV4
    description: SYSPLLCLK1 is divided by 4.
    value: 3
  - name: CLK2XDIV5
    description: SYSPLLCLK1 is divided by 5.
    value: 4
  - name: CLK2XDIV6
    description: SYSPLLCLK1 is divided by 6.
    value: 5
  - name: CLK2XDIV7
    description: SYSPLLCLK1 is divided by 7.
    value: 6
  - name: CLK2XDIV8
    description: SYSPLLCLK1 is divided by 8.
    value: 7
  - name: CLK2XDIV9
    description: SYSPLLCLK1 is divided by 9.
    value: 8
  - name: CLK2XDIV10
    description: SYSPLLCLK1 is divided by 10.
    value: 9
  - name: CLK2XDIV11
    description: SYSPLLCLK1 is divided by 11.
    value: 10
  - name: CLK2XDIV12
    description: SYSPLLCLK1 is divided by 12.
    value: 11
  - name: CLK2XDIV13
    description: SYSPLLCLK1 is divided by 13.
    value: 12
  - name: CLK2XDIV14
    description: SYSPLLCLK1 is divided by 14.
    value: 13
  - name: CLK2XDIV15
    description: SYSPLLCLK1 is divided by 15.
    value: 14
  - name: CLK2XDIV16
    description: SYSPLLCLK1 is divided by 16.
    value: 15
enum/RESETCMD_KEY:
  bit_size: 8
  variants:
  - name: KEY
    value: 228
enum/RESETLEVEL_LEVEL:
  bit_size: 3
  variants:
  - name: CPU
    description: Issue a SYSRST (CPU plus peripherals only).
    value: 0
  - name: BOOT
    description: Issue a BOOTRST (CPU, peripherals, and boot configuration routine).
    value: 1
  - name: BOOTLOADERENTRY
    description: Issue a SYSRST and enter the boot strap loader (BSL).
    value: 2
  - name: POR
    description: Issue a power-on reset (POR).
    value: 3
  - name: BOOTLOADEREXIT
    description: Issue a SYSRST and exit the boot strap loader (BSL).
    value: 4
enum/RRI:
  bit_size: 2
  variants:
  - name: MODE0
    description: PMOS input pairs.
    value: 0
  - name: MODE1
    description: NMOS input pairs.
    value: 1
  - name: MODE2
    description: Rail-to-rail mode.
    value: 2
  - name: MODE3
    description: Rail-to-rail mode.
    value: 3
enum/SHDNIOREL_KEY:
  bit_size: 8
  variants:
  - name: KEY
    value: 145
enum/SWDCFG_KEY:
  bit_size: 8
  variants:
  - name: KEY
    value: 98
enum/SYSOSCCFG_FREQ:
  bit_size: 2
  variants:
  - name: SYSOSCBASE
    description: Base frequency (32MHz).
    value: 0
  - name: SYSOSC4M
    description: Low frequency (4MHz).
    value: 1
  - name: SYSOSCUSER
    description: User-trimmed frequency (16 or 24 MHz).
    value: 2
enum/SYSOSCFCLCTL_KEY:
  bit_size: 8
  variants:
  - name: KEY
    value: 42
enum/SYSOSCFREQ:
  bit_size: 2
  variants:
  - name: SYSOSC32M
    description: SYSOSC is at base frequency (32MHz).
    value: 0
  - name: SYSOSC4M
    description: SYSOSC is at low frequency (4MHz).
    value: 1
  - name: SYSOSCUSER
    description: SYSOSC is at the user-trimmed frequency (16 or 24MHz).
    value: 2
  - name: SYSOSCTURBO
    description: Reserved.
    value: 3
enum/SYSOSCTRIMUSER_FREQ:
  bit_size: 2
  variants:
  - name: SYSOSC16M
    description: 16MHz user frequency.
    value: 1
  - name: SYSOSC24M
    description: 24MHz user frequency.
    value: 2
enum/SYSPLLREF:
  bit_size: 1
  variants:
  - name: SYSOSC
    description: SYSPLL reference is SYSOSC.
    value: 0
  - name: HFCLK
    description: SYSPLL reference is HFCLK.
    value: 1
enum/SYSSTATUSCLR_KEY:
  bit_size: 8
  variants:
  - name: KEY
    value: 206
enum/UDIV:
  bit_size: 2
  variants:
  - name: NODIVIDE
    description: ULPCLK is not divided and is equal to MCLK.
    value: 0
  - name: DIVIDE2
    description: ULPCLK is MCLK/2 (divided-by-2).
    value: 1
  - name: DIVIDE3
    description: ULPCLK is MCLK/3 (divided-by-3).
    value: 2
enum/XT1DRIVE:
  bit_size: 2
  variants:
  - name: LOWESTDRV
    description: Lowest drive and current.
    value: 0
  - name: LOWERDRV
    description: Lower drive and current.
    value: 1
  - name: HIGHERDRV
    description: Higher drive and current.
    value: 2
  - name: HIGHESTDRV
    description: Highest drive and current.
    value: 3
