//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24330188
// Cuda compilation tools, release 9.2, V9.2.148
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	init
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
;
.const .align 1 .u8 VISUALIZE_SAMPLE_COUNT;
.global .align 4 .u32 seed;
.global .align 4 .u32 WARP_SIZE_X = 8;
.global .align 4 .u32 WARP_SIZE_Y = 4;
.global .align 4 .u32 USE_ADAPTIVE_SS_FLAG_MASK = 1;
.global .align 4 .u32 USE_FOVEATION_FLAG_MASK = 4;
.global .align 4 .u32 USE_SAMPLE_REUSE_FLAG_MASK = 8;
.global .align 4 .u32 IS_ZOOMING_FLAG_MASK = 16;
.global .align 4 .u32 ZOOMING_IN_FLAG_MASK = 32;
.global .align 4 .u32 visualityAmplifyCoeff = 10;
.global .align 4 .f32 screenDistance = 0f42700000;
.global .align 16 .b8 $str[34] = {98, 0, 108, 0, 111, 0, 99, 0, 107, 0, 68, 0, 105, 0, 109, 0, 46, 0, 120, 0, 32, 0, 61, 0, 61, 0, 32, 0, 51, 0, 50, 0, 0, 0};
.global .align 16 .b8 $str1[138] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 82, 0, 101, 0, 110, 0, 100, 0, 101, 0, 114, 0, 101, 0, 114, 0, 71, 0, 101, 0, 110, 0, 101, 0, 114, 0, 105, 0, 99, 0, 46, 0, 99, 0, 117, 0, 0, 0};
.global .align 16 .b8 $str2[40] = {112, 0, 79, 0, 117, 0, 116, 0, 112, 0, 117, 0, 116, 0, 45, 0, 62, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str5[34] = {118, 0, 105, 0, 115, 0, 117, 0, 97, 0, 108, 0, 65, 0, 110, 0, 103, 0, 108, 0, 101, 0, 32, 0, 62, 0, 61, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str6[36] = {114, 0, 101, 0, 115, 0, 117, 0, 108, 0, 116, 0, 46, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str7[68] = {115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 60, 0, 61, 0, 32, 0, 77, 0, 65, 0, 88, 0, 95, 0, 83, 0, 85, 0, 80, 0, 69, 0, 82, 0, 95, 0, 83, 0, 65, 0, 77, 0, 80, 0, 76, 0, 73, 0, 78, 0, 71, 0, 0, 0};

.visible .entry init(

)
{



	ret;
}

	// .globl	fractalRenderMainFloat
.visible .entry fractalRenderMainFloat(
	.param .u64 fractalRenderMainFloat_param_0,
	.param .u32 fractalRenderMainFloat_param_1,
	.param .align 4 .b8 fractalRenderMainFloat_param_2[8],
	.param .align 4 .b8 fractalRenderMainFloat_param_3[16],
	.param .u32 fractalRenderMainFloat_param_4,
	.param .f32 fractalRenderMainFloat_param_5,
	.param .u32 fractalRenderMainFloat_param_6
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<57>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<141>;
	.reg .b32 	%r<125>;
	.reg .b64 	%rd<53>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderMainFloat_param_0];
	ld.param.u32 	%r35, [fractalRenderMainFloat_param_1];
	ld.param.u32 	%r37, [fractalRenderMainFloat_param_2+4];
	ld.param.u32 	%r36, [fractalRenderMainFloat_param_2];
	ld.param.f32 	%f41, [fractalRenderMainFloat_param_3+12];
	ld.param.f32 	%f40, [fractalRenderMainFloat_param_3+8];
	ld.param.f32 	%f39, [fractalRenderMainFloat_param_3+4];
	ld.param.f32 	%f38, [fractalRenderMainFloat_param_3];
	ld.param.u32 	%r38, [fractalRenderMainFloat_param_4];
	ld.param.f32 	%f42, [fractalRenderMainFloat_param_5];
	ld.param.u32 	%r39, [fractalRenderMainFloat_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p5, %r1, 32;
	@%p5 bra 	BB1_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r40, 59;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r40;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 0

BB1_2:
	mov.u32 	%r41, %tid.x;
	mov.u32 	%r42, %tid.y;
	mad.lo.s32 	%r43, %r1, %r42, %r41;
	shl.b32 	%r44, %r1, 2;
	and.b32  	%r45, %r43, 15;
	rem.u32 	%r46, %r43, %r44;
	sub.s32 	%r47, %r46, %r45;
	shr.u32 	%r48, %r47, 2;
	and.b32  	%r49, %r43, 3;
	add.s32 	%r50, %r48, %r49;
	div.u32 	%r51, %r43, %r44;
	shl.b32 	%r52, %r51, 2;
	bfe.u32 	%r53, %r43, 2, 2;
	add.s32 	%r54, %r52, %r53;
	mov.u32 	%r55, %ctaid.x;
	mad.lo.s32 	%r4, %r55, %r1, %r50;
	mov.u32 	%r56, %ctaid.y;
	mov.u32 	%r57, %ntid.y;
	mad.lo.s32 	%r5, %r56, %r57, %r54;
	setp.lt.u32	%p6, %r4, %r36;
	setp.lt.u32	%p7, %r5, %r37;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB1_50;
	bra.uni 	BB1_3;

BB1_3:
	setp.lt.f32	%p9, %f42, 0f3F800000;
	mov.f32 	%f138, 0f00000000;
	mov.f32 	%f140, %f138;
	@%p9 bra 	BB1_48;

	abs.f32 	%f45, %f42;
	mov.b32 	 %r58, %f42;
	and.b32  	%r59, %r58, -2147483648;
	or.b32  	%r60, %r59, 1056964608;
	mov.b32 	 %f46, %r60;
	add.f32 	%f47, %f46, %f42;
	cvt.rzi.f32.f32	%f48, %f47;
	setp.gt.f32	%p10, %f45, 0f4B000000;
	selp.f32	%f129, %f42, %f48, %p10;
	setp.geu.f32	%p11, %f45, 0f3F000000;
	@%p11 bra 	BB1_6;

	cvt.rzi.f32.f32	%f129, %f42;

BB1_6:
	cvt.rzi.u32.f32	%r122, %f129;
	setp.lt.u32	%p12, %r122, 65;
	@%p12 bra 	BB1_8;

	mov.u64 	%rd9, $str7;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r61, 113;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r61;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 1

BB1_8:
	setp.eq.s32	%p13, %r122, 0;
	cvt.rn.f32.u32	%f138, %r122;
	mov.u32 	%r123, 0;
	@%p13 bra 	BB1_9;

	cvt.rn.f32.u32	%f7, %r4;
	cvt.rn.f32.u32	%f8, %r5;
	mul.wide.u32 	%rd15, %r38, -858993459;
	shr.u64 	%rd16, %rd15, 35;
	cvt.u32.u64	%r7, %rd16;
	cvt.rn.f32.u32	%f49, %r36;
	sub.f32 	%f50, %f40, %f38;
	div.rn.f32 	%f9, %f50, %f49;
	cvt.rn.f32.u32	%f51, %r37;
	sub.f32 	%f52, %f41, %f39;
	div.rn.f32 	%f10, %f52, %f51;
	mov.u32 	%r65, 0;
	and.b32  	%r72, %r39, 1;
	mov.u32 	%r109, %r65;
	mov.u32 	%r123, %r65;

BB1_11:
	mov.u32 	%r10, %r122;
	mov.u32 	%r8, %r109;
	cvt.rn.f32.u32	%f53, %r8;
	div.rn.f32 	%f54, %f53, %f138;
	add.f32 	%f55, %f7, %f54;
	add.f32 	%f56, %f8, %f54;
	neg.f32 	%f57, %f56;
	fma.rn.f32 	%f132, %f9, %f55, %f38;
	fma.rn.f32 	%f131, %f10, %f57, %f41;
	setp.eq.s32	%p14, %r38, 0;
	mov.u32 	%r112, 10;
	mov.u32 	%r113, %r65;
	@%p14 bra 	BB1_23;

BB1_12:
	mul.f32 	%f58, %f131, %f131;
	mul.f32 	%f59, %f132, %f132;
	sub.f32 	%f60, %f59, %f58;
	mul.f32 	%f61, %f132, %f131;
	fma.rn.f32 	%f62, %f132, %f131, %f61;
	mul.f32 	%f63, %f132, %f60;
	mul.f32 	%f64, %f131, %f62;
	sub.f32 	%f65, %f63, %f64;
	mul.f32 	%f66, %f132, %f62;
	fma.rn.f32 	%f67, %f131, %f60, %f66;
	add.f32 	%f68, %f65, 0fBF800000;
	mul.f32 	%f69, %f60, 0f40400000;
	mul.f32 	%f70, %f62, 0f40400000;
	abs.f32 	%f71, %f69;
	abs.f32 	%f72, %f70;
	add.f32 	%f73, %f71, %f72;
	rcp.rn.f32 	%f74, %f73;
	mul.f32 	%f75, %f68, %f74;
	mul.f32 	%f76, %f67, %f74;
	mul.f32 	%f77, %f69, %f74;
	mul.f32 	%f78, %f70, %f74;
	mul.f32 	%f79, %f78, %f78;
	fma.rn.f32 	%f80, %f77, %f77, %f79;
	rcp.rn.f32 	%f81, %f80;
	mul.f32 	%f82, %f76, %f78;
	fma.rn.f32 	%f83, %f75, %f77, %f82;
	mul.f32 	%f84, %f81, %f83;
	mul.f32 	%f85, %f76, %f77;
	mul.f32 	%f86, %f75, %f78;
	sub.f32 	%f87, %f85, %f86;
	mul.f32 	%f88, %f81, %f87;
	sub.f32 	%f132, %f132, %f84;
	sub.f32 	%f131, %f131, %f88;
	add.s32 	%r113, %r113, 1;
	setp.ne.s32	%p15, %r113, %r112;
	@%p15 bra 	BB1_22;

	add.f32 	%f89, %f132, 0fBF800000;
	abs.f32 	%f90, %f89;
	setp.geu.f32	%p16, %f90, 0f38D1B717;
	@%p16 bra 	BB1_15;

	abs.f32 	%f91, %f131;
	setp.lt.f32	%p17, %f91, 0f38D1B717;
	mov.u32 	%r117, 1;
	@%p17 bra 	BB1_20;

BB1_15:
	add.f32 	%f92, %f132, 0f3F000000;
	abs.f32 	%f18, %f92;
	setp.geu.f32	%p18, %f18, 0f38D1B717;
	@%p18 bra 	BB1_17;

	add.f32 	%f93, %f131, 0fBF5DB3D7;
	abs.f32 	%f94, %f93;
	setp.lt.f32	%p19, %f94, 0f38D1B717;
	mov.u32 	%r117, 2;
	@%p19 bra 	BB1_20;

BB1_17:
	mov.pred 	%p55, 0;
	@%p18 bra 	BB1_19;

	add.f32 	%f95, %f131, 0f3F5DB3D7;
	abs.f32 	%f96, %f95;
	setp.lt.f32	%p55, %f96, 0f38D1B717;

BB1_19:
	selp.b32	%r117, 3, 0, %p55;

BB1_20:
	setp.ne.s32	%p22, %r117, 0;
	@%p22 bra 	BB1_30;

	add.s32 	%r16, %r7, %r112;
	mov.u32 	%r113, %r112;
	mov.u32 	%r112, %r16;

BB1_22:
	setp.lt.u32	%p23, %r113, %r38;
	@%p23 bra 	BB1_12;

BB1_23:
	add.f32 	%f97, %f132, 0fBF800000;
	abs.f32 	%f98, %f97;
	setp.geu.f32	%p24, %f98, 0f38D1B717;
	@%p24 bra 	BB1_25;

	abs.f32 	%f99, %f131;
	setp.lt.f32	%p25, %f99, 0f38D1B717;
	mov.u32 	%r117, 1;
	@%p25 bra 	BB1_30;

BB1_25:
	add.f32 	%f100, %f132, 0f3F000000;
	abs.f32 	%f21, %f100;
	setp.geu.f32	%p26, %f21, 0f38D1B717;
	@%p26 bra 	BB1_27;

	add.f32 	%f101, %f131, 0fBF5DB3D7;
	abs.f32 	%f102, %f101;
	setp.lt.f32	%p27, %f102, 0f38D1B717;
	mov.u32 	%r117, 2;
	@%p27 bra 	BB1_30;

BB1_27:
	mov.pred 	%p56, 0;
	@%p26 bra 	BB1_29;

	add.f32 	%f103, %f131, 0f3F5DB3D7;
	abs.f32 	%f104, %f103;
	setp.lt.f32	%p56, %f104, 0f38D1B717;

BB1_29:
	selp.b32	%r117, 3, 0, %p56;

BB1_30:
	cvt.rn.f32.u32	%f105, %r117;
	cvt.rzi.u32.f32	%r21, %f105;
	add.s32 	%r123, %r21, %r123;
	setp.gt.u32	%p30, %r8, 9;
	@%p30 bra 	BB1_32;

	add.u64 	%rd17, %SP, 0;
	cvta.to.local.u64 	%rd18, %rd17;
	mul.wide.u32 	%rd19, %r8, 4;
	add.s64 	%rd20, %rd18, %rd19;
	st.local.u32 	[%rd20], %r21;

BB1_32:
	setp.lt.u32	%p31, %r8, 10;
	setp.eq.b32	%p32, %r72, 1;
	setp.ne.s32	%p33, %r8, 0;
	and.pred  	%p34, %p31, %p33;
	and.pred  	%p35, %p34, %p32;
	shr.u32 	%r73, %r10, 1;
	setp.eq.s32	%p36, %r8, %r73;
	or.pred  	%p37, %p35, %p36;
	add.s32 	%r109, %r8, 1;
	mov.u32 	%r122, %r10;
	@!%p37 bra 	BB1_46;
	bra.uni 	BB1_33;

BB1_33:
	div.u32 	%r74, %r123, %r109;
	cvt.rn.f32.u32	%f22, %r74;
	setp.eq.s32	%p38, %r8, 0;
	mov.f32 	%f137, 0f00000000;
	@%p38 bra 	BB1_42;

	and.b32  	%r76, %r8, 3;
	setp.eq.s32	%p39, %r76, 0;
	mov.f32 	%f137, 0f00000000;
	mov.u32 	%r121, 0;
	@%p39 bra 	BB1_40;

	setp.eq.s32	%p40, %r76, 1;
	mov.f32 	%f134, 0f00000000;
	mov.u32 	%r119, 0;
	@%p40 bra 	BB1_39;

	setp.eq.s32	%p41, %r76, 2;
	mov.f32 	%f133, 0f00000000;
	mov.u32 	%r118, 0;
	@%p41 bra 	BB1_38;

	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	ld.local.u32 	%r82, [%rd22];
	cvt.rn.f32.u32	%f110, %r82;
	sub.f32 	%f111, %f110, %f22;
	fma.rn.f32 	%f133, %f111, %f111, 0f00000000;
	mov.u32 	%r118, 1;

BB1_38:
	add.u64 	%rd23, %SP, 0;
	cvta.to.local.u64 	%rd24, %rd23;
	mul.wide.u32 	%rd25, %r118, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.local.u32 	%r83, [%rd26];
	cvt.rn.f32.u32	%f112, %r83;
	sub.f32 	%f113, %f112, %f22;
	fma.rn.f32 	%f134, %f113, %f113, %f133;
	add.s32 	%r119, %r118, 1;

BB1_39:
	add.u64 	%rd27, %SP, 0;
	cvta.to.local.u64 	%rd28, %rd27;
	mul.wide.u32 	%rd29, %r119, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.u32 	%r84, [%rd30];
	cvt.rn.f32.u32	%f114, %r84;
	sub.f32 	%f115, %f114, %f22;
	fma.rn.f32 	%f137, %f115, %f115, %f134;
	add.s32 	%r121, %r119, 1;

BB1_40:
	add.u64 	%rd31, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd31;
	setp.lt.u32	%p42, %r8, 4;
	@%p42 bra 	BB1_42;

BB1_41:
	mul.wide.u32 	%rd32, %r121, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r85, [%rd33];
	cvt.rn.f32.u32	%f116, %r85;
	sub.f32 	%f117, %f116, %f22;
	fma.rn.f32 	%f118, %f117, %f117, %f137;
	add.s32 	%r86, %r121, 1;
	mul.wide.u32 	%rd34, %r86, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r87, [%rd35];
	cvt.rn.f32.u32	%f119, %r87;
	sub.f32 	%f120, %f119, %f22;
	fma.rn.f32 	%f121, %f120, %f120, %f118;
	add.s32 	%r88, %r121, 2;
	mul.wide.u32 	%rd36, %r88, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r89, [%rd37];
	cvt.rn.f32.u32	%f122, %r89;
	sub.f32 	%f123, %f122, %f22;
	fma.rn.f32 	%f124, %f123, %f123, %f121;
	add.s32 	%r90, %r121, 3;
	mul.wide.u32 	%rd38, %r90, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.u32 	%r91, [%rd39];
	cvt.rn.f32.u32	%f125, %r91;
	sub.f32 	%f126, %f125, %f22;
	fma.rn.f32 	%f137, %f126, %f126, %f124;
	add.s32 	%r121, %r121, 4;
	setp.lt.u32	%p43, %r121, %r8;
	@%p43 bra 	BB1_41;

BB1_42:
	add.s32 	%r92, %r8, -1;
	cvt.rn.f32.u32	%f127, %r92;
	div.rn.f32 	%f128, %f137, %f127;
	div.rn.f32 	%f32, %f128, %f22;
	setp.ne.s32	%p44, %r8, 1;
	@%p44 bra 	BB1_44;

	// inline asm
	activemask.b32 %r93;
	// inline asm
	add.u64 	%rd40, %SP, 0;
	cvta.to.local.u64 	%rd41, %rd40;
	ld.local.v2.u32 	{%r95, %r96}, [%rd41];
	setp.eq.s32	%p45, %r95, %r96;
	vote.sync.all.pred 	%p46, %p45, %r93;
	mov.u32 	%r122, 2;
	@%p46 bra 	BB1_46;

BB1_44:
	// inline asm
	activemask.b32 %r100;
	// inline asm
	setp.lt.f32	%p47, %f32, 0f3C23D70A;
	vote.sync.all.pred 	%p48, %p47, %r100;
	mov.u32 	%r122, %r109;
	@%p48 bra 	BB1_46;

	// inline asm
	activemask.b32 %r102;
	// inline asm
	setp.le.f32	%p49, %f32, 0f3F800000;
	vote.sync.all.pred 	%p50, %p49, %r102;
	setp.ge.u32	%p51, %r8, %r73;
	and.pred  	%p52, %p50, %p51;
	selp.b32	%r122, %r109, %r10, %p52;

BB1_46:
	cvt.rn.f32.u32	%f138, %r122;
	setp.lt.u32	%p53, %r109, %r122;
	@%p53 bra 	BB1_11;
	bra.uni 	BB1_47;

BB1_9:
	mov.u32 	%r122, %r123;

BB1_47:
	div.u32 	%r105, %r123, %r122;
	cvt.rn.f32.u32	%f140, %r105;

BB1_48:
	mul.lo.s32 	%r106, %r5, %r35;
	cvt.u64.u32	%rd42, %r106;
	cvta.to.global.u64 	%rd43, %rd2;
	add.s64 	%rd44, %rd43, %rd42;
	mul.wide.u32 	%rd45, %r4, 16;
	add.s64 	%rd46, %rd44, %rd45;
	st.global.f32 	[%rd46], %f140;
	st.global.f32 	[%rd46+4], %f138;
	mov.u32 	%r107, 0;
	st.global.u32 	[%rd46+12], %r107;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd46+8], %rs1;
	setp.gt.f32	%p54, %f138, 0f00000000;
	@%p54 bra 	BB1_50;

	mov.u64 	%rd47, $str2;
	cvta.global.u64 	%rd48, %rd47;
	mov.u64 	%rd49, $str1;
	cvta.global.u64 	%rd50, %rd49;
	mov.u32 	%r108, 202;
	mov.u64 	%rd51, 0;
	mov.u64 	%rd52, 2;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd48;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd50;
	.param .b32 param2;
	st.param.b32	[param2+0], %r108;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd51;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd52;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 2

BB1_50:
	ret;
}

	// .globl	fractalRenderMainDouble
.visible .entry fractalRenderMainDouble(
	.param .u64 fractalRenderMainDouble_param_0,
	.param .u32 fractalRenderMainDouble_param_1,
	.param .align 4 .b8 fractalRenderMainDouble_param_2[8],
	.param .align 8 .b8 fractalRenderMainDouble_param_3[32],
	.param .u32 fractalRenderMainDouble_param_4,
	.param .f32 fractalRenderMainDouble_param_5,
	.param .u32 fractalRenderMainDouble_param_6
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<57>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<125>;
	.reg .f64 	%fd<119>;
	.reg .b64 	%rd<53>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderMainDouble_param_0];
	ld.param.u32 	%r35, [fractalRenderMainDouble_param_1];
	ld.param.u32 	%r37, [fractalRenderMainDouble_param_2+4];
	ld.param.u32 	%r36, [fractalRenderMainDouble_param_2];
	ld.param.f64 	%fd31, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd30, [fractalRenderMainDouble_param_3+16];
	ld.param.f64 	%fd29, [fractalRenderMainDouble_param_3+8];
	ld.param.f64 	%fd28, [fractalRenderMainDouble_param_3];
	ld.param.u32 	%r38, [fractalRenderMainDouble_param_4];
	ld.param.f32 	%f8, [fractalRenderMainDouble_param_5];
	ld.param.u32 	%r39, [fractalRenderMainDouble_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p5, %r1, 32;
	@%p5 bra 	BB2_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r40, 59;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r40;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 3

BB2_2:
	mov.u32 	%r41, %tid.x;
	mov.u32 	%r42, %tid.y;
	mad.lo.s32 	%r43, %r1, %r42, %r41;
	shl.b32 	%r44, %r1, 2;
	and.b32  	%r45, %r43, 15;
	rem.u32 	%r46, %r43, %r44;
	sub.s32 	%r47, %r46, %r45;
	shr.u32 	%r48, %r47, 2;
	and.b32  	%r49, %r43, 3;
	add.s32 	%r50, %r48, %r49;
	div.u32 	%r51, %r43, %r44;
	shl.b32 	%r52, %r51, 2;
	bfe.u32 	%r53, %r43, 2, 2;
	add.s32 	%r54, %r52, %r53;
	mov.u32 	%r55, %ctaid.x;
	mad.lo.s32 	%r4, %r55, %r1, %r50;
	mov.u32 	%r56, %ctaid.y;
	mov.u32 	%r57, %ntid.y;
	mad.lo.s32 	%r5, %r56, %r57, %r54;
	setp.lt.u32	%p6, %r4, %r36;
	setp.lt.u32	%p7, %r5, %r37;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB2_49;
	bra.uni 	BB2_3;

BB2_3:
	setp.lt.f32	%p9, %f8, 0f3F800000;
	mov.f32 	%f17, 0f00000000;
	mov.f32 	%f18, %f17;
	@%p9 bra 	BB2_47;

	abs.f32 	%f11, %f8;
	mov.b32 	 %r58, %f8;
	and.b32  	%r59, %r58, -2147483648;
	or.b32  	%r60, %r59, 1056964608;
	mov.b32 	 %f12, %r60;
	add.f32 	%f13, %f12, %f8;
	cvt.rzi.f32.f32	%f14, %f13;
	setp.gt.f32	%p10, %f11, 0f4B000000;
	selp.f32	%f16, %f8, %f14, %p10;
	setp.geu.f32	%p11, %f11, 0f3F000000;
	@%p11 bra 	BB2_6;

	cvt.rzi.f32.f32	%f16, %f8;

BB2_6:
	cvt.rzi.u32.f32	%r6, %f16;
	setp.lt.u32	%p12, %r6, 65;
	@%p12 bra 	BB2_8;

	mov.u64 	%rd9, $str7;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r61, 113;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r61;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 4

BB2_8:
	setp.eq.s32	%p13, %r6, 0;
	mov.u32 	%r123, 0;
	mov.u32 	%r122, %r123;
	@%p13 bra 	BB2_46;

	cvt.rn.f64.u32	%fd3, %r4;
	cvt.rn.f64.u32	%fd4, %r5;
	mul.wide.u32 	%rd15, %r38, -858993459;
	shr.u64 	%rd16, %rd15, 35;
	cvt.u32.u64	%r7, %rd16;
	cvt.rn.f64.u32	%fd32, %r36;
	sub.f64 	%fd33, %fd30, %fd28;
	div.rn.f64 	%fd5, %fd33, %fd32;
	cvt.rn.f64.u32	%fd34, %r37;
	sub.f64 	%fd35, %fd31, %fd29;
	div.rn.f64 	%fd6, %fd35, %fd34;
	mov.u32 	%r65, 0;
	and.b32  	%r72, %r39, 1;
	mov.u32 	%r109, %r65;
	mov.u32 	%r123, %r65;
	mov.u32 	%r122, %r6;

BB2_10:
	mov.u32 	%r10, %r122;
	mov.u32 	%r8, %r109;
	cvt.rn.f64.u32	%fd36, %r10;
	cvt.rn.f64.u32	%fd37, %r8;
	div.rn.f64 	%fd38, %fd37, %fd36;
	add.f64 	%fd39, %fd3, %fd38;
	add.f64 	%fd40, %fd4, %fd38;
	neg.f64 	%fd41, %fd40;
	fma.rn.f64 	%fd113, %fd5, %fd39, %fd28;
	fma.rn.f64 	%fd112, %fd6, %fd41, %fd31;
	setp.eq.s32	%p14, %r38, 0;
	mov.u32 	%r112, 10;
	mov.u32 	%r113, %r65;
	@%p14 bra 	BB2_22;

BB2_11:
	mul.f64 	%fd42, %fd112, %fd112;
	mul.f64 	%fd43, %fd113, %fd113;
	sub.f64 	%fd44, %fd43, %fd42;
	mul.f64 	%fd45, %fd113, %fd112;
	fma.rn.f64 	%fd46, %fd113, %fd112, %fd45;
	mul.f64 	%fd47, %fd113, %fd44;
	mul.f64 	%fd48, %fd112, %fd46;
	sub.f64 	%fd49, %fd47, %fd48;
	mul.f64 	%fd50, %fd113, %fd46;
	fma.rn.f64 	%fd51, %fd112, %fd44, %fd50;
	add.f64 	%fd52, %fd49, 0dBFF0000000000000;
	mul.f64 	%fd53, %fd44, 0d4008000000000000;
	mul.f64 	%fd54, %fd46, 0d4008000000000000;
	abs.f64 	%fd55, %fd53;
	abs.f64 	%fd56, %fd54;
	add.f64 	%fd57, %fd55, %fd56;
	rcp.rn.f64 	%fd58, %fd57;
	mul.f64 	%fd59, %fd52, %fd58;
	mul.f64 	%fd60, %fd51, %fd58;
	mul.f64 	%fd61, %fd53, %fd58;
	mul.f64 	%fd62, %fd54, %fd58;
	mul.f64 	%fd63, %fd62, %fd62;
	fma.rn.f64 	%fd64, %fd61, %fd61, %fd63;
	rcp.rn.f64 	%fd65, %fd64;
	mul.f64 	%fd66, %fd60, %fd62;
	fma.rn.f64 	%fd67, %fd59, %fd61, %fd66;
	mul.f64 	%fd68, %fd65, %fd67;
	mul.f64 	%fd69, %fd60, %fd61;
	mul.f64 	%fd70, %fd59, %fd62;
	sub.f64 	%fd71, %fd69, %fd70;
	mul.f64 	%fd72, %fd65, %fd71;
	sub.f64 	%fd113, %fd113, %fd68;
	sub.f64 	%fd112, %fd112, %fd72;
	add.s32 	%r113, %r113, 1;
	setp.ne.s32	%p15, %r113, %r112;
	@%p15 bra 	BB2_21;

	add.f64 	%fd73, %fd113, 0dBFF0000000000000;
	abs.f64 	%fd74, %fd73;
	setp.geu.f64	%p16, %fd74, 0d3F1A36E2EB1C432D;
	@%p16 bra 	BB2_14;

	abs.f64 	%fd75, %fd112;
	setp.lt.f64	%p17, %fd75, 0d3F1A36E2EB1C432D;
	mov.u32 	%r117, 1;
	@%p17 bra 	BB2_19;

BB2_14:
	add.f64 	%fd76, %fd113, 0d3FE0000000000000;
	abs.f64 	%fd13, %fd76;
	setp.geu.f64	%p18, %fd13, 0d3F1A36E2EB1C432D;
	@%p18 bra 	BB2_16;

	add.f64 	%fd77, %fd112, 0dBFEBB67AE857B07F;
	abs.f64 	%fd78, %fd77;
	setp.lt.f64	%p19, %fd78, 0d3F1A36E2EB1C432D;
	mov.u32 	%r117, 2;
	@%p19 bra 	BB2_19;

BB2_16:
	mov.pred 	%p55, 0;
	@%p18 bra 	BB2_18;

	add.f64 	%fd79, %fd112, 0d3FEBB67AE857B07F;
	abs.f64 	%fd80, %fd79;
	setp.lt.f64	%p55, %fd80, 0d3F1A36E2EB1C432D;

BB2_18:
	selp.b32	%r117, 3, 0, %p55;

BB2_19:
	setp.ne.s32	%p22, %r117, 0;
	@%p22 bra 	BB2_29;

	add.s32 	%r16, %r7, %r112;
	mov.u32 	%r113, %r112;
	mov.u32 	%r112, %r16;

BB2_21:
	setp.lt.u32	%p23, %r113, %r38;
	@%p23 bra 	BB2_11;

BB2_22:
	add.f64 	%fd81, %fd113, 0dBFF0000000000000;
	abs.f64 	%fd82, %fd81;
	setp.geu.f64	%p24, %fd82, 0d3F1A36E2EB1C432D;
	@%p24 bra 	BB2_24;

	abs.f64 	%fd83, %fd112;
	setp.lt.f64	%p25, %fd83, 0d3F1A36E2EB1C432D;
	mov.u32 	%r117, 1;
	@%p25 bra 	BB2_29;

BB2_24:
	add.f64 	%fd84, %fd113, 0d3FE0000000000000;
	abs.f64 	%fd16, %fd84;
	setp.geu.f64	%p26, %fd16, 0d3F1A36E2EB1C432D;
	@%p26 bra 	BB2_26;

	add.f64 	%fd85, %fd112, 0dBFEBB67AE857B07F;
	abs.f64 	%fd86, %fd85;
	setp.lt.f64	%p27, %fd86, 0d3F1A36E2EB1C432D;
	mov.u32 	%r117, 2;
	@%p27 bra 	BB2_29;

BB2_26:
	mov.pred 	%p56, 0;
	@%p26 bra 	BB2_28;

	add.f64 	%fd87, %fd112, 0d3FEBB67AE857B07F;
	abs.f64 	%fd88, %fd87;
	setp.lt.f64	%p56, %fd88, 0d3F1A36E2EB1C432D;

BB2_28:
	selp.b32	%r117, 3, 0, %p56;

BB2_29:
	cvt.rn.f32.u32	%f15, %r117;
	cvt.rzi.u32.f32	%r21, %f15;
	add.s32 	%r123, %r21, %r123;
	setp.gt.u32	%p30, %r8, 9;
	@%p30 bra 	BB2_31;

	add.u64 	%rd17, %SP, 0;
	cvta.to.local.u64 	%rd18, %rd17;
	mul.wide.u32 	%rd19, %r8, 4;
	add.s64 	%rd20, %rd18, %rd19;
	st.local.u32 	[%rd20], %r21;

BB2_31:
	setp.lt.u32	%p31, %r8, 10;
	setp.eq.b32	%p32, %r72, 1;
	setp.ne.s32	%p33, %r8, 0;
	and.pred  	%p34, %p31, %p33;
	and.pred  	%p35, %p34, %p32;
	shr.u32 	%r73, %r10, 1;
	setp.eq.s32	%p36, %r8, %r73;
	or.pred  	%p37, %p35, %p36;
	add.s32 	%r109, %r8, 1;
	mov.u32 	%r122, %r10;
	@!%p37 bra 	BB2_45;
	bra.uni 	BB2_32;

BB2_32:
	div.u32 	%r74, %r123, %r109;
	cvt.rn.f64.u32	%fd17, %r74;
	setp.eq.s32	%p38, %r8, 0;
	mov.f64 	%fd118, 0d0000000000000000;
	@%p38 bra 	BB2_41;

	and.b32  	%r76, %r8, 3;
	setp.eq.s32	%p39, %r76, 0;
	mov.f64 	%fd118, 0d0000000000000000;
	mov.u32 	%r121, 0;
	@%p39 bra 	BB2_39;

	setp.eq.s32	%p40, %r76, 1;
	mov.f64 	%fd115, 0d0000000000000000;
	mov.u32 	%r119, 0;
	@%p40 bra 	BB2_38;

	setp.eq.s32	%p41, %r76, 2;
	mov.f64 	%fd114, 0d0000000000000000;
	mov.u32 	%r118, 0;
	@%p41 bra 	BB2_37;

	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	ld.local.u32 	%r82, [%rd22];
	cvt.rn.f64.u32	%fd93, %r82;
	sub.f64 	%fd94, %fd93, %fd17;
	fma.rn.f64 	%fd114, %fd94, %fd94, 0d0000000000000000;
	mov.u32 	%r118, 1;

BB2_37:
	add.u64 	%rd23, %SP, 0;
	cvta.to.local.u64 	%rd24, %rd23;
	mul.wide.u32 	%rd25, %r118, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.local.u32 	%r83, [%rd26];
	cvt.rn.f64.u32	%fd95, %r83;
	sub.f64 	%fd96, %fd95, %fd17;
	fma.rn.f64 	%fd115, %fd96, %fd96, %fd114;
	add.s32 	%r119, %r118, 1;

BB2_38:
	add.u64 	%rd27, %SP, 0;
	cvta.to.local.u64 	%rd28, %rd27;
	mul.wide.u32 	%rd29, %r119, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.u32 	%r84, [%rd30];
	cvt.rn.f64.u32	%fd97, %r84;
	sub.f64 	%fd98, %fd97, %fd17;
	fma.rn.f64 	%fd118, %fd98, %fd98, %fd115;
	add.s32 	%r121, %r119, 1;

BB2_39:
	add.u64 	%rd31, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd31;
	setp.lt.u32	%p42, %r8, 4;
	@%p42 bra 	BB2_41;

BB2_40:
	mul.wide.u32 	%rd32, %r121, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r85, [%rd33];
	cvt.rn.f64.u32	%fd99, %r85;
	sub.f64 	%fd100, %fd99, %fd17;
	fma.rn.f64 	%fd101, %fd100, %fd100, %fd118;
	add.s32 	%r86, %r121, 1;
	mul.wide.u32 	%rd34, %r86, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r87, [%rd35];
	cvt.rn.f64.u32	%fd102, %r87;
	sub.f64 	%fd103, %fd102, %fd17;
	fma.rn.f64 	%fd104, %fd103, %fd103, %fd101;
	add.s32 	%r88, %r121, 2;
	mul.wide.u32 	%rd36, %r88, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r89, [%rd37];
	cvt.rn.f64.u32	%fd105, %r89;
	sub.f64 	%fd106, %fd105, %fd17;
	fma.rn.f64 	%fd107, %fd106, %fd106, %fd104;
	add.s32 	%r90, %r121, 3;
	mul.wide.u32 	%rd38, %r90, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.u32 	%r91, [%rd39];
	cvt.rn.f64.u32	%fd108, %r91;
	sub.f64 	%fd109, %fd108, %fd17;
	fma.rn.f64 	%fd118, %fd109, %fd109, %fd107;
	add.s32 	%r121, %r121, 4;
	setp.lt.u32	%p43, %r121, %r8;
	@%p43 bra 	BB2_40;

BB2_41:
	add.s32 	%r92, %r8, -1;
	cvt.rn.f64.u32	%fd110, %r92;
	div.rn.f64 	%fd111, %fd118, %fd110;
	div.rn.f64 	%fd27, %fd111, %fd17;
	setp.ne.s32	%p44, %r8, 1;
	@%p44 bra 	BB2_43;

	// inline asm
	activemask.b32 %r93;
	// inline asm
	add.u64 	%rd40, %SP, 0;
	cvta.to.local.u64 	%rd41, %rd40;
	ld.local.v2.u32 	{%r95, %r96}, [%rd41];
	setp.eq.s32	%p45, %r95, %r96;
	vote.sync.all.pred 	%p46, %p45, %r93;
	mov.u32 	%r122, 2;
	@%p46 bra 	BB2_45;

BB2_43:
	// inline asm
	activemask.b32 %r100;
	// inline asm
	setp.lt.f64	%p47, %fd27, 0d3F847AE140000000;
	vote.sync.all.pred 	%p48, %p47, %r100;
	mov.u32 	%r122, %r109;
	@%p48 bra 	BB2_45;

	// inline asm
	activemask.b32 %r102;
	// inline asm
	setp.le.f64	%p49, %fd27, 0d3FF0000000000000;
	vote.sync.all.pred 	%p50, %p49, %r102;
	setp.ge.u32	%p51, %r8, %r73;
	and.pred  	%p52, %p50, %p51;
	selp.b32	%r122, %r109, %r10, %p52;

BB2_45:
	setp.lt.u32	%p53, %r109, %r122;
	@%p53 bra 	BB2_10;

BB2_46:
	cvt.rn.f32.u32	%f17, %r122;
	div.u32 	%r105, %r123, %r122;
	cvt.rn.f32.u32	%f18, %r105;

BB2_47:
	mul.lo.s32 	%r106, %r5, %r35;
	cvt.u64.u32	%rd42, %r106;
	cvta.to.global.u64 	%rd43, %rd2;
	add.s64 	%rd44, %rd43, %rd42;
	mul.wide.u32 	%rd45, %r4, 16;
	add.s64 	%rd46, %rd44, %rd45;
	st.global.f32 	[%rd46], %f18;
	st.global.f32 	[%rd46+4], %f17;
	mov.u32 	%r107, 0;
	st.global.u32 	[%rd46+12], %r107;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd46+8], %rs1;
	setp.gt.f32	%p54, %f17, 0f00000000;
	@%p54 bra 	BB2_49;

	mov.u64 	%rd47, $str2;
	cvta.global.u64 	%rd48, %rd47;
	mov.u64 	%rd49, $str1;
	cvta.global.u64 	%rd50, %rd49;
	mov.u32 	%r108, 202;
	mov.u64 	%rd51, 0;
	mov.u64 	%rd52, 2;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd48;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd50;
	.param .b32 param2;
	st.param.b32	[param2+0], %r108;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd51;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd52;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 5

BB2_49:
	ret;
}

	// .globl	fractalRenderAdvancedFloat
.visible .entry fractalRenderAdvancedFloat(
	.param .u64 fractalRenderAdvancedFloat_param_0,
	.param .u32 fractalRenderAdvancedFloat_param_1,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_2[8],
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_3[16],
	.param .u32 fractalRenderAdvancedFloat_param_4,
	.param .f32 fractalRenderAdvancedFloat_param_5,
	.param .u32 fractalRenderAdvancedFloat_param_6,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_7[16],
	.param .u64 fractalRenderAdvancedFloat_param_8,
	.param .u32 fractalRenderAdvancedFloat_param_9,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot3[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<138>;
	.reg .b16 	%rs<10>;
	.reg .f32 	%f<403>;
	.reg .b32 	%r<243>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<96>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd3, [fractalRenderAdvancedFloat_param_0];
	ld.param.u32 	%r70, [fractalRenderAdvancedFloat_param_1];
	ld.param.u32 	%r72, [fractalRenderAdvancedFloat_param_2+4];
	ld.param.u32 	%r71, [fractalRenderAdvancedFloat_param_2];
	ld.param.f32 	%f101, [fractalRenderAdvancedFloat_param_3+12];
	ld.param.f32 	%f100, [fractalRenderAdvancedFloat_param_3+8];
	ld.param.f32 	%f99, [fractalRenderAdvancedFloat_param_3+4];
	ld.param.f32 	%f98, [fractalRenderAdvancedFloat_param_3];
	ld.param.u32 	%r73, [fractalRenderAdvancedFloat_param_4];
	ld.param.f32 	%f7, [fractalRenderAdvancedFloat_param_5];
	ld.param.u32 	%r74, [fractalRenderAdvancedFloat_param_6];
	ld.param.f32 	%f106, [fractalRenderAdvancedFloat_param_7+12];
	ld.param.f32 	%f105, [fractalRenderAdvancedFloat_param_7+8];
	ld.param.f32 	%f104, [fractalRenderAdvancedFloat_param_7+4];
	ld.param.f32 	%f103, [fractalRenderAdvancedFloat_param_7];
	ld.param.u64 	%rd4, [fractalRenderAdvancedFloat_param_8];
	ld.param.u32 	%r75, [fractalRenderAdvancedFloat_param_9];
	ld.param.u32 	%r77, [fractalRenderAdvancedFloat_param_10+4];
	ld.param.u32 	%r76, [fractalRenderAdvancedFloat_param_10];
	mov.u32 	%r78, %ntid.x;
	setp.eq.s32	%p11, %r78, 32;
	@%p11 bra 	BB3_2;

	mov.u64 	%rd5, $str;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, $str1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r79, 59;
	mov.u64 	%rd9, 0;
	mov.u64 	%rd10, 2;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b32 param2;
	st.param.b32	[param2+0], %r79;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 6

BB3_2:
	mov.u32 	%r80, %tid.y;
	mov.u32 	%r82, %tid.x;
	mad.lo.s32 	%r83, %r78, %r80, %r82;
	and.b32  	%r84, %r83, 15;
	shl.b32 	%r85, %r78, 2;
	rem.u32 	%r86, %r83, %r85;
	sub.s32 	%r87, %r86, %r84;
	shr.u32 	%r88, %r87, 2;
	and.b32  	%r89, %r83, 3;
	add.s32 	%r90, %r88, %r89;
	div.u32 	%r91, %r83, %r85;
	shl.b32 	%r92, %r91, 2;
	bfe.u32 	%r93, %r83, 2, 2;
	add.s32 	%r94, %r92, %r93;
	mov.u32 	%r95, %ctaid.x;
	mad.lo.s32 	%r3, %r95, %r78, %r90;
	mov.u32 	%r96, %ctaid.y;
	mov.u32 	%r97, %ntid.y;
	mad.lo.s32 	%r4, %r96, %r97, %r94;
	setp.lt.u32	%p12, %r3, %r71;
	setp.gt.u32	%p13, %r72, %r4;
	and.pred  	%p14, %p12, %p13;
	@!%p14 bra 	BB3_111;
	bra.uni 	BB3_3;

BB3_3:
	and.b32  	%r98, %r74, 20;
	setp.eq.s32	%p15, %r98, 20;
	setp.ge.f32	%p16, %f7, 0f3F800000;
	and.pred  	%p17, %p15, %p16;
	mov.u16 	%rs8, 0;
	@!%p17 bra 	BB3_9;
	bra.uni 	BB3_4;

BB3_4:
	and.b32  	%r99, %r3, -8;
	cvt.rn.f32.u32	%f107, %r99;
	and.b32  	%r100, %r4, -4;
	cvt.rn.f32.u32	%f108, %r100;
	cvt.rn.f32.u32	%f109, %r76;
	sub.f32 	%f110, %f109, %f107;
	cvt.rn.f32.u32	%f111, %r77;
	sub.f32 	%f112, %f111, %f108;
	mul.f32 	%f113, %f112, %f112;
	fma.rn.f32 	%f114, %f110, %f110, %f113;
	sqrt.rn.f32 	%f115, %f114;
	mul.f32 	%f116, %f115, 0f3CD94079;
	ld.global.f32 	%f117, [screenDistance];
	div.rn.f32 	%f1, %f116, %f117;
	abs.f32 	%f2, %f1;
	setp.leu.f32	%p18, %f2, 0f3F800000;
	mov.f32 	%f372, %f2;
	@%p18 bra 	BB3_6;

	rcp.rn.f32 	%f372, %f2;

BB3_6:
	mul.rn.f32 	%f118, %f372, %f372;
	mov.f32 	%f119, 0fC0B59883;
	mov.f32 	%f120, 0fBF52C7EA;
	fma.rn.f32 	%f121, %f118, %f120, %f119;
	mov.f32 	%f122, 0fC0D21907;
	fma.rn.f32 	%f123, %f121, %f118, %f122;
	mul.f32 	%f124, %f118, %f123;
	mul.f32 	%f125, %f372, %f124;
	add.f32 	%f126, %f118, 0f41355DC0;
	mov.f32 	%f127, 0f41E6BD60;
	fma.rn.f32 	%f128, %f126, %f118, %f127;
	mov.f32 	%f129, 0f419D92C8;
	fma.rn.f32 	%f130, %f128, %f118, %f129;
	rcp.rn.f32 	%f131, %f130;
	fma.rn.f32 	%f132, %f125, %f131, %f372;
	mov.f32 	%f133, 0f3FC90FDB;
	sub.f32 	%f134, %f133, %f132;
	setp.gt.f32	%p19, %f2, 0f3F800000;
	selp.f32	%f135, %f134, %f132, %p19;
	mov.b32 	 %r101, %f135;
	mov.b32 	 %r102, %f1;
	and.b32  	%r103, %r102, -2147483648;
	or.b32  	%r104, %r101, %r103;
	mov.b32 	 %f136, %r104;
	setp.gtu.f32	%p20, %f2, 0f7F800000;
	selp.f32	%f137, %f135, %f136, %p20;
	mul.f32 	%f138, %f137, 0f43340000;
	div.rn.f32 	%f5, %f138, 0f40490FDB;
	setp.ge.f32	%p21, %f5, 0f00000000;
	@%p21 bra 	BB3_8;

	mov.u64 	%rd11, $str5;
	cvta.global.u64 	%rd12, %rd11;
	mov.u64 	%rd13, $str1;
	cvta.global.u64 	%rd14, %rd13;
	mov.u32 	%r105, 245;
	mov.u64 	%rd15, 0;
	mov.u64 	%rd16, 2;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd14;
	.param .b32 param2;
	st.param.b32	[param2+0], %r105;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd15;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd16;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 7

BB3_8:
	fma.rn.f32 	%f139, %f5, 0fBC964FDA, 0f3F8CEADD;
	setp.gtu.f32	%p22, %f5, 0f40B00000;
	setp.le.f32	%p23, %f5, 0f40B00000;
	selp.u16	%rs8, 1, 0, %p23;
	selp.f32	%f140, %f139, 0f3F800000, %p22;
	mul.f32 	%f7, %f140, %f7;

BB3_9:
	and.b32  	%r106, %r74, 8;
	setp.eq.s32	%p25, %r106, 0;
	mov.pred 	%p133, -1;
	mov.f32 	%f400, 0f00000000;
	@%p25 bra 	BB3_10;

	sub.s32 	%r107, %r72, %r4;
	cvt.rn.f32.u32	%f143, %r107;
	cvt.rn.f32.u32	%f144, %r71;
	cvt.rn.f32.u32	%f145, %r3;
	div.rn.f32 	%f146, %f145, %f144;
	cvt.rn.f32.u32	%f147, %r72;
	div.rn.f32 	%f148, %f143, %f147;
	sub.f32 	%f149, %f100, %f98;
	sub.f32 	%f150, %f101, %f99;
	fma.rn.f32 	%f151, %f149, %f146, %f98;
	fma.rn.f32 	%f152, %f150, %f148, %f99;
	sub.f32 	%f153, %f151, %f103;
	sub.f32 	%f154, %f152, %f104;
	sub.f32 	%f155, %f105, %f103;
	div.rn.f32 	%f156, %f153, %f155;
	sub.f32 	%f157, %f106, %f104;
	div.rn.f32 	%f158, %f154, %f157;
	mul.f32 	%f12, %f144, %f156;
	mul.f32 	%f159, %f147, %f158;
	sub.f32 	%f13, %f147, %f159;
	abs.f32 	%f160, %f12;
	mov.b32 	 %r108, %f12;
	and.b32  	%r109, %r108, -2147483648;
	or.b32  	%r110, %r109, 1056964608;
	mov.b32 	 %f161, %r110;
	add.f32 	%f162, %f12, %f161;
	cvt.rzi.f32.f32	%f163, %f162;
	setp.gt.f32	%p26, %f160, 0f4B000000;
	selp.f32	%f374, %f12, %f163, %p26;
	setp.geu.f32	%p27, %f160, 0f3F000000;
	@%p27 bra 	BB3_13;

	cvt.rzi.f32.f32	%f374, %f12;

BB3_13:
	cvt.rzi.s32.f32	%r5, %f374;
	mov.b32 	 %r111, %f13;
	and.b32  	%r112, %r111, -2147483648;
	or.b32  	%r113, %r112, 1056964608;
	mov.b32 	 %f164, %r113;
	add.f32 	%f165, %f13, %f164;
	cvt.rzi.f32.f32	%f166, %f165;
	abs.f32 	%f167, %f13;
	setp.gt.f32	%p28, %f167, 0f4B000000;
	selp.f32	%f375, %f13, %f166, %p28;
	setp.geu.f32	%p29, %f167, 0f3F000000;
	@%p29 bra 	BB3_15;

	cvt.rzi.f32.f32	%f375, %f13;

BB3_15:
	add.s32 	%r114, %r71, -2;
	setp.lt.u32	%p31, %r5, %r114;
	setp.gt.s32	%p32, %r5, 1;
	and.pred  	%p33, %p32, %p31;
	cvt.rzi.s32.f32	%r115, %f375;
	setp.gt.s32	%p34, %r115, 1;
	and.pred  	%p35, %p33, %p34;
	add.s32 	%r116, %r72, -2;
	setp.lt.u32	%p36, %r115, %r116;
	and.pred  	%p37, %p36, %p35;
	mov.f32 	%f399, %f400;
	@!%p37 bra 	BB3_17;
	bra.uni 	BB3_16;

BB3_16:
	cvt.rmi.f32.f32	%f170, %f12;
	cvt.rzi.u32.f32	%r117, %f170;
	cvt.rmi.f32.f32	%f171, %f13;
	cvt.rzi.u32.f32	%r118, %f171;
	cvt.rn.f32.u32	%f172, %r117;
	sub.f32 	%f173, %f12, %f172;
	cvt.rn.f32.u32	%f174, %r118;
	sub.f32 	%f175, %f13, %f174;
	mul.lo.s32 	%r119, %r118, %r75;
	cvt.u64.u32	%rd17, %r119;
	cvta.to.global.u64 	%rd18, %rd4;
	add.s64 	%rd19, %rd18, %rd17;
	mul.wide.u32 	%rd20, %r117, 16;
	add.s64 	%rd21, %rd19, %rd20;
	add.s32 	%r120, %r117, 1;
	mul.wide.u32 	%rd22, %r120, 16;
	add.s64 	%rd23, %rd19, %rd22;
	add.s32 	%r121, %r118, 1;
	mul.lo.s32 	%r122, %r121, %r75;
	cvt.u64.u32	%rd24, %r122;
	add.s64 	%rd25, %rd18, %rd24;
	add.s64 	%rd26, %rd25, %rd20;
	add.s64 	%rd27, %rd25, %rd22;
	mov.f32 	%f176, 0f3F800000;
	sub.f32 	%f177, %f176, %f173;
	ld.global.f32 	%f178, [%rd21];
	ld.global.f32 	%f179, [%rd23];
	mul.f32 	%f180, %f173, %f179;
	fma.rn.f32 	%f181, %f178, %f177, %f180;
	sub.f32 	%f182, %f176, %f175;
	ld.global.f32 	%f183, [%rd26];
	ld.global.f32 	%f184, [%rd27];
	mul.f32 	%f185, %f173, %f184;
	fma.rn.f32 	%f186, %f177, %f183, %f185;
	mul.f32 	%f187, %f175, %f186;
	fma.rn.f32 	%f400, %f182, %f181, %f187;
	ld.global.f32 	%f188, [%rd21+4];
	ld.global.f32 	%f189, [%rd23+4];
	mul.f32 	%f190, %f173, %f189;
	fma.rn.f32 	%f191, %f177, %f188, %f190;
	ld.global.f32 	%f192, [%rd26+4];
	ld.global.f32 	%f193, [%rd27+4];
	mul.f32 	%f194, %f173, %f193;
	fma.rn.f32 	%f195, %f177, %f192, %f194;
	mul.f32 	%f196, %f175, %f195;
	fma.rn.f32 	%f399, %f182, %f191, %f196;
	cvt.f64.f32	%fd1, %f399;
	setp.lt.f64	%p133, %fd1, 0d3FB999999999999A;
	bra.uni 	BB3_17;

BB3_10:
	mov.f32 	%f399, %f400;

BB3_17:
	add.u64 	%rd28, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd28;
	@%p133 bra 	BB3_65;
	bra.uni 	BB3_18;

BB3_65:
	setp.lt.f32	%p87, %f7, 0f3F800000;
	selp.f32	%f61, 0f3F800000, %f7, %p87;
	abs.f32 	%f287, %f61;
	mov.b32 	 %r167, %f61;
	and.b32  	%r168, %r167, -2147483648;
	or.b32  	%r169, %r168, 1056964608;
	mov.b32 	 %f288, %r169;
	add.f32 	%f289, %f61, %f288;
	cvt.rzi.f32.f32	%f290, %f289;
	setp.gt.f32	%p88, %f287, 0f4B000000;
	selp.f32	%f390, %f61, %f290, %p88;
	setp.geu.f32	%p89, %f287, 0f3F000000;
	@%p89 bra 	BB3_67;

	cvt.rzi.f32.f32	%f390, %f61;

BB3_67:
	cvt.rn.f32.u32	%f291, %r71;
	sub.f32 	%f292, %f100, %f98;
	div.rn.f32 	%f65, %f292, %f291;
	cvt.rn.f32.u32	%f293, %r72;
	sub.f32 	%f294, %f101, %f99;
	div.rn.f32 	%f66, %f294, %f293;
	cvt.rzi.u32.f32	%r240, %f390;
	setp.lt.u32	%p90, %r240, 65;
	@%p90 bra 	BB3_69;

	mov.u64 	%rd57, $str7;
	cvta.global.u64 	%rd58, %rd57;
	mov.u64 	%rd59, $str1;
	cvta.global.u64 	%rd60, %rd59;
	mov.u32 	%r170, 113;
	mov.u64 	%rd61, 0;
	mov.u64 	%rd62, 2;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd58;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd60;
	.param .b32 param2;
	st.param.b32	[param2+0], %r170;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd61;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd62;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 9

BB3_69:
	setp.eq.s32	%p91, %r240, 0;
	cvt.rn.f32.u32	%f399, %r240;
	mov.u32 	%r241, 0;
	@%p91 bra 	BB3_70;

	cvt.rn.f32.u32	%f68, %r3;
	cvt.rn.f32.u32	%f69, %r4;
	mul.wide.u32 	%rd63, %r73, -858993459;
	shr.u64 	%rd64, %rd63, 35;
	cvt.u32.u64	%r39, %rd64;
	and.b32  	%r40, %r74, 1;
	mov.u32 	%r174, 0;
	mov.u32 	%r227, %r174;
	mov.u32 	%r241, %r174;

BB3_72:
	mov.u32 	%r43, %r240;
	mov.u32 	%r41, %r227;
	cvt.rn.f32.u32	%f295, %r41;
	div.rn.f32 	%f296, %f295, %f399;
	add.f32 	%f297, %f68, %f296;
	add.f32 	%f298, %f69, %f296;
	neg.f32 	%f299, %f298;
	fma.rn.f32 	%f393, %f65, %f297, %f98;
	fma.rn.f32 	%f392, %f66, %f299, %f101;
	setp.eq.s32	%p92, %r73, 0;
	mov.u32 	%r230, 10;
	mov.u32 	%r231, %r174;
	@%p92 bra 	BB3_84;

BB3_73:
	mul.f32 	%f300, %f392, %f392;
	mul.f32 	%f301, %f393, %f393;
	sub.f32 	%f302, %f301, %f300;
	mul.f32 	%f303, %f393, %f392;
	fma.rn.f32 	%f304, %f393, %f392, %f303;
	mul.f32 	%f305, %f393, %f302;
	mul.f32 	%f306, %f392, %f304;
	sub.f32 	%f307, %f305, %f306;
	mul.f32 	%f308, %f393, %f304;
	fma.rn.f32 	%f309, %f392, %f302, %f308;
	add.f32 	%f310, %f307, 0fBF800000;
	mul.f32 	%f311, %f302, 0f40400000;
	mul.f32 	%f312, %f304, 0f40400000;
	abs.f32 	%f313, %f311;
	abs.f32 	%f314, %f312;
	add.f32 	%f315, %f313, %f314;
	rcp.rn.f32 	%f316, %f315;
	mul.f32 	%f317, %f310, %f316;
	mul.f32 	%f318, %f309, %f316;
	mul.f32 	%f319, %f311, %f316;
	mul.f32 	%f320, %f312, %f316;
	mul.f32 	%f321, %f320, %f320;
	fma.rn.f32 	%f322, %f319, %f319, %f321;
	rcp.rn.f32 	%f323, %f322;
	mul.f32 	%f324, %f318, %f320;
	fma.rn.f32 	%f325, %f317, %f319, %f324;
	mul.f32 	%f326, %f323, %f325;
	mul.f32 	%f327, %f318, %f319;
	mul.f32 	%f328, %f317, %f320;
	sub.f32 	%f329, %f327, %f328;
	mul.f32 	%f330, %f323, %f329;
	sub.f32 	%f393, %f393, %f326;
	sub.f32 	%f392, %f392, %f330;
	add.s32 	%r231, %r231, 1;
	setp.ne.s32	%p93, %r231, %r230;
	@%p93 bra 	BB3_83;

	add.f32 	%f331, %f393, 0fBF800000;
	abs.f32 	%f332, %f331;
	setp.geu.f32	%p94, %f332, 0f38D1B717;
	@%p94 bra 	BB3_76;

	abs.f32 	%f333, %f392;
	setp.lt.f32	%p95, %f333, 0f38D1B717;
	mov.u32 	%r235, 1;
	@%p95 bra 	BB3_81;

BB3_76:
	add.f32 	%f334, %f393, 0f3F000000;
	abs.f32 	%f77, %f334;
	setp.geu.f32	%p96, %f77, 0f38D1B717;
	@%p96 bra 	BB3_78;

	add.f32 	%f335, %f392, 0fBF5DB3D7;
	abs.f32 	%f336, %f335;
	setp.lt.f32	%p97, %f336, 0f38D1B717;
	mov.u32 	%r235, 2;
	@%p97 bra 	BB3_81;

BB3_78:
	mov.pred 	%p136, 0;
	@%p96 bra 	BB3_80;

	add.f32 	%f337, %f392, 0f3F5DB3D7;
	abs.f32 	%f338, %f337;
	setp.lt.f32	%p136, %f338, 0f38D1B717;

BB3_80:
	selp.b32	%r235, 3, 0, %p136;

BB3_81:
	setp.ne.s32	%p100, %r235, 0;
	@%p100 bra 	BB3_91;

	add.s32 	%r49, %r39, %r230;
	mov.u32 	%r231, %r230;
	mov.u32 	%r230, %r49;

BB3_83:
	setp.lt.u32	%p101, %r231, %r73;
	@%p101 bra 	BB3_73;

BB3_84:
	add.f32 	%f339, %f393, 0fBF800000;
	abs.f32 	%f340, %f339;
	setp.geu.f32	%p102, %f340, 0f38D1B717;
	@%p102 bra 	BB3_86;

	abs.f32 	%f341, %f392;
	setp.lt.f32	%p103, %f341, 0f38D1B717;
	mov.u32 	%r235, 1;
	@%p103 bra 	BB3_91;

BB3_86:
	add.f32 	%f342, %f393, 0f3F000000;
	abs.f32 	%f80, %f342;
	setp.geu.f32	%p104, %f80, 0f38D1B717;
	@%p104 bra 	BB3_88;

	add.f32 	%f343, %f392, 0fBF5DB3D7;
	abs.f32 	%f344, %f343;
	setp.lt.f32	%p105, %f344, 0f38D1B717;
	mov.u32 	%r235, 2;
	@%p105 bra 	BB3_91;

BB3_88:
	mov.pred 	%p137, 0;
	@%p104 bra 	BB3_90;

	add.f32 	%f345, %f392, 0f3F5DB3D7;
	abs.f32 	%f346, %f345;
	setp.lt.f32	%p137, %f346, 0f38D1B717;

BB3_90:
	selp.b32	%r235, 3, 0, %p137;

BB3_91:
	cvt.rn.f32.u32	%f347, %r235;
	cvt.rzi.u32.f32	%r54, %f347;
	add.s32 	%r241, %r54, %r241;
	setp.gt.u32	%p108, %r41, 9;
	@%p108 bra 	BB3_93;

	mul.wide.u32 	%rd67, %r41, 4;
	add.s64 	%rd68, %rd1, %rd67;
	st.local.u32 	[%rd68], %r54;

BB3_93:
	setp.lt.u32	%p109, %r41, 10;
	setp.ne.s32	%p110, %r41, 0;
	and.pred  	%p111, %p109, %p110;
	setp.ne.s32	%p112, %r40, 0;
	and.pred  	%p113, %p111, %p112;
	shr.u32 	%r56, %r43, 1;
	setp.eq.s32	%p114, %r41, %r56;
	or.pred  	%p115, %p113, %p114;
	add.s32 	%r227, %r41, 1;
	mov.u32 	%r240, %r43;
	@!%p115 bra 	BB3_107;
	bra.uni 	BB3_94;

BB3_94:
	div.u32 	%r181, %r241, %r227;
	cvt.rn.f32.u32	%f81, %r181;
	setp.eq.s32	%p116, %r41, 0;
	mov.f32 	%f398, 0f00000000;
	@%p116 bra 	BB3_103;

	and.b32  	%r58, %r41, 3;
	setp.eq.s32	%p117, %r58, 0;
	mov.f32 	%f398, 0f00000000;
	mov.u32 	%r239, 0;
	@%p117 bra 	BB3_101;

	setp.eq.s32	%p118, %r58, 1;
	mov.f32 	%f395, 0f00000000;
	mov.u32 	%r237, 0;
	@%p118 bra 	BB3_100;

	setp.eq.s32	%p119, %r58, 2;
	mov.f32 	%f394, 0f00000000;
	mov.u32 	%r236, 0;
	@%p119 bra 	BB3_99;

	ld.local.u32 	%r186, [%rd1];
	cvt.rn.f32.u32	%f352, %r186;
	sub.f32 	%f353, %f352, %f81;
	fma.rn.f32 	%f394, %f353, %f353, 0f00000000;
	mov.u32 	%r236, 1;

BB3_99:
	mul.wide.u32 	%rd71, %r236, 4;
	add.s64 	%rd72, %rd1, %rd71;
	ld.local.u32 	%r187, [%rd72];
	cvt.rn.f32.u32	%f354, %r187;
	sub.f32 	%f355, %f354, %f81;
	fma.rn.f32 	%f395, %f355, %f355, %f394;
	add.s32 	%r237, %r236, 1;

BB3_100:
	mul.wide.u32 	%rd75, %r237, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.local.u32 	%r188, [%rd76];
	cvt.rn.f32.u32	%f356, %r188;
	sub.f32 	%f357, %f356, %f81;
	fma.rn.f32 	%f398, %f357, %f357, %f395;
	add.s32 	%r239, %r237, 1;

BB3_101:
	setp.lt.u32	%p120, %r41, 4;
	@%p120 bra 	BB3_103;

BB3_102:
	mul.wide.u32 	%rd77, %r239, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.local.u32 	%r189, [%rd78];
	cvt.rn.f32.u32	%f358, %r189;
	sub.f32 	%f359, %f358, %f81;
	fma.rn.f32 	%f360, %f359, %f359, %f398;
	add.s32 	%r190, %r239, 1;
	mul.wide.u32 	%rd79, %r190, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.local.u32 	%r191, [%rd80];
	cvt.rn.f32.u32	%f361, %r191;
	sub.f32 	%f362, %f361, %f81;
	fma.rn.f32 	%f363, %f362, %f362, %f360;
	add.s32 	%r192, %r239, 2;
	mul.wide.u32 	%rd81, %r192, 4;
	add.s64 	%rd82, %rd1, %rd81;
	ld.local.u32 	%r193, [%rd82];
	cvt.rn.f32.u32	%f364, %r193;
	sub.f32 	%f365, %f364, %f81;
	fma.rn.f32 	%f366, %f365, %f365, %f363;
	add.s32 	%r194, %r239, 3;
	mul.wide.u32 	%rd83, %r194, 4;
	add.s64 	%rd84, %rd1, %rd83;
	ld.local.u32 	%r195, [%rd84];
	cvt.rn.f32.u32	%f367, %r195;
	sub.f32 	%f368, %f367, %f81;
	fma.rn.f32 	%f398, %f368, %f368, %f366;
	add.s32 	%r239, %r239, 4;
	setp.lt.u32	%p121, %r239, %r41;
	@%p121 bra 	BB3_102;

BB3_103:
	add.s32 	%r196, %r41, -1;
	cvt.rn.f32.u32	%f369, %r196;
	div.rn.f32 	%f370, %f398, %f369;
	div.rn.f32 	%f91, %f370, %f81;
	setp.ne.s32	%p122, %r41, 1;
	@%p122 bra 	BB3_105;

	// inline asm
	activemask.b32 %r197;
	// inline asm
	ld.local.v2.u32 	{%r199, %r200}, [%rd1];
	setp.eq.s32	%p123, %r199, %r200;
	vote.sync.all.pred 	%p124, %p123, %r197;
	mov.u32 	%r240, 2;
	@%p124 bra 	BB3_107;

BB3_105:
	// inline asm
	activemask.b32 %r204;
	// inline asm
	setp.lt.f32	%p125, %f91, 0f3C23D70A;
	vote.sync.all.pred 	%p126, %p125, %r204;
	mov.u32 	%r240, %r227;
	@%p126 bra 	BB3_107;

	// inline asm
	activemask.b32 %r206;
	// inline asm
	setp.le.f32	%p127, %f91, 0f3F800000;
	vote.sync.all.pred 	%p128, %p127, %r206;
	setp.ge.u32	%p129, %r41, %r56;
	and.pred  	%p130, %p128, %p129;
	selp.b32	%r240, %r227, %r43, %p130;

BB3_107:
	cvt.rn.f32.u32	%f399, %r240;
	setp.lt.u32	%p131, %r227, %r240;
	@%p131 bra 	BB3_72;
	bra.uni 	BB3_108;

BB3_18:
	shr.u32 	%r123, %r74, 5;
	and.b32  	%r124, %r123, 1;
	setp.eq.b32	%p38, %r124, 1;
	not.pred 	%p39, %p38;
	setp.eq.s16	%p40, %rs8, 0;
	mov.f32 	%f387, 0f00000000;
	mov.u16 	%rs9, 1;
	or.pred  	%p41, %p40, %p39;
	@%p41 bra 	BB3_109;

	setp.lt.f32	%p42, %f7, 0f3F800000;
	mov.f32 	%f387, 0f00000000;
	mov.f32 	%f389, %f387;
	@%p42 bra 	BB3_64;

	abs.f32 	%f200, %f7;
	mov.b32 	 %r125, %f7;
	and.b32  	%r126, %r125, -2147483648;
	or.b32  	%r127, %r126, 1056964608;
	mov.b32 	 %f201, %r127;
	add.f32 	%f202, %f7, %f201;
	cvt.rzi.f32.f32	%f203, %f202;
	setp.gt.f32	%p43, %f200, 0f4B000000;
	selp.f32	%f378, %f7, %f203, %p43;
	setp.geu.f32	%p44, %f200, 0f3F000000;
	@%p44 bra 	BB3_22;

	cvt.rzi.f32.f32	%f378, %f7;

BB3_22:
	cvt.rn.f32.u32	%f204, %r71;
	sub.f32 	%f205, %f100, %f98;
	div.rn.f32 	%f27, %f205, %f204;
	cvt.rn.f32.u32	%f206, %r72;
	sub.f32 	%f207, %f101, %f99;
	div.rn.f32 	%f28, %f207, %f206;
	cvt.rzi.u32.f32	%r224, %f378;
	setp.lt.u32	%p45, %r224, 65;
	@%p45 bra 	BB3_24;

	mov.u64 	%rd29, $str7;
	cvta.global.u64 	%rd30, %rd29;
	mov.u64 	%rd31, $str1;
	cvta.global.u64 	%rd32, %rd31;
	mov.u32 	%r128, 113;
	mov.u64 	%rd33, 0;
	mov.u64 	%rd34, 2;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd30;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd32;
	.param .b32 param2;
	st.param.b32	[param2+0], %r128;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd33;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd34;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 8

BB3_24:
	setp.eq.s32	%p46, %r224, 0;
	cvt.rn.f32.u32	%f387, %r224;
	mov.u32 	%r225, 0;
	@%p46 bra 	BB3_25;

	cvt.rn.f32.u32	%f30, %r3;
	cvt.rn.f32.u32	%f31, %r4;
	mul.wide.u32 	%rd35, %r73, -858993459;
	shr.u64 	%rd36, %rd35, 35;
	cvt.u32.u64	%r7, %rd36;
	and.b32  	%r8, %r74, 1;
	mov.u32 	%r132, 0;
	mov.u32 	%r211, %r132;
	mov.u32 	%r225, %r132;

BB3_27:
	mov.u32 	%r11, %r224;
	mov.u32 	%r9, %r211;
	cvt.rn.f32.u32	%f208, %r9;
	div.rn.f32 	%f209, %f208, %f387;
	add.f32 	%f210, %f30, %f209;
	add.f32 	%f211, %f31, %f209;
	neg.f32 	%f212, %f211;
	fma.rn.f32 	%f381, %f27, %f210, %f98;
	fma.rn.f32 	%f380, %f28, %f212, %f101;
	setp.eq.s32	%p47, %r73, 0;
	mov.u32 	%r214, 10;
	mov.u32 	%r215, %r132;
	@%p47 bra 	BB3_39;

BB3_28:
	mul.f32 	%f213, %f380, %f380;
	mul.f32 	%f214, %f381, %f381;
	sub.f32 	%f215, %f214, %f213;
	mul.f32 	%f216, %f381, %f380;
	fma.rn.f32 	%f217, %f381, %f380, %f216;
	mul.f32 	%f218, %f381, %f215;
	mul.f32 	%f219, %f380, %f217;
	sub.f32 	%f220, %f218, %f219;
	mul.f32 	%f221, %f381, %f217;
	fma.rn.f32 	%f222, %f380, %f215, %f221;
	add.f32 	%f223, %f220, 0fBF800000;
	mul.f32 	%f224, %f215, 0f40400000;
	mul.f32 	%f225, %f217, 0f40400000;
	abs.f32 	%f226, %f224;
	abs.f32 	%f227, %f225;
	add.f32 	%f228, %f226, %f227;
	rcp.rn.f32 	%f229, %f228;
	mul.f32 	%f230, %f223, %f229;
	mul.f32 	%f231, %f222, %f229;
	mul.f32 	%f232, %f224, %f229;
	mul.f32 	%f233, %f225, %f229;
	mul.f32 	%f234, %f233, %f233;
	fma.rn.f32 	%f235, %f232, %f232, %f234;
	rcp.rn.f32 	%f236, %f235;
	mul.f32 	%f237, %f231, %f233;
	fma.rn.f32 	%f238, %f230, %f232, %f237;
	mul.f32 	%f239, %f236, %f238;
	mul.f32 	%f240, %f231, %f232;
	mul.f32 	%f241, %f230, %f233;
	sub.f32 	%f242, %f240, %f241;
	mul.f32 	%f243, %f236, %f242;
	sub.f32 	%f381, %f381, %f239;
	sub.f32 	%f380, %f380, %f243;
	add.s32 	%r215, %r215, 1;
	setp.ne.s32	%p48, %r215, %r214;
	@%p48 bra 	BB3_38;

	add.f32 	%f244, %f381, 0fBF800000;
	abs.f32 	%f245, %f244;
	setp.geu.f32	%p49, %f245, 0f38D1B717;
	@%p49 bra 	BB3_31;

	abs.f32 	%f246, %f380;
	setp.lt.f32	%p50, %f246, 0f38D1B717;
	mov.u32 	%r219, 1;
	@%p50 bra 	BB3_36;

BB3_31:
	add.f32 	%f247, %f381, 0f3F000000;
	abs.f32 	%f39, %f247;
	setp.geu.f32	%p51, %f39, 0f38D1B717;
	@%p51 bra 	BB3_33;

	add.f32 	%f248, %f380, 0fBF5DB3D7;
	abs.f32 	%f249, %f248;
	setp.lt.f32	%p52, %f249, 0f38D1B717;
	mov.u32 	%r219, 2;
	@%p52 bra 	BB3_36;

BB3_33:
	mov.pred 	%p134, 0;
	@%p51 bra 	BB3_35;

	add.f32 	%f250, %f380, 0f3F5DB3D7;
	abs.f32 	%f251, %f250;
	setp.lt.f32	%p134, %f251, 0f38D1B717;

BB3_35:
	selp.b32	%r219, 3, 0, %p134;

BB3_36:
	setp.ne.s32	%p55, %r219, 0;
	@%p55 bra 	BB3_46;

	add.s32 	%r17, %r7, %r214;
	mov.u32 	%r215, %r214;
	mov.u32 	%r214, %r17;

BB3_38:
	setp.lt.u32	%p56, %r215, %r73;
	@%p56 bra 	BB3_28;

BB3_39:
	add.f32 	%f252, %f381, 0fBF800000;
	abs.f32 	%f253, %f252;
	setp.geu.f32	%p57, %f253, 0f38D1B717;
	@%p57 bra 	BB3_41;

	abs.f32 	%f254, %f380;
	setp.lt.f32	%p58, %f254, 0f38D1B717;
	mov.u32 	%r219, 1;
	@%p58 bra 	BB3_46;

BB3_41:
	add.f32 	%f255, %f381, 0f3F000000;
	abs.f32 	%f42, %f255;
	setp.geu.f32	%p59, %f42, 0f38D1B717;
	@%p59 bra 	BB3_43;

	add.f32 	%f256, %f380, 0fBF5DB3D7;
	abs.f32 	%f257, %f256;
	setp.lt.f32	%p60, %f257, 0f38D1B717;
	mov.u32 	%r219, 2;
	@%p60 bra 	BB3_46;

BB3_43:
	mov.pred 	%p135, 0;
	@%p59 bra 	BB3_45;

	add.f32 	%f258, %f380, 0f3F5DB3D7;
	abs.f32 	%f259, %f258;
	setp.lt.f32	%p135, %f259, 0f38D1B717;

BB3_45:
	selp.b32	%r219, 3, 0, %p135;

BB3_46:
	cvt.rn.f32.u32	%f260, %r219;
	cvt.rzi.u32.f32	%r22, %f260;
	add.s32 	%r225, %r22, %r225;
	setp.gt.u32	%p63, %r9, 9;
	@%p63 bra 	BB3_48;

	mul.wide.u32 	%rd39, %r9, 4;
	add.s64 	%rd40, %rd1, %rd39;
	st.local.u32 	[%rd40], %r22;

BB3_48:
	setp.lt.u32	%p64, %r9, 10;
	setp.ne.s32	%p65, %r9, 0;
	and.pred  	%p66, %p64, %p65;
	setp.ne.s32	%p67, %r8, 0;
	and.pred  	%p68, %p66, %p67;
	shr.u32 	%r24, %r11, 1;
	setp.eq.s32	%p69, %r9, %r24;
	or.pred  	%p70, %p68, %p69;
	add.s32 	%r211, %r9, 1;
	mov.u32 	%r224, %r11;
	@!%p70 bra 	BB3_62;
	bra.uni 	BB3_49;

BB3_49:
	div.u32 	%r139, %r225, %r211;
	cvt.rn.f32.u32	%f43, %r139;
	setp.eq.s32	%p71, %r9, 0;
	mov.f32 	%f386, 0f00000000;
	@%p71 bra 	BB3_58;

	and.b32  	%r26, %r9, 3;
	setp.eq.s32	%p72, %r26, 0;
	mov.f32 	%f386, 0f00000000;
	mov.u32 	%r223, 0;
	@%p72 bra 	BB3_56;

	setp.eq.s32	%p73, %r26, 1;
	mov.f32 	%f383, 0f00000000;
	mov.u32 	%r221, 0;
	@%p73 bra 	BB3_55;

	setp.eq.s32	%p74, %r26, 2;
	mov.f32 	%f382, 0f00000000;
	mov.u32 	%r220, 0;
	@%p74 bra 	BB3_54;

	ld.local.u32 	%r144, [%rd1];
	cvt.rn.f32.u32	%f265, %r144;
	sub.f32 	%f266, %f265, %f43;
	fma.rn.f32 	%f382, %f266, %f266, 0f00000000;
	mov.u32 	%r220, 1;

BB3_54:
	mul.wide.u32 	%rd43, %r220, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.local.u32 	%r145, [%rd44];
	cvt.rn.f32.u32	%f267, %r145;
	sub.f32 	%f268, %f267, %f43;
	fma.rn.f32 	%f383, %f268, %f268, %f382;
	add.s32 	%r221, %r220, 1;

BB3_55:
	mul.wide.u32 	%rd47, %r221, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.local.u32 	%r146, [%rd48];
	cvt.rn.f32.u32	%f269, %r146;
	sub.f32 	%f270, %f269, %f43;
	fma.rn.f32 	%f386, %f270, %f270, %f383;
	add.s32 	%r223, %r221, 1;

BB3_56:
	setp.lt.u32	%p75, %r9, 4;
	@%p75 bra 	BB3_58;

BB3_57:
	mul.wide.u32 	%rd49, %r223, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.local.u32 	%r147, [%rd50];
	cvt.rn.f32.u32	%f271, %r147;
	sub.f32 	%f272, %f271, %f43;
	fma.rn.f32 	%f273, %f272, %f272, %f386;
	add.s32 	%r148, %r223, 1;
	mul.wide.u32 	%rd51, %r148, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.local.u32 	%r149, [%rd52];
	cvt.rn.f32.u32	%f274, %r149;
	sub.f32 	%f275, %f274, %f43;
	fma.rn.f32 	%f276, %f275, %f275, %f273;
	add.s32 	%r150, %r223, 2;
	mul.wide.u32 	%rd53, %r150, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.local.u32 	%r151, [%rd54];
	cvt.rn.f32.u32	%f277, %r151;
	sub.f32 	%f278, %f277, %f43;
	fma.rn.f32 	%f279, %f278, %f278, %f276;
	add.s32 	%r152, %r223, 3;
	mul.wide.u32 	%rd55, %r152, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.local.u32 	%r153, [%rd56];
	cvt.rn.f32.u32	%f280, %r153;
	sub.f32 	%f281, %f280, %f43;
	fma.rn.f32 	%f386, %f281, %f281, %f279;
	add.s32 	%r223, %r223, 4;
	setp.lt.u32	%p76, %r223, %r9;
	@%p76 bra 	BB3_57;

BB3_58:
	add.s32 	%r154, %r9, -1;
	cvt.rn.f32.u32	%f282, %r154;
	div.rn.f32 	%f283, %f386, %f282;
	div.rn.f32 	%f53, %f283, %f43;
	setp.ne.s32	%p77, %r9, 1;
	@%p77 bra 	BB3_60;

	// inline asm
	activemask.b32 %r155;
	// inline asm
	ld.local.v2.u32 	{%r157, %r158}, [%rd1];
	setp.eq.s32	%p78, %r157, %r158;
	vote.sync.all.pred 	%p79, %p78, %r155;
	mov.u32 	%r224, 2;
	@%p79 bra 	BB3_62;

BB3_60:
	// inline asm
	activemask.b32 %r162;
	// inline asm
	setp.lt.f32	%p80, %f53, 0f3C23D70A;
	vote.sync.all.pred 	%p81, %p80, %r162;
	mov.u32 	%r224, %r211;
	@%p81 bra 	BB3_62;

	// inline asm
	activemask.b32 %r164;
	// inline asm
	setp.le.f32	%p82, %f53, 0f3F800000;
	vote.sync.all.pred 	%p83, %p82, %r164;
	setp.ge.u32	%p84, %r9, %r24;
	and.pred  	%p85, %p83, %p84;
	selp.b32	%r224, %r211, %r11, %p85;

BB3_62:
	cvt.rn.f32.u32	%f387, %r224;
	setp.lt.u32	%p86, %r211, %r224;
	@%p86 bra 	BB3_27;
	bra.uni 	BB3_63;

BB3_70:
	mov.u32 	%r240, %r241;

BB3_108:
	div.u32 	%r208, %r241, %r240;
	cvt.rn.f32.u32	%f400, %r208;
	mov.f32 	%f387, 0f00000000;
	mov.u16 	%rs9, 0;
	bra.uni 	BB3_109;

BB3_25:
	mov.u32 	%r224, %r225;

BB3_63:
	div.u32 	%r166, %r225, %r224;
	cvt.rn.f32.u32	%f389, %r166;

BB3_64:
	mul.f32 	%f284, %f399, 0f3F400000;
	add.f32 	%f399, %f284, %f387;
	mul.f32 	%f285, %f387, %f389;
	fma.rn.f32 	%f286, %f400, %f284, %f285;
	div.rn.f32 	%f400, %f286, %f399;

BB3_109:
	mul.lo.s32 	%r209, %r4, %r70;
	cvt.u64.u32	%rd85, %r209;
	cvta.to.global.u64 	%rd86, %rd3;
	add.s64 	%rd87, %rd86, %rd85;
	mul.wide.u32 	%rd88, %r3, 16;
	add.s64 	%rd89, %rd87, %rd88;
	st.global.f32 	[%rd89], %f400;
	st.global.f32 	[%rd89+4], %f399;
	st.global.f32 	[%rd89+12], %f387;
	st.global.u8 	[%rd89+8], %rs9;
	setp.gt.f32	%p132, %f399, 0f00000000;
	@%p132 bra 	BB3_111;

	mov.u64 	%rd90, $str6;
	cvta.global.u64 	%rd91, %rd90;
	mov.u64 	%rd92, $str1;
	cvta.global.u64 	%rd93, %rd92;
	mov.u32 	%r210, 358;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd95, 2;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd91;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd93;
	.param .b32 param2;
	st.param.b32	[param2+0], %r210;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd94;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd95;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 10

BB3_111:
	ret;
}

	// .globl	fractalRenderAdvancedDouble
.visible .entry fractalRenderAdvancedDouble(
	.param .u64 fractalRenderAdvancedDouble_param_0,
	.param .u32 fractalRenderAdvancedDouble_param_1,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_2[8],
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_3[32],
	.param .u32 fractalRenderAdvancedDouble_param_4,
	.param .f32 fractalRenderAdvancedDouble_param_5,
	.param .u32 fractalRenderAdvancedDouble_param_6,
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_7[32],
	.param .u64 fractalRenderAdvancedDouble_param_8,
	.param .u32 fractalRenderAdvancedDouble_param_9,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot4[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<138>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<147>;
	.reg .b32 	%r<256>;
	.reg .f64 	%fd<256>;
	.reg .b64 	%rd<96>;


	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd3, [fractalRenderAdvancedDouble_param_0];
	ld.param.u32 	%r72, [fractalRenderAdvancedDouble_param_2+4];
	ld.param.u32 	%r71, [fractalRenderAdvancedDouble_param_2];
	ld.param.f64 	%fd58, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd57, [fractalRenderAdvancedDouble_param_3+16];
	ld.param.f64 	%fd56, [fractalRenderAdvancedDouble_param_3+8];
	ld.param.f64 	%fd55, [fractalRenderAdvancedDouble_param_3];
	ld.param.u32 	%r73, [fractalRenderAdvancedDouble_param_4];
	ld.param.f32 	%f7, [fractalRenderAdvancedDouble_param_5];
	ld.param.u32 	%r74, [fractalRenderAdvancedDouble_param_6];
	ld.param.f64 	%fd62, [fractalRenderAdvancedDouble_param_7+24];
	ld.param.f64 	%fd61, [fractalRenderAdvancedDouble_param_7+16];
	ld.param.f64 	%fd60, [fractalRenderAdvancedDouble_param_7+8];
	ld.param.f64 	%fd59, [fractalRenderAdvancedDouble_param_7];
	ld.param.u64 	%rd4, [fractalRenderAdvancedDouble_param_8];
	ld.param.u32 	%r75, [fractalRenderAdvancedDouble_param_9];
	ld.param.u32 	%r77, [fractalRenderAdvancedDouble_param_10+4];
	ld.param.u32 	%r76, [fractalRenderAdvancedDouble_param_10];
	mov.u32 	%r78, %ntid.x;
	setp.eq.s32	%p11, %r78, 32;
	@%p11 bra 	BB4_2;

	mov.u64 	%rd5, $str;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, $str1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r79, 59;
	mov.u64 	%rd9, 0;
	mov.u64 	%rd10, 2;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b32 param2;
	st.param.b32	[param2+0], %r79;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 11

BB4_2:
	mov.u32 	%r80, %tid.y;
	mov.u32 	%r82, %tid.x;
	mad.lo.s32 	%r83, %r78, %r80, %r82;
	and.b32  	%r84, %r83, 15;
	shl.b32 	%r85, %r78, 2;
	rem.u32 	%r86, %r83, %r85;
	sub.s32 	%r87, %r86, %r84;
	shr.u32 	%r88, %r87, 2;
	and.b32  	%r89, %r83, 3;
	add.s32 	%r90, %r88, %r89;
	div.u32 	%r91, %r83, %r85;
	shl.b32 	%r92, %r91, 2;
	bfe.u32 	%r93, %r83, 2, 2;
	add.s32 	%r94, %r92, %r93;
	mov.u32 	%r95, %ctaid.x;
	mad.lo.s32 	%r3, %r95, %r78, %r90;
	mov.u32 	%r96, %ctaid.y;
	mov.u32 	%r97, %ntid.y;
	mad.lo.s32 	%r4, %r96, %r97, %r94;
	setp.lt.u32	%p12, %r3, %r71;
	setp.gt.u32	%p13, %r72, %r4;
	and.pred  	%p14, %p12, %p13;
	@!%p14 bra 	BB4_109;
	bra.uni 	BB4_3;

BB4_3:
	and.b32  	%r98, %r74, 20;
	setp.eq.s32	%p15, %r98, 20;
	setp.ge.f32	%p16, %f7, 0f3F800000;
	and.pred  	%p17, %p15, %p16;
	mov.u16 	%rs9, 0;
	@!%p17 bra 	BB4_9;
	bra.uni 	BB4_4;

BB4_4:
	and.b32  	%r99, %r3, -8;
	cvt.rn.f32.u32	%f39, %r99;
	and.b32  	%r100, %r4, -4;
	cvt.rn.f32.u32	%f40, %r100;
	cvt.rn.f32.u32	%f41, %r76;
	sub.f32 	%f42, %f41, %f39;
	cvt.rn.f32.u32	%f43, %r77;
	sub.f32 	%f44, %f43, %f40;
	mul.f32 	%f45, %f44, %f44;
	fma.rn.f32 	%f46, %f42, %f42, %f45;
	sqrt.rn.f32 	%f47, %f46;
	mul.f32 	%f48, %f47, 0f3CD94079;
	ld.global.f32 	%f49, [screenDistance];
	div.rn.f32 	%f1, %f48, %f49;
	abs.f32 	%f2, %f1;
	setp.leu.f32	%p18, %f2, 0f3F800000;
	mov.f32 	%f134, %f2;
	@%p18 bra 	BB4_6;

	rcp.rn.f32 	%f134, %f2;

BB4_6:
	mul.rn.f32 	%f50, %f134, %f134;
	mov.f32 	%f51, 0fC0B59883;
	mov.f32 	%f52, 0fBF52C7EA;
	fma.rn.f32 	%f53, %f50, %f52, %f51;
	mov.f32 	%f54, 0fC0D21907;
	fma.rn.f32 	%f55, %f53, %f50, %f54;
	mul.f32 	%f56, %f50, %f55;
	mul.f32 	%f57, %f134, %f56;
	add.f32 	%f58, %f50, 0f41355DC0;
	mov.f32 	%f59, 0f41E6BD60;
	fma.rn.f32 	%f60, %f58, %f50, %f59;
	mov.f32 	%f61, 0f419D92C8;
	fma.rn.f32 	%f62, %f60, %f50, %f61;
	rcp.rn.f32 	%f63, %f62;
	fma.rn.f32 	%f64, %f57, %f63, %f134;
	mov.f32 	%f65, 0f3FC90FDB;
	sub.f32 	%f66, %f65, %f64;
	setp.gt.f32	%p19, %f2, 0f3F800000;
	selp.f32	%f67, %f66, %f64, %p19;
	mov.b32 	 %r101, %f67;
	mov.b32 	 %r102, %f1;
	and.b32  	%r103, %r102, -2147483648;
	or.b32  	%r104, %r101, %r103;
	mov.b32 	 %f68, %r104;
	setp.gtu.f32	%p20, %f2, 0f7F800000;
	selp.f32	%f69, %f67, %f68, %p20;
	mul.f32 	%f70, %f69, 0f43340000;
	div.rn.f32 	%f5, %f70, 0f40490FDB;
	setp.ge.f32	%p21, %f5, 0f00000000;
	@%p21 bra 	BB4_8;

	mov.u64 	%rd11, $str5;
	cvta.global.u64 	%rd12, %rd11;
	mov.u64 	%rd13, $str1;
	cvta.global.u64 	%rd14, %rd13;
	mov.u32 	%r105, 245;
	mov.u64 	%rd15, 0;
	mov.u64 	%rd16, 2;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd14;
	.param .b32 param2;
	st.param.b32	[param2+0], %r105;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd15;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd16;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 12

BB4_8:
	fma.rn.f32 	%f71, %f5, 0fBC964FDA, 0f3F8CEADD;
	setp.gtu.f32	%p22, %f5, 0f40B00000;
	setp.le.f32	%p23, %f5, 0f40B00000;
	selp.u16	%rs9, 1, 0, %p23;
	selp.f32	%f72, %f71, 0f3F800000, %p22;
	mul.f32 	%f7, %f72, %f7;

BB4_9:
	and.b32  	%r106, %r74, 8;
	setp.eq.s32	%p25, %r106, 0;
	mov.pred 	%p133, -1;
	mov.f32 	%f144, 0f00000000;
	@%p25 bra 	BB4_10;

	sub.s32 	%r107, %r72, %r4;
	cvt.rn.f64.u32	%fd63, %r107;
	cvt.rn.f64.u32	%fd64, %r71;
	cvt.rn.f64.u32	%fd65, %r3;
	div.rn.f64 	%fd66, %fd65, %fd64;
	cvt.rn.f64.u32	%fd67, %r72;
	div.rn.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd57, %fd55;
	sub.f64 	%fd70, %fd58, %fd56;
	fma.rn.f64 	%fd71, %fd69, %fd66, %fd55;
	fma.rn.f64 	%fd72, %fd70, %fd68, %fd56;
	sub.f64 	%fd73, %fd71, %fd59;
	sub.f64 	%fd74, %fd72, %fd60;
	sub.f64 	%fd75, %fd61, %fd59;
	div.rn.f64 	%fd76, %fd73, %fd75;
	sub.f64 	%fd77, %fd62, %fd60;
	div.rn.f64 	%fd78, %fd74, %fd77;
	cvt.rn.f32.f64	%f75, %fd76;
	cvt.rn.f32.f64	%f76, %fd78;
	cvt.rn.f32.u32	%f77, %r71;
	mul.f32 	%f8, %f77, %f75;
	cvt.rn.f32.u32	%f78, %r72;
	mul.f32 	%f79, %f78, %f76;
	sub.f32 	%f9, %f78, %f79;
	abs.f32 	%f80, %f8;
	mov.b32 	 %r108, %f8;
	and.b32  	%r109, %r108, -2147483648;
	or.b32  	%r110, %r109, 1056964608;
	mov.b32 	 %f81, %r110;
	add.f32 	%f82, %f8, %f81;
	cvt.rzi.f32.f32	%f83, %f82;
	setp.gt.f32	%p26, %f80, 0f4B000000;
	selp.f32	%f136, %f8, %f83, %p26;
	setp.geu.f32	%p27, %f80, 0f3F000000;
	@%p27 bra 	BB4_13;

	cvt.rzi.f32.f32	%f136, %f8;

BB4_13:
	cvt.rzi.s32.f32	%r5, %f136;
	mov.b32 	 %r111, %f9;
	and.b32  	%r112, %r111, -2147483648;
	or.b32  	%r113, %r112, 1056964608;
	mov.b32 	 %f84, %r113;
	add.f32 	%f85, %f9, %f84;
	cvt.rzi.f32.f32	%f86, %f85;
	abs.f32 	%f87, %f9;
	setp.gt.f32	%p28, %f87, 0f4B000000;
	selp.f32	%f137, %f9, %f86, %p28;
	setp.geu.f32	%p29, %f87, 0f3F000000;
	@%p29 bra 	BB4_15;

	cvt.rzi.f32.f32	%f137, %f9;

BB4_15:
	add.s32 	%r114, %r71, -2;
	setp.lt.u32	%p31, %r5, %r114;
	setp.gt.s32	%p32, %r5, 1;
	and.pred  	%p33, %p32, %p31;
	cvt.rzi.s32.f32	%r115, %f137;
	setp.gt.s32	%p34, %r115, 1;
	and.pred  	%p35, %p33, %p34;
	add.s32 	%r116, %r72, -2;
	setp.lt.u32	%p36, %r115, %r116;
	and.pred  	%p37, %p36, %p35;
	mov.f32 	%f139, %f144;
	@!%p37 bra 	BB4_17;
	bra.uni 	BB4_16;

BB4_16:
	cvt.rmi.f32.f32	%f90, %f8;
	cvt.rzi.u32.f32	%r117, %f90;
	cvt.rmi.f32.f32	%f91, %f9;
	cvt.rzi.u32.f32	%r118, %f91;
	cvt.rn.f32.u32	%f92, %r117;
	sub.f32 	%f93, %f8, %f92;
	cvt.rn.f32.u32	%f94, %r118;
	sub.f32 	%f95, %f9, %f94;
	mul.lo.s32 	%r119, %r118, %r75;
	cvt.u64.u32	%rd17, %r119;
	cvta.to.global.u64 	%rd18, %rd4;
	add.s64 	%rd19, %rd18, %rd17;
	mul.wide.u32 	%rd20, %r117, 16;
	add.s64 	%rd21, %rd19, %rd20;
	add.s32 	%r120, %r117, 1;
	mul.wide.u32 	%rd22, %r120, 16;
	add.s64 	%rd23, %rd19, %rd22;
	add.s32 	%r121, %r118, 1;
	mul.lo.s32 	%r122, %r121, %r75;
	cvt.u64.u32	%rd24, %r122;
	add.s64 	%rd25, %rd18, %rd24;
	add.s64 	%rd26, %rd25, %rd20;
	add.s64 	%rd27, %rd25, %rd22;
	mov.f32 	%f96, 0f3F800000;
	sub.f32 	%f97, %f96, %f93;
	ld.global.f32 	%f98, [%rd21];
	ld.global.f32 	%f99, [%rd23];
	mul.f32 	%f100, %f93, %f99;
	fma.rn.f32 	%f101, %f98, %f97, %f100;
	sub.f32 	%f102, %f96, %f95;
	ld.global.f32 	%f103, [%rd26];
	ld.global.f32 	%f104, [%rd27];
	mul.f32 	%f105, %f93, %f104;
	fma.rn.f32 	%f106, %f97, %f103, %f105;
	mul.f32 	%f107, %f95, %f106;
	fma.rn.f32 	%f144, %f102, %f101, %f107;
	ld.global.f32 	%f108, [%rd21+4];
	ld.global.f32 	%f109, [%rd23+4];
	mul.f32 	%f110, %f93, %f109;
	fma.rn.f32 	%f111, %f97, %f108, %f110;
	ld.global.f32 	%f112, [%rd26+4];
	ld.global.f32 	%f113, [%rd27+4];
	mul.f32 	%f114, %f93, %f113;
	fma.rn.f32 	%f115, %f97, %f112, %f114;
	mul.f32 	%f116, %f95, %f115;
	fma.rn.f32 	%f139, %f102, %f111, %f116;
	cvt.f64.f32	%fd79, %f139;
	setp.lt.f64	%p133, %fd79, 0d3FB999999999999A;
	bra.uni 	BB4_17;

BB4_10:
	mov.f32 	%f139, %f144;

BB4_17:
	add.u64 	%rd28, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd28;
	@%p133 bra 	BB4_64;
	bra.uni 	BB4_18;

BB4_64:
	setp.lt.f32	%p87, %f7, 0f3F800000;
	selp.f32	%f29, 0f3F800000, %f7, %p87;
	abs.f32 	%f128, %f29;
	mov.b32 	 %r167, %f29;
	and.b32  	%r168, %r167, -2147483648;
	or.b32  	%r169, %r168, 1056964608;
	mov.b32 	 %f129, %r169;
	add.f32 	%f130, %f29, %f129;
	cvt.rzi.f32.f32	%f131, %f130;
	setp.gt.f32	%p88, %f128, 0f4B000000;
	selp.f32	%f143, %f29, %f131, %p88;
	setp.geu.f32	%p89, %f128, 0f3F000000;
	@%p89 bra 	BB4_66;

	cvt.rzi.f32.f32	%f143, %f29;

BB4_66:
	cvt.rn.f64.u32	%fd160, %r71;
	sub.f64 	%fd161, %fd57, %fd55;
	div.rn.f64 	%fd30, %fd161, %fd160;
	cvt.rn.f64.u32	%fd162, %r72;
	sub.f64 	%fd163, %fd58, %fd56;
	div.rn.f64 	%fd31, %fd163, %fd162;
	cvt.rzi.u32.f32	%r38, %f143;
	setp.lt.u32	%p90, %r38, 65;
	@%p90 bra 	BB4_68;

	mov.u64 	%rd57, $str7;
	cvta.global.u64 	%rd58, %rd57;
	mov.u64 	%rd59, $str1;
	cvta.global.u64 	%rd60, %rd59;
	mov.u32 	%r170, 113;
	mov.u64 	%rd61, 0;
	mov.u64 	%rd62, 2;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd58;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd60;
	.param .b32 param2;
	st.param.b32	[param2+0], %r170;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd61;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd62;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 14

BB4_68:
	setp.eq.s32	%p91, %r38, 0;
	mov.u32 	%r254, 0;
	mov.u32 	%r253, %r254;
	@%p91 bra 	BB4_106;

	cvt.rn.f64.u32	%fd32, %r3;
	cvt.rn.f64.u32	%fd33, %r4;
	mul.wide.u32 	%rd63, %r73, -858993459;
	shr.u64 	%rd64, %rd63, 35;
	cvt.u32.u64	%r39, %rd64;
	and.b32  	%r40, %r74, 1;
	mov.u32 	%r174, 0;
	mov.u32 	%r240, %r174;
	mov.u32 	%r254, %r174;
	mov.u32 	%r253, %r38;

BB4_70:
	mov.u32 	%r43, %r253;
	mov.u32 	%r41, %r240;
	cvt.rn.f64.u32	%fd164, %r43;
	cvt.rn.f64.u32	%fd165, %r41;
	div.rn.f64 	%fd166, %fd165, %fd164;
	add.f64 	%fd167, %fd32, %fd166;
	add.f64 	%fd168, %fd33, %fd166;
	neg.f64 	%fd169, %fd168;
	fma.rn.f64 	%fd250, %fd30, %fd167, %fd55;
	fma.rn.f64 	%fd249, %fd31, %fd169, %fd58;
	setp.eq.s32	%p92, %r73, 0;
	mov.u32 	%r243, 10;
	mov.u32 	%r244, %r174;
	@%p92 bra 	BB4_82;

BB4_71:
	mul.f64 	%fd170, %fd249, %fd249;
	mul.f64 	%fd171, %fd250, %fd250;
	sub.f64 	%fd172, %fd171, %fd170;
	mul.f64 	%fd173, %fd250, %fd249;
	fma.rn.f64 	%fd174, %fd250, %fd249, %fd173;
	mul.f64 	%fd175, %fd250, %fd172;
	mul.f64 	%fd176, %fd249, %fd174;
	sub.f64 	%fd177, %fd175, %fd176;
	mul.f64 	%fd178, %fd250, %fd174;
	fma.rn.f64 	%fd179, %fd249, %fd172, %fd178;
	add.f64 	%fd180, %fd177, 0dBFF0000000000000;
	mul.f64 	%fd181, %fd172, 0d4008000000000000;
	mul.f64 	%fd182, %fd174, 0d4008000000000000;
	abs.f64 	%fd183, %fd181;
	abs.f64 	%fd184, %fd182;
	add.f64 	%fd185, %fd183, %fd184;
	rcp.rn.f64 	%fd186, %fd185;
	mul.f64 	%fd187, %fd180, %fd186;
	mul.f64 	%fd188, %fd179, %fd186;
	mul.f64 	%fd189, %fd181, %fd186;
	mul.f64 	%fd190, %fd182, %fd186;
	mul.f64 	%fd191, %fd190, %fd190;
	fma.rn.f64 	%fd192, %fd189, %fd189, %fd191;
	rcp.rn.f64 	%fd193, %fd192;
	mul.f64 	%fd194, %fd188, %fd190;
	fma.rn.f64 	%fd195, %fd187, %fd189, %fd194;
	mul.f64 	%fd196, %fd193, %fd195;
	mul.f64 	%fd197, %fd188, %fd189;
	mul.f64 	%fd198, %fd187, %fd190;
	sub.f64 	%fd199, %fd197, %fd198;
	mul.f64 	%fd200, %fd193, %fd199;
	sub.f64 	%fd250, %fd250, %fd196;
	sub.f64 	%fd249, %fd249, %fd200;
	add.s32 	%r244, %r244, 1;
	setp.ne.s32	%p93, %r244, %r243;
	@%p93 bra 	BB4_81;

	add.f64 	%fd201, %fd250, 0dBFF0000000000000;
	abs.f64 	%fd202, %fd201;
	setp.geu.f64	%p94, %fd202, 0d3F1A36E2EB1C432D;
	@%p94 bra 	BB4_74;

	abs.f64 	%fd203, %fd249;
	setp.lt.f64	%p95, %fd203, 0d3F1A36E2EB1C432D;
	mov.u32 	%r248, 1;
	@%p95 bra 	BB4_79;

BB4_74:
	add.f64 	%fd204, %fd250, 0d3FE0000000000000;
	abs.f64 	%fd40, %fd204;
	setp.geu.f64	%p96, %fd40, 0d3F1A36E2EB1C432D;
	@%p96 bra 	BB4_76;

	add.f64 	%fd205, %fd249, 0dBFEBB67AE857B07F;
	abs.f64 	%fd206, %fd205;
	setp.lt.f64	%p97, %fd206, 0d3F1A36E2EB1C432D;
	mov.u32 	%r248, 2;
	@%p97 bra 	BB4_79;

BB4_76:
	mov.pred 	%p136, 0;
	@%p96 bra 	BB4_78;

	add.f64 	%fd207, %fd249, 0d3FEBB67AE857B07F;
	abs.f64 	%fd208, %fd207;
	setp.lt.f64	%p136, %fd208, 0d3F1A36E2EB1C432D;

BB4_78:
	selp.b32	%r248, 3, 0, %p136;

BB4_79:
	setp.ne.s32	%p100, %r248, 0;
	@%p100 bra 	BB4_89;

	add.s32 	%r49, %r39, %r243;
	mov.u32 	%r244, %r243;
	mov.u32 	%r243, %r49;

BB4_81:
	setp.lt.u32	%p101, %r244, %r73;
	@%p101 bra 	BB4_71;

BB4_82:
	add.f64 	%fd209, %fd250, 0dBFF0000000000000;
	abs.f64 	%fd210, %fd209;
	setp.geu.f64	%p102, %fd210, 0d3F1A36E2EB1C432D;
	@%p102 bra 	BB4_84;

	abs.f64 	%fd211, %fd249;
	setp.lt.f64	%p103, %fd211, 0d3F1A36E2EB1C432D;
	mov.u32 	%r248, 1;
	@%p103 bra 	BB4_89;

BB4_84:
	add.f64 	%fd212, %fd250, 0d3FE0000000000000;
	abs.f64 	%fd43, %fd212;
	setp.geu.f64	%p104, %fd43, 0d3F1A36E2EB1C432D;
	@%p104 bra 	BB4_86;

	add.f64 	%fd213, %fd249, 0dBFEBB67AE857B07F;
	abs.f64 	%fd214, %fd213;
	setp.lt.f64	%p105, %fd214, 0d3F1A36E2EB1C432D;
	mov.u32 	%r248, 2;
	@%p105 bra 	BB4_89;

BB4_86:
	mov.pred 	%p137, 0;
	@%p104 bra 	BB4_88;

	add.f64 	%fd215, %fd249, 0d3FEBB67AE857B07F;
	abs.f64 	%fd216, %fd215;
	setp.lt.f64	%p137, %fd216, 0d3F1A36E2EB1C432D;

BB4_88:
	selp.b32	%r248, 3, 0, %p137;

BB4_89:
	cvt.rn.f32.u32	%f132, %r248;
	cvt.rzi.u32.f32	%r54, %f132;
	add.s32 	%r254, %r54, %r254;
	setp.gt.u32	%p108, %r41, 9;
	@%p108 bra 	BB4_91;

	mul.wide.u32 	%rd67, %r41, 4;
	add.s64 	%rd68, %rd1, %rd67;
	st.local.u32 	[%rd68], %r54;

BB4_91:
	setp.lt.u32	%p109, %r41, 10;
	setp.ne.s32	%p110, %r41, 0;
	and.pred  	%p111, %p109, %p110;
	setp.ne.s32	%p112, %r40, 0;
	and.pred  	%p113, %p111, %p112;
	shr.u32 	%r56, %r43, 1;
	setp.eq.s32	%p114, %r41, %r56;
	or.pred  	%p115, %p113, %p114;
	add.s32 	%r240, %r41, 1;
	mov.u32 	%r253, %r43;
	@!%p115 bra 	BB4_105;
	bra.uni 	BB4_92;

BB4_92:
	div.u32 	%r181, %r254, %r240;
	cvt.rn.f64.u32	%fd44, %r181;
	setp.eq.s32	%p116, %r41, 0;
	mov.f64 	%fd255, 0d0000000000000000;
	@%p116 bra 	BB4_101;

	and.b32  	%r58, %r41, 3;
	setp.eq.s32	%p117, %r58, 0;
	mov.f64 	%fd255, 0d0000000000000000;
	mov.u32 	%r252, 0;
	@%p117 bra 	BB4_99;

	setp.eq.s32	%p118, %r58, 1;
	mov.f64 	%fd252, 0d0000000000000000;
	mov.u32 	%r250, 0;
	@%p118 bra 	BB4_98;

	setp.eq.s32	%p119, %r58, 2;
	mov.f64 	%fd251, 0d0000000000000000;
	mov.u32 	%r249, 0;
	@%p119 bra 	BB4_97;

	ld.local.u32 	%r186, [%rd1];
	cvt.rn.f64.u32	%fd221, %r186;
	sub.f64 	%fd222, %fd221, %fd44;
	fma.rn.f64 	%fd251, %fd222, %fd222, 0d0000000000000000;
	mov.u32 	%r249, 1;

BB4_97:
	mul.wide.u32 	%rd71, %r249, 4;
	add.s64 	%rd72, %rd1, %rd71;
	ld.local.u32 	%r187, [%rd72];
	cvt.rn.f64.u32	%fd223, %r187;
	sub.f64 	%fd224, %fd223, %fd44;
	fma.rn.f64 	%fd252, %fd224, %fd224, %fd251;
	add.s32 	%r250, %r249, 1;

BB4_98:
	mul.wide.u32 	%rd75, %r250, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.local.u32 	%r188, [%rd76];
	cvt.rn.f64.u32	%fd225, %r188;
	sub.f64 	%fd226, %fd225, %fd44;
	fma.rn.f64 	%fd255, %fd226, %fd226, %fd252;
	add.s32 	%r252, %r250, 1;

BB4_99:
	setp.lt.u32	%p120, %r41, 4;
	@%p120 bra 	BB4_101;

BB4_100:
	mul.wide.u32 	%rd77, %r252, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.local.u32 	%r189, [%rd78];
	cvt.rn.f64.u32	%fd227, %r189;
	sub.f64 	%fd228, %fd227, %fd44;
	fma.rn.f64 	%fd229, %fd228, %fd228, %fd255;
	add.s32 	%r190, %r252, 1;
	mul.wide.u32 	%rd79, %r190, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.local.u32 	%r191, [%rd80];
	cvt.rn.f64.u32	%fd230, %r191;
	sub.f64 	%fd231, %fd230, %fd44;
	fma.rn.f64 	%fd232, %fd231, %fd231, %fd229;
	add.s32 	%r192, %r252, 2;
	mul.wide.u32 	%rd81, %r192, 4;
	add.s64 	%rd82, %rd1, %rd81;
	ld.local.u32 	%r193, [%rd82];
	cvt.rn.f64.u32	%fd233, %r193;
	sub.f64 	%fd234, %fd233, %fd44;
	fma.rn.f64 	%fd235, %fd234, %fd234, %fd232;
	add.s32 	%r194, %r252, 3;
	mul.wide.u32 	%rd83, %r194, 4;
	add.s64 	%rd84, %rd1, %rd83;
	ld.local.u32 	%r195, [%rd84];
	cvt.rn.f64.u32	%fd236, %r195;
	sub.f64 	%fd237, %fd236, %fd44;
	fma.rn.f64 	%fd255, %fd237, %fd237, %fd235;
	add.s32 	%r252, %r252, 4;
	setp.lt.u32	%p121, %r252, %r41;
	@%p121 bra 	BB4_100;

BB4_101:
	add.s32 	%r196, %r41, -1;
	cvt.rn.f64.u32	%fd238, %r196;
	div.rn.f64 	%fd239, %fd255, %fd238;
	div.rn.f64 	%fd54, %fd239, %fd44;
	setp.ne.s32	%p122, %r41, 1;
	@%p122 bra 	BB4_103;

	// inline asm
	activemask.b32 %r197;
	// inline asm
	ld.local.v2.u32 	{%r199, %r200}, [%rd1];
	setp.eq.s32	%p123, %r199, %r200;
	vote.sync.all.pred 	%p124, %p123, %r197;
	mov.u32 	%r253, 2;
	@%p124 bra 	BB4_105;

BB4_103:
	// inline asm
	activemask.b32 %r204;
	// inline asm
	setp.lt.f64	%p125, %fd54, 0d3F847AE140000000;
	vote.sync.all.pred 	%p126, %p125, %r204;
	mov.u32 	%r253, %r240;
	@%p126 bra 	BB4_105;

	// inline asm
	activemask.b32 %r206;
	// inline asm
	setp.le.f64	%p127, %fd54, 0d3FF0000000000000;
	vote.sync.all.pred 	%p128, %p127, %r206;
	setp.ge.u32	%p129, %r41, %r56;
	and.pred  	%p130, %p128, %p129;
	selp.b32	%r253, %r240, %r43, %p130;

BB4_105:
	setp.lt.u32	%p131, %r240, %r253;
	@%p131 bra 	BB4_70;

BB4_106:
	cvt.rn.f32.u32	%f139, %r253;
	div.u32 	%r208, %r254, %r253;
	cvt.rn.f32.u32	%f144, %r208;
	mov.f32 	%f146, 0f00000000;
	mov.u16 	%rs10, 0;
	bra.uni 	BB4_107;

BB4_18:
	shr.u32 	%r123, %r74, 5;
	and.b32  	%r124, %r123, 1;
	setp.eq.b32	%p38, %r124, 1;
	not.pred 	%p39, %p38;
	setp.eq.s16	%p40, %rs9, 0;
	mov.f32 	%f146, 0f00000000;
	mov.u16 	%rs10, 1;
	or.pred  	%p41, %p40, %p39;
	@%p41 bra 	BB4_107;

	setp.lt.f32	%p42, %f7, 0f3F800000;
	mov.f32 	%f146, 0f00000000;
	mov.f32 	%f142, %f146;
	@%p42 bra 	BB4_63;

	abs.f32 	%f120, %f7;
	mov.b32 	 %r125, %f7;
	and.b32  	%r126, %r125, -2147483648;
	or.b32  	%r127, %r126, 1056964608;
	mov.b32 	 %f121, %r127;
	add.f32 	%f122, %f7, %f121;
	cvt.rzi.f32.f32	%f123, %f122;
	setp.gt.f32	%p43, %f120, 0f4B000000;
	selp.f32	%f140, %f7, %f123, %p43;
	setp.geu.f32	%p44, %f120, 0f3F000000;
	@%p44 bra 	BB4_22;

	cvt.rzi.f32.f32	%f140, %f7;

BB4_22:
	cvt.rn.f64.u32	%fd80, %r71;
	sub.f64 	%fd81, %fd57, %fd55;
	div.rn.f64 	%fd5, %fd81, %fd80;
	cvt.rn.f64.u32	%fd82, %r72;
	sub.f64 	%fd83, %fd58, %fd56;
	div.rn.f64 	%fd6, %fd83, %fd82;
	cvt.rzi.u32.f32	%r6, %f140;
	setp.lt.u32	%p45, %r6, 65;
	@%p45 bra 	BB4_24;

	mov.u64 	%rd29, $str7;
	cvta.global.u64 	%rd30, %rd29;
	mov.u64 	%rd31, $str1;
	cvta.global.u64 	%rd32, %rd31;
	mov.u32 	%r128, 113;
	mov.u64 	%rd33, 0;
	mov.u64 	%rd34, 2;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd30;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd32;
	.param .b32 param2;
	st.param.b32	[param2+0], %r128;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd33;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd34;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 13

BB4_24:
	setp.eq.s32	%p46, %r6, 0;
	mov.u32 	%r238, 0;
	mov.u32 	%r237, %r238;
	@%p46 bra 	BB4_62;

	cvt.rn.f64.u32	%fd7, %r3;
	cvt.rn.f64.u32	%fd8, %r4;
	mul.wide.u32 	%rd35, %r73, -858993459;
	shr.u64 	%rd36, %rd35, 35;
	cvt.u32.u64	%r7, %rd36;
	and.b32  	%r8, %r74, 1;
	mov.u32 	%r132, 0;
	mov.u32 	%r224, %r132;
	mov.u32 	%r238, %r132;
	mov.u32 	%r237, %r6;

BB4_26:
	mov.u32 	%r11, %r237;
	mov.u32 	%r9, %r224;
	ld.param.f64 	%fd241, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd240, [fractalRenderAdvancedDouble_param_3];
	cvt.rn.f64.u32	%fd84, %r11;
	cvt.rn.f64.u32	%fd85, %r9;
	div.rn.f64 	%fd86, %fd85, %fd84;
	add.f64 	%fd87, %fd7, %fd86;
	add.f64 	%fd88, %fd8, %fd86;
	neg.f64 	%fd89, %fd88;
	fma.rn.f64 	%fd243, %fd5, %fd87, %fd240;
	fma.rn.f64 	%fd242, %fd6, %fd89, %fd241;
	setp.eq.s32	%p47, %r73, 0;
	mov.u32 	%r227, 10;
	mov.u32 	%r228, %r132;
	@%p47 bra 	BB4_38;

BB4_27:
	mul.f64 	%fd90, %fd242, %fd242;
	mul.f64 	%fd91, %fd243, %fd243;
	sub.f64 	%fd92, %fd91, %fd90;
	mul.f64 	%fd93, %fd243, %fd242;
	fma.rn.f64 	%fd94, %fd243, %fd242, %fd93;
	mul.f64 	%fd95, %fd243, %fd92;
	mul.f64 	%fd96, %fd242, %fd94;
	sub.f64 	%fd97, %fd95, %fd96;
	mul.f64 	%fd98, %fd243, %fd94;
	fma.rn.f64 	%fd99, %fd242, %fd92, %fd98;
	add.f64 	%fd100, %fd97, 0dBFF0000000000000;
	mul.f64 	%fd101, %fd92, 0d4008000000000000;
	mul.f64 	%fd102, %fd94, 0d4008000000000000;
	abs.f64 	%fd103, %fd101;
	abs.f64 	%fd104, %fd102;
	add.f64 	%fd105, %fd103, %fd104;
	rcp.rn.f64 	%fd106, %fd105;
	mul.f64 	%fd107, %fd100, %fd106;
	mul.f64 	%fd108, %fd99, %fd106;
	mul.f64 	%fd109, %fd101, %fd106;
	mul.f64 	%fd110, %fd102, %fd106;
	mul.f64 	%fd111, %fd110, %fd110;
	fma.rn.f64 	%fd112, %fd109, %fd109, %fd111;
	rcp.rn.f64 	%fd113, %fd112;
	mul.f64 	%fd114, %fd108, %fd110;
	fma.rn.f64 	%fd115, %fd107, %fd109, %fd114;
	mul.f64 	%fd116, %fd113, %fd115;
	mul.f64 	%fd117, %fd108, %fd109;
	mul.f64 	%fd118, %fd107, %fd110;
	sub.f64 	%fd119, %fd117, %fd118;
	mul.f64 	%fd120, %fd113, %fd119;
	sub.f64 	%fd243, %fd243, %fd116;
	sub.f64 	%fd242, %fd242, %fd120;
	add.s32 	%r228, %r228, 1;
	setp.ne.s32	%p48, %r228, %r227;
	@%p48 bra 	BB4_37;

	add.f64 	%fd121, %fd243, 0dBFF0000000000000;
	abs.f64 	%fd122, %fd121;
	setp.geu.f64	%p49, %fd122, 0d3F1A36E2EB1C432D;
	@%p49 bra 	BB4_30;

	abs.f64 	%fd123, %fd242;
	setp.lt.f64	%p50, %fd123, 0d3F1A36E2EB1C432D;
	mov.u32 	%r232, 1;
	@%p50 bra 	BB4_35;

BB4_30:
	add.f64 	%fd124, %fd243, 0d3FE0000000000000;
	abs.f64 	%fd15, %fd124;
	setp.geu.f64	%p51, %fd15, 0d3F1A36E2EB1C432D;
	@%p51 bra 	BB4_32;

	add.f64 	%fd125, %fd242, 0dBFEBB67AE857B07F;
	abs.f64 	%fd126, %fd125;
	setp.lt.f64	%p52, %fd126, 0d3F1A36E2EB1C432D;
	mov.u32 	%r232, 2;
	@%p52 bra 	BB4_35;

BB4_32:
	mov.pred 	%p134, 0;
	@%p51 bra 	BB4_34;

	add.f64 	%fd127, %fd242, 0d3FEBB67AE857B07F;
	abs.f64 	%fd128, %fd127;
	setp.lt.f64	%p134, %fd128, 0d3F1A36E2EB1C432D;

BB4_34:
	selp.b32	%r232, 3, 0, %p134;

BB4_35:
	setp.ne.s32	%p55, %r232, 0;
	@%p55 bra 	BB4_45;

	add.s32 	%r17, %r7, %r227;
	mov.u32 	%r228, %r227;
	mov.u32 	%r227, %r17;

BB4_37:
	setp.lt.u32	%p56, %r228, %r73;
	@%p56 bra 	BB4_27;

BB4_38:
	add.f64 	%fd129, %fd243, 0dBFF0000000000000;
	abs.f64 	%fd130, %fd129;
	setp.geu.f64	%p57, %fd130, 0d3F1A36E2EB1C432D;
	@%p57 bra 	BB4_40;

	abs.f64 	%fd131, %fd242;
	setp.lt.f64	%p58, %fd131, 0d3F1A36E2EB1C432D;
	mov.u32 	%r232, 1;
	@%p58 bra 	BB4_45;

BB4_40:
	add.f64 	%fd132, %fd243, 0d3FE0000000000000;
	abs.f64 	%fd18, %fd132;
	setp.geu.f64	%p59, %fd18, 0d3F1A36E2EB1C432D;
	@%p59 bra 	BB4_42;

	add.f64 	%fd133, %fd242, 0dBFEBB67AE857B07F;
	abs.f64 	%fd134, %fd133;
	setp.lt.f64	%p60, %fd134, 0d3F1A36E2EB1C432D;
	mov.u32 	%r232, 2;
	@%p60 bra 	BB4_45;

BB4_42:
	mov.pred 	%p135, 0;
	@%p59 bra 	BB4_44;

	add.f64 	%fd135, %fd242, 0d3FEBB67AE857B07F;
	abs.f64 	%fd136, %fd135;
	setp.lt.f64	%p135, %fd136, 0d3F1A36E2EB1C432D;

BB4_44:
	selp.b32	%r232, 3, 0, %p135;

BB4_45:
	cvt.rn.f32.u32	%f124, %r232;
	cvt.rzi.u32.f32	%r22, %f124;
	add.s32 	%r238, %r22, %r238;
	setp.gt.u32	%p63, %r9, 9;
	@%p63 bra 	BB4_47;

	mul.wide.u32 	%rd39, %r9, 4;
	add.s64 	%rd40, %rd1, %rd39;
	st.local.u32 	[%rd40], %r22;

BB4_47:
	setp.lt.u32	%p64, %r9, 10;
	setp.ne.s32	%p65, %r9, 0;
	and.pred  	%p66, %p64, %p65;
	setp.ne.s32	%p67, %r8, 0;
	and.pred  	%p68, %p66, %p67;
	shr.u32 	%r24, %r11, 1;
	setp.eq.s32	%p69, %r9, %r24;
	or.pred  	%p70, %p68, %p69;
	add.s32 	%r224, %r9, 1;
	mov.u32 	%r237, %r11;
	@!%p70 bra 	BB4_61;
	bra.uni 	BB4_48;

BB4_48:
	div.u32 	%r139, %r238, %r224;
	cvt.rn.f64.u32	%fd19, %r139;
	setp.eq.s32	%p71, %r9, 0;
	mov.f64 	%fd248, 0d0000000000000000;
	@%p71 bra 	BB4_57;

	and.b32  	%r26, %r9, 3;
	setp.eq.s32	%p72, %r26, 0;
	mov.f64 	%fd248, 0d0000000000000000;
	mov.u32 	%r236, 0;
	@%p72 bra 	BB4_55;

	setp.eq.s32	%p73, %r26, 1;
	mov.f64 	%fd245, 0d0000000000000000;
	mov.u32 	%r234, 0;
	@%p73 bra 	BB4_54;

	setp.eq.s32	%p74, %r26, 2;
	mov.f64 	%fd244, 0d0000000000000000;
	mov.u32 	%r233, 0;
	@%p74 bra 	BB4_53;

	ld.local.u32 	%r144, [%rd1];
	cvt.rn.f64.u32	%fd141, %r144;
	sub.f64 	%fd142, %fd141, %fd19;
	fma.rn.f64 	%fd244, %fd142, %fd142, 0d0000000000000000;
	mov.u32 	%r233, 1;

BB4_53:
	mul.wide.u32 	%rd43, %r233, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.local.u32 	%r145, [%rd44];
	cvt.rn.f64.u32	%fd143, %r145;
	sub.f64 	%fd144, %fd143, %fd19;
	fma.rn.f64 	%fd245, %fd144, %fd144, %fd244;
	add.s32 	%r234, %r233, 1;

BB4_54:
	mul.wide.u32 	%rd47, %r234, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.local.u32 	%r146, [%rd48];
	cvt.rn.f64.u32	%fd145, %r146;
	sub.f64 	%fd146, %fd145, %fd19;
	fma.rn.f64 	%fd248, %fd146, %fd146, %fd245;
	add.s32 	%r236, %r234, 1;

BB4_55:
	setp.lt.u32	%p75, %r9, 4;
	@%p75 bra 	BB4_57;

BB4_56:
	mul.wide.u32 	%rd49, %r236, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.local.u32 	%r147, [%rd50];
	cvt.rn.f64.u32	%fd147, %r147;
	sub.f64 	%fd148, %fd147, %fd19;
	fma.rn.f64 	%fd149, %fd148, %fd148, %fd248;
	add.s32 	%r148, %r236, 1;
	mul.wide.u32 	%rd51, %r148, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.local.u32 	%r149, [%rd52];
	cvt.rn.f64.u32	%fd150, %r149;
	sub.f64 	%fd151, %fd150, %fd19;
	fma.rn.f64 	%fd152, %fd151, %fd151, %fd149;
	add.s32 	%r150, %r236, 2;
	mul.wide.u32 	%rd53, %r150, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.local.u32 	%r151, [%rd54];
	cvt.rn.f64.u32	%fd153, %r151;
	sub.f64 	%fd154, %fd153, %fd19;
	fma.rn.f64 	%fd155, %fd154, %fd154, %fd152;
	add.s32 	%r152, %r236, 3;
	mul.wide.u32 	%rd55, %r152, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.local.u32 	%r153, [%rd56];
	cvt.rn.f64.u32	%fd156, %r153;
	sub.f64 	%fd157, %fd156, %fd19;
	fma.rn.f64 	%fd248, %fd157, %fd157, %fd155;
	add.s32 	%r236, %r236, 4;
	setp.lt.u32	%p76, %r236, %r9;
	@%p76 bra 	BB4_56;

BB4_57:
	add.s32 	%r154, %r9, -1;
	cvt.rn.f64.u32	%fd158, %r154;
	div.rn.f64 	%fd159, %fd248, %fd158;
	div.rn.f64 	%fd29, %fd159, %fd19;
	setp.ne.s32	%p77, %r9, 1;
	@%p77 bra 	BB4_59;

	// inline asm
	activemask.b32 %r155;
	// inline asm
	ld.local.v2.u32 	{%r157, %r158}, [%rd1];
	setp.eq.s32	%p78, %r157, %r158;
	vote.sync.all.pred 	%p79, %p78, %r155;
	mov.u32 	%r237, 2;
	@%p79 bra 	BB4_61;

BB4_59:
	// inline asm
	activemask.b32 %r162;
	// inline asm
	setp.lt.f64	%p80, %fd29, 0d3F847AE140000000;
	vote.sync.all.pred 	%p81, %p80, %r162;
	mov.u32 	%r237, %r224;
	@%p81 bra 	BB4_61;

	// inline asm
	activemask.b32 %r164;
	// inline asm
	setp.le.f64	%p82, %fd29, 0d3FF0000000000000;
	vote.sync.all.pred 	%p83, %p82, %r164;
	setp.ge.u32	%p84, %r9, %r24;
	and.pred  	%p85, %p83, %p84;
	selp.b32	%r237, %r224, %r11, %p85;

BB4_61:
	setp.lt.u32	%p86, %r224, %r237;
	@%p86 bra 	BB4_26;

BB4_62:
	cvt.rn.f32.u32	%f146, %r237;
	div.u32 	%r166, %r238, %r237;
	cvt.rn.f32.u32	%f142, %r166;

BB4_63:
	mov.u16 	%rs10, 1;
	mul.f32 	%f125, %f139, 0f3F400000;
	add.f32 	%f139, %f125, %f146;
	mul.f32 	%f126, %f146, %f142;
	fma.rn.f32 	%f127, %f144, %f125, %f126;
	div.rn.f32 	%f144, %f127, %f139;

BB4_107:
	mov.u32 	%r223, %tid.x;
	mov.u32 	%r222, %tid.y;
	mov.u32 	%r221, %ntid.x;
	mad.lo.s32 	%r220, %r221, %r222, %r223;
	shl.b32 	%r219, %r221, 2;
	div.u32 	%r218, %r220, %r219;
	bfe.u32 	%r217, %r220, 2, 2;
	shl.b32 	%r216, %r218, 2;
	add.s32 	%r215, %r216, %r217;
	mov.u32 	%r214, %ntid.y;
	mov.u32 	%r213, %ctaid.y;
	mad.lo.s32 	%r212, %r213, %r214, %r215;
	ld.param.u32 	%r211, [fractalRenderAdvancedDouble_param_1];
	mul.lo.s32 	%r209, %r212, %r211;
	cvt.u64.u32	%rd85, %r209;
	cvta.to.global.u64 	%rd86, %rd3;
	add.s64 	%rd87, %rd86, %rd85;
	mul.wide.u32 	%rd88, %r3, 16;
	add.s64 	%rd89, %rd87, %rd88;
	st.global.f32 	[%rd89], %f144;
	st.global.f32 	[%rd89+4], %f139;
	st.global.f32 	[%rd89+12], %f146;
	st.global.u8 	[%rd89+8], %rs10;
	setp.gt.f32	%p132, %f139, 0f00000000;
	@%p132 bra 	BB4_109;

	mov.u64 	%rd90, $str6;
	cvta.global.u64 	%rd91, %rd90;
	mov.u64 	%rd92, $str1;
	cvta.global.u64 	%rd93, %rd92;
	mov.u32 	%r210, 358;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd95, 2;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd91;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd93;
	.param .b32 param2;
	st.param.b32	[param2+0], %r210;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd94;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd95;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 15

BB4_109:
	ret;
}

	// .globl	compose
.visible .entry compose(
	.param .u64 compose_param_0,
	.param .u32 compose_param_1,
	.param .u64 compose_param_2,
	.param .u32 compose_param_3,
	.param .u64 compose_param_4,
	.param .u32 compose_param_5,
	.param .u32 compose_param_6,
	.param .u64 compose_param_7,
	.param .u32 compose_param_8,
	.param .f32 compose_param_9
)
{
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [compose_param_0];
	ld.param.u32 	%r9, [compose_param_1];
	ld.param.u64 	%rd3, [compose_param_4];
	ld.param.u32 	%r10, [compose_param_5];
	ld.param.u32 	%r11, [compose_param_6];
	ld.param.f32 	%f6, [compose_param_9];
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r13, %r12, %r14;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %tid.y;
	mad.lo.s32 	%r2, %r15, %r16, %r17;
	setp.ge.u32	%p1, %r2, %r11;
	setp.ge.u32	%p2, %r1, %r10;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB5_14;

	cvta.to.global.u64 	%rd4, %rd2;
	mul.lo.s32 	%r18, %r2, %r9;
	cvt.u64.u32	%rd5, %r18;
	add.s64 	%rd6, %rd4, %rd5;
	mul.wide.u32 	%rd7, %r1, 16;
	add.s64 	%rd8, %rd6, %rd7;
	add.s64 	%rd1, %rd8, 12;
	ld.const.u8 	%rs1, [VISUALIZE_SAMPLE_COUNT];
	setp.eq.s16	%p4, %rs1, 0;
	@%p4 bra 	BB5_5;

	ld.global.f32 	%f7, [%rd1+-8];
	cvt.rzi.u32.f32	%r19, %f7;
	cvt.rzi.u32.f32	%r3, %f6;
	min.u32 	%r20, %r19, %r3;
	cvt.rn.f32.u32	%f8, %r20;
	cvt.rn.f32.u32	%f1, %r3;
	div.rn.f32 	%f9, %f8, %f1;
	mul.f32 	%f10, %f9, 0f437F0000;
	cvt.rzi.s32.f32	%r21, %f10;
	and.b32  	%r22, %r21, 255;
	prmt.b32 	%r23, %r22, %r22, 30212;
	prmt.b32 	%r38, %r22, %r23, 28756;
	ld.global.u8 	%rs2, [%rd1+-4];
	setp.eq.s16	%p5, %rs2, 0;
	@%p5 bra 	BB5_4;

	ld.global.f32 	%f11, [%rd1];
	cvt.rzi.u32.f32	%r24, %f11;
	min.u32 	%r25, %r24, %r3;
	cvt.rn.f32.u32	%f12, %r25;
	div.rn.f32 	%f13, %f12, %f1;
	mul.f32 	%f14, %f13, 0f437F0000;
	cvt.rzi.s32.f32	%r26, %f14;
	and.b32  	%r27, %r26, 255;
	prmt.b32 	%r28, %r27, %r27, 30212;
	prmt.b32 	%r38, %r27, %r28, 28756;

BB5_4:
	or.b32  	%r39, %r38, -16777216;
	bra.uni 	BB5_13;

BB5_5:
	ld.global.f32 	%f2, [%rd1+-12];
	abs.f32 	%f15, %f2;
	mov.b32 	 %r29, %f2;
	and.b32  	%r30, %r29, -2147483648;
	or.b32  	%r31, %r30, 1056964608;
	mov.b32 	 %f16, %r31;
	add.f32 	%f17, %f2, %f16;
	cvt.rzi.f32.f32	%f18, %f17;
	setp.gt.f32	%p6, %f15, 0f4B000000;
	selp.f32	%f19, %f2, %f18, %p6;
	setp.geu.f32	%p7, %f15, 0f3F000000;
	@%p7 bra 	BB5_7;

	cvt.rzi.f32.f32	%f19, %f2;

BB5_7:
	cvt.rzi.u32.f32	%r33, %f19;
	mov.u32 	%r39, -16776961;
	setp.eq.s32	%p8, %r33, 1;
	@%p8 bra 	BB5_13;

	setp.eq.s32	%p9, %r33, 2;
	@%p9 bra 	BB5_11;
	bra.uni 	BB5_9;

BB5_11:
	mov.u32 	%r39, -16711936;
	bra.uni 	BB5_13;

BB5_9:
	setp.ne.s32	%p10, %r33, 3;
	@%p10 bra 	BB5_12;

	mov.u32 	%r39, -65536;
	bra.uni 	BB5_13;

BB5_12:
	mov.u32 	%r39, -16777216;

BB5_13:
	shl.b32 	%r37, %r1, 2;
	sust.b.2d.b32.trap 	[%rd3, {%r37, %r2}], {%r39};

BB5_14:
	ret;
}

	// .globl	fractalRenderUnderSampled
.visible .entry fractalRenderUnderSampled(
	.param .u64 fractalRenderUnderSampled_param_0,
	.param .u32 fractalRenderUnderSampled_param_1,
	.param .u32 fractalRenderUnderSampled_param_2,
	.param .u32 fractalRenderUnderSampled_param_3,
	.param .f32 fractalRenderUnderSampled_param_4,
	.param .f32 fractalRenderUnderSampled_param_5,
	.param .f32 fractalRenderUnderSampled_param_6,
	.param .f32 fractalRenderUnderSampled_param_7,
	.param .u32 fractalRenderUnderSampled_param_8,
	.param .u32 fractalRenderUnderSampled_param_9
)
{
	.reg .pred 	%p<28>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<73>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [fractalRenderUnderSampled_param_0];
	ld.param.u32 	%r21, [fractalRenderUnderSampled_param_1];
	ld.param.u32 	%r22, [fractalRenderUnderSampled_param_2];
	ld.param.u32 	%r23, [fractalRenderUnderSampled_param_3];
	ld.param.f32 	%f12, [fractalRenderUnderSampled_param_4];
	ld.param.f32 	%f13, [fractalRenderUnderSampled_param_5];
	ld.param.f32 	%f14, [fractalRenderUnderSampled_param_6];
	ld.param.f32 	%f15, [fractalRenderUnderSampled_param_7];
	ld.param.u32 	%r24, [fractalRenderUnderSampled_param_8];
	ld.param.u32 	%r25, [fractalRenderUnderSampled_param_9];
	mov.u32 	%r26, %ntid.x;
	mov.u32 	%r27, %ctaid.x;
	mov.u32 	%r28, %tid.x;
	mad.lo.s32 	%r29, %r27, %r26, %r28;
	mul.lo.s32 	%r1, %r29, %r25;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %ntid.y;
	mov.u32 	%r32, %tid.y;
	mad.lo.s32 	%r33, %r30, %r31, %r32;
	mul.lo.s32 	%r2, %r33, %r25;
	sub.s32 	%r34, %r23, %r25;
	setp.ge.u32	%p3, %r2, %r34;
	sub.s32 	%r35, %r22, %r25;
	setp.ge.u32	%p4, %r1, %r35;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB6_28;

	sub.f32 	%f16, %f14, %f12;
	cvt.rn.f32.u32	%f17, %r22;
	div.rn.f32 	%f18, %f16, %f17;
	cvt.rn.f32.u32	%f19, %r23;
	sub.f32 	%f20, %f15, %f13;
	div.rn.f32 	%f21, %f20, %f19;
	cvt.rn.f32.u32	%f22, %r1;
	fma.rn.f32 	%f78, %f22, %f18, %f12;
	cvt.rn.f32.u32	%f23, %r2;
	mul.f32 	%f24, %f23, %f21;
	sub.f32 	%f77, %f15, %f24;
	setp.eq.s32	%p6, %r24, 0;
	@%p6 bra 	BB6_14;

	mul.wide.u32 	%rd3, %r24, -858993459;
	shr.u64 	%rd4, %rd3, 35;
	cvt.u32.u64	%r3, %rd4;
	mov.u32 	%r64, 0;
	mov.u32 	%r63, 10;

BB6_3:
	mul.f32 	%f25, %f77, %f77;
	mul.f32 	%f26, %f78, %f78;
	sub.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f78, %f77;
	fma.rn.f32 	%f29, %f78, %f77, %f28;
	mul.f32 	%f30, %f78, %f27;
	mul.f32 	%f31, %f77, %f29;
	sub.f32 	%f32, %f30, %f31;
	mul.f32 	%f33, %f78, %f29;
	fma.rn.f32 	%f34, %f77, %f27, %f33;
	add.f32 	%f35, %f32, 0fBF800000;
	mul.f32 	%f36, %f27, 0f40400000;
	mul.f32 	%f37, %f29, 0f40400000;
	abs.f32 	%f38, %f36;
	abs.f32 	%f39, %f37;
	add.f32 	%f40, %f38, %f39;
	rcp.rn.f32 	%f41, %f40;
	mul.f32 	%f42, %f35, %f41;
	mul.f32 	%f43, %f34, %f41;
	mul.f32 	%f44, %f36, %f41;
	mul.f32 	%f45, %f37, %f41;
	mul.f32 	%f46, %f45, %f45;
	fma.rn.f32 	%f47, %f44, %f44, %f46;
	rcp.rn.f32 	%f48, %f47;
	mul.f32 	%f49, %f43, %f45;
	fma.rn.f32 	%f50, %f42, %f44, %f49;
	mul.f32 	%f51, %f48, %f50;
	mul.f32 	%f52, %f43, %f44;
	mul.f32 	%f53, %f42, %f45;
	sub.f32 	%f54, %f52, %f53;
	mul.f32 	%f55, %f48, %f54;
	sub.f32 	%f78, %f78, %f51;
	sub.f32 	%f77, %f77, %f55;
	add.s32 	%r64, %r64, 1;
	setp.ne.s32	%p7, %r64, %r63;
	@%p7 bra 	BB6_13;

	add.f32 	%f56, %f78, 0fBF800000;
	abs.f32 	%f57, %f56;
	setp.geu.f32	%p8, %f57, 0f38D1B717;
	@%p8 bra 	BB6_6;

	abs.f32 	%f58, %f77;
	setp.lt.f32	%p9, %f58, 0f38D1B717;
	mov.u32 	%r68, 1;
	@%p9 bra 	BB6_11;

BB6_6:
	add.f32 	%f59, %f78, 0f3F000000;
	abs.f32 	%f7, %f59;
	setp.geu.f32	%p10, %f7, 0f38D1B717;
	@%p10 bra 	BB6_8;

	add.f32 	%f60, %f77, 0fBF5DB3D7;
	abs.f32 	%f61, %f60;
	setp.lt.f32	%p11, %f61, 0f38D1B717;
	mov.u32 	%r68, 2;
	@%p11 bra 	BB6_11;

BB6_8:
	mov.pred 	%p27, 0;
	@%p10 bra 	BB6_10;

	add.f32 	%f62, %f77, 0f3F5DB3D7;
	abs.f32 	%f63, %f62;
	setp.lt.f32	%p27, %f63, 0f38D1B717;

BB6_10:
	selp.b32	%r68, 3, 0, %p27;

BB6_11:
	setp.ne.s32	%p14, %r68, 0;
	@%p14 bra 	BB6_19;

	add.s32 	%r9, %r3, %r63;
	mov.u32 	%r64, %r63;
	mov.u32 	%r63, %r9;

BB6_13:
	setp.lt.u32	%p15, %r64, %r24;
	@%p15 bra 	BB6_3;

BB6_14:
	add.f32 	%f64, %f78, 0fBF800000;
	abs.f32 	%f65, %f64;
	setp.geu.f32	%p16, %f65, 0f38D1B717;
	@%p16 bra 	BB6_16;

	abs.f32 	%f66, %f77;
	setp.lt.f32	%p17, %f66, 0f38D1B717;
	mov.u32 	%r68, 1;
	@%p17 bra 	BB6_19;

BB6_16:
	add.f32 	%f67, %f78, 0f3F000000;
	abs.f32 	%f68, %f67;
	mov.u32 	%r68, 0;
	setp.geu.f32	%p18, %f68, 0f38D1B717;
	@%p18 bra 	BB6_19;

	add.f32 	%f69, %f77, 0fBF5DB3D7;
	abs.f32 	%f70, %f69;
	setp.lt.f32	%p19, %f70, 0f38D1B717;
	selp.b32	%r68, 2, 0, %p19;
	@%p19 bra 	BB6_19;

	add.f32 	%f71, %f77, 0f3F5DB3D7;
	abs.f32 	%f72, %f71;
	setp.lt.f32	%p20, %f72, 0f38D1B717;
	selp.b32	%r68, 3, 0, %p20;

BB6_19:
	setp.eq.s32	%p21, %r25, 0;
	@%p21 bra 	BB6_28;

	cvt.rn.f32.u32	%f73, %r68;
	cvt.rzi.u32.f32	%r46, %f73;
	mul.lo.s32 	%r52, %r2, %r21;
	cvt.u64.u32	%rd5, %r52;
	cvta.to.global.u64 	%rd6, %rd2;
	add.s64 	%rd7, %rd6, %rd5;
	cvt.rn.f32.u32	%f74, %r25;
	rcp.rn.f32 	%f10, %f74;
	cvt.rn.f32.u32	%f11, %r46;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd1, %rd7, %rd8;
	and.b32  	%r45, %r25, 3;
	mov.u32 	%r69, 1;
	mov.u32 	%r72, 0;
	setp.eq.s32	%p22, %r45, 0;
	@%p22 bra 	BB6_26;

	setp.eq.s32	%p23, %r45, 1;
	mov.u32 	%r70, %r72;
	@%p23 bra 	BB6_25;

	setp.eq.s32	%p24, %r45, 2;
	@%p24 bra 	BB6_24;

	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	mov.u32 	%r59, 0;
	st.global.u32 	[%rd1+12], %r59;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd1+8], %rs1;
	mov.u32 	%r69, 2;

BB6_24:
	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	mov.u32 	%r60, 0;
	st.global.u32 	[%rd1+12], %r60;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd1+8], %rs2;
	mov.u32 	%r70, %r69;

BB6_25:
	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	st.global.u32 	[%rd1+12], %r72;
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd1+8], %rs3;
	add.s32 	%r72, %r70, 1;

BB6_26:
	setp.lt.u32	%p25, %r25, 4;
	@%p25 bra 	BB6_28;

BB6_27:
	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	mov.u32 	%r62, 0;
	st.global.u32 	[%rd1+12], %r62;
	mov.u16 	%rs4, 0;
	st.global.u8 	[%rd1+8], %rs4;
	add.s32 	%r72, %r72, 4;
	setp.lt.u32	%p26, %r72, %r25;
	@%p26 bra 	BB6_27;

BB6_28:
	ret;
}

	// .globl	debug
.visible .entry debug(

)
{



	ret;
}


