{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701884347903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701884347903 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "delaybeamformer EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"delaybeamformer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701884348182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701884348227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701884348227 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mainpll_altpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/mainpll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 7010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1701884348908 ""}  } { { "db/mainpll_altpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/mainpll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 7010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701884348908 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\|altsyncram_8ei1:auto_generated\|ram_block1a30 " "Atom \"fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\|altsyncram_8ei1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1701884348922 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|signalram:in_signalram|altsyncram:altsyncram_component|altsyncram_8ei1:auto_generated|ram_block1a30"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1701884348922 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701884349797 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701884349826 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701884350737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701884350737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701884350737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701884350737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701884350737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701884350737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701884350737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701884350737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701884350737 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701884350737 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 115526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701884350890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 115528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701884350890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 115530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701884350890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 115532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701884350890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 115534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701884350890 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701884350890 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701884350925 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701884357128 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 3 " "No exact pin location assignment(s) for 1 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701884359341 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701884362926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701884362926 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701884362926 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1701884362926 ""}
{ "Info" "ISTA_SDC_FOUND" "delaybeamformer.sdc " "Reading SDC File: 'delaybeamformer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701884363129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "delaybeamformer.sdc 42 clk port " "Ignored filter at delaybeamformer.sdc(42): clk could not be matched with a port" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701884363130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock delaybeamformer.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at delaybeamformer.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\] " "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\]" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701884363130 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701884363130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "delaybeamformer.sdc 61 clk clock " "Ignored filter at delaybeamformer.sdc(61): clk could not be matched with a clock" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701884363130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 61 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(61): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701884363130 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701884363130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 61 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(61): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701884363130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 62 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(62): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701884363131 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701884363131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 62 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(62): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701884363131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 63 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(63): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701884363131 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701884363131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 63 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(63): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701884363131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 64 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(64): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701884363131 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701884363131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 64 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(64): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701884363131 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register communication:uart\|TX:C1\|TX_FLG CLOCK_50 " "Register communication:uart\|TX:C1\|TX_FLG is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701884363290 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701884363290 "|fullbeamformer_tb|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "communication:uart\|TX_BUSY_REG " "Node: communication:uart\|TX_BUSY_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uartramaddress_buffer_2\[8\] communication:uart\|TX_BUSY_REG " "Register uartramaddress_buffer_2\[8\] is being clocked by communication:uart\|TX_BUSY_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701884363290 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701884363290 "|fullbeamformer_tb|communication:uart|TX_BUSY_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701884363290 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701884363290 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel7|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701884363291 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701884363291 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel8|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701884363291 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701884363291 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel5|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701884363291 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701884363291 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel6|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701884363291 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701884363291 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel3|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701884363291 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701884363291 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel4|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701884363291 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701884363291 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701884363291 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701884363291 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel2|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1701884363751 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1701884363751 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701884363752 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701884363752 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1701884363752 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1701884363753 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701884363753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701884363753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701884363753 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701884363753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701884366247 ""}  } { { "db/mainpll_altpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/mainpll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 7010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701884366247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701884366247 ""}  } { { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 115139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701884366247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "communication:uart\|TX_BUSY_REG  " "Automatically promoted node communication:uart\|TX_BUSY_REG " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701884366247 ""}  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701884366247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701884366247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 2190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 2191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 2192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 2193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 2194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 2195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 2196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 2197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 2198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 2199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366247 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701884366247 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701884366247 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 2351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701884366247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 42343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 42344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 42345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 42346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 42347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 42348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 42349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 42350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 42351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 42352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701884366248 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701884366248 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 2101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701884366248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 36477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 36478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 36479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 36480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 36481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 36482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 36483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 36484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 36485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 36486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701884366248 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701884366248 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 1950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701884366248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 30611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 30612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 30613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 30614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 30615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 30616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 30617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 30618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 30619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 30620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701884366249 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701884366249 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 1800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701884366249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 24745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 24746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 24747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 24748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 24749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 24750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 24751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 24752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 24753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 24754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701884366249 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701884366249 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 1650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701884366249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 18879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 18880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 18881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 18882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 18883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 18884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 18885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 18886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 18887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 18888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701884366250 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701884366250 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 1500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701884366250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 13013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 13014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 13015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 13016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 13017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 13018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 13019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 13020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 13021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 13022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701884366250 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701884366250 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 1350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701884366250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701884366251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 7147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 7148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 7149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 7150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 7151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 7152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 7153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 7154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 7155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 7156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701884366251 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701884366251 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 1200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701884366251 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|rst  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701884366251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|Selector0~0 " "Destination node fullbeamformer:fullbeamformer_inst\|Selector0~0" {  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 224 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 51640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701884366251 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701884366251 ""}  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 6978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701884366251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701884370342 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701884370406 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701884370410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701884370490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701884370644 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701884370762 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701884371648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701884371729 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701884371729 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701884372249 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701884372249 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701884372249 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701884372251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701884372251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701884372251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701884372251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701884372251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701884372251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701884372251 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 1 70 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701884372251 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701884372251 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701884372251 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:28 " "Fitter preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701884378367 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701884378438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701884382921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701884389462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701884389840 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701884406334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701884406334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701884411295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701884422189 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701884422189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701884423747 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1701884423747 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701884423747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701884423752 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.15 " "Total time spent on timing analysis during the Fitter is 4.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701884424684 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701884425024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701884427176 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701884427198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701884429368 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701884435416 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701884443176 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1701884443176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/output_files/delaybeamformer.fit.smsg " "Generated suppressed messages file D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/output_files/delaybeamformer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701884445486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6380 " "Peak virtual memory: 6380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701884451372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 13:40:51 2023 " "Processing ended: Wed Dec  6 13:40:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701884451372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701884451372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:59 " "Total CPU time (on all processors): 00:02:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701884451372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701884451372 ""}
