{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-52-geb099a92)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "/Users/computera/Documents/files/Documents1/FPGA/uart/tangnano9k.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:6.1-224.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 7318 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 7317 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 7856, 7854, 7852, 7850, 7848, 7846 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7315 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 7314 ]
        }
      },
      "cells": {
        "blink_counter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "blink_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8438 ],
            "COUT": [ 8453 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7561 ],
            "CIN": [ 8452 ],
            "COUT": [  ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8438 ],
            "COUT": [ 8451 ]
          }
        },
        "rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8438 ],
            "COUT": [ 8450 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8438 ],
            "COUT": [ 8449 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8438 ],
            "COUT": [ 8448 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8438 ],
            "COUT": [ 8446 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8438 ],
            "COUT": [ 8445 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 8438 ]
          }
        },
        "uart_tx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:13.12-13.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8439 ],
            "BOTTOM_IO_PORT_A": [ 8439 ],
            "O": [ 7318 ],
            "I": [ 8369 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7970 ],
            "I2": [ 7975 ],
            "I1": [ 7974 ],
            "I0": [ 7973 ],
            "F": [ 8054 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7802 ],
            "I2": [ 7793 ],
            "I1": [ 7788 ],
            "I0": [ 7765 ],
            "F": [ 7881 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7909 ],
            "I1": [ 7793 ],
            "I0": [ 7765 ],
            "F": [ 7741 ]
          }
        },
        "uart_rx_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:12.11-12.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7765 ],
            "I": [ 7317 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 7817 ],
            "I1": [ 7816 ],
            "I0": [ 7815 ],
            "F": [ 7659 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7627 ],
            "I1": [ 7636 ],
            "I0": [ 8084 ],
            "F": [ 8417 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8417 ],
            "I1": [ 8095 ],
            "I0": [ 8088 ],
            "F": [ 8114 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7659 ],
            "I0": [ 7646 ],
            "F": [ 8392 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8412 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8411 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/MUX0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7664 ],
            "O": [ 8404 ],
            "I1": [ 8412 ],
            "I0": [ 8411 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7649 ],
            "I2": [ 7643 ],
            "I1": [ 7646 ],
            "I0": [ 8113 ],
            "F": [ 8407 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7643 ],
            "I1": [ 7646 ],
            "I0": [ 8113 ],
            "F": [ 8406 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/MUX2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7664 ],
            "O": [ 8403 ],
            "I1": [ 8407 ],
            "I0": [ 8406 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/MUX1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7680 ],
            "O": [ 8391 ],
            "I1": [ 8404 ],
            "I0": [ 8403 ]
          }
        },
        "txState_DFFE_Q_2_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8399 ]
          }
        },
        "txState_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100111101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7659 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8398 ]
          }
        },
        "txState_DFFE_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8114 ],
            "O": [ 8396 ],
            "I1": [ 8399 ],
            "I0": [ 8398 ]
          }
        },
        "txState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7627 ],
            "D": [ 8396 ],
            "CLK": [ 7322 ],
            "CE": [ 8391 ]
          }
        },
        "txState_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8113 ]
          }
        },
        "txState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7619 ],
            "D": [ 8113 ],
            "CLK": [ 7322 ],
            "CE": [ 8391 ]
          }
        },
        "txState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7636 ],
            "D": [ 8392 ],
            "CLK": [ 7322 ],
            "CE": [ 8391 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8088 ],
            "I1": [ 8084 ],
            "I0": [ 7825 ],
            "F": [ 8387 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8088 ],
            "I1": [ 7829 ],
            "I0": [ 8084 ],
            "F": [ 8386 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/MUX4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8095 ],
            "O": [ 8373 ],
            "I1": [ 8387 ],
            "I0": [ 8386 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010001010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8095 ],
            "I2": [ 7837 ],
            "I1": [ 7833 ],
            "I0": [ 8088 ],
            "F": [ 8372 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8095 ],
            "I1": [ 7821 ],
            "I0": [ 7813 ],
            "F": [ 8380 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110001001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8095 ],
            "I2": [ 8088 ],
            "I1": [ 8084 ],
            "I0": [ 7810 ],
            "F": [ 8379 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8095 ],
            "I2": [ 8088 ],
            "I1": [ 8084 ],
            "I0": [ 7810 ],
            "F": [ 8378 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8380 ],
            "O": [ 8376 ],
            "I1": [ 8379 ],
            "I0": [ 8378 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8376 ],
            "I0": [ 7619 ],
            "F": [ 8374 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8374 ],
            "I2": [ 8373 ],
            "I1": [ 8372 ],
            "I0": [ 8113 ],
            "F": [ 8368 ]
          }
        },
        "txPinRegister_DFFSE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7658 ],
            "I2": [ 7643 ],
            "I1": [ 7646 ],
            "I0": [ 7636 ],
            "F": [ 8367 ]
          }
        },
        "txPinRegister_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8439 ],
            "Q": [ 8369 ],
            "D": [ 8368 ],
            "CLK": [ 7322 ],
            "CE": [ 8367 ]
          }
        },
        "txCounter_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7668 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8149 ]
          }
        },
        "txCounter_DFFE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8200 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8363 ]
          }
        },
        "txCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7694 ],
            "D": [ 8363 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8198 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8360 ]
          }
        },
        "txCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7693 ],
            "D": [ 8360 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8195 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8357 ]
          }
        },
        "txCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7692 ],
            "D": [ 8357 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7653 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8354 ]
          }
        },
        "txCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7700 ],
            "D": [ 8354 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7654 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8351 ]
          }
        },
        "txCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7699 ],
            "D": [ 8351 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7655 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8348 ]
          }
        },
        "txCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7698 ],
            "D": [ 8348 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7656 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8345 ]
          }
        },
        "txCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7697 ],
            "D": [ 8345 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7676 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8303 ]
          }
        },
        "txCounter_DFFE_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7710 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8341 ]
          }
        },
        "txCounter_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7710 ],
            "D": [ 8341 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8227 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8337 ]
          }
        },
        "txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8227 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8336 ]
          }
        },
        "txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/MUX0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7649 ],
            "O": [ 8329 ],
            "I1": [ 8337 ],
            "I0": [ 8336 ]
          }
        },
        "txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8227 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8332 ]
          }
        },
        "txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8227 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8331 ]
          }
        },
        "txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/MUX2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7649 ],
            "O": [ 8328 ],
            "I1": [ 8332 ],
            "I0": [ 8331 ]
          }
        },
        "txCounter_DFFE_Q_23_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/MUX1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7664 ],
            "O": [ 8326 ],
            "I1": [ 8329 ],
            "I0": [ 8328 ]
          }
        },
        "txCounter_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7708 ],
            "D": [ 8326 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_22_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8228 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8323 ]
          }
        },
        "txCounter_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7723 ],
            "D": [ 8323 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8229 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8319 ]
          }
        },
        "txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8229 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8318 ]
          }
        },
        "txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/MUX4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7649 ],
            "O": [ 8311 ],
            "I1": [ 8319 ],
            "I0": [ 8318 ]
          }
        },
        "txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8229 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8314 ]
          }
        },
        "txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8229 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8313 ]
          }
        },
        "txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7649 ],
            "O": [ 8310 ],
            "I1": [ 8314 ],
            "I0": [ 8313 ]
          }
        },
        "txCounter_DFFE_Q_21_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/MUX5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7664 ],
            "O": [ 8308 ],
            "I1": [ 8311 ],
            "I0": [ 8310 ]
          }
        },
        "txCounter_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7722 ],
            "D": [ 8308 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_20_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8225 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8305 ]
          }
        },
        "txCounter_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7721 ],
            "D": [ 8305 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7690 ],
            "D": [ 8303 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7677 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8151 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8217 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8298 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8217 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8297 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/MUX0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7649 ],
            "O": [ 8278 ],
            "I1": [ 8298 ],
            "I0": [ 8297 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8217 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8281 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8294 ],
            "I3": [ 8438 ],
            "I1": [ 7710 ],
            "I0": [ 8438 ],
            "COUT": [ 8292 ],
            "CIN": [ 8445 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8227 ],
            "I3": [ 8438 ],
            "I1": [ 7708 ],
            "I0": [ 8439 ],
            "COUT": [ 8290 ],
            "CIN": [ 8292 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8228 ],
            "I3": [ 8438 ],
            "I1": [ 7723 ],
            "I0": [ 8439 ],
            "COUT": [ 8288 ],
            "CIN": [ 8290 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8229 ],
            "I3": [ 8438 ],
            "I1": [ 7722 ],
            "I0": [ 8439 ],
            "COUT": [ 8286 ],
            "CIN": [ 8288 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8225 ],
            "I3": [ 8438 ],
            "I1": [ 7721 ],
            "I0": [ 8439 ],
            "COUT": [ 8284 ],
            "CIN": [ 8286 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8217 ],
            "I3": [ 8438 ],
            "I1": [ 7720 ],
            "I0": [ 8439 ],
            "COUT": [ 8267 ],
            "CIN": [ 8284 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8217 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8280 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/MUX2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7649 ],
            "O": [ 8277 ],
            "I1": [ 8281 ],
            "I0": [ 8280 ]
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/MUX1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7664 ],
            "O": [ 8275 ],
            "I1": [ 8278 ],
            "I0": [ 8277 ]
          }
        },
        "txCounter_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7720 ],
            "D": [ 8275 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8234 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8271 ]
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8234 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8270 ]
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/MUX4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7649 ],
            "O": [ 8261 ],
            "I1": [ 8271 ],
            "I0": [ 8270 ]
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8234 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8264 ]
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8234 ],
            "I3": [ 8438 ],
            "I1": [ 7718 ],
            "I0": [ 8439 ],
            "COUT": [ 8250 ],
            "CIN": [ 8267 ]
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8234 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8263 ]
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7649 ],
            "O": [ 8260 ],
            "I1": [ 8264 ],
            "I0": [ 8263 ]
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/MUX5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7664 ],
            "O": [ 8258 ],
            "I1": [ 8261 ],
            "I0": [ 8260 ]
          }
        },
        "txCounter_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7718 ],
            "D": [ 8258 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8236 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8254 ]
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8236 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8253 ]
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/MUX0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7649 ],
            "O": [ 8244 ],
            "I1": [ 8254 ],
            "I0": [ 8253 ]
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8236 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8247 ]
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8236 ],
            "I3": [ 8438 ],
            "I1": [ 7717 ],
            "I0": [ 8439 ],
            "COUT": [ 8180 ],
            "CIN": [ 8250 ]
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8236 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8246 ]
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/MUX2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7649 ],
            "O": [ 8243 ],
            "I1": [ 8247 ],
            "I0": [ 8246 ]
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/MUX1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7664 ],
            "O": [ 8241 ],
            "I1": [ 8244 ],
            "I0": [ 8243 ]
          }
        },
        "txCounter_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7717 ],
            "D": [ 8241 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_16_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8181 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8238 ]
          }
        },
        "txCounter_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7716 ],
            "D": [ 8238 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8175 ],
            "I2": [ 8181 ],
            "I1": [ 8236 ],
            "I0": [ 8234 ],
            "F": [ 8219 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8159 ],
            "I2": [ 8163 ],
            "I1": [ 8167 ],
            "I0": [ 8171 ],
            "F": [ 8220 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8224 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8229 ],
            "I2": [ 8228 ],
            "I1": [ 8227 ],
            "I0": [ 7710 ],
            "F": [ 8223 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8225 ],
            "O": [ 8218 ],
            "I1": [ 8224 ],
            "I0": [ 8223 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8195 ],
            "I2": [ 8198 ],
            "I1": [ 8200 ],
            "I0": [ 8155 ],
            "F": [ 7674 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8220 ],
            "I2": [ 8219 ],
            "I1": [ 8218 ],
            "I0": [ 8217 ],
            "F": [ 7671 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7677 ],
            "I3": [ 8438 ],
            "I1": [ 7689 ],
            "I0": [ 8439 ],
            "COUT": [ 8212 ],
            "CIN": [ 8210 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7668 ],
            "I3": [ 8438 ],
            "I1": [ 7688 ],
            "I0": [ 8439 ],
            "COUT": [ 8213 ],
            "CIN": [ 8212 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7676 ],
            "I3": [ 8438 ],
            "I1": [ 7690 ],
            "I0": [ 8439 ],
            "COUT": [ 8210 ],
            "CIN": [ 8205 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7654 ],
            "I3": [ 8438 ],
            "I1": [ 7699 ],
            "I0": [ 8439 ],
            "COUT": [ 8207 ],
            "CIN": [ 8202 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7655 ],
            "I3": [ 8438 ],
            "I1": [ 7698 ],
            "I0": [ 8439 ],
            "COUT": [ 8204 ],
            "CIN": [ 8207 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7656 ],
            "I3": [ 8438 ],
            "I1": [ 7697 ],
            "I0": [ 8439 ],
            "COUT": [ 8205 ],
            "CIN": [ 8204 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7653 ],
            "I3": [ 8438 ],
            "I1": [ 7700 ],
            "I0": [ 8439 ],
            "COUT": [ 8202 ],
            "CIN": [ 8194 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8200 ],
            "I3": [ 8438 ],
            "I1": [ 7694 ],
            "I0": [ 8439 ],
            "COUT": [ 8197 ],
            "CIN": [ 8191 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8198 ],
            "I3": [ 8438 ],
            "I1": [ 7693 ],
            "I0": [ 8439 ],
            "COUT": [ 8193 ],
            "CIN": [ 8197 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8195 ],
            "I3": [ 8438 ],
            "I1": [ 7692 ],
            "I0": [ 8439 ],
            "COUT": [ 8194 ],
            "CIN": [ 8193 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8155 ],
            "I3": [ 8438 ],
            "I1": [ 7695 ],
            "I0": [ 8439 ],
            "COUT": [ 8191 ],
            "CIN": [ 8186 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8167 ],
            "I3": [ 8438 ],
            "I1": [ 7727 ],
            "I0": [ 8439 ],
            "COUT": [ 8188 ],
            "CIN": [ 8183 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8163 ],
            "I3": [ 8438 ],
            "I1": [ 7726 ],
            "I0": [ 8439 ],
            "COUT": [ 8185 ],
            "CIN": [ 8188 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8159 ],
            "I3": [ 8438 ],
            "I1": [ 7725 ],
            "I0": [ 8439 ],
            "COUT": [ 8186 ],
            "CIN": [ 8185 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8171 ],
            "I3": [ 8438 ],
            "I1": [ 7728 ],
            "I0": [ 8439 ],
            "COUT": [ 8183 ],
            "CIN": [ 8178 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8181 ],
            "I3": [ 8438 ],
            "I1": [ 7716 ],
            "I0": [ 8439 ],
            "COUT": [ 8177 ],
            "CIN": [ 8180 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8175 ],
            "I3": [ 8438 ],
            "I1": [ 7715 ],
            "I0": [ 8439 ],
            "COUT": [ 8178 ],
            "CIN": [ 8177 ]
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8175 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8173 ]
          }
        },
        "txCounter_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7715 ],
            "D": [ 8173 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_14_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8171 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8169 ]
          }
        },
        "txCounter_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7728 ],
            "D": [ 8169 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_13_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8167 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8165 ]
          }
        },
        "txCounter_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7727 ],
            "D": [ 8165 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_12_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8163 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8161 ]
          }
        },
        "txCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7726 ],
            "D": [ 8161 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8159 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8157 ]
          }
        },
        "txCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7725 ],
            "D": [ 8157 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8155 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8153 ]
          }
        },
        "txCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7695 ],
            "D": [ 8153 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7689 ],
            "D": [ 8151 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7688 ],
            "D": [ 8149 ],
            "CLK": [ 7322 ],
            "CE": [ 7732 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7658 ],
            "I1": [ 7643 ],
            "I0": [ 7646 ],
            "F": [ 8125 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:208.38-208.55|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8124 ],
            "I3": [ 8438 ],
            "I1": [ 7815 ],
            "I0": [ 8439 ],
            "COUT": [ 8146 ],
            "CIN": [ 8130 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7649 ],
            "I2": [ 7658 ],
            "I1": [ 7643 ],
            "I0": [ 7646 ],
            "F": [ 8142 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7658 ],
            "I1": [ 7643 ],
            "I0": [ 7646 ],
            "F": [ 8141 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7664 ],
            "O": [ 8123 ],
            "I1": [ 8142 ],
            "I0": [ 8141 ]
          }
        },
        "txByteCounter_DFFRE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7818 ],
            "F": [ 8138 ]
          }
        },
        "txByteCounter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8125 ],
            "Q": [ 7818 ],
            "D": [ 8138 ],
            "CLK": [ 7322 ],
            "CE": [ 8123 ]
          }
        },
        "txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:208.38-208.55|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8136 ],
            "I3": [ 8438 ],
            "I1": [ 7818 ],
            "I0": [ 8438 ],
            "COUT": [ 8134 ],
            "CIN": [ 8446 ]
          }
        },
        "txByteCounter_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:208.38-208.55|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8132 ],
            "I3": [ 8438 ],
            "I1": [ 7817 ],
            "I0": [ 8439 ],
            "COUT": [ 8129 ],
            "CIN": [ 8134 ]
          }
        },
        "txByteCounter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8125 ],
            "Q": [ 7817 ],
            "D": [ 8132 ],
            "CLK": [ 7322 ],
            "CE": [ 8123 ]
          }
        },
        "txByteCounter_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:208.38-208.55|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8127 ],
            "I3": [ 8438 ],
            "I1": [ 7816 ],
            "I0": [ 8439 ],
            "COUT": [ 8130 ],
            "CIN": [ 8129 ]
          }
        },
        "txByteCounter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8125 ],
            "Q": [ 7816 ],
            "D": [ 8127 ],
            "CLK": [ 7322 ],
            "CE": [ 8123 ]
          }
        },
        "txByteCounter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8125 ],
            "Q": [ 7815 ],
            "D": [ 8124 ],
            "CLK": [ 7322 ],
            "CE": [ 8123 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:196.36-196.51|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8082 ],
            "I3": [ 8438 ],
            "I1": [ 8084 ],
            "I0": [ 8439 ],
            "COUT": [ 8121 ],
            "CIN": [ 8092 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8110 ],
            "I2": [ 8108 ],
            "I1": [ 7674 ],
            "I0": [ 8116 ],
            "F": [ 7841 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7656 ],
            "I2": [ 7655 ],
            "I1": [ 7654 ],
            "I0": [ 7653 ],
            "F": [ 8108 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7668 ],
            "I1": [ 7677 ],
            "I0": [ 7676 ],
            "F": [ 8110 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 8116 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8114 ],
            "I0": [ 8113 ],
            "F": [ 8106 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8110 ],
            "I2": [ 8108 ],
            "I1": [ 7674 ],
            "I0": [ 8106 ],
            "F": [ 8103 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8102 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7671 ],
            "O": [ 8081 ],
            "I1": [ 8103 ],
            "I0": [ 8102 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y25/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8095 ],
            "F": [ 8099 ]
          }
        },
        "txBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y25/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7807 ],
            "Q": [ 8095 ],
            "D": [ 8099 ],
            "CLK": [ 7322 ],
            "CE": [ 8081 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:196.36-196.51|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8097 ],
            "I3": [ 8438 ],
            "I1": [ 8095 ],
            "I0": [ 8438 ],
            "COUT": [ 8091 ],
            "CIN": [ 8448 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:196.36-196.51|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8086 ],
            "I3": [ 8438 ],
            "I1": [ 8088 ],
            "I0": [ 8439 ],
            "COUT": [ 8092 ],
            "CIN": [ 8091 ]
          }
        },
        "txBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7807 ],
            "Q": [ 8088 ],
            "D": [ 8086 ],
            "CLK": [ 7322 ],
            "CE": [ 8081 ]
          }
        },
        "txBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:167.1-223.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7807 ],
            "Q": [ 8084 ],
            "D": [ 8082 ],
            "CLK": [ 7322 ],
            "CE": [ 8081 ]
          }
        },
        "sequence_state_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011100000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7759 ],
            "I2": [ 7756 ],
            "I1": [ 7753 ],
            "I0": [ 7781 ],
            "F": [ 8077 ]
          }
        },
        "sequence_state_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7759 ],
            "I1": [ 7756 ],
            "I0": [ 7753 ],
            "F": [ 8076 ]
          }
        },
        "sequence_state_DFFE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/MUX0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8063 ],
            "O": [ 8059 ],
            "I1": [ 8077 ],
            "I0": [ 8076 ]
          }
        },
        "sequence_state_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/MUX2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8065 ],
            "O": [ 8058 ],
            "I1": [ 7751 ],
            "I0": [ 7761 ]
          }
        },
        "sequence_state_DFFE_Q_1_D_LUT4_F_I3_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7772 ],
            "I2": [ 7770 ],
            "I1": [ 7768 ],
            "I0": [ 7766 ],
            "F": [ 8069 ]
          }
        },
        "sequence_state_DFFE_Q_1_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8069 ],
            "I2": [ 7785 ],
            "I1": [ 7778 ],
            "I0": [ 7775 ],
            "F": [ 8063 ]
          }
        },
        "sequence_state_DFFE_Q_1_D_LUT4_F_I3_LUT2_I1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7785 ],
            "I2": [ 7781 ],
            "I1": [ 7778 ],
            "I0": [ 7775 ],
            "F": [ 8068 ]
          }
        },
        "sequence_state_DFFE_Q_1_D_LUT4_F_I3_LUT2_I1_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8067 ]
          }
        },
        "sequence_state_DFFE_Q_1_D_LUT4_F_I3_LUT2_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/MUX4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8069 ],
            "O": [ 7759 ],
            "I1": [ 8068 ],
            "I0": [ 8067 ]
          }
        },
        "sequence_state_DFFE_Q_1_D_LUT4_F_I3_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8063 ],
            "I0": [ 7781 ],
            "F": [ 8065 ]
          }
        },
        "sequence_state_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8063 ],
            "I2": [ 7756 ],
            "I1": [ 7753 ],
            "I0": [ 7781 ],
            "F": [ 8061 ]
          }
        },
        "sequence_state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:86.1-117.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7756 ],
            "D": [ 8061 ],
            "CLK": [ 7322 ],
            "CE": [ 8058 ]
          }
        },
        "sequence_state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:86.1-117.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7753 ],
            "D": [ 8059 ],
            "CLK": [ 7322 ],
            "CE": [ 8058 ]
          }
        },
        "rxState_DFFE_Q_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7872 ],
            "I1": [ 7867 ],
            "I0": [ 7864 ],
            "F": [ 8049 ]
          }
        },
        "rxState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7764 ],
            "I0": [ 8049 ],
            "F": [ 8045 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8054 ],
            "I2": [ 7897 ],
            "I1": [ 7881 ],
            "I0": [ 7894 ],
            "F": [ 8044 ]
          }
        },
        "rxState_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8049 ],
            "I2": [ 7802 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 8051 ]
          }
        },
        "rxState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7802 ],
            "D": [ 8051 ],
            "CLK": [ 7322 ],
            "CE": [ 8044 ]
          }
        },
        "rxState_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8049 ],
            "I2": [ 7802 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 8047 ]
          }
        },
        "rxState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7793 ],
            "D": [ 8047 ],
            "CLK": [ 7322 ],
            "CE": [ 8044 ]
          }
        },
        "rxState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7788 ],
            "D": [ 8045 ],
            "CLK": [ 7322 ],
            "CE": [ 8044 ]
          }
        },
        "rxCounter_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7964 ],
            "I2": [ 7802 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 7882 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8025 ],
            "F": [ 8022 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7957 ],
            "I2": [ 7954 ],
            "I1": [ 7951 ],
            "I0": [ 7947 ],
            "F": [ 7975 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7964 ],
            "I1": [ 7966 ],
            "I0": [ 7960 ],
            "F": [ 7970 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7802 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 7736 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7913 ],
            "I0": [ 7918 ],
            "F": [ 7973 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8008 ],
            "I2": [ 8016 ],
            "I1": [ 8025 ],
            "I0": [ 7895 ],
            "F": [ 7974 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8016 ],
            "I3": [ 8438 ],
            "I1": [ 7931 ],
            "I0": [ 8439 ],
            "COUT": [ 8010 ],
            "CIN": [ 8028 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8034 ],
            "I3": [ 8438 ],
            "I1": [ 7918 ],
            "I0": [ 8438 ],
            "COUT": [ 8032 ],
            "CIN": [ 8449 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7913 ],
            "I3": [ 8438 ],
            "I1": [ 7903 ],
            "I0": [ 8439 ],
            "COUT": [ 8030 ],
            "CIN": [ 8032 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7895 ],
            "I3": [ 8438 ],
            "I1": [ 7891 ],
            "I0": [ 8439 ],
            "COUT": [ 8027 ],
            "CIN": [ 8030 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8025 ],
            "I3": [ 8438 ],
            "I1": [ 7932 ],
            "I0": [ 8439 ],
            "COUT": [ 8028 ],
            "CIN": [ 8027 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8025 ],
            "I2": [ 7802 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 8021 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7743 ],
            "O": [ 8019 ],
            "I1": [ 8022 ],
            "I0": [ 8021 ]
          }
        },
        "rxCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7932 ],
            "D": [ 8019 ],
            "CLK": [ 7322 ],
            "CE": [ 7881 ]
          }
        },
        "rxCounter_DFFE_Q_8_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7802 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 7894 ]
          }
        },
        "rxCounter_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7897 ],
            "I1": [ 8016 ],
            "I0": [ 7894 ],
            "F": [ 8013 ]
          }
        },
        "rxCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7931 ],
            "D": [ 8013 ],
            "CLK": [ 7322 ],
            "CE": [ 7881 ]
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8008 ],
            "F": [ 8005 ]
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 8008 ],
            "I3": [ 8438 ],
            "I1": [ 7930 ],
            "I0": [ 8439 ],
            "COUT": [ 7944 ],
            "CIN": [ 8010 ]
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7897 ],
            "I2": [ 8008 ],
            "I1": [ 7909 ],
            "I0": [ 7793 ],
            "F": [ 8004 ]
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7743 ],
            "O": [ 8002 ],
            "I1": [ 8005 ],
            "I0": [ 8004 ]
          }
        },
        "rxCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7930 ],
            "D": [ 8002 ],
            "CLK": [ 7322 ],
            "CE": [ 7881 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7947 ],
            "F": [ 7998 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7897 ],
            "I2": [ 7947 ],
            "I1": [ 7909 ],
            "I0": [ 7793 ],
            "F": [ 7997 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/MUX2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7743 ],
            "O": [ 7995 ],
            "I1": [ 7998 ],
            "I0": [ 7997 ]
          }
        },
        "rxCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7941 ],
            "D": [ 7995 ],
            "CLK": [ 7322 ],
            "CE": [ 7881 ]
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7951 ],
            "F": [ 7991 ]
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7951 ],
            "I2": [ 7802 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 7990 ]
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/MUX0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7743 ],
            "O": [ 7988 ],
            "I1": [ 7991 ],
            "I0": [ 7990 ]
          }
        },
        "rxCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y25/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7940 ],
            "D": [ 7988 ],
            "CLK": [ 7322 ],
            "CE": [ 7881 ]
          }
        },
        "rxCounter_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7954 ],
            "I2": [ 7802 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 7985 ]
          }
        },
        "rxCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7939 ],
            "D": [ 7985 ],
            "CLK": [ 7322 ],
            "CE": [ 7881 ]
          }
        },
        "rxCounter_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7957 ],
            "I2": [ 7802 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 7982 ]
          }
        },
        "rxCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7938 ],
            "D": [ 7982 ],
            "CLK": [ 7322 ],
            "CE": [ 7881 ]
          }
        },
        "rxCounter_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7960 ],
            "I2": [ 7802 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 7979 ]
          }
        },
        "rxCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7935 ],
            "D": [ 7979 ],
            "CLK": [ 7322 ],
            "CE": [ 7881 ]
          }
        },
        "rxCounter_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7966 ],
            "I2": [ 7802 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 7886 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7802 ],
            "I0": [ 7788 ],
            "F": [ 7909 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7975 ],
            "I2": [ 7974 ],
            "I1": [ 7973 ],
            "I0": [ 7736 ],
            "F": [ 7969 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7736 ],
            "F": [ 7968 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/MUX2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7970 ],
            "O": [ 7743 ],
            "I1": [ 7969 ],
            "I0": [ 7968 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7966 ],
            "I3": [ 8438 ],
            "I1": [ 7888 ],
            "I0": [ 8439 ],
            "COUT": [ 7962 ],
            "CIN": [ 7959 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7964 ],
            "I3": [ 8438 ],
            "I1": [ 7884 ],
            "I0": [ 8439 ],
            "COUT": [ 7963 ],
            "CIN": [ 7962 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7960 ],
            "I3": [ 8438 ],
            "I1": [ 7935 ],
            "I0": [ 8439 ],
            "COUT": [ 7959 ],
            "CIN": [ 7956 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7957 ],
            "I3": [ 8438 ],
            "I1": [ 7938 ],
            "I0": [ 8439 ],
            "COUT": [ 7956 ],
            "CIN": [ 7953 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7954 ],
            "I3": [ 8438 ],
            "I1": [ 7939 ],
            "I0": [ 8439 ],
            "COUT": [ 7953 ],
            "CIN": [ 7949 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7951 ],
            "I3": [ 8438 ],
            "I1": [ 7940 ],
            "I0": [ 8439 ],
            "COUT": [ 7949 ],
            "CIN": [ 7945 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7947 ],
            "I3": [ 8438 ],
            "I1": [ 7941 ],
            "I0": [ 8439 ],
            "COUT": [ 7945 ],
            "CIN": [ 7944 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7923 ],
            "I2": [ 7802 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 7897 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7941 ],
            "I2": [ 7940 ],
            "I1": [ 7939 ],
            "I0": [ 7938 ],
            "F": [ 7936 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7936 ],
            "I2": [ 7935 ],
            "I1": [ 7888 ],
            "I0": [ 7884 ],
            "F": [ 7928 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7891 ],
            "I2": [ 7932 ],
            "I1": [ 7931 ],
            "I0": [ 7930 ],
            "F": [ 7927 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7913 ],
            "I1": [ 7927 ],
            "I0": [ 7918 ],
            "F": [ 7923 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7802 ],
            "I2": [ 7918 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 7922 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7802 ],
            "I2": [ 7918 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 7921 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7923 ],
            "O": [ 7916 ],
            "I1": [ 7922 ],
            "I0": [ 7921 ]
          }
        },
        "rxCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7918 ],
            "D": [ 7916 ],
            "CLK": [ 7322 ],
            "CE": [ 7881 ]
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7913 ],
            "F": [ 7906 ]
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7897 ],
            "I2": [ 7913 ],
            "I1": [ 7909 ],
            "I0": [ 7793 ],
            "F": [ 7905 ]
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/MUX0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7743 ],
            "O": [ 7902 ],
            "I1": [ 7906 ],
            "I0": [ 7905 ]
          }
        },
        "rxCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7903 ],
            "D": [ 7902 ],
            "CLK": [ 7322 ],
            "CE": [ 7881 ]
          }
        },
        "rxCounter_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7897 ],
            "I1": [ 7895 ],
            "I0": [ 7894 ],
            "F": [ 7890 ]
          }
        },
        "rxCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7891 ],
            "D": [ 7890 ],
            "CLK": [ 7322 ],
            "CE": [ 7881 ]
          }
        },
        "rxCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7888 ],
            "D": [ 7886 ],
            "CLK": [ 7322 ],
            "CE": [ 7881 ]
          }
        },
        "rxCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7884 ],
            "D": [ 7882 ],
            "CLK": [ 7322 ],
            "CE": [ 7881 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:68.28-68.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7863 ],
            "I3": [ 8438 ],
            "I1": [ 7864 ],
            "I0": [ 8439 ],
            "COUT": [ 7879 ],
            "CIN": [ 7870 ]
          }
        },
        "rxBitNumber_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7741 ],
            "I0": [ 7764 ],
            "F": [ 7862 ]
          }
        },
        "rxBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7872 ],
            "F": [ 7875 ]
          }
        },
        "rxBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7741 ],
            "Q": [ 7872 ],
            "D": [ 7875 ],
            "CLK": [ 7322 ],
            "CE": [ 7862 ]
          }
        },
        "rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:68.28-68.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7873 ],
            "I3": [ 8438 ],
            "I1": [ 7872 ],
            "I0": [ 8438 ],
            "COUT": [ 7869 ],
            "CIN": [ 8450 ]
          }
        },
        "rxBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:68.28-68.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7866 ],
            "I3": [ 8438 ],
            "I1": [ 7867 ],
            "I0": [ 8439 ],
            "COUT": [ 7870 ],
            "CIN": [ 7869 ]
          }
        },
        "rxBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7741 ],
            "Q": [ 7867 ],
            "D": [ 7866 ],
            "CLK": [ 7322 ],
            "CE": [ 7862 ]
          }
        },
        "rxBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7741 ],
            "Q": [ 7864 ],
            "D": [ 7863 ],
            "CLK": [ 7322 ],
            "CE": [ 7862 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 8439 ]
          }
        },
        "led_temp_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7756 ],
            "I0": [ 7753 ],
            "F": [ 7858 ]
          }
        },
        "led_temp_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y23/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:86.1-117.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7749 ],
            "Q": [ 7549 ],
            "D": [ 8438 ],
            "CLK": [ 7322 ],
            "CE": [ 7858 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y14/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:14.22-14.25",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7856 ],
            "I": [ 7612 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y15/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:14.22-14.25",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7854 ],
            "I": [ 7612 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y20/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:14.22-14.25",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7852 ],
            "I": [ 7612 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y21/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:14.22-14.25",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7850 ],
            "I": [ 7612 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y24/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:14.22-14.25",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7848 ],
            "I": [ 7612 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y25/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:14.22-14.25",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7846 ],
            "I": [ 7612 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 8438 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101101111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 7817 ],
            "I1": [ 7816 ],
            "I0": [ 7815 ],
            "F": [ 7808 ]
          }
        },
        "dataOut_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7840 ]
          }
        },
        "dataOut_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7671 ],
            "O": [ 7807 ],
            "I1": [ 7841 ],
            "I0": [ 7840 ]
          }
        },
        "dataOut_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000101000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 7817 ],
            "I1": [ 7816 ],
            "I0": [ 7815 ],
            "F": [ 7836 ]
          }
        },
        "dataOut_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/DFF3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7837 ],
            "D": [ 7836 ],
            "CLK": [ 7322 ],
            "CE": [ 7807 ]
          }
        },
        "dataOut_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000001001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 7817 ],
            "I1": [ 7816 ],
            "I0": [ 7815 ],
            "F": [ 7832 ]
          }
        },
        "dataOut_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/DFF5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7833 ],
            "D": [ 7832 ],
            "CLK": [ 7322 ],
            "CE": [ 7807 ]
          }
        },
        "dataOut_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101101111110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 7817 ],
            "I1": [ 7816 ],
            "I0": [ 7815 ],
            "F": [ 7828 ]
          }
        },
        "dataOut_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/DFF4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7829 ],
            "D": [ 7828 ],
            "CLK": [ 7322 ],
            "CE": [ 7807 ]
          }
        },
        "dataOut_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101101000010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 7817 ],
            "I1": [ 7816 ],
            "I0": [ 7815 ],
            "F": [ 7824 ]
          }
        },
        "dataOut_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/DFF0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7825 ],
            "D": [ 7824 ],
            "CLK": [ 7322 ],
            "CE": [ 7807 ]
          }
        },
        "dataOut_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 7817 ],
            "I1": [ 7816 ],
            "I0": [ 7815 ],
            "F": [ 7820 ]
          }
        },
        "dataOut_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/DFF4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7821 ],
            "D": [ 7820 ],
            "CLK": [ 7322 ],
            "CE": [ 7807 ]
          }
        },
        "dataOut_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 7817 ],
            "I1": [ 7816 ],
            "I0": [ 7815 ],
            "F": [ 7812 ]
          }
        },
        "dataOut_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/DFF2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7813 ],
            "D": [ 7812 ],
            "CLK": [ 7322 ],
            "CE": [ 7807 ]
          }
        },
        "dataOut_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/DFF1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7810 ],
            "D": [ 7808 ],
            "CLK": [ 7322 ],
            "CE": [ 7807 ]
          }
        },
        "dataIn_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7802 ],
            "I1": [ 7793 ],
            "I0": [ 7788 ],
            "F": [ 7764 ]
          }
        },
        "dataIn_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7785 ],
            "D": [ 7781 ],
            "CLK": [ 7322 ],
            "CE": [ 7764 ]
          }
        },
        "dataIn_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7781 ],
            "D": [ 7778 ],
            "CLK": [ 7322 ],
            "CE": [ 7764 ]
          }
        },
        "dataIn_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7778 ],
            "D": [ 7775 ],
            "CLK": [ 7322 ],
            "CE": [ 7764 ]
          }
        },
        "dataIn_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7775 ],
            "D": [ 7772 ],
            "CLK": [ 7322 ],
            "CE": [ 7764 ]
          }
        },
        "dataIn_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7772 ],
            "D": [ 7770 ],
            "CLK": [ 7322 ],
            "CE": [ 7764 ]
          }
        },
        "dataIn_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7770 ],
            "D": [ 7768 ],
            "CLK": [ 7322 ],
            "CE": [ 7764 ]
          }
        },
        "dataIn_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7768 ],
            "D": [ 7766 ],
            "CLK": [ 7322 ],
            "CE": [ 7764 ]
          }
        },
        "dataIn_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y23/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7766 ],
            "D": [ 7765 ],
            "CLK": [ 7322 ],
            "CE": [ 7764 ]
          }
        },
        "clk_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:11.11-11.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7322 ],
            "I": [ 7315 ]
          }
        },
        "byteReady_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7759 ],
            "I2": [ 7738 ],
            "I1": [ 7756 ],
            "I0": [ 7753 ],
            "F": [ 7761 ]
          }
        },
        "byteReady_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7759 ],
            "I2": [ 7738 ],
            "I1": [ 7756 ],
            "I0": [ 7753 ],
            "F": [ 7751 ]
          }
        },
        "byteReady_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7738 ],
            "F": [ 7749 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7743 ],
            "I1": [ 7741 ],
            "I0": [ 7736 ],
            "F": [ 7734 ]
          }
        },
        "byteReady_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:42.1-83.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7738 ],
            "D": [ 7736 ],
            "CLK": [ 7322 ],
            "CE": [ 7734 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7681 ],
            "O": [ 7732 ],
            "I1": [ 7634 ],
            "I0": [ 7730 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001001010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7617 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 7730 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7728 ],
            "I2": [ 7727 ],
            "I1": [ 7726 ],
            "I0": [ 7725 ],
            "F": [ 7704 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7722 ],
            "I1": [ 7721 ],
            "I0": [ 7720 ],
            "F": [ 7713 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7718 ],
            "I2": [ 7717 ],
            "I1": [ 7716 ],
            "I0": [ 7715 ],
            "F": [ 7712 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7713 ],
            "I2": [ 7712 ],
            "I1": [ 7710 ],
            "I0": [ 7708 ],
            "F": [ 7703 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7702 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7704 ],
            "O": [ 7686 ],
            "I1": [ 7703 ],
            "I0": [ 7702 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7700 ],
            "I2": [ 7699 ],
            "I1": [ 7698 ],
            "I0": [ 7697 ],
            "F": [ 7685 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7695 ],
            "I2": [ 7694 ],
            "I1": [ 7693 ],
            "I0": [ 7692 ],
            "F": [ 7684 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7690 ],
            "I1": [ 7689 ],
            "I0": [ 7688 ],
            "F": [ 7683 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7686 ],
            "I2": [ 7685 ],
            "I1": [ 7684 ],
            "I0": [ 7683 ],
            "F": [ 7681 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7681 ],
            "I1": [ 7617 ],
            "I0": [ 7636 ],
            "F": [ 7680 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1_F_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7662 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7677 ],
            "I2": [ 7676 ],
            "I1": [ 7674 ],
            "I0": [ 7671 ],
            "F": [ 7661 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/MUX6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7668 ],
            "O": [ 7664 ],
            "I1": [ 7662 ],
            "I0": [ 7661 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000101000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7659 ],
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 7658 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7656 ],
            "I2": [ 7655 ],
            "I1": [ 7654 ],
            "I0": [ 7653 ],
            "F": [ 7649 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7636 ],
            "F": [ 7646 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7617 ],
            "I0": [ 7636 ],
            "F": [ 7643 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7617 ],
            "I0": [ 7636 ],
            "F": [ 7634 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7627 ],
            "I1": [ 7619 ],
            "I0": [ 7614 ],
            "F": [ 7617 ]
          }
        },
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y0/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:15.11-15.15",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7614 ],
            "I": [ 7314 ]
          }
        },
        "blink_state_LUT2_I1_F_DFFR_RESET": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7610 ],
            "Q": [ 7612 ],
            "D": [ 7549 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_state_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7546 ],
            "I0": [ 7549 ],
            "F": [ 7610 ]
          }
        },
        "blink_state_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7546 ],
            "F": [ 7545 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7607 ],
            "I3": [ 8439 ],
            "I1": [ 7358 ],
            "I0": [ 8438 ],
            "COUT": [ 7604 ],
            "CIN": [ 7505 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7605 ],
            "I3": [ 8439 ],
            "I1": [ 7353 ],
            "I0": [ 8438 ],
            "COUT": [ 7601 ],
            "CIN": [ 7604 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7602 ],
            "I3": [ 8439 ],
            "I1": [ 7348 ],
            "I0": [ 8438 ],
            "COUT": [ 7598 ],
            "CIN": [ 7601 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7599 ],
            "I3": [ 8439 ],
            "I1": [ 7343 ],
            "I0": [ 8439 ],
            "COUT": [ 7595 ],
            "CIN": [ 7598 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7596 ],
            "I3": [ 8439 ],
            "I1": [ 7332 ],
            "I0": [ 8439 ],
            "COUT": [ 7592 ],
            "CIN": [ 7595 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7593 ],
            "I3": [ 8439 ],
            "I1": [ 7539 ],
            "I0": [ 8439 ],
            "COUT": [ 7589 ],
            "CIN": [ 7592 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7590 ],
            "I3": [ 8439 ],
            "I1": [ 7534 ],
            "I0": [ 8439 ],
            "COUT": [ 7586 ],
            "CIN": [ 7589 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7587 ],
            "I3": [ 8439 ],
            "I1": [ 7529 ],
            "I0": [ 8439 ],
            "COUT": [ 7583 ],
            "CIN": [ 7586 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7584 ],
            "I3": [ 8439 ],
            "I1": [ 7524 ],
            "I0": [ 8439 ],
            "COUT": [ 7580 ],
            "CIN": [ 7583 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7581 ],
            "I3": [ 8439 ],
            "I1": [ 7519 ],
            "I0": [ 8439 ],
            "COUT": [ 7577 ],
            "CIN": [ 7580 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7578 ],
            "I3": [ 8439 ],
            "I1": [ 7514 ],
            "I0": [ 8439 ],
            "COUT": [ 7574 ],
            "CIN": [ 7577 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7575 ],
            "I3": [ 8439 ],
            "I1": [ 7454 ],
            "I0": [ 8439 ],
            "COUT": [ 7571 ],
            "CIN": [ 7574 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7572 ],
            "I3": [ 8439 ],
            "I1": [ 7391 ],
            "I0": [ 8439 ],
            "COUT": [ 7568 ],
            "CIN": [ 7571 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7569 ],
            "I3": [ 8439 ],
            "I1": [ 7329 ],
            "I0": [ 8439 ],
            "COUT": [ 7565 ],
            "CIN": [ 7568 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7566 ],
            "I3": [ 8439 ],
            "I1": [ 7324 ],
            "I0": [ 8439 ],
            "COUT": [ 8452 ],
            "CIN": [ 7565 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7363 ],
            "I2": [ 7358 ],
            "I1": [ 7353 ],
            "I0": [ 7348 ],
            "F": [ 7558 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7404 ],
            "I0": [ 7373 ],
            "F": [ 7559 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7561 ],
            "I2": [ 7559 ],
            "I1": [ 7558 ],
            "I0": [ 7420 ],
            "F": [ 7555 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7555 ],
            "I0": [ 7549 ],
            "F": [ 7325 ]
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7555 ],
            "I0": [ 7549 ],
            "F": [ 7544 ]
          }
        },
        "blink_state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7546 ],
            "D": [ 7545 ],
            "CLK": [ 7322 ],
            "CE": [ 7544 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7323 ],
            "I3": [ 8438 ],
            "I1": [ 7324 ],
            "I0": [ 8439 ],
            "COUT": [ 7542 ],
            "CIN": [ 7388 ]
          }
        },
        "blink_counter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7538 ],
            "I3": [ 8438 ],
            "I1": [ 7539 ],
            "I0": [ 8439 ],
            "COUT": [ 7536 ],
            "CIN": [ 7335 ]
          }
        },
        "blink_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7539 ],
            "D": [ 7538 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7533 ],
            "I3": [ 8438 ],
            "I1": [ 7534 ],
            "I0": [ 8439 ],
            "COUT": [ 7531 ],
            "CIN": [ 7536 ]
          }
        },
        "blink_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7534 ],
            "D": [ 7533 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7528 ],
            "I3": [ 8438 ],
            "I1": [ 7529 ],
            "I0": [ 8439 ],
            "COUT": [ 7526 ],
            "CIN": [ 7531 ]
          }
        },
        "blink_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7529 ],
            "D": [ 7528 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7523 ],
            "I3": [ 8438 ],
            "I1": [ 7524 ],
            "I0": [ 8439 ],
            "COUT": [ 7521 ],
            "CIN": [ 7526 ]
          }
        },
        "blink_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7524 ],
            "D": [ 7523 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7518 ],
            "I3": [ 8438 ],
            "I1": [ 7519 ],
            "I0": [ 8439 ],
            "COUT": [ 7516 ],
            "CIN": [ 7521 ]
          }
        },
        "blink_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7519 ],
            "D": [ 7518 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7513 ],
            "I3": [ 8438 ],
            "I1": [ 7514 ],
            "I0": [ 8439 ],
            "COUT": [ 7511 ],
            "CIN": [ 7516 ]
          }
        },
        "blink_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7514 ],
            "D": [ 7513 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7453 ],
            "I3": [ 8438 ],
            "I1": [ 7454 ],
            "I0": [ 8439 ],
            "COUT": [ 7451 ],
            "CIN": [ 7511 ]
          }
        },
        "blink_counter_DFFR_Q_31_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7448 ],
            "F": [ 7508 ]
          }
        },
        "blink_counter_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7448 ],
            "D": [ 7508 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7506 ],
            "I3": [ 8439 ],
            "I1": [ 7363 ],
            "I0": [ 8438 ],
            "COUT": [ 7505 ],
            "CIN": [ 7502 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7503 ],
            "I3": [ 8439 ],
            "I1": [ 7368 ],
            "I0": [ 8439 ],
            "COUT": [ 7502 ],
            "CIN": [ 7499 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7500 ],
            "I3": [ 8439 ],
            "I1": [ 7373 ],
            "I0": [ 8438 ],
            "COUT": [ 7499 ],
            "CIN": [ 7496 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7497 ],
            "I3": [ 8439 ],
            "I1": [ 7378 ],
            "I0": [ 8439 ],
            "COUT": [ 7496 ],
            "CIN": [ 7493 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7494 ],
            "I3": [ 8439 ],
            "I1": [ 7383 ],
            "I0": [ 8439 ],
            "COUT": [ 7493 ],
            "CIN": [ 7490 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7491 ],
            "I3": [ 8439 ],
            "I1": [ 7394 ],
            "I0": [ 8439 ],
            "COUT": [ 7490 ],
            "CIN": [ 7487 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7488 ],
            "I3": [ 8439 ],
            "I1": [ 7399 ],
            "I0": [ 8439 ],
            "COUT": [ 7487 ],
            "CIN": [ 7484 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7485 ],
            "I3": [ 8439 ],
            "I1": [ 7404 ],
            "I0": [ 8438 ],
            "COUT": [ 7484 ],
            "CIN": [ 7481 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7482 ],
            "I3": [ 8439 ],
            "I1": [ 7409 ],
            "I0": [ 8439 ],
            "COUT": [ 7481 ],
            "CIN": [ 7478 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7479 ],
            "I3": [ 8439 ],
            "I1": [ 7414 ],
            "I0": [ 8439 ],
            "COUT": [ 7478 ],
            "CIN": [ 7475 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7476 ],
            "I3": [ 8439 ],
            "I1": [ 7420 ],
            "I0": [ 8438 ],
            "COUT": [ 7475 ],
            "CIN": [ 7472 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7473 ],
            "I3": [ 8439 ],
            "I1": [ 7425 ],
            "I0": [ 8439 ],
            "COUT": [ 7472 ],
            "CIN": [ 7469 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7470 ],
            "I3": [ 8439 ],
            "I1": [ 7430 ],
            "I0": [ 8439 ],
            "COUT": [ 7469 ],
            "CIN": [ 7466 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7467 ],
            "I3": [ 8439 ],
            "I1": [ 7435 ],
            "I0": [ 8439 ],
            "COUT": [ 7466 ],
            "CIN": [ 7463 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7464 ],
            "I3": [ 8439 ],
            "I1": [ 7440 ],
            "I0": [ 8439 ],
            "COUT": [ 7463 ],
            "CIN": [ 7459 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7461 ],
            "I3": [ 8439 ],
            "I1": [ 7448 ],
            "I0": [ 8439 ],
            "COUT": [ 7458 ],
            "CIN": [ 8451 ]
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7456 ],
            "I3": [ 8439 ],
            "I1": [ 7445 ],
            "I0": [ 8439 ],
            "COUT": [ 7459 ],
            "CIN": [ 7458 ]
          }
        },
        "blink_counter_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7445 ],
            "D": [ 7456 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7454 ],
            "D": [ 7453 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7390 ],
            "I3": [ 8438 ],
            "I1": [ 7391 ],
            "I0": [ 8439 ],
            "COUT": [ 7387 ],
            "CIN": [ 7451 ]
          }
        },
        "blink_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7449 ],
            "I3": [ 8438 ],
            "I1": [ 7448 ],
            "I0": [ 8438 ],
            "COUT": [ 7444 ],
            "CIN": [ 8453 ]
          }
        },
        "blink_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7446 ],
            "I3": [ 8438 ],
            "I1": [ 7445 ],
            "I0": [ 8439 ],
            "COUT": [ 7442 ],
            "CIN": [ 7444 ]
          }
        },
        "blink_counter_DFFR_Q_29_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7439 ],
            "I3": [ 8438 ],
            "I1": [ 7440 ],
            "I0": [ 8439 ],
            "COUT": [ 7437 ],
            "CIN": [ 7442 ]
          }
        },
        "blink_counter_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7440 ],
            "D": [ 7439 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_28_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7434 ],
            "I3": [ 8438 ],
            "I1": [ 7435 ],
            "I0": [ 8439 ],
            "COUT": [ 7432 ],
            "CIN": [ 7437 ]
          }
        },
        "blink_counter_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7435 ],
            "D": [ 7434 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_27_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7429 ],
            "I3": [ 8438 ],
            "I1": [ 7430 ],
            "I0": [ 8439 ],
            "COUT": [ 7427 ],
            "CIN": [ 7432 ]
          }
        },
        "blink_counter_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7430 ],
            "D": [ 7429 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_26_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7424 ],
            "I3": [ 8438 ],
            "I1": [ 7425 ],
            "I0": [ 8439 ],
            "COUT": [ 7422 ],
            "CIN": [ 7427 ]
          }
        },
        "blink_counter_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7425 ],
            "D": [ 7424 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_25_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7418 ],
            "I3": [ 8438 ],
            "I1": [ 7420 ],
            "I0": [ 8439 ],
            "COUT": [ 7416 ],
            "CIN": [ 7422 ]
          }
        },
        "blink_counter_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7420 ],
            "D": [ 7418 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_24_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7413 ],
            "I3": [ 8438 ],
            "I1": [ 7414 ],
            "I0": [ 8439 ],
            "COUT": [ 7411 ],
            "CIN": [ 7416 ]
          }
        },
        "blink_counter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7414 ],
            "D": [ 7413 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_23_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7408 ],
            "I3": [ 8438 ],
            "I1": [ 7409 ],
            "I0": [ 8439 ],
            "COUT": [ 7406 ],
            "CIN": [ 7411 ]
          }
        },
        "blink_counter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7409 ],
            "D": [ 7408 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7403 ],
            "I3": [ 8438 ],
            "I1": [ 7404 ],
            "I0": [ 8439 ],
            "COUT": [ 7401 ],
            "CIN": [ 7406 ]
          }
        },
        "blink_counter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7404 ],
            "D": [ 7403 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7398 ],
            "I3": [ 8438 ],
            "I1": [ 7399 ],
            "I0": [ 8439 ],
            "COUT": [ 7396 ],
            "CIN": [ 7401 ]
          }
        },
        "blink_counter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7399 ],
            "D": [ 7398 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7393 ],
            "I3": [ 8438 ],
            "I1": [ 7394 ],
            "I0": [ 8439 ],
            "COUT": [ 7385 ],
            "CIN": [ 7396 ]
          }
        },
        "blink_counter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7394 ],
            "D": [ 7393 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7391 ],
            "D": [ 7390 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7328 ],
            "I3": [ 8438 ],
            "I1": [ 7329 ],
            "I0": [ 8439 ],
            "COUT": [ 7388 ],
            "CIN": [ 7387 ]
          }
        },
        "blink_counter_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7382 ],
            "I3": [ 8438 ],
            "I1": [ 7383 ],
            "I0": [ 8439 ],
            "COUT": [ 7380 ],
            "CIN": [ 7385 ]
          }
        },
        "blink_counter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7383 ],
            "D": [ 7382 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7377 ],
            "I3": [ 8438 ],
            "I1": [ 7378 ],
            "I0": [ 8439 ],
            "COUT": [ 7375 ],
            "CIN": [ 7380 ]
          }
        },
        "blink_counter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7378 ],
            "D": [ 7377 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7372 ],
            "I3": [ 8438 ],
            "I1": [ 7373 ],
            "I0": [ 8439 ],
            "COUT": [ 7370 ],
            "CIN": [ 7375 ]
          }
        },
        "blink_counter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7373 ],
            "D": [ 7372 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7367 ],
            "I3": [ 8438 ],
            "I1": [ 7368 ],
            "I0": [ 8439 ],
            "COUT": [ 7365 ],
            "CIN": [ 7370 ]
          }
        },
        "blink_counter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7368 ],
            "D": [ 7367 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/ALU5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7362 ],
            "I3": [ 8438 ],
            "I1": [ 7363 ],
            "I0": [ 8439 ],
            "COUT": [ 7360 ],
            "CIN": [ 7365 ]
          }
        },
        "blink_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7363 ],
            "D": [ 7362 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7357 ],
            "I3": [ 8438 ],
            "I1": [ 7358 ],
            "I0": [ 8439 ],
            "COUT": [ 7355 ],
            "CIN": [ 7360 ]
          }
        },
        "blink_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7358 ],
            "D": [ 7357 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7352 ],
            "I3": [ 8438 ],
            "I1": [ 7353 ],
            "I0": [ 8439 ],
            "COUT": [ 7350 ],
            "CIN": [ 7355 ]
          }
        },
        "blink_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7353 ],
            "D": [ 7352 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7347 ],
            "I3": [ 8438 ],
            "I1": [ 7348 ],
            "I0": [ 8439 ],
            "COUT": [ 7345 ],
            "CIN": [ 7350 ]
          }
        },
        "blink_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7348 ],
            "D": [ 7347 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7342 ],
            "I3": [ 8438 ],
            "I1": [ 7343 ],
            "I0": [ 8439 ],
            "COUT": [ 7334 ],
            "CIN": [ 7345 ]
          }
        },
        "blink_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7343 ],
            "D": [ 7342 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8438 ],
            "SUM": [ 7331 ],
            "I3": [ 8438 ],
            "I1": [ 7332 ],
            "I0": [ 8439 ],
            "COUT": [ 7335 ],
            "CIN": [ 7334 ]
          }
        },
        "blink_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7332 ],
            "D": [ 7331 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7329 ],
            "D": [ 7328 ],
            "CLK": [ 7322 ]
          }
        },
        "blink_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:120.1-132.4|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7325 ],
            "Q": [ 7324 ],
            "D": [ 7323 ],
            "CLK": [ 7322 ]
          }
        }
      },
      "netnames": {
        "blink_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8453 ] ,
          "attributes": {
            "ROUTING": "X1Y20/COUT0;;1"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8452 ] ,
          "attributes": {
            "ROUTING": "X6Y21/COUT2;;1"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8451 ] ,
          "attributes": {
            "ROUTING": "X1Y21/COUT0;;1"
          }
        },
        "rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8450 ] ,
          "attributes": {
            "ROUTING": "X7Y22/COUT0;;1"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8449 ] ,
          "attributes": {
            "ROUTING": "X2Y23/COUT0;;1"
          }
        },
        "txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8448 ] ,
          "attributes": {
            "ROUTING": "X5Y22/COUT0;;1"
          }
        },
        "txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8446 ] ,
          "attributes": {
            "ROUTING": "X1Y23/COUT0;;1"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8445 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT0;;1"
          }
        },
        "uart_tx": {
          "hide_name": 0,
          "bits": [ 7318 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:13.12-13.19"
          }
        },
        "uart_rx": {
          "hide_name": 0,
          "bits": [ 7317 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:12.11-12.18"
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8417 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F7;;1;X5Y22/W100;X5Y22/W100/F7;1;X4Y22/C6;X4Y22/C6/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8412 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F1;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8411 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F0;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8407 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F3;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8406 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8404 ] ,
          "attributes": {
            "ROUTING": "X2Y22/OF0;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8403 ] ,
          "attributes": {
            "ROUTING": "X2Y22/OF2;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8399 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8398 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8396 ] ,
          "attributes": {
            "ROUTING": "X1Y21/OF6;;1;X1Y21/SN20;X1Y21/SN20/OF6;1;X1Y22/B4;X1Y22/B4/S121;1;X1Y22/XD4;X1Y22/XD4/B4;1"
          }
        },
        "txState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8392 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F0;;1;X1Y24/XD0;X1Y24/XD0/F0;1"
          }
        },
        "txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8391 ] ,
          "attributes": {
            "ROUTING": "X1Y22/S210;X1Y22/S210/W211;1;X1Y24/CE0;X1Y24/CE0/S212;1;X2Y22/W210;X2Y22/W210/OF1;1;X1Y22/CE2;X1Y22/CE2/W211;1;X2Y22/OF1;;1;X2Y22/S210;X2Y22/S210/OF1;1;X2Y24/CE2;X2Y24/CE2/S212;1"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8387 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F5;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8386 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F4;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 8380 ] ,
          "attributes": {
            "ROUTING": "X1Y25/F6;;1;X1Y25/N260;X1Y25/N260/F6;1;X1Y23/W260;X1Y23/W260/N262;1;X0Y23/N260;X0Y23/N260/W261;1;X0Y22/E260;X0Y22/E260/N261;1;X2Y22/SEL6;X2Y22/SEL6/E262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8379 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8378 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8376 ] ,
          "attributes": {
            "ROUTING": "X2Y22/OF6;;1;X2Y22/S260;X2Y22/S260/OF6;1;X2Y24/X01;X2Y24/X01/S262;1;X2Y24/B5;X2Y24/B5/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8374 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F5;;1;X2Y24/E130;X2Y24/E130/F5;1;X2Y24/S260;X2Y24/S260/E130;1;X2Y24/D1;X2Y24/D1/S260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8373 ] ,
          "attributes": {
            "ROUTING": "X2Y22/OF4;;1;X2Y22/S240;X2Y22/S240/OF4;1;X2Y24/C1;X2Y24/C1/S242;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8372 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F7;;1;X2Y24/S130;X2Y24/S130/F7;1;X2Y24/W250;X2Y24/W250/S130;1;X2Y24/B1;X2Y24/B1/W250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister": {
          "hide_name": 0,
          "bits": [ 8369 ] ,
          "attributes": {
            "ROUTING": "X1Y24/Q5;;1;X1Y24/S250;X1Y24/S250/Q5;1;X1Y26/S200;X1Y26/S200/S252;1;X1Y28/X03;X1Y28/X03/S202;1;X1Y28/A0;X1Y28/A0/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:137.5-137.18"
          }
        },
        "txPinRegister_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 8368 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F1;;1;X2Y24/W100;X2Y24/W100/F1;1;X1Y24/C5;X1Y24/C5/W101;1;X1Y24/XD5;X1Y24/XD5/C5;1"
          }
        },
        "txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8367 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F6;;1;X1Y24/X07;X1Y24/X07/F6;1;X1Y24/CE2;X1Y24/CE2/X07;1"
          }
        },
        "txCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8363 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F0;;1;X4Y17/XD0;X4Y17/XD0/F0;1"
          }
        },
        "txCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8360 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F1;;1;X4Y16/B0;X4Y16/B0/F1;1;X4Y16/XD0;X4Y16/XD0/B0;1"
          }
        },
        "txCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8357 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F4;;1;X5Y17/C1;X5Y17/C1/F4;1;X5Y17/XD1;X5Y17/XD1/C1;1"
          }
        },
        "txCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8354 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F7;;1;X5Y17/A5;X5Y17/A5/F7;1;X5Y17/XD5;X5Y17/XD5/A5;1"
          }
        },
        "txCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8351 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F0;;1;X5Y17/D3;X5Y17/D3/F0;1;X5Y17/XD3;X5Y17/XD3/D3;1"
          }
        },
        "txCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8348 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F5;;1;X6Y20/XD5;X6Y20/XD5/F5;1"
          }
        },
        "txCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8345 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F4;;1;X6Y20/XD4;X6Y20/XD4/F4;1"
          }
        },
        "txCounter_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 8341 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F4;;1;X3Y17/XD4;X3Y17/XD4/F4;1"
          }
        },
        "txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8337 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F1;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8336 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F0;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8332 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F3;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8331 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8329 ] ,
          "attributes": {
            "ROUTING": "X1Y19/OF0;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8328 ] ,
          "attributes": {
            "ROUTING": "X1Y19/OF2;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txCounter_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 8326 ] ,
          "attributes": {
            "ROUTING": "X1Y19/OF1;;1;X1Y19/E100;X1Y19/E100/OF1;1;X2Y19/N200;X2Y19/N200/E101;1;X2Y17/C5;X2Y17/C5/N202;1;X2Y17/XD5;X2Y17/XD5/C5;1"
          }
        },
        "txCounter_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 8323 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F6;;1;X2Y17/C0;X2Y17/C0/F6;1;X2Y17/XD0;X2Y17/XD0/C0;1"
          }
        },
        "txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8319 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F5;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8318 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F4;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8314 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8313 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8311 ] ,
          "attributes": {
            "ROUTING": "X1Y19/OF4;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8310 ] ,
          "attributes": {
            "ROUTING": "X1Y19/OF6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txCounter_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 8308 ] ,
          "attributes": {
            "ROUTING": "X1Y19/OF5;;1;X1Y19/N250;X1Y19/N250/OF5;1;X1Y17/E250;X1Y17/E250/N252;1;X2Y17/A3;X2Y17/A3/E251;1;X2Y17/XD3;X2Y17/XD3/A3;1"
          }
        },
        "txCounter_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 8305 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F4;;1;X2Y17/XD4;X2Y17/XD4/F4;1"
          }
        },
        "txCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8303 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F2;;1;X6Y19/XD2;X6Y19/XD2/F2;1"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8298 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F1;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8297 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F0;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8294 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN": {
          "hide_name": 0,
          "bits": [ 8292 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 8290 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 8288 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8286 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8284 ] ,
          "attributes": {
            "ROUTING": "X3Y19/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8281 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F3;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8280 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8278 ] ,
          "attributes": {
            "ROUTING": "X1Y17/OF0;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8277 ] ,
          "attributes": {
            "ROUTING": "X1Y17/OF2;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txCounter_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 8275 ] ,
          "attributes": {
            "ROUTING": "X1Y17/OF1;;1;X1Y17/E100;X1Y17/E100/OF1;1;X2Y17/D1;X2Y17/D1/E101;1;X2Y17/XD1;X2Y17/XD1/D1;1"
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8271 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F5;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8270 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F4;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8267 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8264 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8263 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8261 ] ,
          "attributes": {
            "ROUTING": "X1Y17/OF4;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8260 ] ,
          "attributes": {
            "ROUTING": "X1Y17/OF6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txCounter_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8258 ] ,
          "attributes": {
            "ROUTING": "X1Y17/OF5;;1;X1Y17/EW20;X1Y17/EW20/OF5;1;X2Y17/C2;X2Y17/C2/E121;1;X2Y17/XD2;X2Y17/XD2/C2;1"
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8254 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F1;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8253 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F0;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8250 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8247 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F3;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8246 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8244 ] ,
          "attributes": {
            "ROUTING": "X1Y22/OF0;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8243 ] ,
          "attributes": {
            "ROUTING": "X1Y22/OF2;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txCounter_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8241 ] ,
          "attributes": {
            "ROUTING": "X1Y22/OF1;;1;X1Y22/W100;X1Y22/W100/OF1;1;X1Y22/E230;X1Y22/E230/W100;1;X3Y22/N230;X3Y22/N230/E232;1;X3Y20/N260;X3Y20/N260/N232;1;X3Y18/N260;X3Y18/N260/N262;1;X3Y17/C2;X3Y17/C2/N261;1;X3Y17/XD2;X3Y17/XD2/C2;1"
          }
        },
        "txCounter_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8238 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F7;;1;X3Y17/A0;X3Y17/A0/F7;1;X3Y17/XD0;X3Y17/XD0/A0;1"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 8236 ] ,
          "attributes": {
            "ROUTING": "X3Y19/W130;X3Y19/W130/F2;1;X3Y19/N270;X3Y19/N270/W130;1;X3Y17/B6;X3Y17/B6/N272;1;X1Y22/D0;X1Y22/D0/S221;1;X1Y22/D2;X1Y22/D2/S221;1;X1Y22/D1;X1Y22/D1/S221;1;X3Y19/F2;;1;X3Y19/W220;X3Y19/W220/F2;1;X1Y19/S220;X1Y19/S220/W222;1;X1Y21/S220;X1Y21/S220/S222;1;X1Y22/D3;X1Y22/D3/S221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 8234 ] ,
          "attributes": {
            "ROUTING": "X3Y19/SN10;X3Y19/SN10/F1;1;X3Y18/N210;X3Y18/N210/N111;1;X3Y17/A6;X3Y17/A6/N211;1;X1Y17/D7;X1Y17/D7/X02;1;X1Y17/D5;X1Y17/D5/X02;1;X1Y17/D6;X1Y17/D6/X02;1;X3Y19/F1;;1;X3Y19/N130;X3Y19/N130/F1;1;X3Y18/W230;X3Y18/W230/N131;1;X1Y18/N230;X1Y18/N230/W232;1;X1Y17/X02;X1Y17/X02/N231;1;X1Y17/D4;X1Y17/D4/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8229 ] ,
          "attributes": {
            "ROUTING": "X2Y19/S130;X2Y19/S130/F4;1;X2Y19/D6;X2Y19/D6/S130;1;X1Y19/D4;X1Y19/D4/W270;1;X1Y19/D7;X1Y19/D7/W201;1;X2Y19/N100;X2Y19/N100/F4;1;X2Y19/W200;X2Y19/W200/N100;1;X1Y19/D6;X1Y19/D6/W201;1;X2Y19/F4;;1;X2Y19/W130;X2Y19/W130/F4;1;X1Y19/W270;X1Y19/W270/W131;1;X1Y19/D5;X1Y19/D5/W270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8228 ] ,
          "attributes": {
            "ROUTING": "X2Y19/C6;X2Y19/C6/N130;1;X2Y19/F3;;1;X2Y19/N130;X2Y19/N130/F3;1;X2Y18/N270;X2Y18/N270/N131;1;X2Y17/X04;X2Y17/X04/N271;1;X2Y17/D6;X2Y17/D6/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8227 ] ,
          "attributes": {
            "ROUTING": "X1Y19/D2;X1Y19/D2/W121;1;X1Y19/D3;X1Y19/D3/W121;1;X2Y19/X05;X2Y19/X05/F2;1;X2Y19/B6;X2Y19/B6/X05;1;X1Y19/D0;X1Y19/D0/W121;1;X2Y19/F2;;1;X2Y19/EW20;X2Y19/EW20/F2;1;X1Y19/D1;X1Y19/D1/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 8225 ] ,
          "attributes": {
            "ROUTING": "X2Y19/X08;X2Y19/X08/F5;1;X2Y19/SEL6;X2Y19/SEL6/X08;1;X2Y19/F5;;1;X2Y19/N250;X2Y19/N250/F5;1;X2Y17/X02;X2Y17/X02/N252;1;X2Y17/D4;X2Y17/D4/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8224 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8223 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8220 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F7;;1;X4Y17/W130;X4Y17/W130/F7;1;X3Y17/S270;X3Y17/S270/W131;1;X3Y17/D3;X3Y17/D3/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8219 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F6;;1;X3Y17/C3;X3Y17/C3/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8218 ] ,
          "attributes": {
            "ROUTING": "X2Y19/OF6;;1;X2Y19/N260;X2Y19/N260/OF6;1;X2Y17/E260;X2Y17/E260/N262;1;X3Y17/X03;X3Y17/X03/E261;1;X3Y17/B3;X3Y17/B3/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8217 ] ,
          "attributes": {
            "ROUTING": "X1Y17/D2;X1Y17/D2/W202;1;X1Y17/D0;X1Y17/D0/W202;1;X1Y17/D3;X1Y17/D3/W202;1;X3Y17/N210;X3Y17/N210/N202;1;X3Y17/A3;X3Y17/A3/N210;1;X3Y19/F0;;1;X3Y19/N200;X3Y19/N200/F0;1;X3Y17/W200;X3Y17/W200/N202;1;X1Y17/D1;X1Y17/D1/W202;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8213 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 8212 ] ,
          "attributes": {
            "ROUTING": "X6Y19/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8210 ] ,
          "attributes": {
            "ROUTING": "X6Y19/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 8207 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8205 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 8204 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8202 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8200 ] ,
          "attributes": {
            "ROUTING": "X4Y19/N240;X4Y19/N240/F4;1;X4Y17/N240;X4Y17/N240/N242;1;X4Y17/B5;X4Y17/B5/N240;1;X4Y19/F4;;1;X4Y19/SN20;X4Y19/SN20/F4;1;X4Y18/N220;X4Y18/N220/N121;1;X4Y17/D0;X4Y17/D0/N221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8198 ] ,
          "attributes": {
            "ROUTING": "X4Y17/N200;X4Y17/N200/N252;1;X4Y16/D1;X4Y16/D1/N201;1;X4Y19/F5;;1;X4Y19/N250;X4Y19/N250/F5;1;X4Y17/X06;X4Y17/X06/N252;1;X4Y17/C5;X4Y17/C5/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 8197 ] ,
          "attributes": {
            "ROUTING": "X4Y19/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8195 ] ,
          "attributes": {
            "ROUTING": "X5Y17/X07;X5Y17/X07/N202;1;X5Y17/D4;X5Y17/D4/X07;1;X5Y19/F0;;1;X5Y19/N200;X5Y19/N200/F0;1;X5Y17/W200;X5Y17/W200/N202;1;X4Y17/D5;X4Y17/D5/W201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8194 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 8193 ] ,
          "attributes": {
            "ROUTING": "X5Y19/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8191 ] ,
          "attributes": {
            "ROUTING": "X4Y19/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 8188 ] ,
          "attributes": {
            "ROUTING": "X4Y19/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8186 ] ,
          "attributes": {
            "ROUTING": "X4Y19/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 8185 ] ,
          "attributes": {
            "ROUTING": "X4Y19/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8183 ] ,
          "attributes": {
            "ROUTING": "X4Y19/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 8181 ] ,
          "attributes": {
            "ROUTING": "X3Y17/X02;X3Y17/X02/N232;1;X3Y17/D7;X3Y17/D7/X02;1;X3Y19/F3;;1;X3Y19/N230;X3Y19/N230/F3;1;X3Y17/X08;X3Y17/X08/N232;1;X3Y17/C6;X3Y17/C6/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8180 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8178 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 8177 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:181.18-181.31|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8175 ] ,
          "attributes": {
            "ROUTING": "X3Y18/N240;X3Y18/N240/N101;1;X3Y17/D6;X3Y17/D6/N241;1;X3Y19/F4;;1;X3Y19/N100;X3Y19/N100/F4;1;X3Y18/N200;X3Y18/N200/N101;1;X3Y17/D1;X3Y17/D1/N201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8173 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F1;;1;X3Y17/XD1;X3Y17/XD1/F1;1"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8171 ] ,
          "attributes": {
            "ROUTING": "X4Y17/D3;X4Y17/D3/N202;1;X3Y19/F5;;1;X3Y19/E100;X3Y19/E100/F5;1;X4Y19/N200;X4Y19/N200/E101;1;X4Y17/W200;X4Y17/W200/N202;1;X4Y17/A7;X4Y17/A7/W200;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 8169 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F3;;1;X4Y17/XD3;X4Y17/XD3/F3;1"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8167 ] ,
          "attributes": {
            "ROUTING": "X4Y18/N250;X4Y18/N250/N111;1;X4Y17/B7;X4Y17/B7/N251;1;X4Y19/F0;;1;X4Y19/SN10;X4Y19/SN10/F0;1;X4Y18/N210;X4Y18/N210/N111;1;X4Y16/X04;X4Y16/X04/N212;1;X4Y16/D4;X4Y16/D4/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 8165 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F4;;1;X4Y16/C2;X4Y16/C2/F4;1;X4Y16/XD2;X4Y16/XD2/C2;1"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8163 ] ,
          "attributes": {
            "ROUTING": "X4Y17/C7;X4Y17/C7/N201;1;X4Y19/F1;;1;X4Y19/N100;X4Y19/N100/F1;1;X4Y18/N200;X4Y18/N200/N101;1;X4Y17/D1;X4Y17/D1/N201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8161 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F1;;1;X4Y17/XD1;X4Y17/XD1/F1;1"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8159 ] ,
          "attributes": {
            "ROUTING": "X4Y17/D7;X4Y17/D7/N261;1;X3Y18/E260;X3Y18/E260/E838;1;X4Y18/N260;X4Y18/N260/E261;1;X4Y17/D6;X4Y17/D6/N261;1;X4Y19/F2;;1;X4Y19/N130;X4Y19/N130/F2;1;X4Y18/W830;X4Y18/W830/N131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8157 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F6;;1;X4Y17/C4;X4Y17/C4/F6;1;X4Y17/XD4;X4Y17/XD4/C4;1"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8155 ] ,
          "attributes": {
            "ROUTING": "X4Y17/N260;X4Y17/N260/N232;1;X4Y16/D5;X4Y16/D5/N261;1;X4Y19/F3;;1;X4Y19/N230;X4Y19/N230/F3;1;X4Y17/A5;X4Y17/A5/N232;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8153 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F5;;1;X4Y16/XD5;X4Y16/XD5/F5;1"
          }
        },
        "txCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8151 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F5;;1;X6Y19/XD5;X6Y19/XD5/F5;1"
          }
        },
        "txCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8149 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F6;;1;X6Y19/C3;X6Y19/C3/F6;1;X6Y19/XD3;X6Y19/XD3/C3;1"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8146 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:208.38-208.55|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8142 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8141 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8138 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F1;;1;X1Y24/B3;X1Y24/B3/F1;1;X1Y24/XD3;X1Y24/XD3/B3;1"
          }
        },
        "txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8136 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8134 ] ,
          "attributes": {
            "ROUTING": "X1Y23/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:208.38-208.55|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8132 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F2;;1;X1Y23/XD2;X1Y23/XD2/F2;1"
          }
        },
        "txByteCounter_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8130 ] ,
          "attributes": {
            "ROUTING": "X1Y23/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:208.38-208.55|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8129 ] ,
          "attributes": {
            "ROUTING": "X1Y23/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:208.38-208.55|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8127 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F3;;1;X1Y23/XD3;X1Y23/XD3/F3;1"
          }
        },
        "txByteCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8125 ] ,
          "attributes": {
            "ROUTING": "X1Y24/X05;X1Y24/X05/F2;1;X1Y24/LSR1;X1Y24/LSR1/X05;1;X1Y23/LSR1;X1Y23/LSR1/X07;1;X1Y24/F2;;1;X1Y24/N220;X1Y24/N220/F2;1;X1Y23/X07;X1Y23/X07/N221;1;X1Y23/LSR2;X1Y23/LSR2/X07;1"
          }
        },
        "txByteCounter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8124 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F4;;1;X1Y23/XD4;X1Y23/XD4/F4;1"
          }
        },
        "txByteCounter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8123 ] ,
          "attributes": {
            "ROUTING": "X1Y23/CE2;X1Y23/CE2/X06;1;X1Y24/X08;X1Y24/X08/S272;1;X1Y24/CE1;X1Y24/CE1/X08;1;X1Y20/OF6;;1;X1Y20/W130;X1Y20/W130/OF6;1;X1Y20/S270;X1Y20/S270/W130;1;X1Y22/S270;X1Y22/S270/S272;1;X1Y23/X06;X1Y23/X06/S271;1;X1Y23/CE1;X1Y23/CE1/X06;1"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8121 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:196.36-196.51|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8116 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F6;;1;X5Y20/W260;X5Y20/W260/F6;1;X3Y20/X03;X3Y20/X03/W262;1;X3Y20/A7;X3Y20/A7/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 8114 ] ,
          "attributes": {
            "ROUTING": "X3Y22/W200;X3Y22/W200/W101;1;X1Y22/N200;X1Y22/N200/W202;1;X1Y21/X07;X1Y21/X07/N201;1;X1Y21/SEL6;X1Y21/SEL6/X07;1;X4Y22/F6;;1;X4Y22/W100;X4Y22/W100/F6;1;X3Y22/N240;X3Y22/N240/W101;1;X3Y22/B5;X3Y22/B5/N240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8113 ] ,
          "attributes": {
            "ROUTING": "X2Y22/A3;X2Y22/A3/X07;1;X2Y22/X07;X2Y22/X07/N242;1;X2Y22/A2;X2Y22/A2/X07;1;X2Y24/XD4;X2Y24/XD4/F4;1;X2Y24/S100;X2Y24/S100/F4;1;X2Y24/E210;X2Y24/E210/S100;1;X2Y24/A1;X2Y24/A1/E210;1;X2Y24/F4;;1;X2Y24/N240;X2Y24/N240/F4;1;X2Y22/E240;X2Y22/E240/N242;1;X3Y22/X07;X3Y22/X07/E241;1;X3Y22/A5;X3Y22/A5/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 8110 ] ,
          "attributes": {
            "ROUTING": "X3Y20/X07;X3Y20/X07/W241;1;X3Y20/D7;X3Y20/D7/X07;1;X6Y19/F7;;1;X6Y19/S100;X6Y19/S100/F7;1;X6Y20/W240;X6Y20/W240/S101;1;X4Y20/W240;X4Y20/W240/W242;1;X3Y20/S240;X3Y20/S240/W241;1;X3Y21/D7;X3Y21/D7/S241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 8108 ] ,
          "attributes": {
            "ROUTING": "X2Y20/S240;X2Y20/S240/E828;1;X2Y21/E240;X2Y21/E240/S241;1;X3Y21/C7;X3Y21/C7/E241;1;X5Y20/F7;;1;X5Y20/W820;X5Y20/W820/F7;1;X2Y20/E240;X2Y20/E240/E828;1;X3Y20/C7;X3Y20/C7/E241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8106 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F5;;1;X3Y22/SN20;X3Y22/SN20/F5;1;X3Y21/A7;X3Y21/A7/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8103 ] ,
          "attributes": {
            "ROUTING": "X3Y21/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8102 ] ,
          "attributes": {
            "ROUTING": "X3Y21/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8099 ] ,
          "attributes": {
            "ROUTING": "X4Y25/F5;;1;X4Y25/XD5;X4Y25/XD5/F5;1"
          }
        },
        "txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8097 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 8095 ] ,
          "attributes": {
            "ROUTING": "X4Y22/B6;X4Y22/B6/N251;1;X2Y22/X06;X2Y22/X06/N251;1;X2Y22/SEL4;X2Y22/SEL4/X06;1;X4Y23/N200;X4Y23/N200/N252;1;X4Y22/W200;X4Y22/W200/N201;1;X2Y22/D7;X2Y22/D7/W202;1;X4Y23/N250;X4Y23/N250/N252;1;X4Y22/E250;X4Y22/E250/N251;1;X5Y22/X04;X5Y22/X04/E251;1;X5Y22/B1;X5Y22/B1/X04;1;X2Y25/W250;X2Y25/W250/W252;1;X1Y25/X08;X1Y25/X08/W251;1;X1Y25/C6;X1Y25/C6/X08;1;X4Y25/N250;X4Y25/N250/Q5;1;X4Y25/A5;X4Y25/A5/Q5;1;X2Y24/X04;X2Y24/X04/N251;1;X2Y24/D7;X2Y24/D7/X04;1;X4Y25/Q5;;1;X4Y25/W250;X4Y25/W250/Q5;1;X2Y25/N250;X2Y25/N250/W252;1;X2Y23/N250;X2Y23/N250/N252;1;X2Y22/X04;X2Y22/X04/N251;1;X2Y22/D6;X2Y22/D6/X04;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8092 ] ,
          "attributes": {
            "ROUTING": "X5Y22/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:196.36-196.51|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8091 ] ,
          "attributes": {
            "ROUTING": "X5Y22/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:196.36-196.51|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 8088 ] ,
          "attributes": {
            "ROUTING": "X2Y22/C4;X2Y22/C4/S220;1;X2Y22/C6;X2Y22/C6/X05;1;X2Y22/C7;X2Y22/C7/X05;1;X2Y22/C5;X2Y22/C5/S220;1;X3Y23/W230;X3Y23/W230/W232;1;X2Y23/S230;X2Y23/S230/W231;1;X2Y24/A7;X2Y24/A7/S231;1;X2Y22/S220;X2Y22/S220/W221;1;X3Y22/W220;X3Y22/W220/W222;1;X5Y23/W230;X5Y23/W230/S131;1;X2Y22/X05;X2Y22/X05/W221;1;X5Y22/S130;X5Y22/S130/Q2;1;X5Y22/B2;X5Y22/B2/S130;1;X5Y22/Q2;;1;X5Y22/W220;X5Y22/W220/Q2;1;X4Y22/X01;X4Y22/X01/W221;1;X4Y22/A6;X4Y22/A6/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8086 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F2;;1;X5Y22/XD2;X5Y22/XD2/F2;1"
          }
        },
        "txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 8084 ] ,
          "attributes": {
            "ROUTING": "X5Y22/B3;X5Y22/B3/Q3;1;X5Y22/E130;X5Y22/E130/Q3;1;X5Y22/A7;X5Y22/A7/E130;1;X2Y22/B7;X2Y22/B7/W130;1;X2Y22/A4;X2Y22/A4/S200;1;X2Y22/B5;X2Y22/B5/X01;1;X2Y22/X01;X2Y22/X01/W222;1;X2Y22/W130;X2Y22/W130/E808;1;X5Y22/EW20;X5Y22/EW20/Q3;1;X5Y22/Q3;;1;X2Y22/B6;X2Y22/B6/W130;1;X2Y22/S200;X2Y22/S200/E808;1;X4Y22/W220;X4Y22/W220/W121;1;X5Y22/W800;X5Y22/W800/Q3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8082 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F3;;1;X5Y22/XD3;X5Y22/XD3/F3;1"
          }
        },
        "txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8081 ] ,
          "attributes": {
            "ROUTING": "X5Y22/X05;X5Y22/X05/E222;1;X5Y22/CE1;X5Y22/CE1/X05;1;X3Y21/OF6;;1;X3Y21/SN20;X3Y21/SN20/OF6;1;X3Y22/E220;X3Y22/E220/S121;1;X4Y22/S220;X4Y22/S220/E221;1;X4Y24/S220;X4Y24/S220/S222;1;X4Y25/X07;X4Y25/X07/S221;1;X4Y25/CE2;X4Y25/CE2/X07;1"
          }
        },
        "sequence_state_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8077 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F1;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sequence_state_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8076 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F0;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sequence_state_DFFE_Q_1_D_LUT4_F_I3_LUT4_F_I3[4]": {
          "hide_name": 0,
          "bits": [ 8069 ] ,
          "attributes": {
            "ROUTING": "X7Y22/W260;X7Y22/W260/W121;1;X5Y22/W260;X5Y22/W260/W262;1;X4Y22/SEL4;X4Y22/SEL4/W261;1;X8Y22/F7;;1;X8Y22/EW20;X8Y22/EW20/F7;1;X7Y22/W220;X7Y22/W220/W121;1;X6Y22/D1;X6Y22/D1/W221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sequence_state_DFFE_Q_1_D_LUT4_F_I3_LUT2_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8068 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F5;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sequence_state_DFFE_Q_1_D_LUT4_F_I3_LUT2_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8067 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F4;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sequence_state_DFFE_Q_1_D_LUT4_F_I3_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 8065 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F5;;1;X5Y22/N130;X5Y22/N130/F5;1;X5Y22/W240;X5Y22/W240/N130;1;X4Y22/X07;X4Y22/X07/W241;1;X4Y22/SEL2;X4Y22/SEL2/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sequence_state_DFFE_Q_1_D_LUT4_F_I3[4]": {
          "hide_name": 0,
          "bits": [ 8063 ] ,
          "attributes": {
            "ROUTING": "X4Y22/X06;X4Y22/X06/W212;1;X4Y22/SEL0;X4Y22/SEL0/X06;1;X6Y22/X02;X6Y22/X02/F1;1;X6Y22/D4;X6Y22/D4/X02;1;X6Y22/F1;;1;X6Y22/W210;X6Y22/W210/F1;1;X5Y22/B5;X5Y22/B5/W211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sequence_state_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8061 ] ,
          "attributes": {
            "ROUTING": "X6Y22/F4;;1;X6Y22/XD4;X6Y22/XD4/F4;1"
          }
        },
        "sequence_state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8059 ] ,
          "attributes": {
            "ROUTING": "X4Y22/OF0;;1;X4Y22/E100;X4Y22/E100/OF0;1;X5Y22/D4;X5Y22/D4/E101;1;X5Y22/XD4;X5Y22/XD4/D4;1"
          }
        },
        "sequence_state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8058 ] ,
          "attributes": {
            "ROUTING": "X4Y22/S100;X4Y22/S100/OF2;1;X4Y22/E210;X4Y22/E210/S100;1;X5Y22/CE2;X5Y22/CE2/E211;1;X4Y22/OF2;;1;X4Y22/EW10;X4Y22/EW10/OF2;1;X5Y22/E210;X5Y22/E210/E111;1;X6Y22/CE2;X6Y22/CE2/E211;1"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8054 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F7;;1;X4Y22/S270;X4Y22/S270/F7;1;X4Y24/X06;X4Y24/X06/S272;1;X4Y24/D0;X4Y24/D0/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8051 ] ,
          "attributes": {
            "ROUTING": "X5Y23/F5;;1;X5Y23/XD5;X5Y23/XD5/F5;1"
          }
        },
        "rxState_DFFE_Q_D_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 8049 ] ,
          "attributes": {
            "ROUTING": "X5Y23/A3;X5Y23/A3/X07;1;X5Y23/D5;X5Y23/D5/X07;1;X6Y22/F7;;1;X6Y22/S100;X6Y22/S100/F7;1;X6Y23/W240;X6Y23/W240/S101;1;X5Y23/X07;X5Y23/X07/W241;1;X5Y23/D4;X5Y23/D4/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8047 ] ,
          "attributes": {
            "ROUTING": "X5Y23/F4;;1;X5Y23/XD4;X5Y23/XD4/F4;1"
          }
        },
        "rxState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8045 ] ,
          "attributes": {
            "ROUTING": "X5Y23/F3;;1;X5Y23/B0;X5Y23/B0/F3;1;X5Y23/XD0;X5Y23/XD0/B0;1"
          }
        },
        "rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8044 ] ,
          "attributes": {
            "ROUTING": "X5Y23/CE0;X5Y23/CE0/E271;1;X4Y24/F0;;1;X4Y24/N130;X4Y24/N130/F0;1;X4Y23/E270;X4Y23/E270/N131;1;X5Y23/CE2;X5Y23/CE2/E271;1"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8034 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8032 ] ,
          "attributes": {
            "ROUTING": "X2Y23/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8030 ] ,
          "attributes": {
            "ROUTING": "X2Y23/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8028 ] ,
          "attributes": {
            "ROUTING": "X2Y23/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8027 ] ,
          "attributes": {
            "ROUTING": "X2Y23/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8025 ] ,
          "attributes": {
            "ROUTING": "X2Y23/X03;X2Y23/X03/F4;1;X2Y23/A7;X2Y23/A7/X03;1;X2Y23/E240;X2Y23/E240/F4;1;X4Y23/E240;X4Y23/E240/E242;1;X4Y23/B6;X4Y23/B6/E240;1;X2Y23/F4;;1;X2Y23/X07;X2Y23/X07/F4;1;X2Y23/D6;X2Y23/D6/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8022 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8021 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8019 ] ,
          "attributes": {
            "ROUTING": "X2Y23/OF6;;1;X2Y23/SN20;X2Y23/SN20/OF6;1;X2Y24/D2;X2Y24/D2/S121;1;X2Y24/XD2;X2Y24/XD2/D2;1"
          }
        },
        "rxCounter_DFFE_Q_8_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8016 ] ,
          "attributes": {
            "ROUTING": "X2Y23/EW10;X2Y23/EW10/F5;1;X3Y23/S250;X3Y23/S250/E111;1;X3Y24/B5;X3Y24/B5/S251;1;X2Y23/F5;;1;X2Y23/EW20;X2Y23/EW20/F5;1;X3Y23/E260;X3Y23/E260/E121;1;X4Y23/C6;X4Y23/C6/E261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8013 ] ,
          "attributes": {
            "ROUTING": "X3Y24/F5;;1;X3Y24/XD5;X3Y24/XD5/F5;1"
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8010 ] ,
          "attributes": {
            "ROUTING": "X3Y23/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8008 ] ,
          "attributes": {
            "ROUTING": "X3Y23/N130;X3Y23/N130/F0;1;X3Y23/C6;X3Y23/C6/N130;1;X3Y23/E200;X3Y23/E200/F0;1;X4Y23/D6;X4Y23/D6/E201;1;X3Y23/F0;;1;X3Y23/X01;X3Y23/X01/F0;1;X3Y23/A7;X3Y23/A7/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8005 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8004 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8002 ] ,
          "attributes": {
            "ROUTING": "X3Y23/OF6;;1;X3Y23/S260;X3Y23/S260/OF6;1;X3Y24/C2;X3Y24/C2/S261;1;X3Y24/XD2;X3Y24/XD2/C2;1"
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7998 ] ,
          "attributes": {
            "ROUTING": "X4Y23/F3;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7997 ] ,
          "attributes": {
            "ROUTING": "X4Y23/F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7995 ] ,
          "attributes": {
            "ROUTING": "X4Y23/OF2;;1;X4Y23/S220;X4Y23/S220/OF2;1;X4Y23/C5;X4Y23/C5/S220;1;X4Y23/XD5;X4Y23/XD5/C5;1"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7991 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F1;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7990 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F0;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7988 ] ,
          "attributes": {
            "ROUTING": "X3Y22/OF0;;1;X3Y22/S200;X3Y22/S200/OF0;1;X3Y24/S210;X3Y24/S210/S202;1;X3Y25/B3;X3Y25/B3/S211;1;X3Y25/XD3;X3Y25/XD3/B3;1"
          }
        },
        "rxCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7985 ] ,
          "attributes": {
            "ROUTING": "X3Y24/F3;;1;X3Y24/XD3;X3Y24/XD3/F3;1"
          }
        },
        "rxCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7982 ] ,
          "attributes": {
            "ROUTING": "X4Y24/F2;;1;X4Y24/XD2;X4Y24/XD2/F2;1"
          }
        },
        "rxCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7979 ] ,
          "attributes": {
            "ROUTING": "X5Y24/F4;;1;X5Y24/C0;X5Y24/C0/F4;1;X5Y24/XD0;X5Y24/XD0/C0;1"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 7975 ] ,
          "attributes": {
            "ROUTING": "X4Y23/SN10;X4Y23/SN10/F4;1;X4Y22/C7;X4Y22/C7/N111;1;X4Y23/F4;;1;X4Y23/W100;X4Y23/W100/F4;1;X3Y23/N200;X3Y23/N200/W101;1;X3Y22/D3;X3Y22/D3/N201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 7974 ] ,
          "attributes": {
            "ROUTING": "X4Y23/W830;X4Y23/W830/F6;1;X3Y23/N250;X3Y23/N250/E838;1;X3Y22/X04;X3Y22/X04/N251;1;X3Y22/C3;X3Y22/C3/X04;1;X4Y23/F6;;1;X4Y23/N260;X4Y23/N260/F6;1;X4Y22/X05;X4Y22/X05/N261;1;X4Y22/B7;X4Y22/B7/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 7973 ] ,
          "attributes": {
            "ROUTING": "X3Y22/X03;X3Y22/X03/F6;1;X3Y22/B3;X3Y22/B3/X03;1;X3Y22/F6;;1;X3Y22/EW10;X3Y22/EW10/F6;1;X4Y22/A7;X4Y22/A7/E111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 7970 ] ,
          "attributes": {
            "ROUTING": "X4Y22/D7;X4Y22/D7/W260;1;X4Y23/F7;;1;X4Y23/SN20;X4Y23/SN20/F7;1;X4Y22/W260;X4Y22/W260/N121;1;X3Y22/SEL2;X3Y22/SEL2/W261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7969 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F3;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7968 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7966 ] ,
          "attributes": {
            "ROUTING": "X4Y23/W130;X4Y23/W130/F0;1;X4Y23/B7;X4Y23/B7/W130;1;X4Y23/F0;;1;X4Y23/S130;X4Y23/S130/F0;1;X4Y24/E270;X4Y24/E270/S131;1;X4Y24/D1;X4Y24/D1/E270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7964 ] ,
          "attributes": {
            "ROUTING": "X4Y23/E100;X4Y23/E100/F1;1;X5Y23/D2;X5Y23/D2/E101;1;X4Y23/F1;;1;X4Y23/N130;X4Y23/N130/F1;1;X4Y23/C7;X4Y23/C7/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7963 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 7962 ] ,
          "attributes": {
            "ROUTING": "X4Y23/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7960 ] ,
          "attributes": {
            "ROUTING": "X4Y23/E250;X4Y23/E250/E111;1;X5Y23/S250;X5Y23/S250/E251;1;X5Y24/X04;X5Y24/X04/S251;1;X5Y24/D4;X5Y24/D4/X04;1;X3Y23/F5;;1;X3Y23/EW10;X3Y23/EW10/F5;1;X4Y23/A7;X4Y23/A7/E111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7959 ] ,
          "attributes": {
            "ROUTING": "X4Y23/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 7957 ] ,
          "attributes": {
            "ROUTING": "X4Y23/S240;X4Y23/S240/E828;1;X4Y24/X03;X4Y24/X03/S241;1;X4Y24/D2;X4Y24/D2/X03;1;X3Y23/F4;;1;X3Y23/W820;X3Y23/W820/F4;1;X4Y23/W270;X4Y23/W270/E828;1;X4Y23/D4;X4Y23/D4/W270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7956 ] ,
          "attributes": {
            "ROUTING": "X3Y23/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7954 ] ,
          "attributes": {
            "ROUTING": "X3Y23/EW20;X3Y23/EW20/F3;1;X4Y23/C4;X4Y23/C4/E121;1;X3Y23/F3;;1;X3Y23/S130;X3Y23/S130/F3;1;X3Y24/S270;X3Y24/S270/S131;1;X3Y24/D3;X3Y24/D3/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7953 ] ,
          "attributes": {
            "ROUTING": "X3Y23/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7951 ] ,
          "attributes": {
            "ROUTING": "X3Y22/N200;X3Y22/N200/N101;1;X3Y22/A1;X3Y22/A1/N200;1;X3Y23/E130;X3Y23/E130/F2;1;X4Y23/B4;X4Y23/B4/E131;1;X3Y23/F2;;1;X3Y23/N100;X3Y23/N100/F2;1;X3Y22/D0;X3Y22/D0/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7949 ] ,
          "attributes": {
            "ROUTING": "X3Y23/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 7947 ] ,
          "attributes": {
            "ROUTING": "X4Y23/X02;X4Y23/X02/E211;1;X4Y23/C2;X4Y23/C2/X02;1;X4Y23/N210;X4Y23/N210/E211;1;X4Y23/A3;X4Y23/A3/N210;1;X3Y23/F1;;1;X3Y23/E210;X3Y23/E210/F1;1;X4Y23/X06;X4Y23/X06/E211;1;X4Y23/A4;X4Y23/A4/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7945 ] ,
          "attributes": {
            "ROUTING": "X3Y23/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7944 ] ,
          "attributes": {
            "ROUTING": "X3Y23/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:57.30-57.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 7941 ] ,
          "attributes": {
            "ROUTING": "X4Y23/EW10;X4Y23/EW10/Q5;1;X3Y23/B1;X3Y23/B1/W111;1;X4Y23/Q5;;1;X4Y23/EW20;X4Y23/EW20/Q5;1;X3Y23/S220;X3Y23/S220/W121;1;X3Y24/X07;X3Y24/X07/S221;1;X3Y24/D6;X3Y24/D6/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:21.12-21.21"
          }
        },
        "rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 7940 ] ,
          "attributes": {
            "ROUTING": "X3Y25/SN10;X3Y25/SN10/Q3;1;X3Y24/C6;X3Y24/C6/N111;1;X3Y25/Q3;;1;X3Y25/N230;X3Y25/N230/Q3;1;X3Y23/B2;X3Y23/B2/N232;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:21.12-21.21"
          }
        },
        "rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 7939 ] ,
          "attributes": {
            "ROUTING": "X3Y24/W130;X3Y24/W130/Q3;1;X3Y24/B6;X3Y24/B6/W130;1;X3Y24/Q3;;1;X3Y24/N230;X3Y24/N230/Q3;1;X3Y23/B3;X3Y23/B3/N231;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:21.12-21.21"
          }
        },
        "rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 7938 ] ,
          "attributes": {
            "ROUTING": "X3Y24/A6;X3Y24/A6/W131;1;X4Y24/Q2;;1;X4Y24/W130;X4Y24/W130/Q2;1;X3Y24/N270;X3Y24/N270/W131;1;X3Y23/B4;X3Y23/B4/N271;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:21.12-21.21"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 7936 ] ,
          "attributes": {
            "ROUTING": "X3Y24/F6;;1;X3Y24/E100;X3Y24/E100/F6;1;X4Y24/D4;X4Y24/D4/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 7935 ] ,
          "attributes": {
            "ROUTING": "X5Y24/SN10;X5Y24/SN10/Q0;1;X5Y23/W210;X5Y23/W210/N111;1;X3Y23/B5;X3Y23/B5/W212;1;X5Y24/Q0;;1;X5Y24/W100;X5Y24/W100/Q0;1;X4Y24/C4;X4Y24/C4/W101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 7932 ] ,
          "attributes": {
            "ROUTING": "X2Y24/N220;X2Y24/N220/Q2;1;X2Y24/C0;X2Y24/C0/N220;1;X2Y24/Q2;;1;X2Y24/SN10;X2Y24/SN10/Q2;1;X2Y23/E250;X2Y23/E250/N111;1;X2Y23/B4;X2Y23/B4/E250;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:21.12-21.21"
          }
        },
        "rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 7931 ] ,
          "attributes": {
            "ROUTING": "X3Y24/EW10;X3Y24/EW10/Q5;1;X2Y24/B0;X2Y24/B0/W111;1;X3Y24/Q5;;1;X3Y24/W250;X3Y24/W250/Q5;1;X2Y24/N250;X2Y24/N250/W251;1;X2Y23/B5;X2Y23/B5/N251;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:21.12-21.21"
          }
        },
        "rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 7930 ] ,
          "attributes": {
            "ROUTING": "X2Y23/E200;X2Y23/E200/N201;1;X3Y23/X05;X3Y23/X05/E201;1;X3Y23/B0;X3Y23/B0/X05;1;X3Y24/Q2;;1;X3Y24/W100;X3Y24/W100/Q2;1;X2Y24/N200;X2Y24/N200/W101;1;X2Y24/A0;X2Y24/A0/N200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:21.12-21.21"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7928 ] ,
          "attributes": {
            "ROUTING": "X4Y24/F4;;1;X4Y24/EW20;X4Y24/EW20/F4;1;X3Y24/W220;X3Y24/W220/W121;1;X2Y24/D6;X2Y24/D6/W221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7927 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F0;;1;X2Y24/X05;X2Y24/X05/F0;1;X2Y24/B6;X2Y24/B6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 7923 ] ,
          "attributes": {
            "ROUTING": "X2Y24/E100;X2Y24/E100/F6;1;X3Y24/D7;X3Y24/D7/E101;1;X2Y24/F6;;1;X2Y24/SN20;X2Y24/SN20/F6;1;X2Y23/N220;X2Y23/N220/N121;1;X2Y21/X05;X2Y21/X05/N222;1;X2Y21/SEL6;X2Y21/SEL6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7922 ] ,
          "attributes": {
            "ROUTING": "X2Y21/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7921 ] ,
          "attributes": {
            "ROUTING": "X2Y21/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 7918 ] ,
          "attributes": {
            "ROUTING": "X2Y24/A6;X2Y24/A6/S232;1;X3Y22/W130;X3Y22/W130/Q4;1;X2Y22/S230;X2Y22/S230/W131;1;X2Y23/B1;X2Y23/B1/S231;1;X3Y22/E130;X3Y22/E130/Q4;1;X3Y22/A6;X3Y22/A6/E130;1;X2Y21/C7;X2Y21/C7/N221;1;X3Y22/Q4;;1;X3Y22/EW20;X3Y22/EW20/Q4;1;X2Y22/N220;X2Y22/N220/W121;1;X2Y21/C6;X2Y21/C6/N221;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7916 ] ,
          "attributes": {
            "ROUTING": "X2Y21/OF6;;1;X2Y21/SN20;X2Y21/SN20/OF6;1;X2Y22/E260;X2Y22/E260/S121;1;X3Y22/C4;X3Y22/C4/E261;1;X3Y22/XD4;X3Y22/XD4/C4;1"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7913 ] ,
          "attributes": {
            "ROUTING": "X2Y23/S130;X2Y23/S130/F2;1;X2Y24/C6;X2Y24/C6/S131;1;X2Y22/E210;X2Y22/E210/N111;1;X3Y22/B6;X3Y22/B6/E211;1;X3Y24/A1;X3Y24/A1/E251;1;X2Y23/F2;;1;X2Y23/SN10;X2Y23/SN10/F2;1;X2Y24/E250;X2Y24/E250/S111;1;X3Y24/X04;X3Y24/X04/E251;1;X3Y24/C0;X3Y24/C0/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 7909 ] ,
          "attributes": {
            "ROUTING": "X4Y24/E230;X4Y24/E230/E131;1;X5Y24/N230;X5Y24/N230/E231;1;X5Y24/C3;X5Y24/C3/N230;1;X4Y24/N230;X4Y24/N230/E131;1;X4Y23/B2;X4Y23/B2/N231;1;X3Y24/S240;X3Y24/S240/F4;1;X3Y24/B0;X3Y24/B0/S240;1;X3Y24/E130;X3Y24/E130/F4;1;X3Y24/F4;;1;X3Y24/N100;X3Y24/N100/F4;1;X3Y23/B6;X3Y23/B6/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7906 ] ,
          "attributes": {
            "ROUTING": "X3Y24/F1;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7905 ] ,
          "attributes": {
            "ROUTING": "X3Y24/F0;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 7903 ] ,
          "attributes": {
            "ROUTING": "X2Y24/Q3;;1;X2Y24/N100;X2Y24/N100/Q3;1;X2Y23/W240;X2Y23/W240/N101;1;X2Y23/B2;X2Y23/B2/W240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:21.12-21.21"
          }
        },
        "rxCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7902 ] ,
          "attributes": {
            "ROUTING": "X3Y24/OF0;;1;X3Y24/W200;X3Y24/W200/OF0;1;X2Y24/D3;X2Y24/D3/W201;1;X2Y24/XD3;X2Y24/XD3/D3;1"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 7897 ] ,
          "attributes": {
            "ROUTING": "X4Y24/C6;X4Y24/C6/E121;1;X3Y24/EW20;X3Y24/EW20/F7;1;X4Y24/C0;X4Y24/C0/E121;1;X3Y23/E270;X3Y23/E270/N131;1;X4Y23/S270;X4Y23/S270/E271;1;X4Y23/D2;X4Y23/D2/S270;1;X3Y24/D0;X3Y24/D0/X08;1;X3Y24/N130;X3Y24/N130/F7;1;X3Y23/D6;X3Y23/D6/N131;1;X3Y24/F7;;1;X3Y24/X08;X3Y24/X08/F7;1;X3Y24/C5;X3Y24/C5/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7895 ] ,
          "attributes": {
            "ROUTING": "X2Y23/E100;X2Y23/E100/F3;1;X3Y23/W800;X3Y23/W800/E101;1;X4Y23/W200;X4Y23/W200/E808;1;X4Y23/A6;X4Y23/A6/W200;1;X2Y23/F3;;1;X2Y23/S100;X2Y23/S100/F3;1;X2Y24/E240;X2Y24/E240/S101;1;X4Y24/E240;X4Y24/E240/E242;1;X4Y24/B6;X4Y24/B6/E240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_8_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7894 ] ,
          "attributes": {
            "ROUTING": "X4Y24/W230;X4Y24/W230/F3;1;X3Y24/X06;X3Y24/X06/W231;1;X3Y24/A5;X3Y24/A5/X06;1;X4Y24/E130;X4Y24/E130/F3;1;X4Y24/A6;X4Y24/A6/E130;1;X4Y24/F3;;1;X4Y24/N100;X4Y24/N100/F3;1;X4Y24/A0;X4Y24/A0/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 7891 ] ,
          "attributes": {
            "ROUTING": "X3Y24/N250;X3Y24/N250/W251;1;X3Y23/W250;X3Y23/W250/N251;1;X2Y23/X04;X2Y23/X04/W251;1;X2Y23/B3;X2Y23/B3/X04;1;X4Y24/Q5;;1;X4Y24/W250;X4Y24/W250/Q5;1;X2Y24/X08;X2Y24/X08/W252;1;X2Y24/D0;X2Y24/D0/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:21.12-21.21"
          }
        },
        "rxCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7890 ] ,
          "attributes": {
            "ROUTING": "X4Y24/F6;;1;X4Y24/C5;X4Y24/C5/F6;1;X4Y24/XD5;X4Y24/XD5/C5;1"
          }
        },
        "rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 7888 ] ,
          "attributes": {
            "ROUTING": "X4Y24/N210;X4Y24/N210/Q1;1;X4Y23/B0;X4Y23/B0/N211;1;X4Y24/Q1;;1;X4Y24/W100;X4Y24/W100/Q1;1;X4Y24/B4;X4Y24/B4/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7886 ] ,
          "attributes": {
            "ROUTING": "X4Y24/F1;;1;X4Y24/XD1;X4Y24/XD1/F1;1"
          }
        },
        "rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 7884 ] ,
          "attributes": {
            "ROUTING": "X4Y23/S210;X4Y23/S210/W111;1;X4Y24/A4;X4Y24/A4/S211;1;X5Y23/Q2;;1;X5Y23/EW10;X5Y23/EW10/Q2;1;X4Y23/B1;X4Y23/B1/W111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7882 ] ,
          "attributes": {
            "ROUTING": "X5Y23/F2;;1;X5Y23/XD2;X5Y23/XD2/F2;1"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7881 ] ,
          "attributes": {
            "ROUTING": "X3Y24/CE2;X3Y24/CE2/W211;1;X4Y24/CE0;X4Y24/CE0/X08;1;X4Y24/CE2;X4Y24/CE2/X08;1;X4Y24/B0;X4Y24/B0/W111;1;X4Y24/W210;X4Y24/W210/W111;1;X3Y24/CE1;X3Y24/CE1/W211;1;X3Y24/W210;X3Y24/W210/E818;1;X2Y24/CE1;X2Y24/CE1/W211;1;X3Y22/CE2;X3Y22/CE2/N212;1;X3Y25/CE1;X3Y25/CE1/X08;1;X5Y24/X08;X5Y24/X08/F7;1;X5Y24/CE0;X5Y24/CE0/X08;1;X4Y24/W810;X4Y24/W810/W111;1;X5Y24/EW10;X5Y24/EW10/F7;1;X3Y24/N210;X3Y24/N210/E818;1;X4Y25/W270;X4Y25/W270/S271;1;X4Y24/S270;X4Y24/S270/W271;1;X3Y25/X08;X3Y25/X08/W271;1;X5Y24/W270;X5Y24/W270/F7;1;X4Y24/X08;X4Y24/X08/W271;1;X4Y24/CE1;X4Y24/CE1/X08;1;X5Y23/W270;X5Y23/W270/N271;1;X4Y23/X08;X4Y23/X08/W271;1;X4Y23/CE2;X4Y23/CE2/X08;1;X5Y24/F7;;1;X5Y24/N270;X5Y24/N270/F7;1;X5Y23/X06;X5Y23/X06/N271;1;X5Y23/CE1;X5Y23/CE1/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7879 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:68.28-68.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7875 ] ,
          "attributes": {
            "ROUTING": "X6Y22/F3;;1;X6Y22/XD3;X6Y22/XD3/F3;1"
          }
        },
        "rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7873 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 7872 ] ,
          "attributes": {
            "ROUTING": "X6Y22/E230;X6Y22/E230/Q3;1;X7Y22/B1;X7Y22/B1/E231;1;X6Y22/N130;X6Y22/N130/Q3;1;X6Y22/A3;X6Y22/A3/N130;1;X6Y22/Q3;;1;X6Y22/X06;X6Y22/X06/Q3;1;X6Y22/C7;X6Y22/C7/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:23.11-23.22"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7870 ] ,
          "attributes": {
            "ROUTING": "X7Y22/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:68.28-68.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7869 ] ,
          "attributes": {
            "ROUTING": "X7Y22/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:68.28-68.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 7867 ] ,
          "attributes": {
            "ROUTING": "X6Y22/X05;X6Y22/X05/Q0;1;X6Y22/B7;X6Y22/B7/X05;1;X6Y22/Q0;;1;X6Y22/E130;X6Y22/E130/Q0;1;X7Y22/B2;X7Y22/B2/E131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:23.11-23.22"
          }
        },
        "rxBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7866 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F2;;1;X7Y22/EW20;X7Y22/EW20/F2;1;X6Y22/D0;X6Y22/D0/W121;1;X6Y22/XD0;X6Y22/XD0/D0;1"
          }
        },
        "rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 7864 ] ,
          "attributes": {
            "ROUTING": "X6Y22/E220;X6Y22/E220/Q2;1;X7Y22/X01;X7Y22/X01/E221;1;X7Y22/B3;X7Y22/B3/X01;1;X6Y22/Q2;;1;X6Y22/X01;X6Y22/X01/Q2;1;X6Y22/A7;X6Y22/A7/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:23.11-23.22"
          }
        },
        "rxBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 7863 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F3;;1;X7Y22/EW10;X7Y22/EW10/F3;1;X6Y22/B2;X6Y22/B2/W111;1;X6Y22/XD2;X6Y22/XD2/B2;1"
          }
        },
        "rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7862 ] ,
          "attributes": {
            "ROUTING": "X6Y22/CE1;X6Y22/CE1/X07;1;X6Y22/F6;;1;X6Y22/X07;X6Y22/X07/F6;1;X6Y22/CE0;X6Y22/CE0/X07;1"
          }
        },
        "led_temp_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7858 ] ,
          "attributes": {
            "ROUTING": "X6Y22/F5;;1;X6Y22/S250;X6Y22/S250/F5;1;X6Y23/X06;X6Y23/X06/S251;1;X6Y23/CE0;X6Y23/CE0/X06;1"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 7856 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:14.22-14.25"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 7854 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:14.22-14.25"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 7852 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:14.22-14.25"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 7850 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:14.22-14.25"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 7848 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:14.22-14.25"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 7846 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:14.22-14.25"
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 7841 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataOut_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7840 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataOut[0]": {
          "hide_name": 0,
          "bits": [ 7837 ] ,
          "attributes": {
            "ROUTING": "X2Y25/Q3;;1;X2Y25/SN10;X2Y25/SN10/Q3;1;X2Y24/C7;X2Y24/C7/N111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:136.11-136.18"
          }
        },
        "dataOut_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7836 ] ,
          "attributes": {
            "ROUTING": "X2Y25/F7;;1;X2Y25/A3;X2Y25/A3/F7;1;X2Y25/XD3;X2Y25/XD3/A3;1"
          }
        },
        "dataOut[1]": {
          "hide_name": 0,
          "bits": [ 7833 ] ,
          "attributes": {
            "ROUTING": "X2Y25/Q5;;1;X2Y25/N100;X2Y25/N100/Q5;1;X2Y24/B7;X2Y24/B7/N101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:136.11-136.18"
          }
        },
        "dataOut_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7832 ] ,
          "attributes": {
            "ROUTING": "X2Y25/F2;;1;X2Y25/D5;X2Y25/D5/F2;1;X2Y25/XD5;X2Y25/XD5/D5;1"
          }
        },
        "dataOut[2]": {
          "hide_name": 0,
          "bits": [ 7829 ] ,
          "attributes": {
            "ROUTING": "X2Y25/Q4;;1;X2Y25/N130;X2Y25/N130/Q4;1;X2Y24/N270;X2Y24/N270/N131;1;X2Y22/B4;X2Y22/B4/N272;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:136.11-136.18"
          }
        },
        "dataOut_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7828 ] ,
          "attributes": {
            "ROUTING": "X2Y25/F6;;1;X2Y25/C4;X2Y25/C4/F6;1;X2Y25/XD4;X2Y25/XD4/C4;1"
          }
        },
        "dataOut[3]": {
          "hide_name": 0,
          "bits": [ 7825 ] ,
          "attributes": {
            "ROUTING": "X2Y25/Q0;;1;X2Y25/S800;X2Y25/S800/Q0;1;X2Y24/N230;X2Y24/N230/N808;1;X2Y22/A5;X2Y22/A5/N232;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:136.11-136.18"
          }
        },
        "dataOut_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7824 ] ,
          "attributes": {
            "ROUTING": "X2Y25/F0;;1;X2Y25/XD0;X2Y25/XD0/F0;1"
          }
        },
        "dataOut[4]": {
          "hide_name": 0,
          "bits": [ 7821 ] ,
          "attributes": {
            "ROUTING": "X1Y25/Q4;;1;X1Y25/W130;X1Y25/W130/Q4;1;X1Y25/B6;X1Y25/B6/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:136.11-136.18"
          }
        },
        "dataOut_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7820 ] ,
          "attributes": {
            "ROUTING": "X1Y25/F7;;1;X1Y25/A4;X1Y25/A4/F7;1;X1Y25/XD4;X1Y25/XD4/A4;1"
          }
        },
        "txByteCounter[0]": {
          "hide_name": 0,
          "bits": [ 7818 ] ,
          "attributes": {
            "ROUTING": "X2Y25/D6;X2Y25/D6/E201;1;X1Y24/N130;X1Y24/N130/Q3;1;X1Y23/B1;X1Y23/B1/N131;1;X1Y24/N100;X1Y24/N100/Q3;1;X1Y24/A1;X1Y24/A1/N100;1;X2Y25/D1;X2Y25/D1/E201;1;X1Y24/S100;X1Y24/S100/Q3;1;X1Y24/D4;X1Y24/D4/S100;1;X2Y25/D0;X2Y25/D0/E201;1;X1Y25/S130;X1Y25/S130/N808;1;X1Y25/D7;X1Y25/D7/S130;1;X2Y25/D2;X2Y25/D2/E201;1;X1Y24/S130;X1Y24/S130/Q3;1;X1Y25/E270;X1Y25/E270/S131;1;X1Y25/D1;X1Y25/D1/E270;1;X1Y24/Q3;;1;X1Y24/S800;X1Y24/S800/Q3;1;X1Y25/E200;X1Y25/E200/N808;1;X2Y25/D7;X2Y25/D7/E201;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:139.11-139.24"
          }
        },
        "txByteCounter[1]": {
          "hide_name": 0,
          "bits": [ 7817 ] ,
          "attributes": {
            "ROUTING": "X1Y23/S220;X1Y23/S220/Q2;1;X1Y24/C4;X1Y24/C4/S221;1;X2Y25/C2;X2Y25/C2/X04;1;X1Y23/B2;X1Y23/B2/X01;1;X1Y25/C1;X1Y25/C1/X01;1;X2Y25/C7;X2Y25/C7/X08;1;X2Y25/X04;X2Y25/X04/S212;1;X2Y25/C1;X2Y25/C1/X04;1;X1Y23/S810;X1Y23/S810/Q2;1;X1Y26/N220;X1Y26/N220/N818;1;X1Y25/C7;X1Y25/C7/N221;1;X2Y25/C0;X2Y25/C0/X04;1;X1Y25/X01;X1Y25/X01/N221;1;X1Y23/X01;X1Y23/X01/Q2;1;X1Y23/Q2;;1;X1Y23/W810;X1Y23/W810/Q2;1;X2Y23/S210;X2Y23/S210/E814;1;X2Y25/X08;X2Y25/X08/S212;1;X2Y25/C6;X2Y25/C6/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:139.11-139.24"
          }
        },
        "txByteCounter[2]": {
          "hide_name": 0,
          "bits": [ 7816 ] ,
          "attributes": {
            "ROUTING": "X2Y25/B2;X2Y25/B2/E231;1;X1Y23/W130;X1Y23/W130/Q3;1;X1Y23/S270;X1Y23/S270/W130;1;X1Y24/B4;X1Y24/B4/S271;1;X1Y25/B1;X1Y25/B1/N231;1;X1Y26/N100;X1Y26/N100/N808;1;X1Y25/B7;X1Y25/B7/N101;1;X2Y25/B6;X2Y25/B6/E231;1;X2Y25/B0;X2Y25/B0/E231;1;X2Y25/B7;X2Y25/B7/E231;1;X1Y23/S800;X1Y23/S800/Q3;1;X1Y26/N230;X1Y26/N230/N808;1;X1Y25/E230;X1Y25/E230/N231;1;X2Y25/B1;X2Y25/B1/E231;1;X1Y23/Q3;;1;X1Y23/B3;X1Y23/B3/Q3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:139.11-139.24"
          }
        },
        "txByteCounter[3]": {
          "hide_name": 0,
          "bits": [ 7815 ] ,
          "attributes": {
            "ROUTING": "X1Y23/S100;X1Y23/S100/Q4;1;X1Y24/A4;X1Y24/A4/S101;1;X1Y23/W100;X1Y23/W100/Q4;1;X1Y23/B4;X1Y23/B4/W100;1;X2Y25/A0;X2Y25/A0/N251;1;X1Y23/E130;X1Y23/E130/Q4;1;X2Y23/S830;X2Y23/S830/E131;1;X2Y26/N250;X2Y26/N250/N838;1;X2Y25/A2;X2Y25/A2/N251;1;X2Y25/A7;X2Y25/A7/X03;1;X1Y25/A7;X1Y25/A7/X03;1;X2Y25/A6;X2Y25/A6/X03;1;X1Y25/X03;X1Y25/X03/S242;1;X1Y25/A1;X1Y25/A1/X03;1;X1Y23/Q4;;1;X1Y23/S240;X1Y23/S240/Q4;1;X1Y25/E240;X1Y25/E240/S242;1;X2Y25/X03;X2Y25/X03/E241;1;X2Y25/A1;X2Y25/A1/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:139.11-139.24"
          }
        },
        "dataOut[5]": {
          "hide_name": 0,
          "bits": [ 7813 ] ,
          "attributes": {
            "ROUTING": "X1Y25/Q2;;1;X1Y25/E130;X1Y25/E130/Q2;1;X1Y25/A6;X1Y25/A6/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:136.11-136.18"
          }
        },
        "dataOut_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7812 ] ,
          "attributes": {
            "ROUTING": "X1Y25/F1;;1;X1Y25/B2;X1Y25/B2/F1;1;X1Y25/XD2;X1Y25/XD2/B2;1"
          }
        },
        "dataOut[6]": {
          "hide_name": 0,
          "bits": [ 7810 ] ,
          "attributes": {
            "ROUTING": "X2Y22/A7;X2Y22/A7/X03;1;X2Y25/Q1;;1;X2Y25/SN20;X2Y25/SN20/Q1;1;X2Y24/N260;X2Y24/N260/N121;1;X2Y22/X03;X2Y22/X03/N262;1;X2Y22/A6;X2Y22/A6/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataOut_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7808 ] ,
          "attributes": {
            "ROUTING": "X2Y25/F1;;1;X2Y25/XD1;X2Y25/XD1/F1;1"
          }
        },
        "dataOut_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7807 ] ,
          "attributes": {
            "ROUTING": "X1Y25/E260;X1Y25/E260/S261;1;X2Y25/X07;X2Y25/X07/E261;1;X2Y25/CE2;X2Y25/CE2/X07;1;X5Y22/LSR1;X5Y22/LSR1/X07;1;X1Y25/CE2;X1Y25/CE2/X05;1;X4Y20/S830;X4Y20/S830/E131;1;X4Y24/E260;X4Y24/E260/S834;1;X5Y24/N260;X5Y24/N260/E261;1;X5Y22/X07;X5Y22/X07/N262;1;X2Y24/W830;X2Y24/W830/S834;1;X1Y24/S260;X1Y24/S260/E834;1;X1Y25/X05;X1Y25/X05/S261;1;X1Y25/CE1;X1Y25/CE1/X05;1;X3Y20/W130;X3Y20/W130/OF6;1;X2Y20/S830;X2Y20/S830/W131;1;X2Y28/N130;X2Y28/N130/S838;1;X2Y27/N270;X2Y27/N270/N131;1;X2Y25/X06;X2Y25/X06/N272;1;X2Y25/CE0;X2Y25/CE0/X06;1;X4Y25/X06;X4Y25/X06/N232;1;X3Y20/OF6;;1;X4Y25/LSR2;X4Y25/LSR2/X06;1;X4Y28/N130;X4Y28/N130/S838;1;X4Y27/N230;X4Y27/N230/N131;1;X3Y20/E130;X3Y20/E130/OF6;1;X2Y25/CE1;X2Y25/CE1/X06;1"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 7802 ] ,
          "attributes": {
            "ROUTING": "X5Y23/C4;X5Y23/C4/X08;1;X3Y24/C3;X3Y24/C3/W261;1;X5Y23/C5;X5Y23/C5/X08;1;X5Y23/E100;X5Y23/E100/Q5;1;X5Y23/S220;X5Y23/S220/E100;1;X5Y24/C4;X5Y24/C4/S221;1;X5Y23/C7;X5Y23/C7/X08;1;X5Y23/X08;X5Y23/X08/Q5;1;X5Y23/C6;X5Y23/C6/X08;1;X5Y24/W250;X5Y24/W250/S111;1;X4Y24/X04;X4Y24/X04/W251;1;X4Y24/C3;X4Y24/C3/X04;1;X4Y24/C2;X4Y24/C2/S261;1;X4Y24/W260;X4Y24/W260/S261;1;X3Y24/C7;X3Y24/C7/W261;1;X5Y22/W810;X5Y22/W810/N111;1;X2Y22/N210;X2Y22/N210/E818;1;X2Y21/X02;X2Y21/X02/N211;1;X2Y21/D6;X2Y21/D6/X02;1;X5Y23/X04;X5Y23/X04/Q5;1;X5Y23/C2;X5Y23/C2/X04;1;X5Y23/SN10;X5Y23/SN10/Q5;1;X5Y24/D7;X5Y24/D7/S111;1;X4Y23/S260;X4Y23/S260/W121;1;X4Y24/C1;X4Y24/C1/S261;1;X2Y23/N240;X2Y23/N240/W241;1;X2Y21/D7;X2Y21/D7/N242;1;X3Y23/N240;X3Y23/N240/E828;1;X3Y22/C0;X3Y22/C0/N241;1;X3Y23/W240;X3Y23/W240/E828;1;X2Y23/C6;X2Y23/C6/W241;1;X5Y23/Q5;;1;X5Y23/EW20;X5Y23/EW20/Q5;1;X4Y23/W820;X4Y23/W820/W121;1;X3Y23/S270;X3Y23/S270/E828;1;X3Y24/B4;X3Y24/B4/S271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 7793 ] ,
          "attributes": {
            "ROUTING": "X5Y23/B2;X5Y23/B2/W240;1;X2Y21/B6;X2Y21/B6/X07;1;X5Y23/S270;X5Y23/S270/W130;1;X5Y24/B4;X5Y24/B4/S271;1;X4Y24/B2;X4Y24/B2/S231;1;X4Y23/S230;X4Y23/S230/W131;1;X4Y24/B3;X4Y24/B3/S231;1;X3Y24/B3;X3Y24/B3/W240;1;X4Y24/B1;X4Y24/B1/S240;1;X5Y24/W240;X5Y24/W240/S241;1;X5Y24/B3;X5Y24/B3/W240;1;X4Y23/W230;X4Y23/W230/W131;1;X2Y23/B6;X2Y23/B6/W232;1;X3Y24/E240;X3Y24/E240/S241;1;X3Y24/B7;X3Y24/B7/E240;1;X5Y23/B5;X5Y23/B5/X03;1;X4Y21/W240;X4Y21/W240/N242;1;X2Y21/X07;X2Y21/X07/W242;1;X2Y21/B7;X2Y21/B7/X07;1;X5Y23/W130;X5Y23/W130/Q4;1;X5Y23/B6;X5Y23/B6/W130;1;X5Y23/S240;X5Y23/S240/Q4;1;X5Y24/C7;X5Y24/C7/X05;1;X3Y23/S240;X3Y23/S240/W242;1;X3Y24/X03;X3Y24/X03/S241;1;X3Y24/A0;X3Y24/A0/X03;1;X4Y23/N240;X4Y23/N240/W241;1;X4Y22/W240;X4Y22/W240/N241;1;X3Y22/S240;X3Y22/S240/W241;1;X3Y22/B0;X3Y22/B0/S240;1;X3Y23/X03;X3Y23/X03/W242;1;X3Y23/A6;X3Y23/A6/X03;1;X5Y23/W240;X5Y23/W240/Q4;1;X4Y23/X07;X4Y23/X07/W241;1;X4Y23/A2;X4Y23/A2/X07;1;X5Y24/X05;X5Y24/X05/S241;1;X4Y24/S240;X4Y24/S240/W241;1;X5Y23/X03;X5Y23/X03/Q4;1;X5Y23/B4;X5Y23/B4/X03;1;X5Y23/Q4;;1;X5Y23/B7;X5Y23/B7/W130;1;X3Y24/W240;X3Y24/W240/W242;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 7788 ] ,
          "attributes": {
            "ROUTING": "X5Y24/W200;X5Y24/W200/S101;1;X3Y24/S200;X3Y24/S200/W202;1;X3Y24/A4;X3Y24/A4/S200;1;X5Y24/W220;X5Y24/W220/S121;1;X4Y24/X05;X4Y24/X05/W221;1;X4Y24/A3;X4Y24/A3/X05;1;X5Y23/A5;X5Y23/A5/S200;1;X2Y21/A7;X2Y21/A7/X03;1;X3Y23/S230;X3Y23/S230/E808;1;X3Y24/X02;X3Y24/X02/S231;1;X3Y24/A3;X3Y24/A3/X02;1;X4Y23/W800;X4Y23/W800/W101;1;X3Y23/W130;X3Y23/W130/E808;1;X2Y23/A6;X2Y23/A6/W131;1;X2Y22/N240;X2Y22/N240/E828;1;X2Y21/X03;X2Y21/X03/N241;1;X2Y21/A6;X2Y21/A6/X03;1;X5Y23/N130;X5Y23/N130/Q0;1;X5Y23/A2;X5Y23/A2/N130;1;X5Y23/S100;X5Y23/S100/Q0;1;X5Y24/A4;X5Y24/A4/S101;1;X5Y22/W820;X5Y22/W820/N121;1;X2Y22/E270;X2Y22/E270/E828;1;X3Y22/A0;X3Y22/A0/E271;1;X4Y24/W200;X4Y24/W200/S201;1;X3Y24/X01;X3Y24/X01/W201;1;X3Y24/A7;X3Y24/A7/X01;1;X4Y24/X01;X4Y24/X01/S201;1;X4Y24/A1;X4Y24/A1/X01;1;X5Y23/A6;X5Y23/A6/E130;1;X5Y23/S200;X5Y23/S200/Q0;1;X5Y23/A4;X5Y23/A4/S200;1;X5Y23/E130;X5Y23/E130/Q0;1;X5Y23/A7;X5Y23/A7/E130;1;X5Y23/SN20;X5Y23/SN20/Q0;1;X5Y24/B7;X5Y24/B7/S121;1;X5Y23/Q0;;1;X5Y23/W100;X5Y23/W100/Q0;1;X4Y23/S200;X4Y23/S200/W101;1;X4Y24/X07;X4Y24/X07/S201;1;X4Y24/A2;X4Y24/A2/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataIn[0]": {
          "hide_name": 0,
          "bits": [ 7785 ] ,
          "attributes": {
            "ROUTING": "X6Y22/C1;X6Y22/C1/W101;1;X7Y22/Q5;;1;X7Y22/W100;X7Y22/W100/Q5;1;X6Y22/W200;X6Y22/W200/W101;1;X4Y22/D5;X4Y22/D5/W202;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[1]": {
          "hide_name": 0,
          "bits": [ 7781 ] ,
          "attributes": {
            "ROUTING": "X4Y22/X08;X4Y22/X08/W272;1;X4Y22/C5;X4Y22/C5/X08;1;X6Y22/A4;X6Y22/A4/W131;1;X5Y22/A5;X5Y22/A5/W271;1;X7Y22/W130;X7Y22/W130/Q4;1;X6Y22/W270;X6Y22/W270/W131;1;X4Y22/A1;X4Y22/A1/W272;1;X7Y22/Q4;;1;X7Y22/S100;X7Y22/S100/Q4;1;X7Y22/D5;X7Y22/D5/S100;1;X7Y22/XD5;X7Y22/XD5/D5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[2]": {
          "hide_name": 0,
          "bits": [ 7778 ] ,
          "attributes": {
            "ROUTING": "X7Y22/W200;X7Y22/W200/W101;1;X5Y22/W210;X5Y22/W210/W202;1;X4Y22/B5;X4Y22/B5/W211;1;X7Y22/W240;X7Y22/W240/W101;1;X6Y22/S240;X6Y22/S240/W241;1;X6Y22/B1;X6Y22/B1/S240;1;X8Y22/Q2;;1;X8Y22/W100;X8Y22/W100/Q2;1;X7Y22/C4;X7Y22/C4/W101;1;X7Y22/XD4;X7Y22/XD4/C4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[3]": {
          "hide_name": 0,
          "bits": [ 7775 ] ,
          "attributes": {
            "ROUTING": "X6Y22/A1;X6Y22/A1/W252;1;X8Y22/W250;X8Y22/W250/Q5;1;X6Y22/W250;X6Y22/W250/W252;1;X4Y22/A5;X4Y22/A5/W252;1;X8Y22/Q5;;1;X8Y22/E130;X8Y22/E130/Q5;1;X8Y22/C2;X8Y22/C2/E130;1;X8Y22/XD2;X8Y22/XD2/C2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[4]": {
          "hide_name": 0,
          "bits": [ 7772 ] ,
          "attributes": {
            "ROUTING": "X8Y22/D5;X8Y22/D5/X02;1;X8Y22/XD5;X8Y22/XD5/D5;1;X8Y22/Q3;;1;X8Y22/X02;X8Y22/X02/Q3;1;X8Y22/D7;X8Y22/D7/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:22.11-22.17"
          }
        },
        "dataIn[5]": {
          "hide_name": 0,
          "bits": [ 7770 ] ,
          "attributes": {
            "ROUTING": "X8Y22/N130;X8Y22/N130/Q1;1;X8Y22/C7;X8Y22/C7/N130;1;X8Y22/Q1;;1;X8Y22/W130;X8Y22/W130/Q1;1;X8Y22/D3;X8Y22/D3/W130;1;X8Y22/XD3;X8Y22/XD3/D3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:22.11-22.17"
          }
        },
        "dataIn[6]": {
          "hide_name": 0,
          "bits": [ 7768 ] ,
          "attributes": {
            "ROUTING": "X8Y22/E100;X8Y22/E100/Q4;1;X8Y22/C1;X8Y22/C1/E100;1;X8Y22/XD1;X8Y22/XD1/C1;1;X8Y22/Q4;;1;X8Y22/E240;X8Y22/E240/Q4;1;X8Y22/B7;X8Y22/B7/E240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:22.11-22.17"
          }
        },
        "dataIn[7]": {
          "hide_name": 0,
          "bits": [ 7766 ] ,
          "attributes": {
            "ROUTING": "X8Y22/X01;X8Y22/X01/N221;1;X8Y22/A7;X8Y22/A7/X01;1;X6Y23/Q2;;1;X6Y23/E220;X6Y23/E220/Q2;1;X8Y23/N220;X8Y23/N220/E222;1;X8Y22/C4;X8Y22/C4/N221;1;X8Y22/XD4;X8Y22/XD4/C4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:22.11-22.17"
          }
        },
        "uart_rx_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 7765 ] ,
          "attributes": {
            "ROUTING": "X5Y24/X06;X5Y24/X06/N271;1;X5Y24/A7;X5Y24/A7/X06;1;X5Y24/S820;X5Y24/S820/E824;1;X5Y25/N270;X5Y25/N270/N828;1;X5Y24/A3;X5Y24/A3/N271;1;X1Y28/Q6;;1;X1Y28/S260;X1Y28/S260/Q6;1;X1Y27/N270;X1Y27/N270/N262;1;X1Y25/S820;X1Y25/S820/N272;1;X1Y24/E820;X1Y24/E820/N828;1;X5Y24/N240;X5Y24/N240/E824;1;X5Y23/E240;X5Y23/E240/N241;1;X6Y23/C2;X6Y23/C2/E241;1;X6Y23/XD2;X6Y23/XD2/C2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataIn_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 7764 ] ,
          "attributes": {
            "ROUTING": "X5Y23/S130;X5Y23/S130/F7;1;X5Y23/B3;X5Y23/B3/S130;1;X5Y23/N270;X5Y23/N270/F7;1;X5Y22/E270;X5Y22/E270/N271;1;X6Y22/A6;X6Y22/A6/E271;1;X8Y22/CE1;X8Y22/CE1/X08;1;X7Y23/E270;X7Y23/E270/E272;1;X8Y23/N270;X8Y23/N270/E271;1;X8Y22/X06;X8Y22/X06/N271;1;X8Y22/CE0;X8Y22/CE0/X06;1;X5Y23/E270;X5Y23/E270/F7;1;X6Y23/CE1;X6Y23/CE1/E271;1;X7Y22/E250;X7Y22/E250/E242;1;X8Y22/X08;X8Y22/X08/E251;1;X8Y22/CE2;X8Y22/CE2/X08;1;X5Y23/F7;;1;X5Y23/N100;X5Y23/N100/F7;1;X5Y22/E240;X5Y22/E240/N101;1;X7Y22/X07;X7Y22/X07/E242;1;X7Y22/CE2;X7Y22/CE2/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7315 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:11.11-11.14"
          }
        },
        "byteReady_LUT4_I2_1_F": {
          "hide_name": 0,
          "bits": [ 7761 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sequence_state_DFFE_Q_1_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7759 ] ,
          "attributes": {
            "ROUTING": "X4Y22/D1;X4Y22/D1/X03;1;X4Y22/D2;X4Y22/D2/X03;1;X4Y22/X03;X4Y22/X03/E261;1;X4Y22/D3;X4Y22/D3/X03;1;X4Y22/OF4;;1;X4Y22/N130;X4Y22/N130/OF4;1;X4Y22/W830;X4Y22/W830/N130;1;X3Y22/E260;X3Y22/E260/E838;1;X4Y22/C0;X4Y22/C0/E261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sequence_state[0]": {
          "hide_name": 0,
          "bits": [ 7756 ] ,
          "attributes": {
            "ROUTING": "X4Y22/B2;X4Y22/B2/W231;1;X4Y22/B0;X4Y22/B0/W231;1;X6Y22/C4;X6Y22/C4/Q4;1;X4Y22/X02;X4Y22/X02/W231;1;X4Y22/C1;X4Y22/C1/X02;1;X5Y22/W230;X5Y22/W230/W131;1;X4Y22/B3;X4Y22/B3/W231;1;X6Y22/Q4;;1;X6Y22/X03;X6Y22/X03/Q4;1;X6Y22/B5;X6Y22/B5/X03;1;X6Y22/W130;X6Y22/W130/Q4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "sequence_state[1]": {
          "hide_name": 0,
          "bits": [ 7753 ] ,
          "attributes": {
            "ROUTING": "X6Y22/E250;X6Y22/E250/E111;1;X6Y22/B4;X6Y22/B4/E250;1;X4Y22/A3;X4Y22/A3/W131;1;X5Y22/W130;X5Y22/W130/Q4;1;X4Y22/A0;X4Y22/A0/W131;1;X4Y22/N210;X4Y22/N210/W111;1;X4Y22/A2;X4Y22/A2/N210;1;X4Y22/B1;X4Y22/B1/W111;1;X5Y22/Q4;;1;X5Y22/EW10;X5Y22/EW10/Q4;1;X6Y22/A5;X6Y22/A5/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "byteReady_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 7751 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F3;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_temp_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7749 ] ,
          "attributes": {
            "ROUTING": "X6Y23/F6;;1;X6Y23/X07;X6Y23/X07/F6;1;X6Y23/LSR0;X6Y23/LSR0/X07;1"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F[4]": {
          "hide_name": 0,
          "bits": [ 7743 ] ,
          "attributes": {
            "ROUTING": "X3Y22/N100;X3Y22/N100/OF2;1;X3Y22/W820;X3Y22/W820/N100;1;X4Y22/W270;X4Y22/W270/E828;1;X3Y22/X08;X3Y22/X08/W271;1;X3Y22/SEL0;X3Y22/SEL0/X08;1;X3Y22/S100;X3Y22/S100/OF2;1;X3Y23/W200;X3Y23/W200/S101;1;X2Y23/X05;X2Y23/X05/W201;1;X2Y23/SEL6;X2Y23/SEL6/X05;1;X3Y24/E220;X3Y24/E220/S222;1;X5Y24/E220;X5Y24/E220/E222;1;X5Y24/C6;X5Y24/C6/E220;1;X3Y23/E220;X3Y23/E220/S221;1;X4Y23/X05;X4Y23/X05/E221;1;X4Y23/SEL2;X4Y23/SEL2/X05;1;X3Y24/X05;X3Y24/X05/S222;1;X3Y24/SEL0;X3Y24/SEL0/X05;1;X3Y22/OF2;;1;X3Y22/S220;X3Y22/S220/OF2;1;X3Y23/X07;X3Y23/X07/S221;1;X3Y23/SEL6;X3Y23/SEL6/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataIn_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 7741 ] ,
          "attributes": {
            "ROUTING": "X6Y22/LSR1;X6Y22/LSR1/N272;1;X6Y22/LSR0;X6Y22/LSR0/N272;1;X5Y24/E130;X5Y24/E130/F3;1;X6Y24/N270;X6Y24/N270/E131;1;X6Y22/B6;X6Y22/B6/N272;1;X5Y24/F3;;1;X5Y24/B6;X5Y24/B6/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady": {
          "hide_name": 0,
          "bits": [ 7738 ] ,
          "attributes": {
            "ROUTING": "X4Y22/C2;X4Y22/C2/N262;1;X6Y24/N260;X6Y24/N260/E121;1;X6Y23/X03;X6Y23/X03/N261;1;X6Y23/A6;X6Y23/A6/X03;1;X5Y24/Q2;;1;X5Y24/EW20;X5Y24/EW20/Q2;1;X4Y24/N260;X4Y24/N260/W121;1;X4Y22/C3;X4Y22/C3/N262;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 7736 ] ,
          "attributes": {
            "ROUTING": "X3Y22/A2;X3Y22/A2/X05;1;X5Y23/W260;X5Y23/W260/F6;1;X3Y23/N260;X3Y23/N260/W262;1;X3Y22/X05;X3Y22/X05/N261;1;X3Y22/A3;X3Y22/A3/X05;1;X5Y24/C2;X5Y24/C2/S261;1;X5Y24/XD2;X5Y24/XD2/C2;1;X5Y23/F6;;1;X5Y23/S260;X5Y23/S260/F6;1;X5Y24/X03;X5Y24/X03/S261;1;X5Y24/A6;X5Y24/A6/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7734 ] ,
          "attributes": {
            "ROUTING": "X5Y24/F6;;1;X5Y24/X07;X5Y24/X07/F6;1;X5Y24/CE1;X5Y24/CE1/X07;1"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 7732 ] ,
          "attributes": {
            "ROUTING": "X4Y16/CE0;X4Y16/CE0/X07;1;X4Y16/CE2;X4Y16/CE2/X07;1;X3Y17/CE0;X3Y17/CE0/X05;1;X5Y17/CE1;X5Y17/CE1/X05;1;X6Y20/X06;X6Y20/X06/S271;1;X6Y20/CE2;X6Y20/CE2/X06;1;X5Y17/CE2;X5Y17/CE2/X05;1;X4Y17/CE2;X4Y17/CE2/X07;1;X4Y17/CE0;X4Y17/CE0/X07;1;X5Y19/N260;X5Y19/N260/E262;1;X5Y17/X05;X5Y17/X05/N262;1;X5Y17/CE0;X5Y17/CE0/X05;1;X3Y17/E260;X3Y17/E260/N262;1;X4Y17/X07;X4Y17/X07/E261;1;X4Y17/CE1;X4Y17/CE1/X07;1;X2Y17/CE2;X2Y17/CE2/X07;1;X3Y17/CE2;X3Y17/CE2/X05;1;X6Y19/S270;X6Y19/S270/E271;1;X3Y17/N260;X3Y17/N260/N262;1;X3Y16/E260;X3Y16/E260/N261;1;X4Y16/X07;X4Y16/X07/E261;1;X4Y16/CE1;X4Y16/CE1/X07;1;X2Y17/CE1;X2Y17/CE1/X07;1;X3Y17/X05;X3Y17/X05/N262;1;X3Y17/CE1;X3Y17/CE1/X05;1;X3Y19/N260;X3Y19/N260/OF6;1;X3Y17/W260;X3Y17/W260/N262;1;X2Y17/X07;X2Y17/X07/W261;1;X2Y17/CE0;X2Y17/CE0/X07;1;X6Y19/CE2;X6Y19/CE2/E271;1;X3Y19/OF6;;1;X3Y19/E260;X3Y19/E260/OF6;1;X5Y19/E270;X5Y19/E270/E262;1;X6Y19/CE1;X6Y19/CE1/E271;1"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 7730 ] ,
          "attributes": {
            "ROUTING": "X3Y19/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter[10]": {
          "hide_name": 0,
          "bits": [ 7728 ] ,
          "attributes": {
            "ROUTING": "X4Y19/W230;X4Y19/W230/S232;1;X3Y19/B5;X3Y19/B5/W231;1;X4Y17/Q3;;1;X4Y17/S230;X4Y17/S230/Q3;1;X4Y19/S260;X4Y19/S260/S232;1;X4Y20/D6;X4Y20/D6/S261;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[11]": {
          "hide_name": 0,
          "bits": [ 7727 ] ,
          "attributes": {
            "ROUTING": "X4Y19/X07;X4Y19/X07/S221;1;X4Y19/B0;X4Y19/B0/X07;1;X4Y16/Q2;;1;X4Y16/S220;X4Y16/S220/Q2;1;X4Y18/S220;X4Y18/S220/S222;1;X4Y20/C6;X4Y20/C6/S222;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[12]": {
          "hide_name": 0,
          "bits": [ 7726 ] ,
          "attributes": {
            "ROUTING": "X4Y19/B1;X4Y19/B1/S212;1;X4Y17/Q1;;1;X4Y17/S210;X4Y17/S210/Q1;1;X4Y19/S240;X4Y19/S240/S212;1;X4Y20/E240;X4Y20/E240/S241;1;X4Y20/B6;X4Y20/B6/E240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[13]": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": "X4Y20/A6;X4Y20/A6/S232;1;X4Y17/Q4;;1;X4Y17/S130;X4Y17/S130/Q4;1;X4Y18/S230;X4Y18/S230/S131;1;X4Y19/B2;X4Y19/B2/S231;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[2]": {
          "hide_name": 0,
          "bits": [ 7723 ] ,
          "attributes": {
            "ROUTING": "X2Y17/E130;X2Y17/E130/Q0;1;X2Y17/W260;X2Y17/W260/E130;1;X2Y17/D7;X2Y17/D7/W260;1;X2Y17/Q0;;1;X2Y17/S200;X2Y17/S200/Q0;1;X2Y19/X03;X2Y19/X03/S202;1;X2Y19/B3;X2Y19/B3/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[3]": {
          "hide_name": 0,
          "bits": [ 7722 ] ,
          "attributes": {
            "ROUTING": "X2Y17/N130;X2Y17/N130/Q3;1;X2Y17/C7;X2Y17/C7/N130;1;X2Y17/Q3;;1;X2Y17/S130;X2Y17/S130/Q3;1;X2Y18/S270;X2Y18/S270/S131;1;X2Y19/B4;X2Y19/B4/S271;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[4]": {
          "hide_name": 0,
          "bits": [ 7721 ] ,
          "attributes": {
            "ROUTING": "X2Y17/W130;X2Y17/W130/Q4;1;X2Y17/B7;X2Y17/B7/W130;1;X2Y17/Q4;;1;X2Y17/S240;X2Y17/S240/Q4;1;X2Y19/X01;X2Y19/X01/S242;1;X2Y19/B5;X2Y19/B5/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[5]": {
          "hide_name": 0,
          "bits": [ 7720 ] ,
          "attributes": {
            "ROUTING": "X2Y17/N100;X2Y17/N100/Q1;1;X2Y17/W200;X2Y17/W200/N100;1;X2Y17/A7;X2Y17/A7/W200;1;X3Y19/W250;X3Y19/W250/S252;1;X3Y19/B0;X3Y19/B0/W250;1;X2Y17/Q1;;1;X2Y17/EW10;X2Y17/EW10/Q1;1;X3Y17/S250;X3Y17/S250/E111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[6]": {
          "hide_name": 0,
          "bits": [ 7718 ] ,
          "attributes": {
            "ROUTING": "X3Y17/S240;X3Y17/S240/E101;1;X3Y19/X05;X3Y19/X05/S242;1;X3Y19/B1;X3Y19/B1/X05;1;X2Y17/Q2;;1;X2Y17/E100;X2Y17/E100/Q2;1;X3Y17/D5;X3Y17/D5/E101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[7]": {
          "hide_name": 0,
          "bits": [ 7717 ] ,
          "attributes": {
            "ROUTING": "X3Y17/S130;X3Y17/S130/Q2;1;X3Y18/S230;X3Y18/S230/S131;1;X3Y19/B2;X3Y19/B2/S231;1;X3Y17/Q2;;1;X3Y17/S220;X3Y17/S220/Q2;1;X3Y17/C5;X3Y17/C5/S220;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[8]": {
          "hide_name": 0,
          "bits": [ 7716 ] ,
          "attributes": {
            "ROUTING": "X3Y17/S200;X3Y17/S200/Q0;1;X3Y19/X03;X3Y19/X03/S202;1;X3Y19/B3;X3Y19/B3/X03;1;X3Y17/Q0;;1;X3Y17/W100;X3Y17/W100/Q0;1;X3Y17/B5;X3Y17/B5/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[9]": {
          "hide_name": 0,
          "bits": [ 7715 ] ,
          "attributes": {
            "ROUTING": "X3Y17/W210;X3Y17/W210/Q1;1;X3Y17/A5;X3Y17/A5/W210;1;X3Y17/Q1;;1;X3Y17/S210;X3Y17/S210/Q1;1;X3Y19/X08;X3Y19/X08/S212;1;X3Y19/B4;X3Y19/B4/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 7713 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F7;;1;X2Y17/SN20;X2Y17/SN20/F7;1;X2Y18/S260;X2Y18/S260/S121;1;X2Y20/D7;X2Y20/D7/S262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 7712 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F5;;1;X3Y17/S830;X3Y17/S830/F5;1;X3Y21/W260;X3Y21/W260/S834;1;X2Y21/N260;X2Y21/N260/W261;1;X2Y20/X05;X2Y20/X05/N261;1;X2Y20/C7;X2Y20/C7/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 7710 ] ,
          "attributes": {
            "ROUTING": "X2Y17/S270;X2Y17/S270/W131;1;X2Y19/S270;X2Y19/S270/S272;1;X2Y20/B7;X2Y20/B7/S271;1;X2Y19/A6;X2Y19/A6/S232;1;X3Y17/W130;X3Y17/W130/Q4;1;X2Y17/S230;X2Y17/S230/W131;1;X2Y19/B1;X2Y19/B1/S232;1;X3Y17/Q4;;1;X3Y17/X07;X3Y17/X07/Q4;1;X3Y17/D4;X3Y17/D4/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 7708 ] ,
          "attributes": {
            "ROUTING": "X2Y20/A7;X2Y20/A7/S212;1;X2Y17/Q5;;1;X2Y17/SN10;X2Y17/SN10/Q5;1;X2Y18/S210;X2Y18/S210/S111;1;X2Y19/B2;X2Y19/B2/S211;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 7704 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F6;;1;X4Y20/W260;X4Y20/W260/F6;1;X2Y20/SEL6;X2Y20/SEL6/W262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7703 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7702 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter[18]": {
          "hide_name": 0,
          "bits": [ 7700 ] ,
          "attributes": {
            "ROUTING": "X5Y19/X02;X5Y19/X02/S211;1;X5Y19/D6;X5Y19/D6/X02;1;X5Y17/Q5;;1;X5Y17/SN10;X5Y17/SN10/Q5;1;X5Y18/S210;X5Y18/S210/S111;1;X5Y19/B1;X5Y19/B1/S211;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[19]": {
          "hide_name": 0,
          "bits": [ 7699 ] ,
          "attributes": {
            "ROUTING": "X5Y17/S130;X5Y17/S130/Q3;1;X5Y18/S230;X5Y18/S230/S131;1;X5Y19/B2;X5Y19/B2/S231;1;X5Y17/Q3;;1;X5Y17/SN20;X5Y17/SN20/Q3;1;X5Y18/S220;X5Y18/S220/S121;1;X5Y19/C6;X5Y19/C6/S221;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[20]": {
          "hide_name": 0,
          "bits": [ 7698 ] ,
          "attributes": {
            "ROUTING": "X5Y19/X04;X5Y19/X04/N251;1;X5Y19/B3;X5Y19/B3/X04;1;X6Y20/Q5;;1;X6Y20/EW10;X6Y20/EW10/Q5;1;X5Y20/N250;X5Y20/N250/W111;1;X5Y19/B6;X5Y19/B6/N251;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[21]": {
          "hide_name": 0,
          "bits": [ 7697 ] ,
          "attributes": {
            "ROUTING": "X5Y19/B4;X5Y19/B4/X03;1;X6Y20/Q4;;1;X6Y20/EW20;X6Y20/EW20/Q4;1;X5Y20/N260;X5Y20/N260/W121;1;X5Y19/X03;X5Y19/X03/N261;1;X5Y19/A6;X5Y19/A6/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[14]": {
          "hide_name": 0,
          "bits": [ 7695 ] ,
          "attributes": {
            "ROUTING": "X4Y16/S100;X4Y16/S100/Q5;1;X4Y17/S240;X4Y17/S240/S101;1;X4Y19/S250;X4Y19/S250/S242;1;X4Y19/B3;X4Y19/B3/S250;1;X4Y16/Q5;;1;X4Y16/SN20;X4Y16/SN20/Q5;1;X4Y17/D2;X4Y17/D2/S121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[15]": {
          "hide_name": 0,
          "bits": [ 7694 ] ,
          "attributes": {
            "ROUTING": "X4Y17/E100;X4Y17/E100/Q0;1;X4Y17/W220;X4Y17/W220/E100;1;X4Y17/C2;X4Y17/C2/W220;1;X4Y18/S250;X4Y18/S250/S111;1;X4Y19/B4;X4Y19/B4/S251;1;X4Y17/Q0;;1;X4Y17/SN10;X4Y17/SN10/Q0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[16]": {
          "hide_name": 0,
          "bits": [ 7693 ] ,
          "attributes": {
            "ROUTING": "X4Y16/SN10;X4Y16/SN10/Q0;1;X4Y17/B2;X4Y17/B2/S111;1;X4Y16/Q0;;1;X4Y16/S200;X4Y16/S200/Q0;1;X4Y18/S200;X4Y18/S200/S202;1;X4Y19/X01;X4Y19/X01/S201;1;X4Y19/B5;X4Y19/B5/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[17]": {
          "hide_name": 0,
          "bits": [ 7692 ] ,
          "attributes": {
            "ROUTING": "X5Y17/S100;X5Y17/S100/Q1;1;X5Y18/S240;X5Y18/S240/S101;1;X5Y19/X05;X5Y19/X05/S241;1;X5Y19/B0;X5Y19/B0/X05;1;X5Y17/Q1;;1;X5Y17/W210;X5Y17/W210/Q1;1;X4Y17/N210;X4Y17/N210/W211;1;X4Y17/A2;X4Y17/A2/N210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[22]": {
          "hide_name": 0,
          "bits": [ 7690 ] ,
          "attributes": {
            "ROUTING": "X6Y19/W220;X6Y19/W220/Q2;1;X5Y19/X01;X5Y19/X01/W221;1;X5Y19/B5;X5Y19/B5/X01;1;X6Y19/Q2;;1;X6Y19/S220;X6Y19/S220/Q2;1;X6Y19/C4;X6Y19/C4/S220;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[23]": {
          "hide_name": 0,
          "bits": [ 7689 ] ,
          "attributes": {
            "ROUTING": "X6Y19/W250;X6Y19/W250/Q5;1;X6Y19/B0;X6Y19/B0/W250;1;X6Y19/Q5;;1;X6Y19/W100;X6Y19/W100/Q5;1;X6Y19/B4;X6Y19/B4/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "txCounter[24]": {
          "hide_name": 0,
          "bits": [ 7688 ] ,
          "attributes": {
            "ROUTING": "X6Y19/E100;X6Y19/E100/Q3;1;X6Y19/A4;X6Y19/A4/E100;1;X6Y19/Q3;;1;X6Y19/N130;X6Y19/N130/Q3;1;X6Y19/S240;X6Y19/S240/N130;1;X6Y19/B1;X6Y19/B1/S240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:135.12-135.21"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 7686 ] ,
          "attributes": {
            "ROUTING": "X2Y20/OF6;;1;X2Y20/W130;X2Y20/W130/OF6;1;X2Y20/N270;X2Y20/N270/W130;1;X2Y19/E270;X2Y19/E270/N271;1;X4Y19/E220;X4Y19/E220/E272;1;X5Y19/D7;X5Y19/D7/E221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 7685 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F6;;1;X5Y19/C7;X5Y19/C7/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7684 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F2;;1;X4Y17/E130;X4Y17/E130/F2;1;X5Y17/S230;X5Y17/S230/E131;1;X5Y19/X08;X5Y19/X08/S232;1;X5Y19/B7;X5Y19/B7/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7683 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F4;;1;X6Y19/EW10;X6Y19/EW10/F4;1;X5Y19/S210;X5Y19/S210/W111;1;X5Y19/A7;X5Y19/A7/S210;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 7681 ] ,
          "attributes": {
            "ROUTING": "X3Y19/S240;X3Y19/S240/E241;1;X3Y21/S250;X3Y21/S250/S242;1;X3Y22/X06;X3Y22/X06/S251;1;X3Y22/C7;X3Y22/C7/X06;1;X5Y19/F7;;1;X5Y19/W820;X5Y19/W820/F7;1;X2Y19/E240;X2Y19/E240/E828;1;X3Y19/X07;X3Y19/X07/E241;1;X3Y19/SEL6;X3Y19/SEL6/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_1_D[5]": {
          "hide_name": 0,
          "bits": [ 7680 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F7;;1;X3Y22/W100;X3Y22/W100/F7;1;X3Y22/W230;X3Y22/W230/W100;1;X2Y22/X02;X2Y22/X02/W231;1;X2Y22/SEL1;X2Y22/SEL1/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 7677 ] ,
          "attributes": {
            "ROUTING": "X6Y19/D5;X6Y19/D5/F0;1;X6Y19/W200;X6Y19/W200/F0;1;X4Y19/D6;X4Y19/D6/W202;1;X6Y19/F0;;1;X6Y19/W130;X6Y19/W130/F0;1;X6Y19/B7;X6Y19/B7/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7676 ] ,
          "attributes": {
            "ROUTING": "X5Y19/E250;X5Y19/E250/F5;1;X6Y19/A7;X6Y19/A7/E251;1;X5Y19/W100;X5Y19/W100/F5;1;X4Y19/C6;X4Y19/C6/W101;1;X5Y19/F5;;1;X5Y19/E100;X5Y19/E100/F5;1;X6Y19/D2;X6Y19/D2/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7674 ] ,
          "attributes": {
            "ROUTING": "X4Y19/W250;X4Y19/W250/S252;1;X3Y19/S250;X3Y19/S250/W251;1;X3Y20/B7;X3Y20/B7/S251;1;X4Y19/B6;X4Y19/B6/S252;1;X4Y17/F5;;1;X4Y17/S250;X4Y17/S250/F5;1;X4Y19/S200;X4Y19/S200/S252;1;X4Y21/W200;X4Y21/W200/S202;1;X3Y21/X05;X3Y21/X05/W201;1;X3Y21/B7;X3Y21/B7/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 7671 ] ,
          "attributes": {
            "ROUTING": "X3Y20/X08;X3Y20/X08/S231;1;X3Y20/SEL6;X3Y20/SEL6/X08;1;X3Y17/S230;X3Y17/S230/F3;1;X3Y19/S230;X3Y19/S230/S232;1;X3Y21/X06;X3Y21/X06/S232;1;X3Y21/SEL6;X3Y21/SEL6/X06;1;X3Y17/F3;;1;X3Y17/S100;X3Y17/S100/F3;1;X3Y18/S240;X3Y18/S240/S101;1;X3Y19/E240;X3Y19/E240/S241;1;X4Y19/X03;X4Y19/X03/E241;1;X4Y19/A6;X4Y19/A6/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 7668 ] ,
          "attributes": {
            "ROUTING": "X6Y19/X06;X6Y19/X06/F1;1;X6Y19/C7;X6Y19/C7/X06;1;X6Y19/S130;X6Y19/S130/F1;1;X6Y19/D6;X6Y19/D6/S130;1;X6Y19/F1;;1;X6Y19/EW20;X6Y19/EW20/F1;1;X5Y19/W260;X5Y19/W260/W121;1;X4Y19/SEL6;X4Y19/SEL6/W261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1_F[4]": {
          "hide_name": 0,
          "bits": [ 7664 ] ,
          "attributes": {
            "ROUTING": "X1Y17/SEL5;X1Y17/SEL5/N262;1;X1Y19/SEL5;X1Y19/SEL5/X02;1;X1Y21/S250;X1Y21/S250/S252;1;X1Y22/E250;X1Y22/E250/S251;1;X2Y22/X08;X2Y22/X08/E251;1;X2Y22/SEL2;X2Y22/SEL2/X08;1;X4Y19/W130;X4Y19/W130/OF6;1;X3Y19/W230;X3Y19/W230/W131;1;X1Y19/X02;X1Y19/X02/W232;1;X1Y19/SEL1;X1Y19/SEL1/X02;1;X1Y19/S250;X1Y19/S250/E834;1;X1Y20/X06;X1Y20/X06/S251;1;X1Y20/SEL6;X1Y20/SEL6/X06;1;X1Y22/E260;X1Y22/E260/S261;1;X2Y22/SEL0;X2Y22/SEL0/E261;1;X1Y19/S260;X1Y19/S260/E834;1;X1Y21/S260;X1Y21/S260/S262;1;X1Y22/SEL1;X1Y22/SEL1/S261;1;X4Y19/OF6;;1;X4Y19/W260;X4Y19/W260/OF6;1;X2Y19/W830;X2Y19/W830/W262;1;X1Y19/N260;X1Y19/N260/E834;1;X1Y17/SEL1;X1Y17/SEL1/N262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7662 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7661 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7659 ] ,
          "attributes": {
            "ROUTING": "X1Y24/S240;X1Y24/S240/F4;1;X1Y24/B0;X1Y24/B0/S240;1;X1Y22/N250;X1Y22/N250/N242;1;X1Y21/X04;X1Y21/X04/N251;1;X1Y21/D6;X1Y21/D6/X04;1;X1Y24/F4;;1;X1Y24/N240;X1Y24/N240/F4;1;X1Y22/D6;X1Y22/D6/N242;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1_F[2]": {
          "hide_name": 0,
          "bits": [ 7658 ] ,
          "attributes": {
            "ROUTING": "X1Y20/C6;X1Y20/C6/X05;1;X1Y24/D6;X1Y24/D6/X02;1;X1Y22/S130;X1Y22/S130/F6;1;X1Y23/S230;X1Y23/S230/S131;1;X1Y24/X02;X1Y24/X02/S231;1;X1Y24/C2;X1Y24/C2/X02;1;X1Y22/F6;;1;X1Y22/N260;X1Y22/N260/F6;1;X1Y20/X05;X1Y20/X05/N262;1;X1Y20/C7;X1Y20/C7/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 7656 ] ,
          "attributes": {
            "ROUTING": "X6Y20/D4;X6Y20/D4/X07;1;X5Y20/E240;X5Y20/E240/S241;1;X6Y20/X07;X6Y20/X07/E241;1;X6Y20/D7;X6Y20/D7/X07;1;X5Y19/F4;;1;X5Y19/S240;X5Y19/S240/F4;1;X5Y20/D7;X5Y20/D7/S241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7655 ] ,
          "attributes": {
            "ROUTING": "X5Y20/E230;X5Y20/E230/S131;1;X6Y20/S230;X6Y20/S230/E231;1;X6Y20/C7;X6Y20/C7/S230;1;X5Y19/EW20;X5Y19/EW20/F3;1;X6Y19/S260;X6Y19/S260/E121;1;X6Y20/D5;X6Y20/D5/S261;1;X5Y19/F3;;1;X5Y19/S130;X5Y19/S130/F3;1;X5Y20/C7;X5Y20/C7/S131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7654 ] ,
          "attributes": {
            "ROUTING": "X5Y19/EW10;X5Y19/EW10/F2;1;X6Y19/S250;X6Y19/S250/E111;1;X6Y20/B7;X6Y20/B7/S251;1;X5Y18/N220;X5Y18/N220/N121;1;X5Y17/D0;X5Y17/D0/N221;1;X5Y19/F2;;1;X5Y19/SN20;X5Y19/SN20/F2;1;X5Y20/B7;X5Y20/B7/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_15_D_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7653 ] ,
          "attributes": {
            "ROUTING": "X5Y19/S100;X5Y19/S100/F1;1;X5Y20/A7;X5Y20/A7/S101;1;X5Y19/E130;X5Y19/E130/F1;1;X6Y19/S230;X6Y19/S230/E131;1;X6Y20/A7;X6Y20/A7/S231;1;X5Y19/F1;;1;X5Y19/N100;X5Y19/N100/F1;1;X5Y18/N240;X5Y18/N240/N101;1;X5Y17/D7;X5Y17/D7/N241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1_F[3]": {
          "hide_name": 0,
          "bits": [ 7649 ] ,
          "attributes": {
            "ROUTING": "X1Y19/SEL6;X1Y19/SEL6/W262;1;X1Y17/SEL0;X1Y17/SEL0/E261;1;X0Y17/E260;X0Y17/E260/E262;1;X1Y17/SEL6;X1Y17/SEL6/E261;1;X0Y18/N260;X0Y18/N260/W262;1;X0Y17/W260;X0Y17/W260/N261;1;X1Y17/SEL4;X1Y17/SEL4/E262;1;X2Y22/D3;X2Y22/D3/S270;1;X2Y19/W260;X2Y19/W260/N261;1;X1Y19/SEL0;X1Y19/SEL0/W261;1;X2Y22/S270;X2Y22/S270/S262;1;X1Y19/SEL2;X1Y19/SEL2/W261;1;X1Y22/SEL0;X1Y22/SEL0/X05;1;X2Y20/N260;X2Y20/N260/E838;1;X1Y20/S260;X1Y20/S260/W834;1;X1Y22/X05;X1Y22/X05/S262;1;X1Y22/SEL2;X1Y22/SEL2/X05;1;X5Y20/W830;X5Y20/W830/W131;1;X2Y20/W250;X2Y20/W250/E838;1;X1Y20/X04;X1Y20/X04/W251;1;X1Y20/D7;X1Y20/D7/X04;1;X1Y17/W260;X1Y17/W260/N261;1;X5Y19/W230;X5Y19/W230/N231;1;X3Y19/W260;X3Y19/W260/W232;1;X1Y19/SEL4;X1Y19/SEL4/W262;1;X1Y17/SEL2;X1Y17/SEL2/E262;1;X6Y20/F7;;1;X6Y20/W130;X6Y20/W130/F7;1;X5Y20/N230;X5Y20/N230/W131;1;X5Y18/W230;X5Y18/W230/N232;1;X3Y18/W260;X3Y18/W260/W232;1;X1Y18/N260;X1Y18/N260/W262;1;X2Y20/S260;X2Y20/S260/E838;1;X2Y18/W260;X2Y18/W260/N262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1_F[0]": {
          "hide_name": 0,
          "bits": [ 7646 ] ,
          "attributes": {
            "ROUTING": "X1Y23/S130;X1Y23/S130/F6;1;X1Y24/A2;X1Y24/A2/S131;1;X1Y23/SN20;X1Y23/SN20/F6;1;X1Y24/B6;X1Y24/B6/S121;1;X2Y22/B2;X2Y22/B2/E211;1;X1Y20/A6;X1Y20/A6/N212;1;X1Y22/N210;X1Y22/N210/N111;1;X1Y20/A7;X1Y20/A7/N212;1;X1Y24/E210;X1Y24/E210/S111;1;X1Y24/A0;X1Y24/A0/E210;1;X1Y23/F6;;1;X1Y23/SN10;X1Y23/SN10/F6;1;X1Y22/E210;X1Y22/E210/N111;1;X2Y22/B3;X2Y22/B3/E211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_1_F[1]": {
          "hide_name": 0,
          "bits": [ 7643 ] ,
          "attributes": {
            "ROUTING": "X1Y20/B6;X1Y20/B6/N251;1;X2Y22/C3;X2Y22/C3/E121;1;X1Y24/X04;X1Y24/X04/S251;1;X1Y24/B2;X1Y24/B2/X04;1;X1Y21/N250;X1Y21/N250/N111;1;X1Y20/B7;X1Y20/B7/N251;1;X1Y22/EW20;X1Y22/EW20/F5;1;X2Y22/C2;X2Y22/C2/E121;1;X1Y22/F5;;1;X1Y22/SN10;X1Y22/SN10/F5;1;X1Y23/S250;X1Y23/S250/S111;1;X1Y24/X06;X1Y24/X06/S251;1;X1Y24/C6;X1Y24/C6/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 7636 ] ,
          "attributes": {
            "ROUTING": "X1Y19/X03;X1Y19/X03/N262;1;X1Y19/A6;X1Y19/A6/X03;1;X2Y20/E250;X2Y20/E250/N834;1;X4Y20/N250;X4Y20/N250/E252;1;X4Y19/E250;X4Y19/E250/N251;1;X6Y19/A2;X6Y19/A2/E252;1;X1Y24/EW10;X1Y24/EW10/Q0;1;X2Y24/A4;X2Y24/A4/E111;1;X1Y17/X05;X1Y17/X05/N222;1;X1Y17/A4;X1Y17/A4/X05;1;X3Y22/X01;X3Y22/X01/E222;1;X3Y22/A7;X3Y22/A7/X01;1;X1Y19/A5;X1Y19/A5/X05;1;X1Y17/A5;X1Y17/A5/W210;1;X5Y17/S210;X5Y17/S210/E212;1;X5Y17/A7;X5Y17/A7/S210;1;X2Y24/N830;X2Y24/N830/E131;1;X2Y16/S250;X2Y16/S250/N838;1;X2Y18/S250;X2Y18/S250/S252;1;X2Y19/E250;X2Y19/E250/S251;1;X3Y19/A6;X3Y19/A6/E251;1;X1Y19/A3;X1Y19/A3/X07;1;X3Y21/E830;X3Y21/E830/E262;1;X7Y21/N250;X7Y21/N250/E834;1;X7Y20/W250;X7Y20/W250/N251;1;X6Y20/A4;X6Y20/A4/W251;1;X4Y17/A3;X4Y17/A3/N272;1;X1Y24/E130;X1Y24/E130/Q0;1;X1Y24/A6;X1Y24/A6/E130;1;X4Y19/N260;X4Y19/N260/N262;1;X4Y17/X03;X4Y17/X03/N262;1;X4Y17/A6;X4Y17/A6/X03;1;X4Y20/E220;X4Y20/E220/E818;1;X6Y20/X05;X6Y20/X05/E222;1;X6Y20/A5;X6Y20/A5/X05;1;X5Y17/X06;X5Y17/X06/N272;1;X5Y17/A4;X5Y17/A4/X06;1;X1Y17/A0;X1Y17/A0/N272;1;X1Y22/E220;X1Y22/E220/N221;1;X3Y22/E230;X3Y22/E230/E222;1;X5Y22/B7;X5Y22/B7/E232;1;X1Y17/A3;X1Y17/A3/N272;1;X1Y17/A1;X1Y17/A1/N272;1;X5Y17/A0;X5Y17/A0/X02;1;X4Y17/A1;X4Y17/A1/N272;1;X2Y17/X05;X2Y17/X05/E221;1;X2Y17/A4;X2Y17/A4/X05;1;X1Y23/A6;X1Y23/A6/N121;1;X1Y21/X03;X1Y21/X03/N222;1;X1Y21/A6;X1Y21/A6/X03;1;X4Y17/N270;X4Y17/N270/N272;1;X4Y16/A1;X4Y16/A1/N271;1;X3Y17/A4;X3Y17/A4/E272;1;X4Y19/E260;X4Y19/E260/N262;1;X6Y19/X03;X6Y19/X03/E262;1;X6Y19/A6;X6Y19/A6/X03;1;X3Y19/E230;X3Y19/E230/E222;1;X5Y19/E260;X5Y19/E260/E232;1;X6Y19/X07;X6Y19/X07/E261;1;X6Y19/A5;X6Y19/A5/X07;1;X1Y22/A6;X1Y22/A6/X03;1;X2Y17/N270;X2Y17/N270/E271;1;X2Y16/E270;X2Y16/E270/N271;1;X4Y16/A5;X4Y16/A5/E272;1;X1Y19/A0;X1Y19/A0/X01;1;X5Y19/N270;X5Y19/N270/N262;1;X1Y22/A2;X1Y22/A2/X07;1;X1Y22/X07;X1Y22/X07/N221;1;X1Y22/A5;X1Y22/A5/X07;1;X1Y21/N260;X1Y21/N260/N262;1;X1Y19/X05;X1Y19/X05/N262;1;X1Y19/A4;X1Y19/A4/X05;1;X1Y17/X03;X1Y17/X03/N222;1;X1Y17/A6;X1Y17/A6/X03;1;X4Y21/N260;X4Y21/N260/E261;1;X4Y19/N270;X4Y19/N270/N262;1;X1Y20/E220;X1Y20/E220/N221;1;X3Y20/W810;X3Y20/W810/E222;1;X2Y17/X06;X2Y17/X06/E211;1;X2Y17/A6;X2Y17/A6/X06;1;X3Y21/E260;X3Y21/E260/E262;1;X5Y21/N260;X5Y21/N260/E262;1;X5Y20/X03;X5Y20/X03/N261;1;X5Y20/A6;X5Y20/A6/X03;1;X1Y17/N210;X1Y17/N210/E211;1;X1Y17/A2;X1Y17/A2/N210;1;X1Y19/E220;X1Y19/E220/N222;1;X3Y19/X01;X3Y19/X01/E222;1;X3Y19/A7;X3Y19/A7/X01;1;X1Y23/N260;X1Y23/N260/N121;1;X1Y22/X03;X1Y22/X03/N261;1;X1Y22/A0;X1Y22/A0/X03;1;X1Y22/A3;X1Y22/A3/X07;1;X1Y22/A1;X1Y22/A1/X03;1;X1Y19/N270;X1Y19/N270/N262;1;X1Y17/E270;X1Y17/E270/N272;1;X4Y17/N230;X4Y17/N230/E231;1;X4Y16/A4;X4Y16/A4/N231;1;X1Y19/A1;X1Y19/A1/X01;1;X1Y21/E260;X1Y21/E260/N262;1;X5Y17/X02;X5Y17/X02/E232;1;X1Y19/X07;X1Y19/X07/N222;1;X1Y19/A2;X1Y19/A2/X07;1;X3Y17/E230;X3Y17/E230/E222;1;X4Y17/X02;X4Y17/X02/E231;1;X4Y17/A0;X4Y17/A0/X02;1;X1Y17/W210;X1Y17/W210/N814;1;X0Y17/E210;X0Y17/E210/E212;1;X1Y17/S210;X1Y17/S210/E211;1;X1Y17/A7;X1Y17/A7/S210;1;X1Y19/N220;X1Y19/N220/N222;1;X1Y17/E220;X1Y17/E220/N222;1;X3Y17/X01;X3Y17/X01/E222;1;X3Y17/A7;X3Y17/A7/X01;1;X1Y21/N220;X1Y21/N220/N222;1;X1Y19/X01;X1Y19/X01/N222;1;X1Y19/A7;X1Y19/A7/X01;1;X1Y24/Q0;;1;X1Y24/SN20;X1Y24/SN20/Q0;1;X1Y23/N220;X1Y23/N220/N121;1;X1Y21/N810;X1Y21/N810/N222;1;X1Y17/E210;X1Y17/E210/N814;1;X3Y17/E210;X3Y17/E210/E212;1;X3Y17/A1;X3Y17/A1/E210;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 7634 ] ,
          "attributes": {
            "ROUTING": "X3Y19/F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O[2]": {
          "hide_name": 0,
          "bits": [ 7627 ] ,
          "attributes": {
            "ROUTING": "X6Y21/N240;X6Y21/N240/E828;1;X6Y19/X05;X6Y19/X05/N242;1;X6Y19/C6;X6Y19/C6/X05;1;X1Y19/C0;X1Y19/C0/W230;1;X5Y18/N230;X5Y18/N230/E231;1;X5Y17/W230;X5Y17/W230/N231;1;X5Y17/C0;X5Y17/C0/W230;1;X2Y22/N270;X2Y22/N270/E824;1;X2Y20/N220;X2Y20/N220/N272;1;X2Y18/N230;X2Y18/N230/N222;1;X2Y17/E230;X2Y17/E230/N231;1;X3Y17/X06;X3Y17/X06/E231;1;X3Y17/C4;X3Y17/C4/X06;1;X6Y19/X02;X6Y19/X02/E232;1;X6Y19/C2;X6Y19/C2/X02;1;X1Y23/W820;X1Y23/W820/S121;1;X2Y23/S270;X2Y23/S270/E824;1;X2Y24/X06;X2Y24/X06/S271;1;X2Y24/C4;X2Y24/C4/X06;1;X6Y16/W200;X6Y16/W200/N202;1;X4Y16/X01;X4Y16/X01/W202;1;X4Y16/C1;X4Y16/C1/X01;1;X6Y20/E230;X6Y20/E230/S232;1;X6Y20/C4;X6Y20/C4/E230;1;X1Y17/X08;X1Y17/X08/N232;1;X1Y17/C7;X1Y17/C7/X08;1;X1Y19/C7;X1Y19/C7/X06;1;X1Y17/C1;X1Y17/C1/X01;1;X3Y19/W800;X3Y19/W800/E232;1;X4Y19/E230;X4Y19/E230/E808;1;X6Y19/E230;X6Y19/E230/E232;1;X6Y19/C5;X6Y19/C5/E230;1;X1Y17/N260;X1Y17/N260/N232;1;X1Y16/C0;X1Y16/C0/N261;1;X3Y20/E240;X3Y20/E240/E242;1;X5Y20/C6;X5Y20/C6/E242;1;X1Y17/C2;X1Y17/C2/X01;1;X1Y22/C3;X1Y22/C3/E130;1;X1Y19/N230;X1Y19/N230/N232;1;X1Y17/E230;X1Y17/E230/N232;1;X1Y17/C4;X1Y17/C4/E230;1;X3Y17/W250;X3Y17/W250/N251;1;X2Y17/X08;X2Y17/X08/W251;1;X2Y17/C6;X2Y17/C6/X08;1;X3Y18/S250;X3Y18/S250/E251;1;X3Y19/X06;X3Y19/X06/S251;1;X3Y19/C6;X3Y19/C6/X06;1;X4Y17/X04;X4Y17/X04/E251;1;X4Y17/C3;X4Y17/C3/X04;1;X1Y22/C0;X1Y22/C0/E100;1;X4Y18/N230;X4Y18/N230/E232;1;X4Y16/X06;X4Y16/X06/N232;1;X4Y16/C4;X4Y16/C4/X06;1;X1Y19/C2;X1Y19/C2/N230;1;X4Y18/E230;X4Y18/E230/E232;1;X1Y17/C3;X1Y17/C3/N230;1;X2Y22/N830;X2Y22/N830/E131;1;X2Y14/S100;X2Y14/S100/N838;1;X2Y15/S240;X2Y15/S240/S101;1;X2Y17/E240;X2Y17/E240/S242;1;X3Y17/C7;X3Y17/C7/E241;1;X1Y22/E130;X1Y22/E130/Q4;1;X1Y22/C2;X1Y22/C2/E130;1;X2Y14/S200;X2Y14/S200/N808;1;X2Y16/S200;X2Y16/S200/S202;1;X2Y17/C4;X2Y17/C4/S201;1;X2Y22/N800;X2Y22/N800/E101;1;X2Y18/E230;X2Y18/E230/N804;1;X3Y18/N230;X3Y18/N230/E231;1;X3Y17/W230;X3Y17/W230/N231;1;X3Y17/C1;X3Y17/C1/W230;1;X1Y21/W820;X1Y21/W820/N121;1;X6Y21/W270;X6Y21/W270/E828;1;X4Y21/N270;X4Y21/N270/W272;1;X4Y19/N220;X4Y19/N220/N272;1;X4Y17/N220;X4Y17/N220/N222;1;X4Y16/C5;X4Y16/C5/N221;1;X1Y22/SN20;X1Y22/SN20/Q4;1;X1Y23/E220;X1Y23/E220/S121;1;X1Y23/C6;X1Y23/C6/E220;1;X6Y18/N200;X6Y18/N200/N252;1;X6Y17/W200;X6Y17/W200/N201;1;X4Y17/X01;X4Y17/X01/W202;1;X4Y17/C0;X4Y17/C0/X01;1;X1Y21/N230;X1Y21/N230/N131;1;X1Y19/E230;X1Y19/E230/N232;1;X1Y19/C5;X1Y19/C5/E230;1;X5Y17/C7;X5Y17/C7/W261;1;X6Y22/N240;X6Y22/N240/E828;1;X6Y20/N250;X6Y20/N250/N242;1;X1Y17/N230;X1Y17/N230/N232;1;X1Y17/C5;X1Y17/C5/N201;1;X1Y21/W830;X1Y21/W830/N131;1;X6Y21/N260;X6Y21/N260/E838;1;X6Y19/N260;X6Y19/N260/N262;1;X6Y17/W260;X6Y17/W260/N262;1;X4Y17/C6;X4Y17/C6/W262;1;X1Y22/N130;X1Y22/N130/Q4;1;X1Y22/C6;X1Y22/C6/N130;1;X1Y22/E100;X1Y22/E100/Q4;1;X1Y22/C1;X1Y22/C1/E100;1;X1Y17/X01;X1Y17/X01/N201;1;X1Y17/C0;X1Y17/C0/X01;1;X4Y22/N240;X4Y22/N240/W242;1;X4Y20/N240;X4Y20/N240/N242;1;X4Y18/N240;X4Y18/N240/N242;1;X4Y17/C1;X4Y17/C1/N241;1;X1Y19/X06;X1Y19/X06/N251;1;X1Y19/C4;X1Y19/C4/X06;1;X1Y19/C1;X1Y19/C1/W230;1;X1Y19/C3;X1Y19/C3/N230;1;X1Y19/C6;X1Y19/C6/X06;1;X6Y18/S230;X6Y18/S230/E232;1;X2Y18/E250;X2Y18/E250/N834;1;X1Y19/W230;X1Y19/W230/N232;1;X1Y20/E240;X1Y20/E240/N242;1;X3Y20/E250;X3Y20/E250/E242;1;X5Y20/E250;X5Y20/E250/E252;1;X6Y20/X08;X6Y20/X08/E251;1;X6Y20/C5;X6Y20/C5/X08;1;X1Y18/N200;X1Y18/N200/N252;1;X1Y17/C6;X1Y17/C6/N201;1;X1Y20/N250;X1Y20/N250/N242;1;X1Y18/E250;X1Y18/E250/N252;1;X3Y18/N250;X3Y18/N250/E252;1;X3Y17/E250;X3Y17/E250/N251;1;X5Y17/X08;X5Y17/X08/E252;1;X5Y17/C4;X5Y17/C4/X08;1;X1Y22/N240;X1Y22/N240/Q4;1;X1Y21/X05;X1Y21/X05/N241;1;X1Y21/C6;X1Y21/C6/X05;1;X1Y22/Q4;;1;X1Y22/W820;X1Y22/W820/Q4;1;X6Y22/W240;X6Y22/W240/E828;1;X5Y22/C7;X5Y22/C7/W241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 7619 ] ,
          "attributes": {
            "ROUTING": "X1Y19/B2;X1Y19/B2/N231;1;X2Y20/E820;X2Y20/E820/N824;1;X6Y20/N270;X6Y20/N270/E824;1;X6Y19/B6;X6Y19/B6/N271;1;X2Y17/E200;X2Y17/E200/S101;1;X4Y17/E210;X4Y17/E210/E202;1;X5Y17/B0;X5Y17/B0/E211;1;X1Y19/B4;X1Y19/B4/X08;1;X3Y20/N830;X3Y20/N830/N262;1;X3Y16/W830;X3Y16/W830/N834;1;X4Y16/W100;X4Y16/W100/E838;1;X4Y16/S230;X4Y16/S230/W100;1;X4Y17/B3;X4Y17/B3/S231;1;X1Y19/B6;X1Y19/B6/X08;1;X1Y19/X08;X1Y19/X08/N231;1;X1Y19/B5;X1Y19/B5/X08;1;X6Y19/B2;X6Y19/B2/X01;1;X0Y20/N240;X0Y20/N240/W242;1;X0Y19/W240;X0Y19/W240/N241;1;X1Y19/S240;X1Y19/S240/E242;1;X1Y19/B0;X1Y19/B0/S240;1;X2Y16/S100;X2Y16/S100/N828;1;X2Y17/W240;X2Y17/W240/S101;1;X1Y17/S240;X1Y17/S240/W241;1;X1Y17/B1;X1Y17/B1/S240;1;X2Y24/N820;X2Y24/N820/Q4;1;X2Y16/S270;X2Y16/S270/N828;1;X2Y17/B6;X2Y17/B6/S271;1;X4Y17/B1;X4Y17/B1/X05;1;X1Y24/N270;X1Y24/N270/W131;1;X1Y22/B6;X1Y22/B6/N272;1;X4Y18/E260;X4Y18/E260/N262;1;X5Y18/N260;X5Y18/N260/E261;1;X5Y17/X03;X5Y17/X03/N261;1;X5Y17/B4;X5Y17/B4/X03;1;X1Y19/X04;X1Y19/X04/N271;1;X1Y19/B3;X1Y19/B3/X04;1;X3Y17/E220;X3Y17/E220/N221;1;X4Y17/X05;X4Y17/X05/E221;1;X4Y17/B0;X4Y17/B0/X05;1;X4Y16/X05;X4Y16/X05/E221;1;X4Y16/B1;X4Y16/B1/X05;1;X6Y19/X01;X6Y19/X01/E221;1;X6Y19/B5;X6Y19/B5/X01;1;X2Y24/A5;X2Y24/A5/X07;1;X1Y17/B2;X1Y17/B2/X04;1;X1Y20/N230;X1Y20/N230/N232;1;X1Y19/B1;X1Y19/B1/N231;1;X1Y22/B3;X1Y22/B3/X01;1;X1Y17/B0;X1Y17/B0/X04;1;X1Y22/B0;X1Y22/B0/N232;1;X1Y14/S200;X1Y14/S200/N808;1;X1Y16/S200;X1Y16/S200/S202;1;X1Y17/X07;X1Y17/X07/S201;1;X1Y17/B6;X1Y17/B6/X07;1;X1Y21/B6;X1Y21/B6/N271;1;X6Y20/B5;X6Y20/B5/X03;1;X2Y24/W130;X2Y24/W130/Q4;1;X1Y24/N230;X1Y24/N230/W131;1;X1Y22/B1;X1Y22/B1/N232;1;X3Y17/E270;X3Y17/E270/N271;1;X4Y17/X08;X4Y17/X08/E271;1;X4Y17/B6;X4Y17/B6/X08;1;X3Y16/E220;X3Y16/E220/N222;1;X1Y17/B4;X1Y17/B4/N271;1;X2Y20/W240;X2Y20/W240/N824;1;X1Y16/X04;X1Y16/X04/N272;1;X1Y16/B0;X1Y16/B0/X04;1;X4Y20/N260;X4Y20/N260/E261;1;X3Y19/B6;X3Y19/B6/N271;1;X3Y18/N220;X3Y18/N220/N272;1;X1Y23/B6;X1Y23/B6/N271;1;X2Y17/B4;X2Y17/B4/S271;1;X4Y16/B5;X4Y16/B5/N272;1;X1Y17/B7;X1Y17/B7/N271;1;X3Y17/B7;X3Y17/B7/N271;1;X4Y18/N270;X4Y18/N270/N262;1;X1Y22/N230;X1Y22/N230/N232;1;X2Y24/X07;X2Y24/X07/Q4;1;X5Y16/S270;X5Y16/S270/E272;1;X5Y17/B7;X5Y17/B7/S271;1;X5Y20/X07;X5Y20/X07/E262;1;X5Y20/B6;X5Y20/B6/X07;1;X1Y17/B5;X1Y17/B5/N271;1;X3Y17/X04;X3Y17/X04/N271;1;X3Y17/B1;X3Y17/B1/X04;1;X1Y22/N800;X1Y22/N800/N232;1;X3Y20/E260;X3Y20/E260/N262;1;X5Y20/E260;X5Y20/E260/E262;1;X6Y20/X03;X6Y20/X03/E261;1;X6Y20/B4;X6Y20/B4/X03;1;X1Y22/X01;X1Y22/X01/N262;1;X1Y22/B2;X1Y22/B2/X01;1;X4Y16/X08;X4Y16/X08/E271;1;X4Y16/B4;X4Y16/B4/X08;1;X1Y18/N270;X1Y18/N270/N272;1;X1Y17/X04;X1Y17/X04/N271;1;X1Y17/B3;X1Y17/B3/X04;1;X2Y24/X03;X2Y24/X03/Q4;1;X2Y24/B4;X2Y24/B4/X03;1;X1Y24/N260;X1Y24/N260/W121;1;X1Y22/N270;X1Y22/N270/N262;1;X1Y20/N270;X1Y20/N270/N272;1;X1Y19/B7;X1Y19/B7/N271;1;X3Y16/E270;X3Y16/E270/N272;1;X3Y19/E270;X3Y19/E270/N271;1;X5Y19/E220;X5Y19/E220/E272;1;X2Y24/Q4;;1;X2Y24/EW20;X2Y24/EW20/Q4;1;X3Y24/N260;X3Y24/N260/E121;1;X3Y22/N260;X3Y22/N260/N262;1;X3Y20/N270;X3Y20/N270/N262;1;X3Y18/N270;X3Y18/N270/N272;1;X3Y17/B4;X3Y17/B4/N271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 7617 ] ,
          "attributes": {
            "ROUTING": "X3Y19/S210;X3Y19/S210/E211;1;X3Y21/S240;X3Y21/S240/S212;1;X3Y22/E240;X3Y22/E240/S241;1;X3Y22/B7;X3Y22/B7/E240;1;X3Y19/X02;X3Y19/X02/E211;1;X3Y19/D6;X3Y19/D6/X02;1;X1Y17/S810;X1Y17/S810/S111;1;X1Y25/N220;X1Y25/N220/S818;1;X1Y23/N230;X1Y23/N230/N222;1;X1Y22/X08;X1Y22/X08/N231;1;X1Y22/B5;X1Y22/B5/X08;1;X1Y16/F0;;1;X1Y16/SN10;X1Y16/SN10/F0;1;X1Y17/W810;X1Y17/W810/S111;1;X2Y17/S210;X2Y17/S210/E814;1;X2Y19/E210;X2Y19/E210/S212;1;X3Y19/B7;X3Y19/B7/E211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 7614 ] ,
          "attributes": {
            "ROUTING": "X1Y0/F6;;1;X1Y0/S830;X1Y0/S830/F6;1;X1Y8/S800;X1Y8/S800/S838;1;X1Y16/N100;X1Y16/N100/S808;1;X1Y16/A0;X1Y16/A0/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 7314 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:15.11-15.15"
          }
        },
        "blink_state_LUT2_I1_F_DFFR_RESET_Q[5]": {
          "hide_name": 0,
          "bits": [ 7612 ] ,
          "attributes": {
            "ROUTING": "X7Y21/EW10;X7Y21/EW10/Q2;1;X6Y21/W250;X6Y21/W250/W111;1;X4Y21/W830;X4Y21/W830/W252;1;X0Y21/S260;X0Y21/S260/W834;1;X0Y21/D1;X0Y21/D1/S260;1;X1Y25/S810;X1Y25/S810/W814;1;X1Y24/W220;X1Y24/W220/N818;1;X0Y24/D1;X0Y24/D1/W221;1;X7Y20/W220;X7Y20/W220/N221;1;X5Y20/W230;X5Y20/W230/W222;1;X3Y20/W230;X3Y20/W230/W232;1;X1Y20/W260;X1Y20/W260/W232;1;X0Y20/X03;X0Y20/X03/W261;1;X0Y20/D1;X0Y20/D1/X03;1;X7Y21/S810;X7Y21/S810/Q2;1;X7Y25/W220;X7Y25/W220/S814;1;X5Y25/W810;X5Y25/W810/W222;1;X2Y25/W220;X2Y25/W220/E818;1;X0Y25/D1;X0Y25/D1/W222;1;X0Y15/N250;X0Y15/N250/E834;1;X0Y14/A0;X0Y14/A0/N251;1;X7Y21/Q2;;1;X7Y21/N220;X7Y21/N220/Q2;1;X7Y19/N230;X7Y19/N230/N222;1;X7Y17/N260;X7Y17/N260/N232;1;X7Y15/W260;X7Y15/W260/N262;1;X5Y15/W260;X5Y15/W260/W262;1;X3Y15/W830;X3Y15/W830/W262;1;X0Y15/S260;X0Y15/S260/E834;1;X0Y15/D1;X0Y15/D1/S260;1"
          }
        },
        "blink_state_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 7610 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F7;;1;X7Y21/X08;X7Y21/X08/F7;1;X7Y21/LSR1;X7Y21/LSR1/X08;1"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7607 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7605 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7604 ] ,
          "attributes": {
            "ROUTING": "X4Y21/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7602 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7601 ] ,
          "attributes": {
            "ROUTING": "X4Y21/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7599 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7598 ] ,
          "attributes": {
            "ROUTING": "X4Y21/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7596 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7595 ] ,
          "attributes": {
            "ROUTING": "X4Y21/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7593 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7592 ] ,
          "attributes": {
            "ROUTING": "X4Y21/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7590 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7589 ] ,
          "attributes": {
            "ROUTING": "X5Y21/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7587 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7586 ] ,
          "attributes": {
            "ROUTING": "X5Y21/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7584 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7583 ] ,
          "attributes": {
            "ROUTING": "X5Y21/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7581 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7580 ] ,
          "attributes": {
            "ROUTING": "X5Y21/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7578 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7577 ] ,
          "attributes": {
            "ROUTING": "X5Y21/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7575 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7574 ] ,
          "attributes": {
            "ROUTING": "X5Y21/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7572 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7571 ] ,
          "attributes": {
            "ROUTING": "X6Y21/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7569 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7568 ] ,
          "attributes": {
            "ROUTING": "X6Y21/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7566 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I3_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7565 ] ,
          "attributes": {
            "ROUTING": "X6Y21/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7561 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F3;;1;X6Y21/EW20;X6Y21/EW20/F3;1;X5Y21/W220;X5Y21/W220/W121;1;X4Y21/D6;X4Y21/D6/W221;1",
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7559 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F7;;1;X4Y20/S270;X4Y20/S270/F7;1;X4Y21/X06;X4Y21/X06/S271;1;X4Y21/C6;X4Y21/C6/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7558 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F7;;1;X4Y21/W130;X4Y21/W130/F7;1;X4Y21/B6;X4Y21/B6/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7555 ] ,
          "attributes": {
            "ROUTING": "X4Y21/E130;X4Y21/E130/F6;1;X5Y21/E230;X5Y21/E230/E131;1;X6Y21/B6;X6Y21/B6/E231;1;X4Y21/F6;;1;X4Y21/E260;X4Y21/E260/F6;1;X6Y21/E260;X6Y21/E260/E262;1;X7Y21/X03;X7Y21/X03/E261;1;X7Y21/B3;X7Y21/B3/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 7549 ] ,
          "attributes": {
            "ROUTING": "X6Y21/W200;X6Y21/W200/N202;1;X6Y21/A6;X6Y21/A6/W200;1;X7Y21/X01;X7Y21/X01/E201;1;X7Y21/A7;X7Y21/A7/X01;1;X7Y21/X05;X7Y21/X05/E201;1;X7Y21/A3;X7Y21/A3/X05;1;X6Y23/Q0;;1;X6Y23/N200;X6Y23/N200/Q0;1;X6Y21/E200;X6Y21/E200/N202;1;X7Y21/D2;X7Y21/D2/E201;1;X7Y21/XD2;X7Y21/XD2/D2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:28.11-28.19",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state": {
          "hide_name": 0,
          "bits": [ 7546 ] ,
          "attributes": {
            "ROUTING": "X7Y21/W130;X7Y21/W130/Q4;1;X7Y21/B7;X7Y21/B7/W130;1;X7Y21/Q4;;1;X7Y21/E130;X7Y21/E130/Q4;1;X7Y21/A6;X7Y21/A6/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:27.5-27.16"
          }
        },
        "blink_state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7545 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F6;;1;X7Y21/C4;X7Y21/C4/F6;1;X7Y21/XD4;X7Y21/XD4/C4;1"
          }
        },
        "blink_state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7544 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F3;;1;X7Y21/X06;X7Y21/X06/F3;1;X7Y21/CE2;X7Y21/CE2/X06;1"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7542 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[22]": {
          "hide_name": 0,
          "bits": [ 7539 ] ,
          "attributes": {
            "ROUTING": "X4Y20/S250;X4Y20/S250/Q5;1;X4Y21/B5;X4Y21/B5/S251;1;X4Y20/Q5;;1;X4Y20/W100;X4Y20/W100/Q5;1;X4Y20/B5;X4Y20/B5/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7538 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F5;;1;X4Y20/XD5;X4Y20/XD5/F5;1"
          }
        },
        "blink_counter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7536 ] ,
          "attributes": {
            "ROUTING": "X5Y20/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[23]": {
          "hide_name": 0,
          "bits": [ 7534 ] ,
          "attributes": {
            "ROUTING": "X5Y20/X05;X5Y20/X05/Q0;1;X5Y20/B0;X5Y20/B0/X05;1;X5Y20/Q0;;1;X5Y20/S200;X5Y20/S200/Q0;1;X5Y21/X07;X5Y21/X07/S201;1;X5Y21/B0;X5Y21/B0/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7533 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F0;;1;X5Y20/XD0;X5Y20/XD0/F0;1"
          }
        },
        "blink_counter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7531 ] ,
          "attributes": {
            "ROUTING": "X5Y20/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[24]": {
          "hide_name": 0,
          "bits": [ 7529 ] ,
          "attributes": {
            "ROUTING": "X5Y20/S210;X5Y20/S210/Q1;1;X5Y21/B1;X5Y21/B1/S211;1;X5Y20/Q1;;1;X5Y20/B1;X5Y20/B1/Q1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7528 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F1;;1;X5Y20/XD1;X5Y20/XD1/F1;1"
          }
        },
        "blink_counter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7526 ] ,
          "attributes": {
            "ROUTING": "X5Y20/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[25]": {
          "hide_name": 0,
          "bits": [ 7524 ] ,
          "attributes": {
            "ROUTING": "X5Y20/X01;X5Y20/X01/Q2;1;X5Y20/B2;X5Y20/B2/X01;1;X5Y20/Q2;;1;X5Y20/SN10;X5Y20/SN10/Q2;1;X5Y21/B2;X5Y21/B2/S111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7523 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F2;;1;X5Y20/XD2;X5Y20/XD2/F2;1"
          }
        },
        "blink_counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7521 ] ,
          "attributes": {
            "ROUTING": "X5Y20/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[26]": {
          "hide_name": 0,
          "bits": [ 7519 ] ,
          "attributes": {
            "ROUTING": "X5Y20/B3;X5Y20/B3/Q3;1;X5Y20/Q3;;1;X5Y20/S230;X5Y20/S230/Q3;1;X5Y21/B3;X5Y21/B3/S231;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7518 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F3;;1;X5Y20/XD3;X5Y20/XD3/F3;1"
          }
        },
        "blink_counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7516 ] ,
          "attributes": {
            "ROUTING": "X5Y20/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[27]": {
          "hide_name": 0,
          "bits": [ 7514 ] ,
          "attributes": {
            "ROUTING": "X5Y20/N240;X5Y20/N240/Q4;1;X5Y20/B4;X5Y20/B4/N240;1;X5Y20/Q4;;1;X5Y20/SN20;X5Y20/SN20/Q4;1;X5Y21/B4;X5Y21/B4/S121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7513 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F4;;1;X5Y20/XD4;X5Y20/XD4/F4;1"
          }
        },
        "blink_counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7511 ] ,
          "attributes": {
            "ROUTING": "X5Y20/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 7508 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F7;;1;X6Y21/A5;X6Y21/A5/F7;1;X6Y21/XD5;X6Y21/XD5/A5;1"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7506 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7505 ] ,
          "attributes": {
            "ROUTING": "X4Y21/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7503 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7502 ] ,
          "attributes": {
            "ROUTING": "X3Y21/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7500 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7499 ] ,
          "attributes": {
            "ROUTING": "X3Y21/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7497 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7496 ] ,
          "attributes": {
            "ROUTING": "X3Y21/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7494 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7493 ] ,
          "attributes": {
            "ROUTING": "X3Y21/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7491 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7490 ] ,
          "attributes": {
            "ROUTING": "X3Y21/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7488 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7487 ] ,
          "attributes": {
            "ROUTING": "X3Y21/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7485 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7484 ] ,
          "attributes": {
            "ROUTING": "X2Y21/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7482 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7481 ] ,
          "attributes": {
            "ROUTING": "X2Y21/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7479 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7478 ] ,
          "attributes": {
            "ROUTING": "X2Y21/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7476 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7475 ] ,
          "attributes": {
            "ROUTING": "X2Y21/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7473 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7472 ] ,
          "attributes": {
            "ROUTING": "X2Y21/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7470 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7469 ] ,
          "attributes": {
            "ROUTING": "X2Y21/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7467 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7466 ] ,
          "attributes": {
            "ROUTING": "X1Y21/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7464 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7463 ] ,
          "attributes": {
            "ROUTING": "X1Y21/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7461 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7459 ] ,
          "attributes": {
            "ROUTING": "X1Y21/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7458 ] ,
          "attributes": {
            "ROUTING": "X1Y21/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:123.13-123.37|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 7456 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F2;;1;X1Y21/XD2;X1Y21/XD2/F2;1"
          }
        },
        "blink_counter[28]": {
          "hide_name": 0,
          "bits": [ 7454 ] ,
          "attributes": {
            "ROUTING": "X5Y20/W100;X5Y20/W100/Q5;1;X5Y20/B5;X5Y20/B5/W100;1;X5Y20/Q5;;1;X5Y20/S250;X5Y20/S250/Q5;1;X5Y21/B5;X5Y21/B5/S251;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7453 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F5;;1;X5Y20/XD5;X5Y20/XD5/F5;1"
          }
        },
        "blink_counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7451 ] ,
          "attributes": {
            "ROUTING": "X6Y20/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7449 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter[0]": {
          "hide_name": 0,
          "bits": [ 7448 ] ,
          "attributes": {
            "ROUTING": "X6Y21/W100;X6Y21/W100/Q5;1;X5Y21/W240;X5Y21/W240/W101;1;X3Y21/W250;X3Y21/W250/W242;1;X1Y21/W250;X1Y21/W250/W252;1;X1Y21/B1;X1Y21/B1/W250;1;X6Y21/SN20;X6Y21/SN20/Q5;1;X6Y20/W220;X6Y20/W220/N121;1;X4Y20/W230;X4Y20/W230/W222;1;X2Y20/W230;X2Y20/W230/W232;1;X1Y20/B1;X1Y20/B1/W231;1;X6Y21/Q5;;1;X6Y21/E130;X6Y21/E130/Q5;1;X6Y21/A7;X6Y21/A7/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7446 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "blink_counter[1]": {
          "hide_name": 0,
          "bits": [ 7445 ] ,
          "attributes": {
            "ROUTING": "X1Y21/N130;X1Y21/N130/Q2;1;X1Y20/B2;X1Y20/B2/N131;1;X1Y21/Q2;;1;X1Y21/X01;X1Y21/X01/Q2;1;X1Y21/B2;X1Y21/B2/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7444 ] ,
          "attributes": {
            "ROUTING": "X1Y20/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_29_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7442 ] ,
          "attributes": {
            "ROUTING": "X1Y20/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[2]": {
          "hide_name": 0,
          "bits": [ 7440 ] ,
          "attributes": {
            "ROUTING": "X1Y20/B3;X1Y20/B3/Q3;1;X1Y20/Q3;;1;X1Y20/SN10;X1Y20/SN10/Q3;1;X1Y21/B3;X1Y21/B3/S111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 7439 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F3;;1;X1Y20/XD3;X1Y20/XD3/F3;1"
          }
        },
        "blink_counter_DFFR_Q_29_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7437 ] ,
          "attributes": {
            "ROUTING": "X1Y20/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[3]": {
          "hide_name": 0,
          "bits": [ 7435 ] ,
          "attributes": {
            "ROUTING": "X1Y20/SN20;X1Y20/SN20/Q4;1;X1Y21/B4;X1Y21/B4/S121;1;X1Y20/Q4;;1;X1Y20/N240;X1Y20/N240/Q4;1;X1Y20/B4;X1Y20/B4/N240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 7434 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F4;;1;X1Y20/XD4;X1Y20/XD4/F4;1"
          }
        },
        "blink_counter_DFFR_Q_28_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7432 ] ,
          "attributes": {
            "ROUTING": "X1Y20/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[4]": {
          "hide_name": 0,
          "bits": [ 7430 ] ,
          "attributes": {
            "ROUTING": "X1Y20/S250;X1Y20/S250/Q5;1;X1Y21/B5;X1Y21/B5/S251;1;X1Y20/Q5;;1;X1Y20/E250;X1Y20/E250/Q5;1;X1Y20/B5;X1Y20/B5/E250;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 7429 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F5;;1;X1Y20/XD5;X1Y20/XD5/F5;1"
          }
        },
        "blink_counter_DFFR_Q_27_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7427 ] ,
          "attributes": {
            "ROUTING": "X2Y20/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[5]": {
          "hide_name": 0,
          "bits": [ 7425 ] ,
          "attributes": {
            "ROUTING": "X2Y20/B0;X2Y20/B0/S100;1;X2Y20/Q0;;1;X2Y20/S100;X2Y20/S100/Q0;1;X2Y21/S240;X2Y21/S240/S101;1;X2Y21/B0;X2Y21/B0/S240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 7424 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F0;;1;X2Y20/XD0;X2Y20/XD0/F0;1"
          }
        },
        "blink_counter_DFFR_Q_26_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7422 ] ,
          "attributes": {
            "ROUTING": "X2Y20/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[6]": {
          "hide_name": 0,
          "bits": [ 7420 ] ,
          "attributes": {
            "ROUTING": "X2Y20/S130;X2Y20/S130/Q1;1;X2Y21/W830;X2Y21/W830/S131;1;X5Y21/W250;X5Y21/W250/E838;1;X4Y21/A6;X4Y21/A6/W251;1;X2Y21/B1;X2Y21/B1/S211;1;X2Y20/Q1;;1;X2Y20/B1;X2Y20/B1/Q1;1;X2Y20/S210;X2Y20/S210/Q1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "blink_counter_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 7418 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F1;;1;X2Y20/XD1;X2Y20/XD1/F1;1"
          }
        },
        "blink_counter_DFFR_Q_25_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7416 ] ,
          "attributes": {
            "ROUTING": "X2Y20/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[7]": {
          "hide_name": 0,
          "bits": [ 7414 ] ,
          "attributes": {
            "ROUTING": "X2Y20/SN10;X2Y20/SN10/Q2;1;X2Y21/B2;X2Y21/B2/S111;1;X2Y20/Q2;;1;X2Y20/X01;X2Y20/X01/Q2;1;X2Y20/B2;X2Y20/B2/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 7413 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F2;;1;X2Y20/XD2;X2Y20/XD2/F2;1"
          }
        },
        "blink_counter_DFFR_Q_24_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7411 ] ,
          "attributes": {
            "ROUTING": "X2Y20/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[8]": {
          "hide_name": 0,
          "bits": [ 7409 ] ,
          "attributes": {
            "ROUTING": "X2Y20/B3;X2Y20/B3/Q3;1;X2Y20/Q3;;1;X2Y20/S230;X2Y20/S230/Q3;1;X2Y21/B3;X2Y21/B3/S231;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 7408 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F3;;1;X2Y20/XD3;X2Y20/XD3/F3;1"
          }
        },
        "blink_counter_DFFR_Q_23_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7406 ] ,
          "attributes": {
            "ROUTING": "X2Y20/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[9]": {
          "hide_name": 0,
          "bits": [ 7404 ] ,
          "attributes": {
            "ROUTING": "X2Y20/SN20;X2Y20/SN20/Q4;1;X2Y21/B4;X2Y21/B4/S121;1;X2Y20/N240;X2Y20/N240/Q4;1;X2Y20/B4;X2Y20/B4/N240;1;X2Y20/Q4;;1;X2Y20/E100;X2Y20/E100/Q4;1;X3Y20/E200;X3Y20/E200/E101;1;X4Y20/X05;X4Y20/X05/E201;1;X4Y20/B7;X4Y20/B7/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 7403 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F4;;1;X2Y20/XD4;X2Y20/XD4/F4;1"
          }
        },
        "blink_counter_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7401 ] ,
          "attributes": {
            "ROUTING": "X2Y20/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[10]": {
          "hide_name": 0,
          "bits": [ 7399 ] ,
          "attributes": {
            "ROUTING": "X2Y20/S250;X2Y20/S250/Q5;1;X2Y21/B5;X2Y21/B5/S251;1;X2Y20/Q5;;1;X2Y20/W100;X2Y20/W100/Q5;1;X2Y20/B5;X2Y20/B5/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 7398 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F5;;1;X2Y20/XD5;X2Y20/XD5/F5;1"
          }
        },
        "blink_counter_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7396 ] ,
          "attributes": {
            "ROUTING": "X3Y20/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[11]": {
          "hide_name": 0,
          "bits": [ 7394 ] ,
          "attributes": {
            "ROUTING": "X3Y20/X05;X3Y20/X05/Q0;1;X3Y20/B0;X3Y20/B0/X05;1;X3Y20/Q0;;1;X3Y20/SN10;X3Y20/SN10/Q0;1;X3Y21/B0;X3Y21/B0/S111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 7393 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F0;;1;X3Y20/XD0;X3Y20/XD0/F0;1"
          }
        },
        "blink_counter[29]": {
          "hide_name": 0,
          "bits": [ 7391 ] ,
          "attributes": {
            "ROUTING": "X6Y20/S130;X6Y20/S130/Q0;1;X6Y20/W250;X6Y20/W250/S130;1;X6Y20/B0;X6Y20/B0/W250;1;X6Y20/Q0;;1;X6Y20/SN10;X6Y20/SN10/Q0;1;X6Y21/B0;X6Y21/B0/S111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7390 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F0;;1;X6Y20/XD0;X6Y20/XD0/F0;1"
          }
        },
        "blink_counter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7388 ] ,
          "attributes": {
            "ROUTING": "X6Y20/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7387 ] ,
          "attributes": {
            "ROUTING": "X6Y20/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7385 ] ,
          "attributes": {
            "ROUTING": "X3Y20/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[12]": {
          "hide_name": 0,
          "bits": [ 7383 ] ,
          "attributes": {
            "ROUTING": "X3Y20/B1;X3Y20/B1/Q1;1;X3Y20/Q1;;1;X3Y20/S210;X3Y20/S210/Q1;1;X3Y21/B1;X3Y21/B1/S211;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 7382 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F1;;1;X3Y20/XD1;X3Y20/XD1/F1;1"
          }
        },
        "blink_counter_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7380 ] ,
          "attributes": {
            "ROUTING": "X3Y20/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[13]": {
          "hide_name": 0,
          "bits": [ 7378 ] ,
          "attributes": {
            "ROUTING": "X3Y20/X01;X3Y20/X01/Q2;1;X3Y20/B2;X3Y20/B2/X01;1;X3Y20/Q2;;1;X3Y20/S100;X3Y20/S100/Q2;1;X3Y21/W240;X3Y21/W240/S101;1;X3Y21/B2;X3Y21/B2/W240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 7377 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F2;;1;X3Y20/XD2;X3Y20/XD2/F2;1"
          }
        },
        "blink_counter_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7375 ] ,
          "attributes": {
            "ROUTING": "X3Y20/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[14]": {
          "hide_name": 0,
          "bits": [ 7373 ] ,
          "attributes": {
            "ROUTING": "X3Y20/EW10;X3Y20/EW10/Q3;1;X4Y20/A7;X4Y20/A7/E111;1;X3Y20/B3;X3Y20/B3/Q3;1;X3Y20/Q3;;1;X3Y20/S230;X3Y20/S230/Q3;1;X3Y21/B3;X3Y21/B3/S231;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 7372 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F3;;1;X3Y20/XD3;X3Y20/XD3/F3;1"
          }
        },
        "blink_counter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7370 ] ,
          "attributes": {
            "ROUTING": "X3Y20/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[15]": {
          "hide_name": 0,
          "bits": [ 7368 ] ,
          "attributes": {
            "ROUTING": "X3Y20/SN20;X3Y20/SN20/Q4;1;X3Y21/B4;X3Y21/B4/S121;1;X3Y20/Q4;;1;X3Y20/N240;X3Y20/N240/Q4;1;X3Y20/B4;X3Y20/B4/N240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 7367 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F4;;1;X3Y20/XD4;X3Y20/XD4/F4;1"
          }
        },
        "blink_counter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7365 ] ,
          "attributes": {
            "ROUTING": "X3Y20/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[16]": {
          "hide_name": 0,
          "bits": [ 7363 ] ,
          "attributes": {
            "ROUTING": "X3Y20/S130;X3Y20/S130/Q5;1;X3Y21/W830;X3Y21/W830/S131;1;X4Y21/W260;X4Y21/W260/E838;1;X4Y21/D7;X4Y21/D7/W260;1;X3Y20/S250;X3Y20/S250/Q5;1;X3Y21/B5;X3Y21/B5/S251;1;X3Y20/Q5;;1;X3Y20/W100;X3Y20/W100/Q5;1;X3Y20/B5;X3Y20/B5/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 7362 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F5;;1;X3Y20/XD5;X3Y20/XD5/F5;1"
          }
        },
        "blink_counter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7360 ] ,
          "attributes": {
            "ROUTING": "X4Y20/CIN0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[17]": {
          "hide_name": 0,
          "bits": [ 7358 ] ,
          "attributes": {
            "ROUTING": "X4Y20/E130;X4Y20/E130/Q0;1;X4Y20/S260;X4Y20/S260/E130;1;X4Y21/X05;X4Y21/X05/S261;1;X4Y21/B0;X4Y21/B0/X05;1;X4Y20/S130;X4Y20/S130/Q0;1;X4Y21/C7;X4Y21/C7/S131;1;X4Y20/Q0;;1;X4Y20/W250;X4Y20/W250/S130;1;X4Y20/B0;X4Y20/B0/W250;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 7357 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F0;;1;X4Y20/XD0;X4Y20/XD0/F0;1"
          }
        },
        "blink_counter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7355 ] ,
          "attributes": {
            "ROUTING": "X4Y20/COUT0;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[18]": {
          "hide_name": 0,
          "bits": [ 7353 ] ,
          "attributes": {
            "ROUTING": "X4Y20/B1;X4Y20/B1/Q1;1;X4Y20/S210;X4Y20/S210/Q1;1;X4Y21/B1;X4Y21/B1/S211;1;X4Y20/Q1;;1;X4Y20/SN20;X4Y20/SN20/Q1;1;X4Y21/B7;X4Y21/B7/S121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 7352 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F1;;1;X4Y20/XD1;X4Y20/XD1/F1;1"
          }
        },
        "blink_counter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7350 ] ,
          "attributes": {
            "ROUTING": "X4Y20/COUT1;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[19]": {
          "hide_name": 0,
          "bits": [ 7348 ] ,
          "attributes": {
            "ROUTING": "X4Y20/X01;X4Y20/X01/Q2;1;X4Y20/B2;X4Y20/B2/X01;1;X4Y20/SN10;X4Y20/SN10/Q2;1;X4Y21/B2;X4Y21/B2/S111;1;X4Y20/Q2;;1;X4Y20/S100;X4Y20/S100/Q2;1;X4Y21/A7;X4Y21/A7/S101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7347 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F2;;1;X4Y20/XD2;X4Y20/XD2/F2;1"
          }
        },
        "blink_counter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7345 ] ,
          "attributes": {
            "ROUTING": "X4Y20/COUT2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[20]": {
          "hide_name": 0,
          "bits": [ 7343 ] ,
          "attributes": {
            "ROUTING": "X4Y20/S230;X4Y20/S230/Q3;1;X4Y21/B3;X4Y21/B3/S231;1;X4Y20/Q3;;1;X4Y20/B3;X4Y20/B3/Q3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7342 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F3;;1;X4Y20/XD3;X4Y20/XD3/F3;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 8439 ] ,
          "attributes": {
            "ROUTING": "X3Y19/A0;X3Y19/A0/E210;1;X5Y19/A1;X5Y19/A1/E210;1;X4Y19/A0;X4Y19/A0/E210;1;X2Y19/A4;X2Y19/A4/W210;1;X5Y21/A2;X5Y21/A2/N210;1;X4Y20/A5;X4Y20/A5/W210;1;X5Y19/A5;X5Y19/A5/W210;1;X6Y20/A1;X6Y20/A1/E210;1;X2Y19/A2;X2Y19/A2/N210;1;X1Y21/A2;X1Y21/A2/N210;1;X2Y23/A4;X2Y23/A4/W210;1;X4Y21/A4;X4Y21/A4/W210;1;X4Y20/A3;X4Y20/A3/N210;1;X2Y20/A2;X2Y20/A2/N210;1;X3Y23/A3;X3Y23/A3/N210;1;X2Y21/D1;X2Y21/D1/E270;1;X2Y23/A2;X2Y23/A2/N210;1;X5Y21/D5;X5Y21/D5/W270;1;X4Y23/A1;X4Y23/A1/E210;1;X1Y21/D3;X1Y21/D3/S270;1;X5Y21/A5;X5Y21/A5/W210;1;X5Y21/A0;X5Y21/A0/E210;1;X5Y20/A4;X5Y20/A4/W210;1;X3Y20/A1;X3Y20/A1/E210;1;X2Y23/W210;X2Y23/W210/VSS;1;X2Y23/A5;X2Y23/A5/W210;1;X1Y21/S270;X1Y21/S270/VSS;1;X1Y21/D2;X1Y21/D2/S270;1;X4Y21/D5;X4Y21/D5/W270;1;X4Y21/W270;X4Y21/W270/VSS;1;X4Y21/D4;X4Y21/D4/W270;1;X5Y21/N210;X5Y21/N210/VSS;1;X5Y21/A3;X5Y21/A3/N210;1;X3Y19/A5;X3Y19/A5/W210;1;X4Y20/A1;X4Y20/A1/E210;1;X6Y20/E210;X6Y20/E210/VSS;1;X6Y20/A0;X6Y20/A0/E210;1;X7Y22/A2;X7Y22/A2/N210;1;X6Y21/A0;X6Y21/A0/E210;1;X2Y21/D3;X2Y21/D3/S270;1;X1Y20/A2;X1Y20/A2/N210;1;X2Y19/N210;X2Y19/N210/VSS;1;X2Y19/A3;X2Y19/A3/N210;1;X6Y20/N210;X6Y20/N210/VSS;1;X6Y20/A2;X6Y20/A2/N210;1;X4Y19/A4;X4Y19/A4/W210;1;X5Y20/A3;X5Y20/A3/N210;1;X3Y21/D0;X3Y21/D0/E270;1;X3Y20/A2;X3Y20/A2/N210;1;X1Y20/A5;X1Y20/A5/W210;1;X3Y20/N210;X3Y20/N210/VSS;1;X3Y20/A3;X3Y20/A3/N210;1;X3Y19/A3;X3Y19/A3/N210;1;X2Y19/W210;X2Y19/W210/VSS;1;X2Y19/A5;X2Y19/A5/W210;1;X3Y21/A1;X3Y21/A1/E210;1;X3Y23/A0;X3Y23/A0/S251;1;X1Y20/W210;X1Y20/W210/VSS;1;X1Y20/A4;X1Y20/A4/W210;1;X3Y21/N210;X3Y21/N210/VSS;1;X3Y21/A2;X3Y21/A2/N210;1;X4Y23/E210;X4Y23/E210/VSS;1;X4Y23/A0;X4Y23/A0/E210;1;X5Y22/A2;X5Y22/A2/N210;1;X2Y20/N210;X2Y20/N210/VSS;1;X2Y20/A3;X2Y20/A3/N210;1;X3Y22/S250;X3Y22/S250/VSS;1;X3Y23/A1;X3Y23/A1/S251;1;X1Y23/A3;X1Y23/A3/N210;1;X2Y21/D4;X2Y21/D4/W270;1;X2Y20/A0;X2Y20/A0/E210;1;X3Y21/D3;X3Y21/D3/S270;1;X5Y21/E210;X5Y21/E210/VSS;1;X5Y21/A1;X5Y21/A1/E210;1;X5Y19/A3;X5Y19/A3/N210;1;X1Y23/W210;X1Y23/W210/VSS;1;X1Y23/A4;X1Y23/A4/W210;1;X6Y21/D1;X6Y21/D1/E270;1;X4Y19/A2;X4Y19/A2/N210;1;X1Y21/N210;X1Y21/N210/VSS;1;X1Y21/A3;X1Y21/A3/N210;1;X4Y20/W210;X4Y20/W210/VSS;1;X4Y20/A4;X4Y20/A4/W210;1;X5Y20/W210;X5Y20/W210/VSS;1;X5Y20/A5;X5Y20/A5/W210;1;X3Y21/E210;X3Y21/E210/VSS;1;X3Y21/A0;X3Y21/A0/E210;1;X4Y21/D2;X4Y21/D2/S270;1;X3Y21/D4;X3Y21/D4/W270;1;X4Y20/N210;X4Y20/N210/VSS;1;X4Y20/A2;X4Y20/A2/N210;1;X5Y20/N210;X5Y20/N210/VSS;1;X5Y20/A2;X5Y20/A2/N210;1;X4Y19/E210;X4Y19/E210/VSS;1;X4Y19/A1;X4Y19/A1/E210;1;X1Y21/A4;X1Y21/A4/W210;1;X2Y21/W210;X2Y21/W210/VSS;1;X2Y21/A5;X2Y21/A5/W210;1;X2Y20/E210;X2Y20/E210/VSS;1;X2Y20/A1;X2Y20/A1/E210;1;X3Y23/A5;X3Y23/A5/W210;1;X3Y21/S270;X3Y21/S270/VSS;1;X3Y21/D2;X3Y21/D2/S270;1;X2Y21/S270;X2Y21/S270/VSS;1;X2Y21/D2;X2Y21/D2/S270;1;X6Y19/A1;X6Y19/A1/E210;1;X5Y21/W210;X5Y21/W210/VSS;1;X5Y21/A4;X5Y21/A4/W210;1;X5Y19/W210;X5Y19/W210/VSS;1;X5Y19/A4;X5Y19/A4/W210;1;X6Y19/E210;X6Y19/E210/VSS;1;X6Y19/A0;X6Y19/A0/E210;1;X4Y19/W210;X4Y19/W210/VSS;1;X4Y19/A5;X4Y19/A5/W210;1;X5Y21/D3;X5Y21/D3/S270;1;X2Y20/A4;X2Y20/A4/W210;1;X3Y19/E210;X3Y19/E210/VSS;1;X3Y19/A1;X3Y19/A1/E210;1;X3Y21/W210;X3Y21/W210/VSS;1;X3Y21/A4;X3Y21/A4/W210;1;X3Y20/A4;X3Y20/A4/W210;1;X4Y21/D0;X4Y21/D0/E270;1;X1Y21/D4;X1Y21/D4/W270;1;X2Y20/W210;X2Y20/W210/VSS;1;X2Y20/A5;X2Y20/A5/W210;1;X5Y21/W270;X5Y21/W270/VSS;1;X5Y21/D4;X5Y21/D4/W270;1;X7Y22/N210;X7Y22/N210/VSS;1;X7Y22/A3;X7Y22/A3/N210;1;X4Y21/W210;X4Y21/W210/VSS;1;X4Y21/A5;X4Y21/A5/W210;1;X4Y20/E210;X4Y20/E210/VSS;1;X4Y20/A0;X4Y20/A0/E210;1;X1Y21/W270;X1Y21/W270/VSS;1;X1Y21/D5;X1Y21/D5/W270;1;X1Y21/E270;X1Y21/E270/VSS;1;X1Y21/D1;X1Y21/D1/E270;1;X6Y21/S270;X6Y21/S270/VSS;1;X6Y21/D2;X6Y21/D2/S270;1;X3Y21/W270;X3Y21/W270/VSS;1;X3Y21/D5;X3Y21/D5/W270;1;X1Y20/N210;X1Y20/N210/VSS;1;X1Y20/A3;X1Y20/A3/N210;1;X5Y22/N210;X5Y22/N210/VSS;1;X5Y22/A3;X5Y22/A3/N210;1;X3Y20/E210;X3Y20/E210/VSS;1;X3Y20/A0;X3Y20/A0/E210;1;X2Y21/A3;X2Y21/A3/N210;1;X5Y21/D1;X5Y21/D1/E270;1;X2Y21/E270;X2Y21/E270/VSS;1;X2Y21/D0;X2Y21/D0/E270;1;X2Y21/E210;X2Y21/E210/VSS;1;X2Y21/A0;X2Y21/A0/E210;1;X6Y21/E270;X6Y21/E270/VSS;1;X6Y21/D0;X6Y21/D0/E270;1;X1Y21/E210;X1Y21/E210/VSS;1;X1Y21/A1;X1Y21/A1/E210;1;X3Y23/N210;X3Y23/N210/VSS;1;X3Y23/A2;X3Y23/A2/N210;1;X3Y20/W210;X3Y20/W210/VSS;1;X3Y20/A5;X3Y20/A5/W210;1;X1Y28/S230;X1Y28/S230/VSS;1;X1Y28/C6;X1Y28/C6/S230;1;X2Y24/W210;X2Y24/W210/VSS;1;X1Y24/LSR2;X1Y24/LSR2/W211;1;X5Y20/A0;X5Y20/A0/E210;1;X5Y21/S270;X5Y21/S270/VSS;1;X5Y21/D2;X5Y21/D2/S270;1;X6Y21/E210;X6Y21/E210/VSS;1;X6Y21/A1;X6Y21/A1/E210;1;X1Y28/W260;X1Y28/W260/VSS;1;X1Y28/D6;X1Y28/D6/W260;1;X4Y21/N210;X4Y21/N210/VSS;1;X4Y21/A3;X4Y21/A3/N210;1;X3Y21/E270;X3Y21/E270/VSS;1;X3Y21/D1;X3Y21/D1/E270;1;X2Y23/N210;X2Y23/N210/VSS;1;X2Y23/A3;X2Y23/A3/N210;1;X6Y21/N210;X6Y21/N210/VSS;1;X6Y21/A2;X6Y21/A2/N210;1;X3Y23/W210;X3Y23/W210/VSS;1;X3Y23/A4;X3Y23/A4/W210;1;X5Y19/E210;X5Y19/E210/VSS;1;X5Y19/A0;X5Y19/A0/E210;1;X5Y19/N210;X5Y19/N210/VSS;1;X5Y19/A2;X5Y19/A2/N210;1;X1Y21/W210;X1Y21/W210/VSS;1;X1Y21/A5;X1Y21/A5/W210;1;X2Y21/W270;X2Y21/W270/VSS;1;X2Y21/D5;X2Y21/D5/W270;1;X2Y21/N210;X2Y21/N210/VSS;1;X2Y21/A2;X2Y21/A2/N210;1;X5Y21/E270;X5Y21/E270/VSS;1;X5Y21/D0;X5Y21/D0/E270;1;X1Y23/N210;X1Y23/N210/VSS;1;X1Y23/A2;X1Y23/A2/N210;1;X3Y19/W210;X3Y19/W210/VSS;1;X3Y19/A4;X3Y19/A4/W210;1;X4Y21/E270;X4Y21/E270/VSS;1;X4Y21/D1;X4Y21/D1/E270;1;X3Y19/N210;X3Y19/N210/VSS;1;X3Y19/A2;X3Y19/A2/N210;1;X4Y21/S270;X4Y21/S270/VSS;1;X4Y21/D3;X4Y21/D3/S270;1;X5Y20/E210;X5Y20/E210/VSS;1;X5Y20/A1;X5Y20/A1/E210;1;X0Y0/VSS;;1;X4Y19/N210;X4Y19/N210/VSS;1;X4Y19/A3;X4Y19/A3/N210;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 8438 ] ,
          "attributes": {
            "ROUTING": "X2Y20/D0;X2Y20/D0/X03;1;X3Y23/D1;X3Y23/D1/X08;1;X2Y20/C0;X2Y20/C0/X04;1;X6Y20/D1;X6Y20/D1/E270;1;X4Y20/D1;X4Y20/D1/E270;1;X2Y20/C3;X2Y20/C3/X04;1;X3Y20/C2;X3Y20/C2/X04;1;X3Y23/C1;X3Y23/C1/N220;1;X1Y20/C5;X1Y20/C5/S220;1;X4Y19/D1;X4Y19/D1/X08;1;X4Y20/E270;X4Y20/E270/VCC;1;X4Y20/D0;X4Y20/D0/E270;1;X2Y19/D4;X2Y19/D4/X04;1;X6Y20/X04;X6Y20/X04/VCC;1;X6Y20/C2;X6Y20/C2/X04;1;X3Y23/D4;X3Y23/D4/X04;1;X5Y20/D1;X5Y20/D1/E270;1;X7Y22/D3;X7Y22/D3/E260;1;X2Y19/C1;X2Y19/C1/X04;1;X1Y20/D3;X1Y20/D3/X03;1;X3Y21/C2;X3Y21/C2/W220;1;X7Y22/C1;X7Y22/C1/X04;1;X3Y19/D5;X3Y19/D5/W270;1;X5Y19/C0;X5Y19/C0/N220;1;X1Y23/D3;X1Y23/D3/X08;1;X3Y20/C0;X3Y20/C0/X04;1;X1Y20/C0;X1Y20/C0/N220;1;X6Y21/C0;X6Y21/C0/X04;1;X4Y21/C1;X4Y21/C1/X04;1;X3Y23/C4;X3Y23/C4/X08;1;X2Y19/D2;X2Y19/D2/E260;1;X1Y21/C2;X1Y21/C2/W220;1;X4Y20/C0;X4Y20/C0/N220;1;X2Y20/D1;X2Y20/D1/X03;1;X1Y20/D1;X1Y20/D1/X03;1;X4Y23/C0;X4Y23/C0/X04;1;X1Y21/C1;X1Y21/C1/E241;1;X6Y20/E260;X6Y20/E260/VCC;1;X6Y20/D2;X6Y20/D2/E260;1;X5Y21/C4;X5Y21/C4/S220;1;X5Y20/D4;X5Y20/D4/X04;1;X6Y22/S270;X6Y22/S270/VCC;1;X6Y23/A0;X6Y23/A0/S271;1;X6Y23/XD0;X6Y23/XD0/A0;1;X2Y19/E260;X2Y19/E260/VCC;1;X2Y19/D3;X2Y19/D3/E260;1;X1Y21/C0;X1Y21/C0/E241;1;X3Y23/C5;X3Y23/C5/X08;1;X5Y21/C0;X5Y21/C0/X04;1;X5Y22/C3;X5Y22/C3/W261;1;X5Y19/D5;X5Y19/D5/W270;1;X4Y21/A1;X4Y21/A1/N200;1;X3Y23/D0;X3Y23/D0/X08;1;X4Y21/C4;X4Y21/C4/X08;1;X1Y23/C0;X1Y23/C0/X04;1;X3Y20/C5;X3Y20/C5/S220;1;X3Y21/A5;X3Y21/A5/X07;1;X0Y21/E240;X0Y21/E240/VCC;1;X4Y19/C2;X4Y19/C2/X04;1;X3Y21/W220;X3Y21/W220/VCC;1;X3Y21/C3;X3Y21/C3/W220;1;X4Y20/C5;X4Y20/C5/S220;1;X1Y23/X03;X1Y23/X03/VCC;1;X1Y23/A1;X1Y23/A1/X03;1;X2Y19/C2;X2Y19/C2/X04;1;X1Y23/C3;X1Y23/C3/X04;1;X3Y20/X04;X3Y20/X04/VCC;1;X3Y20/C3;X3Y20/C3/X04;1;X3Y20/D3;X3Y20/D3/S270;1;X3Y21/C4;X3Y21/C4/X08;1;X3Y21/C1;X3Y21/C1/N220;1;X4Y20/N220;X4Y20/N220/VCC;1;X4Y20/C1;X4Y20/C1/N220;1;X5Y20/C3;X5Y20/C3/X04;1;X1Y23/D2;X1Y23/D2/X08;1;X4Y23/D0;X4Y23/D0/X03;1;X6Y19/D0;X6Y19/D0/X08;1;X2Y21/N200;X2Y21/N200/VCC;1;X2Y21/A1;X2Y21/A1/N200;1;X2Y20/D2;X2Y20/D2/X03;1;X5Y20/D5;X5Y20/D5/X04;1;X3Y23/C2;X3Y23/C2/W220;1;X3Y19/D4;X3Y19/D4/X04;1;X5Y19/W270;X5Y19/W270/VCC;1;X5Y19/D4;X5Y19/D4/W270;1;X6Y21/C2;X6Y21/C2/X04;1;X5Y19/C3;X5Y19/C3/W220;1;X4Y19/C5;X4Y19/C5/X08;1;X1Y21/W220;X1Y21/W220/VCC;1;X1Y21/C3;X1Y21/C3/W220;1;X3Y21/X08;X3Y21/X08/VCC;1;X3Y21/C5;X3Y21/C5/X08;1;X2Y19/C0;X2Y19/C0/X04;1;X1Y20/D4;X1Y20/D4/N260;1;X2Y19/C4;X2Y19/C4/S220;1;X6Y20/C0;X6Y20/C0/N220;1;X2Y21/S200;X2Y21/S200/VCC;1;X2Y21/A4;X2Y21/A4/S200;1;X1Y20/C3;X1Y20/C3/W220;1;X2Y20/X03;X2Y20/X03/VCC;1;X2Y20/D3;X2Y20/D3/X03;1;X7Y22/C2;X7Y22/C2/X04;1;X1Y23/C4;X1Y23/C4/X08;1;X5Y20/C0;X5Y20/C0/X04;1;X4Y20/D2;X4Y20/D2/E260;1;X2Y23/D2;X2Y23/D2/X08;1;X2Y23/D5;X2Y23/D5/N260;1;X1Y20/X03;X1Y20/X03/VCC;1;X1Y20/A1;X1Y20/A1/X03;1;X5Y19/N220;X5Y19/N220/VCC;1;X5Y19/C1;X5Y19/C1/N220;1;X2Y23/N260;X2Y23/N260/VCC;1;X2Y23/D4;X2Y23/D4/N260;1;X6Y19/X08;X6Y19/X08/VCC;1;X6Y19/D1;X6Y19/D1/X08;1;X1Y21/C4;X1Y21/C4/X08;1;X7Y22/E260;X7Y22/E260/VCC;1;X7Y22/D2;X7Y22/D2/E260;1;X7Y22/C0;X7Y22/C0/X04;1;X4Y21/X04;X4Y21/X04/VCC;1;X4Y21/C0;X4Y21/C0/X04;1;X1Y20/W220;X1Y20/W220/VCC;1;X1Y20/C2;X1Y20/C2/W220;1;X5Y19/S270;X5Y19/S270/VCC;1;X5Y19/D3;X5Y19/D3/S270;1;X2Y21/C3;X2Y21/C3/X04;1;X5Y21/S220;X5Y21/S220/VCC;1;X5Y21/C5;X5Y21/C5/S220;1;X2Y23/X01;X2Y23/X01/W221;1;X2Y23/C1;X2Y23/C1/X01;1;X4Y21/C2;X4Y21/C2/W220;1;X5Y22/C0;X5Y22/C0/N220;1;X2Y19/C3;X2Y19/C3/X04;1;X7Y22/X04;X7Y22/X04/VCC;1;X7Y22/C3;X7Y22/C3/X04;1;X5Y20/E270;X5Y20/E270/VCC;1;X5Y20/D0;X5Y20/D0/E270;1;X5Y19/S220;X5Y19/S220/VCC;1;X5Y19/C5;X5Y19/C5/S220;1;X2Y21/C0;X2Y21/C0/X04;1;X3Y19/D2;X3Y19/D2/S270;1;X1Y20/E260;X1Y20/E260/VCC;1;X1Y20/D2;X1Y20/D2/E260;1;X4Y20/S220;X4Y20/S220/VCC;1;X4Y20/C4;X4Y20/C4/S220;1;X4Y19/C4;X4Y19/C4/X08;1;X1Y23/X08;X1Y23/X08/VCC;1;X1Y23/D1;X1Y23/D1/X08;1;X2Y23/C3;X2Y23/C3/W220;1;X2Y20/C4;X2Y20/C4/S220;1;X2Y20/C5;X2Y20/C5/S220;1;X2Y23/W220;X2Y23/W220/VCC;1;X2Y23/C2;X2Y23/C2/W220;1;X2Y23/N200;X2Y23/N200/VCC;1;X2Y23/A1;X2Y23/A1/N200;1;X4Y19/D5;X4Y19/D5/X04;1;X5Y20/C5;X5Y20/C5/S220;1;X5Y22/D2;X5Y22/D2/X03;1;X2Y23/X08;X2Y23/X08/VCC;1;X2Y23/D3;X2Y23/D3/X08;1;X4Y20/C3;X4Y20/C3/W220;1;X3Y21/N220;X3Y21/N220/VCC;1;X3Y21/C0;X3Y21/C0/N220;1;X5Y19/D1;X5Y19/D1/S260;1;X3Y23/X04;X3Y23/X04/VCC;1;X3Y23/D5;X3Y23/D5/X04;1;X1Y20/N220;X1Y20/N220/VCC;1;X1Y20/C1;X1Y20/C1/N220;1;X6Y19/C1;X6Y19/C1/N220;1;X2Y21/C5;X2Y21/C5/X08;1;X4Y21/W220;X4Y21/W220/VCC;1;X4Y21/C3;X4Y21/C3/W220;1;X1Y23/X04;X1Y23/X04/VCC;1;X1Y23/D4;X1Y23/D4/X04;1;X4Y20/D4;X4Y20/D4/X07;1;X2Y23/C4;X2Y23/C4/S220;1;X5Y21/C3;X5Y21/C3/X04;1;X3Y20/D0;X3Y20/D0/S260;1;X5Y22/X03;X5Y22/X03/VCC;1;X5Y22/A1;X5Y22/A1/X03;1;X6Y19/N220;X6Y19/N220/VCC;1;X6Y19/C0;X6Y19/C0/N220;1;X2Y23/S260;X2Y23/S260/VCC;1;X2Y23/D1;X2Y23/D1/S260;1;X6Y21/X04;X6Y21/X04/VCC;1;X6Y21/C1;X6Y21/C1/X04;1;X4Y19/D2;X4Y19/D2/X08;1;X5Y20/D2;X5Y20/D2/S270;1;X3Y19/S270;X3Y19/S270/VCC;1;X3Y19/D3;X3Y19/D3/S270;1;X3Y20/D4;X3Y20/D4/W270;1;X3Y21/X07;X3Y21/X07/VCC;1;X3Y21/A3;X3Y21/A3/X07;1;X5Y19/D2;X5Y19/D2/S270;1;X6Y22/W260;X6Y22/W260/VCC;1;X5Y22/C2;X5Y22/C2/W261;1;X4Y19/D3;X4Y19/D3/X08;1;X1Y23/W220;X1Y23/W220/VCC;1;X1Y23/C2;X1Y23/C2/W220;1;X3Y23/W220;X3Y23/W220/VCC;1;X3Y23/C3;X3Y23/C3/W220;1;X3Y20/S270;X3Y20/S270/VCC;1;X3Y20/D2;X3Y20/D2/S270;1;X1Y20/S220;X1Y20/S220/VCC;1;X1Y20/C4;X1Y20/C4/S220;1;X7Y22/E270;X7Y22/E270/VCC;1;X7Y22/D1;X7Y22/D1/E270;1;X3Y23/D2;X3Y23/D2/X08;1;X2Y19/S260;X2Y19/S260/VCC;1;X2Y19/D1;X2Y19/D1/S260;1;X0Y0/S220;X0Y0/S220/VCC;1;X0Y0/C4;X0Y0/C4/S220;1;X5Y20/S270;X5Y20/S270/VCC;1;X5Y20/D3;X5Y20/D3/S270;1;X2Y20/D5;X2Y20/D5/X04;1;X3Y19/W270;X3Y19/W270/VCC;1;X2Y19/A1;X2Y19/A1/W271;1;X4Y19/C1;X4Y19/C1/X04;1;X1Y23/C1;X1Y23/C1/X04;1;X2Y20/S220;X2Y20/S220/VCC;1;X3Y19/C5;X3Y19/C5/S220;1;X4Y20/E260;X4Y20/E260/VCC;1;X4Y20/D3;X4Y20/D3/E260;1;X2Y21/C1;X2Y21/C1/X04;1;X2Y21/X04;X2Y21/X04/VCC;1;X2Y21/C2;X2Y21/C2/X04;1;X2Y20/C2;X2Y20/C2/X04;1;X4Y21/X08;X4Y21/X08/VCC;1;X4Y21/C5;X4Y21/C5/X08;1;X1Y21/X08;X1Y21/X08/VCC;1;X1Y21/C5;X1Y21/C5/X08;1;X5Y20/S220;X5Y20/S220/VCC;1;X5Y20/C4;X5Y20/C4/S220;1;X6Y21/W220;X6Y21/W220/VCC;1;X6Y21/C3;X6Y21/C3/W220;1;X5Y20/C2;X5Y20/C2/X04;1;X2Y21/X08;X2Y21/X08/VCC;1;X2Y21/C4;X2Y21/C4/X08;1;X5Y22/D1;X5Y22/D1/X08;1;X3Y19/S220;X3Y19/S220/VCC;1;X3Y19/C4;X3Y19/C4/S220;1;X5Y19/S260;X5Y19/S260/VCC;1;X5Y19/D0;X5Y19/D0/S260;1;X3Y20/N220;X3Y20/N220/VCC;1;X3Y20/C1;X3Y20/C1/N220;1;X2Y19/X04;X2Y19/X04/VCC;1;X2Y19/D5;X2Y19/D5/X04;1;X3Y20/S260;X3Y20/S260/VCC;1;X3Y20/D1;X3Y20/D1/S260;1;X4Y23/X03;X4Y23/X03/VCC;1;X4Y23/D1;X4Y23/D1/X03;1;X4Y21/N200;X4Y21/N200/VCC;1;X4Y21/A0;X4Y21/A0/N200;1;X4Y21/X07;X4Y21/X07/VCC;1;X4Y21/A2;X4Y21/A2/X07;1;X3Y19/C0;X3Y19/C0/X04;1;X4Y19/C3;X4Y19/C3/X04;1;X3Y20/W270;X3Y20/W270/VCC;1;X3Y20/D5;X3Y20/D5/W270;1;X1Y20/N260;X1Y20/N260/VCC;1;X1Y20/D5;X1Y20/D5/N260;1;X3Y23/N220;X3Y23/N220/VCC;1;X3Y23/C0;X3Y23/C0/N220;1;X3Y20/S220;X3Y20/S220/VCC;1;X3Y20/C4;X3Y20/C4/S220;1;X3Y19/D1;X3Y19/D1/S260;1;X2Y23/S220;X2Y23/S220/VCC;1;X2Y23/C5;X2Y23/C5/S220;1;X2Y19/S220;X2Y19/S220/VCC;1;X2Y19/C5;X2Y19/C5/S220;1;X4Y20/W220;X4Y20/W220/VCC;1;X4Y20/C2;X4Y20/C2/W220;1;X5Y21/C1;X5Y21/C1/X04;1;X2Y20/D4;X2Y20/D4/X04;1;X2Y23/C0;X2Y23/C0/X01;1;X6Y20/N220;X6Y20/N220/VCC;1;X6Y20/C1;X6Y20/C1/N220;1;X7Y22/N200;X7Y22/N200/VCC;1;X7Y22/A1;X7Y22/A1/N200;1;X4Y19/C0;X4Y19/C0/X04;1;X5Y19/C4;X5Y19/C4/S220;1;X4Y19/X04;X4Y19/X04/VCC;1;X4Y19/D4;X4Y19/D4/X04;1;X3Y19/S260;X3Y19/S260/VCC;1;X3Y19/D0;X3Y19/D0/S260;1;X4Y23/X04;X4Y23/X04/VCC;1;X4Y23/C1;X4Y23/C1/X04;1;X3Y23/X08;X3Y23/X08/VCC;1;X3Y23/D3;X3Y23/D3/X08;1;X3Y19/C3;X3Y19/C3/X04;1;X3Y19/C1;X3Y19/C1/X04;1;X5Y22/N220;X5Y22/N220/VCC;1;X5Y22/C1;X5Y22/C1/N220;1;X3Y19/X04;X3Y19/X04/VCC;1;X3Y19/C2;X3Y19/C2/X04;1;X4Y20/X07;X4Y20/X07/VCC;1;X4Y20/D5;X4Y20/D5/X07;1;X5Y19/W220;X5Y19/W220/VCC;1;X5Y19/C2;X5Y19/C2/W220;1;X5Y22/X08;X5Y22/X08/VCC;1;X5Y22/D3;X5Y22/D3/X08;1;X6Y20/E270;X6Y20/E270/VCC;1;X6Y20/D0;X6Y20/D0/E270;1;X5Y20/X04;X5Y20/X04/VCC;1;X5Y20/C1;X5Y20/C1/X04;1;X2Y20/X04;X2Y20/X04/VCC;1;X2Y20/C1;X2Y20/C1/X04;1;X4Y19/X08;X4Y19/X08/VCC;1;X4Y19/D0;X4Y19/D0/X08;1;X0Y0/VCC;;1;X5Y21/X04;X5Y21/X04/VCC;1;X5Y21/C2;X5Y21/C2/X04;1"
          }
        },
        "blink_counter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7335 ] ,
          "attributes": {
            "ROUTING": "X4Y20/COUT4;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7334 ] ,
          "attributes": {
            "ROUTING": "X4Y20/COUT3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:122.26-122.43|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_counter[21]": {
          "hide_name": 0,
          "bits": [ 7332 ] ,
          "attributes": {
            "ROUTING": "X4Y20/X03;X4Y20/X03/Q4;1;X4Y20/B4;X4Y20/B4/X03;1;X4Y20/Q4;;1;X4Y20/S240;X4Y20/S240/Q4;1;X4Y21/X03;X4Y21/X03/S241;1;X4Y21/B4;X4Y21/B4/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7331 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F4;;1;X4Y20/XD4;X4Y20/XD4/F4;1"
          }
        },
        "blink_counter[30]": {
          "hide_name": 0,
          "bits": [ 7329 ] ,
          "attributes": {
            "ROUTING": "X6Y20/B1;X6Y20/B1/Q1;1;X6Y20/Q1;;1;X6Y20/S210;X6Y20/S210/Q1;1;X6Y21/B1;X6Y21/B1/S211;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7328 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F1;;1;X6Y20/XD1;X6Y20/XD1/F1;1"
          }
        },
        "blink_state_DFFE_Q_CE_LUT2_F_I1_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 7325 ] ,
          "attributes": {
            "ROUTING": "X2Y21/N250;X2Y21/N250/E838;1;X2Y20/X06;X2Y20/X06/N251;1;X2Y20/LSR2;X2Y20/LSR2/X06;1;X4Y20/LSR2;X4Y20/LSR2/X08;1;X3Y20/LSR0;X3Y20/LSR0/N271;1;X3Y21/N270;X3Y21/N270/E131;1;X3Y20/LSR1;X3Y20/LSR1/N271;1;X6Y21/X07;X6Y21/X07/F6;1;X6Y21/LSR2;X6Y21/LSR2/X07;1;X5Y21/N270;X5Y21/N270/W131;1;X5Y20/LSR1;X5Y20/LSR1/N271;1;X6Y21/N270;X6Y21/N270/W130;1;X6Y20/LSR1;X6Y20/LSR1/N271;1;X4Y20/LSR1;X4Y20/LSR1/X08;1;X2Y20/LSR0;X2Y20/LSR0/X08;1;X1Y21/N200;X1Y21/N200/W101;1;X1Y20/X07;X1Y20/X07/N201;1;X1Y20/LSR1;X1Y20/LSR1/X07;1;X6Y21/W130;X6Y21/W130/F6;1;X5Y21/W830;X5Y21/W830/W131;1;X2Y21/W100;X2Y21/W100/E838;1;X2Y21/W230;X2Y21/W230/W100;1;X1Y21/X06;X1Y21/X06/W231;1;X1Y21/LSR1;X1Y21/LSR1/X06;1;X2Y21/E130;X2Y21/E130/E838;1;X5Y20/LSR0;X5Y20/LSR0/N271;1;X2Y20/X08;X2Y20/X08/W272;1;X2Y20/LSR1;X2Y20/LSR1/X08;1;X2Y20/W270;X2Y20/W270/W272;1;X1Y20/X08;X1Y20/X08/W271;1;X1Y20/LSR2;X1Y20/LSR2/X08;1;X4Y20/X08;X4Y20/X08/W272;1;X4Y20/LSR0;X4Y20/LSR0/X08;1;X5Y20/X08;X5Y20/X08/W271;1;X5Y20/LSR2;X5Y20/LSR2/X08;1;X6Y21/F6;;1;X6Y21/N130;X6Y21/N130/F6;1;X6Y20/W270;X6Y20/W270/N131;1;X4Y20/W270;X4Y20/W270/W272;1;X6Y20/LSR0;X6Y20/LSR0/N271;1;X3Y20/LSR2;X3Y20/LSR2/N271;1"
          }
        },
        "blink_counter[31]": {
          "hide_name": 0,
          "bits": [ 7324 ] ,
          "attributes": {
            "ROUTING": "X6Y20/X01;X6Y20/X01/Q2;1;X6Y20/B2;X6Y20/B2/X01;1;X6Y20/Q2;;1;X6Y20/S100;X6Y20/S100/Q2;1;X6Y21/W240;X6Y21/W240/S101;1;X6Y21/B2;X6Y21/B2/W240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/uart/uart.v:26.12-26.25"
          }
        },
        "blink_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 7323 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F2;;1;X6Y20/XD2;X6Y20/XD2/F2;1"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 7322 ] ,
          "attributes": {
            "ROUTING": "X1Y22/CLK2;X1Y22/CLK2/GB00;5;X2Y24/CLK2;X2Y24/CLK2/GB00;5;X1Y24/CLK0;X1Y24/CLK0/GB00;5;X1Y24/CLK2;X1Y24/CLK2/GB00;5;X4Y16/CLK0;X4Y16/CLK0/GB00;5;X5Y17/CLK0;X5Y17/CLK0/GB00;5;X5Y17/CLK2;X5Y17/CLK2/GB00;5;X5Y17/CLK1;X5Y17/CLK1/GB00;5;X6Y20/CLK2;X6Y20/CLK2/GB00;5;X3Y17/CLK2;X3Y17/CLK2/GB00;5;X2Y17/CLK2;X2Y17/CLK2/GB00;5;X2Y17/CLK0;X2Y17/CLK0/GB00;5;X2Y17/CLK1;X2Y17/CLK1/GB00;5;X3Y17/CLK1;X3Y17/CLK1/GB00;5;X3Y17/CLK0;X3Y17/CLK0/GB00;5;X4Y17/CLK1;X4Y17/CLK1/GB00;5;X4Y16/CLK1;X4Y16/CLK1/GB00;5;X4Y17/CLK0;X4Y17/CLK0/GB00;5;X5Y17/GB00;X3Y17/GBO0/GT00;5;X4Y17/CLK2;X4Y17/CLK2/GB00;5;X2Y16/GB00;X3Y16/GBO0/GT00;5;X4Y16/CLK2;X4Y16/CLK2/GB00;5;X6Y19/CLK2;X6Y19/CLK2/GB00;5;X6Y19/GB00;X7Y19/GBO0/GT00;5;X6Y19/CLK1;X6Y19/CLK1/GB00;5;X1Y24/CLK1;X1Y24/CLK1/GB00;5;X1Y23/CLK1;X1Y23/CLK1/GB00;5;X1Y23/CLK2;X1Y23/CLK2/GB00;5;X4Y25/CLK2;X4Y25/CLK2/GB00;5;X5Y22/CLK1;X5Y22/CLK1/GB00;5;X6Y22/CLK2;X6Y22/CLK2/GB00;5;X5Y22/CLK2;X5Y22/CLK2/GB00;5;X5Y23/CLK2;X5Y23/CLK2/GB00;5;X5Y23/CLK0;X5Y23/CLK0/GB00;5;X3Y24/CLK2;X3Y24/CLK2/GB00;5;X4Y23/CLK2;X4Y23/CLK2/GB00;5;X3Y25/CLK1;X3Y25/CLK1/GB00;5;X3Y24/CLK1;X3Y24/CLK1/GB00;5;X4Y24/CLK1;X4Y24/CLK1/GB00;5;X5Y24/CLK0;X5Y24/CLK0/GB00;5;X4Y22/GB00;X3Y22/GBO0/GT00;5;X3Y22/CLK2;X3Y22/CLK2/GB00;5;X2Y24/CLK1;X2Y24/CLK1/GB00;5;X4Y24/CLK2;X4Y24/CLK2/GB00;5;X4Y24/CLK0;X4Y24/CLK0/GB00;5;X1Y23/GB00;X3Y23/GBO0/GT00;5;X5Y23/CLK1;X5Y23/CLK1/GB00;5;X6Y22/CLK0;X6Y22/CLK0/GB00;5;X6Y22/CLK1;X6Y22/CLK1/GB00;5;X6Y23/CLK0;X6Y23/CLK0/GB00;5;X2Y25/CLK1;X2Y25/CLK1/GB00;5;X2Y25/CLK2;X2Y25/CLK2/GB00;5;X1Y25/CLK2;X1Y25/CLK2/GB00;5;X1Y25/CLK1;X1Y25/CLK1/GB00;5;X2Y25/GB00;X3Y25/GBO0/GT00;5;X2Y25/CLK0;X2Y25/CLK0/GB00;5;X7Y22/CLK2;X7Y22/CLK2/GB00;5;X8Y22/CLK1;X8Y22/CLK1/GB00;5;X8Y22/CLK0;X8Y22/CLK0/GB00;5;X8Y22/GB00;X7Y22/GBO0/GT00;5;X8Y22/CLK2;X8Y22/CLK2/GB00;5;X9Y23/GB00;X7Y23/GBO0/GT00;5;X6Y23/CLK1;X6Y23/CLK1/GB00;5;X5Y24/GB00;X3Y24/GBO0/GT00;5;X5Y24/CLK1;X5Y24/CLK1/GB00;5;X7Y21/CLK1;X7Y21/CLK1/GB00;5;X7Y21/CLK2;X7Y21/CLK2/GB00;5;X5Y20/CLK0;X5Y20/CLK0/GB00;5;X5Y20/CLK1;X5Y20/CLK1/GB00;5;X7Y21/GB00;X7Y21/GBO0/GT00;5;X6Y21/CLK2;X6Y21/CLK2/GB00;5;X0Y21/GB00;X3Y21/GBO0/GT00;5;X1Y21/CLK1;X1Y21/CLK1/GB00;5;X5Y20/CLK2;X5Y20/CLK2/GB00;5;X1Y20/CLK1;X1Y20/CLK1/GB00;5;X1Y20/CLK2;X1Y20/CLK2/GB00;5;X2Y20/CLK0;X2Y20/CLK0/GB00;5;X2Y20/CLK1;X2Y20/CLK1/GB00;5;X2Y20/CLK2;X2Y20/CLK2/GB00;5;X3Y20/CLK0;X3Y20/CLK0/GB00;5;X3Y20/CLK1;X3Y20/CLK1/GB00;5;X3Y20/CLK2;X3Y20/CLK2/GB00;5;X4Y20/CLK0;X4Y20/CLK0/GB00;5;X4Y20/CLK1;X4Y20/CLK1/GB00;5;X3Y23/GT00;X3Y19/GT00/SPINE16;5;X2Y20/GB00;X3Y20/GBO0/GT00;5;X4Y20/CLK2;X4Y20/CLK2/GB00;5;X6Y20/CLK0;X6Y20/CLK0/GB00;5;X27Y9/SPINE16;X27Y9/SPINE16/PCLKR1;5;X7Y21/GT00;X7Y19/GT00/SPINE16;5;X7Y20/GB00;X7Y20/GBO0/GT00;5;X6Y20/CLK1;X6Y20/CLK1/GB00;5;X27Y9/PCLKR1;;5"
          }
        }
      }
    }
  }
}
