\hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h}{}\doxysection{ctrl/\+STM32\+Cube\+IDE/\+STM32\+F401/\+Inc/\+FB19\+Def.h File Reference}
\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h}\index{ctrl/STM32CubeIDE/STM32F401/Inc/FB19Def.h@{ctrl/STM32CubeIDE/STM32F401/Inc/FB19Def.h}}


This file defines Field\+Bus19 specific symbols.  


This graph shows which files directly or indirectly include this file\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae4cc35dcc70810fa972cc8a5185a28fa}{BOOL}}~int
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa93f0eb578d23995850d61f7d61c55c1}{FALSE}}~0
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa8cecfc5c5c054d2875c03e77b7be15d}{TRUE}}~1
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae49fbda11f529ae6d8a581b6e0fd1a75}{R\+\_\+\+ERROR}}~-\/1
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a5ad044e31c6e1b178a365819bbd1ce3d}{R\+\_\+\+SUCCESS}}~1
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_af5d6c7680a74463611e23d6cf2919a7f}{FB19\+\_\+\+BUS\+\_\+\+ADDR\+\_\+\+CTRL}}~0
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a00730b87ec37f3cc3e8dc8fc5ef0ff71}{FB19\+\_\+\+BUS\+\_\+\+ADDR\+\_\+\+SUBS\+\_\+\+LOWEST}}~1
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a1fa58d91f54f96b6264464b9e7c5b44a}{FB19\+\_\+\+BUS\+\_\+\+ADDR\+\_\+\+SUBS\+\_\+\+HIGHEST}}~((1 $<$$<$ \mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a3a5ab54921674fa2ef846533fae0d993}{FB19\+\_\+\+DST\+\_\+\+ADDR\+\_\+\+BITS}}) -\/ 1 -\/ 1)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a78070bf7914ae3f133bb84c025067b20}{FB19\+\_\+\+BUS\+\_\+\+ADDR\+\_\+\+BROADCAST}}~((1 $<$$<$ \mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a3a5ab54921674fa2ef846533fae0d993}{FB19\+\_\+\+DST\+\_\+\+ADDR\+\_\+\+BITS}}) -\/ 1)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a285fed500448f7d4f1fcbdcfc0a000f5}{FB19\+\_\+\+BUS\+\_\+\+ADDR\+\_\+\+INVALID}}~(-\/1)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa7c45e2f678fb647f83b03f681a30a77}{FB19\+\_\+\+NBR\+\_\+\+NODES\+\_\+\+MAX}}~((1 $<$$<$ \mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a3a5ab54921674fa2ef846533fae0d993}{FB19\+\_\+\+DST\+\_\+\+ADDR\+\_\+\+BITS}}) -\/ 1)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a8cbe7bd972fba54f453059a4072e9bf6}{FB19\+\_\+\+NBR\+\_\+\+SUBSCRIBERS\+\_\+\+MAX}}~(\mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa7c45e2f678fb647f83b03f681a30a77}{FB19\+\_\+\+NBR\+\_\+\+NODES\+\_\+\+MAX}} -\/ 1)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a31642657bab3bcad77f69bbc94e277ee}{FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+NONE}}~0
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ad16ad2fd8d7c0f4870a03c8ec105a765}{FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+BUS\+\_\+\+FRM\+\_\+\+TX}}~(1 $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a21c4bcc6660f83e0b8fbc630195a8d94}{FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+UART\+\_\+\+RX\+\_\+\+FRM}}~(1 $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a6933c26fa0af657254de08138c8a5166}{FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+UART\+\_\+\+RX\+\_\+\+NSE}}~(1 $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_af08ab75106ed1cb18db8f7763eec5932}{FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+UART\+\_\+\+RX\+\_\+\+OVR}}~(1 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a8100de677ceda526a57645d325c10a27}{FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+BUS\+\_\+\+UNS\+\_\+\+TRF}}~(1 $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae2afacbb7408e208d47637196522eb45}{FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+BUS\+\_\+\+FRM\+\_\+\+CKS}}~(1 $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a08d2e44e6afc8de5f58dfd74bb91c124}{FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+BUS\+\_\+\+ITR\+\_\+\+CHR\+\_\+\+TMO}}~(1 $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a2cd2c6e6c94fd7083455a8764e9b5a98}{FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+BUS\+\_\+\+RSP\+\_\+\+FRM\+\_\+\+TMO}}~(1 $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ab8eea482da7eaaa9e66748f3b4f900db}{FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+HIGHEST}}~\mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a2cd2c6e6c94fd7083455a8764e9b5a98}{FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+BUS\+\_\+\+RSP\+\_\+\+FRM\+\_\+\+TMO}}
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_abc0c561c8ee88b07ce0dfc042d58f51a}{FB19\+\_\+\+DATA\+\_\+\+SIZE\+\_\+\+BITS}}~5
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a3a5ab54921674fa2ef846533fae0d993}{FB19\+\_\+\+DST\+\_\+\+ADDR\+\_\+\+BITS}}~5
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aadf4c9c54dc0e22f879a746b4db87aef}{FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+BITS}}~6
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ad690ccc4a488abf81b2c43b4b90e015a}{FB19\+\_\+\+FRAME\+\_\+\+PAYLOAD\+\_\+\+SIZE\+\_\+\+MAX}}~((1 $<$$<$ \mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_abc0c561c8ee88b07ce0dfc042d58f51a}{FB19\+\_\+\+DATA\+\_\+\+SIZE\+\_\+\+BITS}}) -\/ 1)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a86771917817c3c5717ddf4fd3371080d}{FB19\+\_\+\+FRAME\+\_\+\+SIZE\+\_\+\+HEADER}}~2
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a1040acb9487f9e978acce02420d46d93}{FB19\+\_\+\+FRAME\+\_\+\+SIZE\+\_\+\+TRAILER}}~2
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae4f4ef9cb67944a80a35fa19c70c3680}{FB19\+\_\+\+FRAME\+\_\+\+SIZE\+\_\+\+MAX}}
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a1be3c76eb27be4523aa1529cce4ef760}{FB19\+\_\+\+FRAME\+\_\+\+SIZE\+\_\+\+MIN}}
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_af38e48190cad48a60d1386557ef94f41}{FB19\+\_\+\+FRAME\+\_\+\+SIZE\+\_\+\+RAM}}~(\mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae4f4ef9cb67944a80a35fa19c70c3680}{FB19\+\_\+\+FRAME\+\_\+\+SIZE\+\_\+\+MAX}} + 1)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ad4291b51d7349000e96b96a5a0d66904}{FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+SYS\+\_\+\+LOWEST}}~0
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a4a8bbaffdd1514ac8be618a21c289770}{FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+SYS\+\_\+\+HIGHEST}}~((1 $<$$<$ \mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aadf4c9c54dc0e22f879a746b4db87aef}{FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+BITS}}) / 4 -\/ 1)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a47a384b5dd337c247cd78fd895b4baf9}{FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+USR\+\_\+\+LOWEST}}~(\mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a4a8bbaffdd1514ac8be618a21c289770}{FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+SYS\+\_\+\+HIGHEST}} + 1)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_afd5b30a6a1ddc27a60ccd5c5c6e29bc5}{FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+USR\+\_\+\+HIGHEST}}~((1 $<$$<$ \mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aadf4c9c54dc0e22f879a746b4db87aef}{FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+BITS}}) -\/ 1)
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a2d273bb9a78ce5af34c828a688e91047}{FB19\+\_\+\+CHAR\+\_\+\+TIME\+\_\+\+US}}(bit\+Rate)~((unsigned int)(10500000.f / (bit\+Rate) + 0.\+6f))
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a4167895b56533e8c0be8bb76c4046321}{FB19\+\_\+\+BUS\+\_\+\+RECO\+\_\+\+TIMEOUT\+\_\+\+CHAR\+\_\+\+CNT}}~3
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a06b5395bbf67c1dfb37f9784d8cab660}{FB19\+\_\+\+INTER\+\_\+\+CHAR\+\_\+\+TIMEOUT\+\_\+\+CHAR\+\_\+\+CNT}}~3
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a0782eaa161563e2ad94f89e2b8ebf03e}{FB19\+\_\+\+INTER\+\_\+\+FRAME\+\_\+\+TIME\+\_\+\+CHAR\+\_\+\+CNT}}~1
\item 
\#define \mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa256726c977c66c66ebaa592122f883e}{FB19\+\_\+\+RESPONSE\+\_\+\+TIMEOUT\+\_\+\+CHAR\+\_\+\+CNT}}~4
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file defines Field\+Bus19 specific symbols. 


\begin{DoxyItemize}
\item Filename\+: FB19\+Def.\+h
\item Platform(s)\+: All
\item Project\+: Field\+Bus19
\item Created\+: Apr 28, 2021
\item Description\+: This file defines Field\+Bus19 specific symbols. DON\textquotesingle{}T CHANGE IT!
\item Notes\+:
\item Author\+: Andreas Isenegger
\item Copyright\+: 2021-\/2023, Bitcontrol GmbH, Switzerland. All rights reserved. 
\end{DoxyItemize}

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae4cc35dcc70810fa972cc8a5185a28fa}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae4cc35dcc70810fa972cc8a5185a28fa}} 
\index{FB19Def.h@{FB19Def.h}!BOOL@{BOOL}}
\index{BOOL@{BOOL}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{BOOL}{BOOL}}
{\footnotesize\ttfamily \#define BOOL~int}

Since the type {\ttfamily bool} doesn\textquotesingle{}t exist in C, it\textquotesingle{}s defined here as {\ttfamily int}. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa93f0eb578d23995850d61f7d61c55c1}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa93f0eb578d23995850d61f7d61c55c1}} 
\index{FB19Def.h@{FB19Def.h}!FALSE@{FALSE}}
\index{FALSE@{FALSE}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FALSE}{FALSE}}
{\footnotesize\ttfamily \#define FALSE~0}

Since the value {\ttfamily false} doesn\textquotesingle{}t exist in C, it\textquotesingle{}s defined here as {\ttfamily 0}. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a78070bf7914ae3f133bb84c025067b20}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a78070bf7914ae3f133bb84c025067b20}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_BUS\_ADDR\_BROADCAST@{FB19\_BUS\_ADDR\_BROADCAST}}
\index{FB19\_BUS\_ADDR\_BROADCAST@{FB19\_BUS\_ADDR\_BROADCAST}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_BUS\_ADDR\_BROADCAST}{FB19\_BUS\_ADDR\_BROADCAST}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+BUS\+\_\+\+ADDR\+\_\+\+BROADCAST~((1 $<$$<$ \mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a3a5ab54921674fa2ef846533fae0d993}{FB19\+\_\+\+DST\+\_\+\+ADDR\+\_\+\+BITS}}) -\/ 1)}

Broadcast bus address. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_af5d6c7680a74463611e23d6cf2919a7f}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_af5d6c7680a74463611e23d6cf2919a7f}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_BUS\_ADDR\_CTRL@{FB19\_BUS\_ADDR\_CTRL}}
\index{FB19\_BUS\_ADDR\_CTRL@{FB19\_BUS\_ADDR\_CTRL}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_BUS\_ADDR\_CTRL}{FB19\_BUS\_ADDR\_CTRL}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+BUS\+\_\+\+ADDR\+\_\+\+CTRL~0}

Bus Controller address. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a285fed500448f7d4f1fcbdcfc0a000f5}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a285fed500448f7d4f1fcbdcfc0a000f5}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_BUS\_ADDR\_INVALID@{FB19\_BUS\_ADDR\_INVALID}}
\index{FB19\_BUS\_ADDR\_INVALID@{FB19\_BUS\_ADDR\_INVALID}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_BUS\_ADDR\_INVALID}{FB19\_BUS\_ADDR\_INVALID}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+BUS\+\_\+\+ADDR\+\_\+\+INVALID~(-\/1)}

Invalid bus address. Used to indicate that for a given node identifier no bus address exists. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a1fa58d91f54f96b6264464b9e7c5b44a}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a1fa58d91f54f96b6264464b9e7c5b44a}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_BUS\_ADDR\_SUBS\_HIGHEST@{FB19\_BUS\_ADDR\_SUBS\_HIGHEST}}
\index{FB19\_BUS\_ADDR\_SUBS\_HIGHEST@{FB19\_BUS\_ADDR\_SUBS\_HIGHEST}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_BUS\_ADDR\_SUBS\_HIGHEST}{FB19\_BUS\_ADDR\_SUBS\_HIGHEST}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+BUS\+\_\+\+ADDR\+\_\+\+SUBS\+\_\+\+HIGHEST~((1 $<$$<$ \mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a3a5ab54921674fa2ef846533fae0d993}{FB19\+\_\+\+DST\+\_\+\+ADDR\+\_\+\+BITS}}) -\/ 1 -\/ 1)}

Highest Bus Subscriber address. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a00730b87ec37f3cc3e8dc8fc5ef0ff71}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a00730b87ec37f3cc3e8dc8fc5ef0ff71}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_BUS\_ADDR\_SUBS\_LOWEST@{FB19\_BUS\_ADDR\_SUBS\_LOWEST}}
\index{FB19\_BUS\_ADDR\_SUBS\_LOWEST@{FB19\_BUS\_ADDR\_SUBS\_LOWEST}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_BUS\_ADDR\_SUBS\_LOWEST}{FB19\_BUS\_ADDR\_SUBS\_LOWEST}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+BUS\+\_\+\+ADDR\+\_\+\+SUBS\+\_\+\+LOWEST~1}

Lowest Bus Subscriber address. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a4167895b56533e8c0be8bb76c4046321}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a4167895b56533e8c0be8bb76c4046321}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_BUS\_RECO\_TIMEOUT\_CHAR\_CNT@{FB19\_BUS\_RECO\_TIMEOUT\_CHAR\_CNT}}
\index{FB19\_BUS\_RECO\_TIMEOUT\_CHAR\_CNT@{FB19\_BUS\_RECO\_TIMEOUT\_CHAR\_CNT}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_BUS\_RECO\_TIMEOUT\_CHAR\_CNT}{FB19\_BUS\_RECO\_TIMEOUT\_CHAR\_CNT}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+BUS\+\_\+\+RECO\+\_\+\+TIMEOUT\+\_\+\+CHAR\+\_\+\+CNT~3}

Bus recovery timeout for Bus Controllers and Bus Subscribers in \mbox{[}number of characters\mbox{]}. During this time, the bus nodes discard any received character. However, a received character restarts this timeout.~\newline
 When the timeout has elapsed, Bus Controllers transmit the next frame, if there is one in their Tx queue. Bus Subscribers will start processing incoming characters (accept the next frame).~\newline
 Note that the timeout of Bus Controllers has to be slightly longer than the timeout of of Bus Subscribers. Although there is this one timeout value only, this condition is met because the Bus Controllers initiate their frame transmission with an inter-\/frame timeout. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a2d273bb9a78ce5af34c828a688e91047}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a2d273bb9a78ce5af34c828a688e91047}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_CHAR\_TIME\_US@{FB19\_CHAR\_TIME\_US}}
\index{FB19\_CHAR\_TIME\_US@{FB19\_CHAR\_TIME\_US}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_CHAR\_TIME\_US}{FB19\_CHAR\_TIME\_US}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+CHAR\+\_\+\+TIME\+\_\+\+US(\begin{DoxyParamCaption}\item[{}]{bit\+Rate }\end{DoxyParamCaption})~((unsigned int)(10500000.f / (bit\+Rate) + 0.\+6f))}

Duration of a character on the bus line in \mbox{[}us\mbox{]}. The {\ttfamily bit\+Rate} is in \mbox{[}bit/s\mbox{]}.~\newline
 The value contains 5\% reserve for clock frequency differences between nodes.~\newline
 The {\ttfamily +0.\+6f} improves accuracy for high bit rates (roughly above 500kbit/s).~\newline
 This definition is accurate enough for bit rates up to 1Mbit/s. For higher bit rates, it requires a redefinition, for example to nanosecond resolution. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_abc0c561c8ee88b07ce0dfc042d58f51a}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_abc0c561c8ee88b07ce0dfc042d58f51a}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_DATA\_SIZE\_BITS@{FB19\_DATA\_SIZE\_BITS}}
\index{FB19\_DATA\_SIZE\_BITS@{FB19\_DATA\_SIZE\_BITS}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_DATA\_SIZE\_BITS}{FB19\_DATA\_SIZE\_BITS}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+DATA\+\_\+\+SIZE\+\_\+\+BITS~5}

Number of bits in the {\ttfamily Data\+Size} field of a bus frame. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae2afacbb7408e208d47637196522eb45}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae2afacbb7408e208d47637196522eb45}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_DRV\_ERR\_BUS\_FRM\_CKS@{FB19\_DRV\_ERR\_BUS\_FRM\_CKS}}
\index{FB19\_DRV\_ERR\_BUS\_FRM\_CKS@{FB19\_DRV\_ERR\_BUS\_FRM\_CKS}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_DRV\_ERR\_BUS\_FRM\_CKS}{FB19\_DRV\_ERR\_BUS\_FRM\_CKS}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+BUS\+\_\+\+FRM\+\_\+\+CKS~(1 $<$$<$ 5)}

When this bit is set, the calculated checksum of the received frame doesn\textquotesingle{}t correspond with the checksum it contains.~\newline
 Value\+: {\ttfamily 0x20} \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ad16ad2fd8d7c0f4870a03c8ec105a765}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ad16ad2fd8d7c0f4870a03c8ec105a765}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_DRV\_ERR\_BUS\_FRM\_TX@{FB19\_DRV\_ERR\_BUS\_FRM\_TX}}
\index{FB19\_DRV\_ERR\_BUS\_FRM\_TX@{FB19\_DRV\_ERR\_BUS\_FRM\_TX}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_DRV\_ERR\_BUS\_FRM\_TX}{FB19\_DRV\_ERR\_BUS\_FRM\_TX}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+BUS\+\_\+\+FRM\+\_\+\+TX~(1 $<$$<$ 0)}

When this bit is set, the software\textquotesingle{}s \textquotesingle{}Rx listens Tx\textquotesingle{} feature sensed a \textquotesingle{}character collision\textquotesingle{}. This can be caused by strong electrical distortion on the bus line, faulty hardware or because two or more bus participants were transmitting characters simultaneously.~\newline
 Value\+: {\ttfamily 0x01} \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a08d2e44e6afc8de5f58dfd74bb91c124}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a08d2e44e6afc8de5f58dfd74bb91c124}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_DRV\_ERR\_BUS\_ITR\_CHR\_TMO@{FB19\_DRV\_ERR\_BUS\_ITR\_CHR\_TMO}}
\index{FB19\_DRV\_ERR\_BUS\_ITR\_CHR\_TMO@{FB19\_DRV\_ERR\_BUS\_ITR\_CHR\_TMO}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_DRV\_ERR\_BUS\_ITR\_CHR\_TMO}{FB19\_DRV\_ERR\_BUS\_ITR\_CHR\_TMO}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+BUS\+\_\+\+ITR\+\_\+\+CHR\+\_\+\+TMO~(1 $<$$<$ 6)}

Inter-\/character timeout. When this bit is set, a Bus Subscriber sent less characters than the {\ttfamily Data\+Size} field of the frame\textquotesingle{}s header specified, or the characters are too long apart in time.~\newline
 Value\+: {\ttfamily 0x40} \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a2cd2c6e6c94fd7083455a8764e9b5a98}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a2cd2c6e6c94fd7083455a8764e9b5a98}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_DRV\_ERR\_BUS\_RSP\_FRM\_TMO@{FB19\_DRV\_ERR\_BUS\_RSP\_FRM\_TMO}}
\index{FB19\_DRV\_ERR\_BUS\_RSP\_FRM\_TMO@{FB19\_DRV\_ERR\_BUS\_RSP\_FRM\_TMO}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_DRV\_ERR\_BUS\_RSP\_FRM\_TMO}{FB19\_DRV\_ERR\_BUS\_RSP\_FRM\_TMO}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+BUS\+\_\+\+RSP\+\_\+\+FRM\+\_\+\+TMO~(1 $<$$<$ 7)}

Response frame timeout. When this bit is set, a Bus Subscriber didn\textquotesingle{}t respond in time to the message from the Bus Controller.~\newline
 Value\+: {\ttfamily 0x80} \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a8100de677ceda526a57645d325c10a27}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a8100de677ceda526a57645d325c10a27}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_DRV\_ERR\_BUS\_UNS\_TRF@{FB19\_DRV\_ERR\_BUS\_UNS\_TRF}}
\index{FB19\_DRV\_ERR\_BUS\_UNS\_TRF@{FB19\_DRV\_ERR\_BUS\_UNS\_TRF}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_DRV\_ERR\_BUS\_UNS\_TRF}{FB19\_DRV\_ERR\_BUS\_UNS\_TRF}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+BUS\+\_\+\+UNS\+\_\+\+TRF~(1 $<$$<$ 4)}

Unsolicited traffic. When this bit is set, there is unsolicited traffic or noise on the bus line.~\newline
 Value\+: {\ttfamily 0x10} \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ab8eea482da7eaaa9e66748f3b4f900db}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ab8eea482da7eaaa9e66748f3b4f900db}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_DRV\_ERR\_HIGHEST@{FB19\_DRV\_ERR\_HIGHEST}}
\index{FB19\_DRV\_ERR\_HIGHEST@{FB19\_DRV\_ERR\_HIGHEST}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_DRV\_ERR\_HIGHEST}{FB19\_DRV\_ERR\_HIGHEST}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+HIGHEST~\mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a2cd2c6e6c94fd7083455a8764e9b5a98}{FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+BUS\+\_\+\+RSP\+\_\+\+FRM\+\_\+\+TMO}}}

Highest error number of this driver module. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a31642657bab3bcad77f69bbc94e277ee}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a31642657bab3bcad77f69bbc94e277ee}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_DRV\_ERR\_NONE@{FB19\_DRV\_ERR\_NONE}}
\index{FB19\_DRV\_ERR\_NONE@{FB19\_DRV\_ERR\_NONE}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_DRV\_ERR\_NONE}{FB19\_DRV\_ERR\_NONE}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+NONE~0}

No error. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a21c4bcc6660f83e0b8fbc630195a8d94}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a21c4bcc6660f83e0b8fbc630195a8d94}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_DRV\_ERR\_UART\_RX\_FRM@{FB19\_DRV\_ERR\_UART\_RX\_FRM}}
\index{FB19\_DRV\_ERR\_UART\_RX\_FRM@{FB19\_DRV\_ERR\_UART\_RX\_FRM}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_DRV\_ERR\_UART\_RX\_FRM}{FB19\_DRV\_ERR\_UART\_RX\_FRM}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+UART\+\_\+\+RX\+\_\+\+FRM~(1 $<$$<$ 1)}

When this bit is set, the UART flagged a frame error because the Stop bit was missing (UART framing error).~\newline
 Value\+: {\ttfamily 0x02} \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a6933c26fa0af657254de08138c8a5166}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a6933c26fa0af657254de08138c8a5166}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_DRV\_ERR\_UART\_RX\_NSE@{FB19\_DRV\_ERR\_UART\_RX\_NSE}}
\index{FB19\_DRV\_ERR\_UART\_RX\_NSE@{FB19\_DRV\_ERR\_UART\_RX\_NSE}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_DRV\_ERR\_UART\_RX\_NSE}{FB19\_DRV\_ERR\_UART\_RX\_NSE}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+UART\+\_\+\+RX\+\_\+\+NSE~(1 $<$$<$ 2)}

When this bit is set, the UART flagged a noise error because during bit sampling the bits weren\textquotesingle{}t stable HIGH or LOW (UART noise error).~\newline
 Value\+: {\ttfamily 0x04} \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_af08ab75106ed1cb18db8f7763eec5932}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_af08ab75106ed1cb18db8f7763eec5932}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_DRV\_ERR\_UART\_RX\_OVR@{FB19\_DRV\_ERR\_UART\_RX\_OVR}}
\index{FB19\_DRV\_ERR\_UART\_RX\_OVR@{FB19\_DRV\_ERR\_UART\_RX\_OVR}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_DRV\_ERR\_UART\_RX\_OVR}{FB19\_DRV\_ERR\_UART\_RX\_OVR}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+DRV\+\_\+\+ERR\+\_\+\+UART\+\_\+\+RX\+\_\+\+OVR~(1 $<$$<$ 3)}

When this bit is set, the UART flagged a buffer overrun error because the receive buffer captured a new character before it was read at least once (UART Rx buffer overrun error).~\newline
 Value\+: {\ttfamily 0x08} \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a3a5ab54921674fa2ef846533fae0d993}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a3a5ab54921674fa2ef846533fae0d993}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_DST\_ADDR\_BITS@{FB19\_DST\_ADDR\_BITS}}
\index{FB19\_DST\_ADDR\_BITS@{FB19\_DST\_ADDR\_BITS}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_DST\_ADDR\_BITS}{FB19\_DST\_ADDR\_BITS}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+DST\+\_\+\+ADDR\+\_\+\+BITS~5}

Number of bits in the {\ttfamily Dst\+Addr} field of a bus frame. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ad690ccc4a488abf81b2c43b4b90e015a}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ad690ccc4a488abf81b2c43b4b90e015a}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_FRAME\_PAYLOAD\_SIZE\_MAX@{FB19\_FRAME\_PAYLOAD\_SIZE\_MAX}}
\index{FB19\_FRAME\_PAYLOAD\_SIZE\_MAX@{FB19\_FRAME\_PAYLOAD\_SIZE\_MAX}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_FRAME\_PAYLOAD\_SIZE\_MAX}{FB19\_FRAME\_PAYLOAD\_SIZE\_MAX}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+FRAME\+\_\+\+PAYLOAD\+\_\+\+SIZE\+\_\+\+MAX~((1 $<$$<$ \mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_abc0c561c8ee88b07ce0dfc042d58f51a}{FB19\+\_\+\+DATA\+\_\+\+SIZE\+\_\+\+BITS}}) -\/ 1)}

Maximum payload size in bytes. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a86771917817c3c5717ddf4fd3371080d}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a86771917817c3c5717ddf4fd3371080d}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_FRAME\_SIZE\_HEADER@{FB19\_FRAME\_SIZE\_HEADER}}
\index{FB19\_FRAME\_SIZE\_HEADER@{FB19\_FRAME\_SIZE\_HEADER}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_FRAME\_SIZE\_HEADER}{FB19\_FRAME\_SIZE\_HEADER}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+FRAME\+\_\+\+SIZE\+\_\+\+HEADER~2}

Size of the frame header in bytes. The header consists of (from highest to lowest bits)\+:
\begin{DoxyItemize}
\item Destination Address\+: 5 bits
\item Message Identifier\+: 6 bits
\item Data Size\+: 5 bits 
\end{DoxyItemize}\mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae4f4ef9cb67944a80a35fa19c70c3680}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae4f4ef9cb67944a80a35fa19c70c3680}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_FRAME\_SIZE\_MAX@{FB19\_FRAME\_SIZE\_MAX}}
\index{FB19\_FRAME\_SIZE\_MAX@{FB19\_FRAME\_SIZE\_MAX}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_FRAME\_SIZE\_MAX}{FB19\_FRAME\_SIZE\_MAX}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+FRAME\+\_\+\+SIZE\+\_\+\+MAX}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                             (\mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a86771917817c3c5717ddf4fd3371080d}{FB19\_FRAME\_SIZE\_HEADER}} + \(\backslash\)}
\DoxyCodeLine{                                             FB19\_FRAME\_PAYLOAD\_SIZE\_MAX + \(\backslash\)}
\DoxyCodeLine{                                             FB19\_FRAME\_SIZE\_TRAILER)}

\end{DoxyCode}
Maximum frame size in bytes. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a1be3c76eb27be4523aa1529cce4ef760}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a1be3c76eb27be4523aa1529cce4ef760}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_FRAME\_SIZE\_MIN@{FB19\_FRAME\_SIZE\_MIN}}
\index{FB19\_FRAME\_SIZE\_MIN@{FB19\_FRAME\_SIZE\_MIN}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_FRAME\_SIZE\_MIN}{FB19\_FRAME\_SIZE\_MIN}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+FRAME\+\_\+\+SIZE\+\_\+\+MIN}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                             (\mbox{\hyperlink{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a86771917817c3c5717ddf4fd3371080d}{FB19\_FRAME\_SIZE\_HEADER}} + \(\backslash\)}
\DoxyCodeLine{                                             FB19\_FRAME\_SIZE\_TRAILER)}

\end{DoxyCode}
Minimum frame size in bytes. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_af38e48190cad48a60d1386557ef94f41}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_af38e48190cad48a60d1386557ef94f41}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_FRAME\_SIZE\_RAM@{FB19\_FRAME\_SIZE\_RAM}}
\index{FB19\_FRAME\_SIZE\_RAM@{FB19\_FRAME\_SIZE\_RAM}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_FRAME\_SIZE\_RAM}{FB19\_FRAME\_SIZE\_RAM}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+FRAME\+\_\+\+SIZE\+\_\+\+RAM~(\mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae4f4ef9cb67944a80a35fa19c70c3680}{FB19\+\_\+\+FRAME\+\_\+\+SIZE\+\_\+\+MAX}} + 1)}

Size of the frame in the RAM in bytes. A stuff byte has been added for making its size divisible by 4. Note that the module dpr\+FB19\+Ctrl and possibly others are using the stuff byte for internal purposes. If it was to be removed, fix the code and run the correcponding tests. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a1040acb9487f9e978acce02420d46d93}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a1040acb9487f9e978acce02420d46d93}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_FRAME\_SIZE\_TRAILER@{FB19\_FRAME\_SIZE\_TRAILER}}
\index{FB19\_FRAME\_SIZE\_TRAILER@{FB19\_FRAME\_SIZE\_TRAILER}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_FRAME\_SIZE\_TRAILER}{FB19\_FRAME\_SIZE\_TRAILER}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+FRAME\+\_\+\+SIZE\+\_\+\+TRAILER~2}

Size of the frame trailer in bytes. The trailer contains the checksum. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a06b5395bbf67c1dfb37f9784d8cab660}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a06b5395bbf67c1dfb37f9784d8cab660}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_INTER\_CHAR\_TIMEOUT\_CHAR\_CNT@{FB19\_INTER\_CHAR\_TIMEOUT\_CHAR\_CNT}}
\index{FB19\_INTER\_CHAR\_TIMEOUT\_CHAR\_CNT@{FB19\_INTER\_CHAR\_TIMEOUT\_CHAR\_CNT}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_INTER\_CHAR\_TIMEOUT\_CHAR\_CNT}{FB19\_INTER\_CHAR\_TIMEOUT\_CHAR\_CNT}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+INTER\+\_\+\+CHAR\+\_\+\+TIMEOUT\+\_\+\+CHAR\+\_\+\+CNT~3}

Inter-\/character timeout in \mbox{[}number of characters\mbox{]}. The number is composed of the maximum inter-\/character idle time between a character and its following character inside a frame plus the character to be received that triggers the next UART\textquotesingle{}s RXNE interrupt. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a0782eaa161563e2ad94f89e2b8ebf03e}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a0782eaa161563e2ad94f89e2b8ebf03e}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_INTER\_FRAME\_TIME\_CHAR\_CNT@{FB19\_INTER\_FRAME\_TIME\_CHAR\_CNT}}
\index{FB19\_INTER\_FRAME\_TIME\_CHAR\_CNT@{FB19\_INTER\_FRAME\_TIME\_CHAR\_CNT}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_INTER\_FRAME\_TIME\_CHAR\_CNT}{FB19\_INTER\_FRAME\_TIME\_CHAR\_CNT}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+INTER\+\_\+\+FRAME\+\_\+\+TIME\+\_\+\+CHAR\+\_\+\+CNT~1}

Inter-\/frame time between a request frame of a Bus Controller and a response frame of a Bus Subscriber in \mbox{[}number of characters\mbox{]}. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aadf4c9c54dc0e22f879a746b4db87aef}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aadf4c9c54dc0e22f879a746b4db87aef}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_MSG\_ID\_BITS@{FB19\_MSG\_ID\_BITS}}
\index{FB19\_MSG\_ID\_BITS@{FB19\_MSG\_ID\_BITS}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_MSG\_ID\_BITS}{FB19\_MSG\_ID\_BITS}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+BITS~6}

Number of bits in the {\ttfamily Msg\+Id} field of a bus frame. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a4a8bbaffdd1514ac8be618a21c289770}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a4a8bbaffdd1514ac8be618a21c289770}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_MSG\_ID\_SYS\_HIGHEST@{FB19\_MSG\_ID\_SYS\_HIGHEST}}
\index{FB19\_MSG\_ID\_SYS\_HIGHEST@{FB19\_MSG\_ID\_SYS\_HIGHEST}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_MSG\_ID\_SYS\_HIGHEST}{FB19\_MSG\_ID\_SYS\_HIGHEST}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+SYS\+\_\+\+HIGHEST~((1 $<$$<$ \mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aadf4c9c54dc0e22f879a746b4db87aef}{FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+BITS}}) / 4 -\/ 1)}

Highest FB19 system message identifier. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ad4291b51d7349000e96b96a5a0d66904}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ad4291b51d7349000e96b96a5a0d66904}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_MSG\_ID\_SYS\_LOWEST@{FB19\_MSG\_ID\_SYS\_LOWEST}}
\index{FB19\_MSG\_ID\_SYS\_LOWEST@{FB19\_MSG\_ID\_SYS\_LOWEST}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_MSG\_ID\_SYS\_LOWEST}{FB19\_MSG\_ID\_SYS\_LOWEST}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+SYS\+\_\+\+LOWEST~0}

Lowest FB19 system message identifier. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_afd5b30a6a1ddc27a60ccd5c5c6e29bc5}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_afd5b30a6a1ddc27a60ccd5c5c6e29bc5}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_MSG\_ID\_USR\_HIGHEST@{FB19\_MSG\_ID\_USR\_HIGHEST}}
\index{FB19\_MSG\_ID\_USR\_HIGHEST@{FB19\_MSG\_ID\_USR\_HIGHEST}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_MSG\_ID\_USR\_HIGHEST}{FB19\_MSG\_ID\_USR\_HIGHEST}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+USR\+\_\+\+HIGHEST~((1 $<$$<$ \mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aadf4c9c54dc0e22f879a746b4db87aef}{FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+BITS}}) -\/ 1)}

Highest user defined message identifier. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a47a384b5dd337c247cd78fd895b4baf9}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a47a384b5dd337c247cd78fd895b4baf9}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_MSG\_ID\_USR\_LOWEST@{FB19\_MSG\_ID\_USR\_LOWEST}}
\index{FB19\_MSG\_ID\_USR\_LOWEST@{FB19\_MSG\_ID\_USR\_LOWEST}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_MSG\_ID\_USR\_LOWEST}{FB19\_MSG\_ID\_USR\_LOWEST}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+USR\+\_\+\+LOWEST~(\mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a4a8bbaffdd1514ac8be618a21c289770}{FB19\+\_\+\+MSG\+\_\+\+ID\+\_\+\+SYS\+\_\+\+HIGHEST}} + 1)}

Lowest user defined message identifier. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa7c45e2f678fb647f83b03f681a30a77}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa7c45e2f678fb647f83b03f681a30a77}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_NBR\_NODES\_MAX@{FB19\_NBR\_NODES\_MAX}}
\index{FB19\_NBR\_NODES\_MAX@{FB19\_NBR\_NODES\_MAX}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_NBR\_NODES\_MAX}{FB19\_NBR\_NODES\_MAX}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+NBR\+\_\+\+NODES\+\_\+\+MAX~((1 $<$$<$ \mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a3a5ab54921674fa2ef846533fae0d993}{FB19\+\_\+\+DST\+\_\+\+ADDR\+\_\+\+BITS}}) -\/ 1)}

Maximum number of Bus Nodes. Per definition, a bus node can either be a Bus Controller or a Bus Subscriber.~\newline
 The {\ttfamily Dst\+Addr} field in a bus frame is 5 bits long, thereby providing 32 different bus addresses. However, {\ttfamily Dst\+Addr} 31 is the broadcast address. This makes 31 addresses available for Bus Nodes. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a8cbe7bd972fba54f453059a4072e9bf6}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a8cbe7bd972fba54f453059a4072e9bf6}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_NBR\_SUBSCRIBERS\_MAX@{FB19\_NBR\_SUBSCRIBERS\_MAX}}
\index{FB19\_NBR\_SUBSCRIBERS\_MAX@{FB19\_NBR\_SUBSCRIBERS\_MAX}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_NBR\_SUBSCRIBERS\_MAX}{FB19\_NBR\_SUBSCRIBERS\_MAX}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+NBR\+\_\+\+SUBSCRIBERS\+\_\+\+MAX~(\mbox{\hyperlink{subs_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa7c45e2f678fb647f83b03f681a30a77}{FB19\+\_\+\+NBR\+\_\+\+NODES\+\_\+\+MAX}} -\/ 1)}

Maximum number of Bus Subscribers. {\ttfamily Dst\+Addr} 0 is reserved for the Bus Controller, this reduces the available addresses for Bus Subscribers by one. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa256726c977c66c66ebaa592122f883e}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa256726c977c66c66ebaa592122f883e}} 
\index{FB19Def.h@{FB19Def.h}!FB19\_RESPONSE\_TIMEOUT\_CHAR\_CNT@{FB19\_RESPONSE\_TIMEOUT\_CHAR\_CNT}}
\index{FB19\_RESPONSE\_TIMEOUT\_CHAR\_CNT@{FB19\_RESPONSE\_TIMEOUT\_CHAR\_CNT}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{FB19\_RESPONSE\_TIMEOUT\_CHAR\_CNT}{FB19\_RESPONSE\_TIMEOUT\_CHAR\_CNT}}
{\footnotesize\ttfamily \#define FB19\+\_\+\+RESPONSE\+\_\+\+TIMEOUT\+\_\+\+CHAR\+\_\+\+CNT~4}

Response timeout in \mbox{[}number of characters\mbox{]}. The number is composed of the maximum inter-\/frame idle time between a request frame from a Bus Controller and a response frame from a Bus Subscriber plus the character to be received that triggers the UART\textquotesingle{}s RXNE interrupt. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae49fbda11f529ae6d8a581b6e0fd1a75}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_ae49fbda11f529ae6d8a581b6e0fd1a75}} 
\index{FB19Def.h@{FB19Def.h}!R\_ERROR@{R\_ERROR}}
\index{R\_ERROR@{R\_ERROR}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{R\_ERROR}{R\_ERROR}}
{\footnotesize\ttfamily \#define R\+\_\+\+ERROR~-\/1}

Return value of a function in case of an error. \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a5ad044e31c6e1b178a365819bbd1ce3d}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_a5ad044e31c6e1b178a365819bbd1ce3d}} 
\index{FB19Def.h@{FB19Def.h}!R\_SUCCESS@{R\_SUCCESS}}
\index{R\_SUCCESS@{R\_SUCCESS}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{R\_SUCCESS}{R\_SUCCESS}}
{\footnotesize\ttfamily \#define R\+\_\+\+SUCCESS~1}

Return value of a function in case of success (no error). \mbox{\Hypertarget{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa8cecfc5c5c054d2875c03e77b7be15d}\label{ctrl_2_s_t_m32_cube_i_d_e_2_s_t_m32_f401_2_inc_2_f_b19_def_8h_aa8cecfc5c5c054d2875c03e77b7be15d}} 
\index{FB19Def.h@{FB19Def.h}!TRUE@{TRUE}}
\index{TRUE@{TRUE}!FB19Def.h@{FB19Def.h}}
\doxysubsubsection{\texorpdfstring{TRUE}{TRUE}}
{\footnotesize\ttfamily \#define TRUE~1}

Since the value {\ttfamily true} doesn\textquotesingle{}t exist in C, it\textquotesingle{}s defined here as {\ttfamily 1}. 