@W: MT530 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\smartgen\ram4kx8\ram4kx8.vhd":832:4:832:12|Found inferred clock memory_mux|SYSCLK which controls 0 sequential elements including XDATA.\\BFF1\[1\]\\. This clock has no specified timing constraint which may adversely impact design performance. 
