|CPU
ALUSrcB <= controlUnit:inst4.ALUSrcB
clk => PC:inst7.clk
clk => registerFile:inst8.clk
Reset => PC:inst7.Reset
RegWre <= controlUnit:inst4.RegWre
curPC[0] <= PC:inst7.Address[0]
curPC[1] <= PC:inst7.Address[1]
curPC[2] <= PC:inst7.Address[2]
curPC[3] <= PC:inst7.Address[3]
curPC[4] <= PC:inst7.Address[4]
curPC[5] <= PC:inst7.Address[5]
curPC[6] <= PC:inst7.Address[6]
curPC[7] <= PC:inst7.Address[7]
curPC[8] <= PC:inst7.Address[8]
curPC[9] <= PC:inst7.Address[9]
curPC[10] <= PC:inst7.Address[10]
curPC[11] <= PC:inst7.Address[11]
curPC[12] <= PC:inst7.Address[12]
curPC[13] <= PC:inst7.Address[13]
curPC[14] <= PC:inst7.Address[14]
curPC[15] <= PC:inst7.Address[15]
curPC[16] <= PC:inst7.Address[16]
curPC[17] <= PC:inst7.Address[17]
curPC[18] <= PC:inst7.Address[18]
curPC[19] <= PC:inst7.Address[19]
curPC[20] <= PC:inst7.Address[20]
curPC[21] <= PC:inst7.Address[21]
curPC[22] <= PC:inst7.Address[22]
curPC[23] <= PC:inst7.Address[23]
curPC[24] <= PC:inst7.Address[24]
curPC[25] <= PC:inst7.Address[25]
curPC[26] <= PC:inst7.Address[26]
curPC[27] <= PC:inst7.Address[27]
curPC[28] <= PC:inst7.Address[28]
curPC[29] <= PC:inst7.Address[29]
curPC[30] <= PC:inst7.Address[30]
curPC[31] <= PC:inst7.Address[31]
op[0] <= instructionMemory:inst6.op[0]
op[1] <= instructionMemory:inst6.op[1]
op[2] <= instructionMemory:inst6.op[2]
op[3] <= instructionMemory:inst6.op[3]
op[4] <= instructionMemory:inst6.op[4]
op[5] <= instructionMemory:inst6.op[5]
Out1[0] <= registerFile:inst8.Data1[0]
Out1[1] <= registerFile:inst8.Data1[1]
Out1[2] <= registerFile:inst8.Data1[2]
Out1[3] <= registerFile:inst8.Data1[3]
Out1[4] <= registerFile:inst8.Data1[4]
Out1[5] <= registerFile:inst8.Data1[5]
Out1[6] <= registerFile:inst8.Data1[6]
Out1[7] <= registerFile:inst8.Data1[7]
Out1[8] <= registerFile:inst8.Data1[8]
Out1[9] <= registerFile:inst8.Data1[9]
Out1[10] <= registerFile:inst8.Data1[10]
Out1[11] <= registerFile:inst8.Data1[11]
Out1[12] <= registerFile:inst8.Data1[12]
Out1[13] <= registerFile:inst8.Data1[13]
Out1[14] <= registerFile:inst8.Data1[14]
Out1[15] <= registerFile:inst8.Data1[15]
Out1[16] <= registerFile:inst8.Data1[16]
Out1[17] <= registerFile:inst8.Data1[17]
Out1[18] <= registerFile:inst8.Data1[18]
Out1[19] <= registerFile:inst8.Data1[19]
Out1[20] <= registerFile:inst8.Data1[20]
Out1[21] <= registerFile:inst8.Data1[21]
Out1[22] <= registerFile:inst8.Data1[22]
Out1[23] <= registerFile:inst8.Data1[23]
Out1[24] <= registerFile:inst8.Data1[24]
Out1[25] <= registerFile:inst8.Data1[25]
Out1[26] <= registerFile:inst8.Data1[26]
Out1[27] <= registerFile:inst8.Data1[27]
Out1[28] <= registerFile:inst8.Data1[28]
Out1[29] <= registerFile:inst8.Data1[29]
Out1[30] <= registerFile:inst8.Data1[30]
Out1[31] <= registerFile:inst8.Data1[31]
Out2[0] <= registerFile:inst8.Data2[0]
Out2[1] <= registerFile:inst8.Data2[1]
Out2[2] <= registerFile:inst8.Data2[2]
Out2[3] <= registerFile:inst8.Data2[3]
Out2[4] <= registerFile:inst8.Data2[4]
Out2[5] <= registerFile:inst8.Data2[5]
Out2[6] <= registerFile:inst8.Data2[6]
Out2[7] <= registerFile:inst8.Data2[7]
Out2[8] <= registerFile:inst8.Data2[8]
Out2[9] <= registerFile:inst8.Data2[9]
Out2[10] <= registerFile:inst8.Data2[10]
Out2[11] <= registerFile:inst8.Data2[11]
Out2[12] <= registerFile:inst8.Data2[12]
Out2[13] <= registerFile:inst8.Data2[13]
Out2[14] <= registerFile:inst8.Data2[14]
Out2[15] <= registerFile:inst8.Data2[15]
Out2[16] <= registerFile:inst8.Data2[16]
Out2[17] <= registerFile:inst8.Data2[17]
Out2[18] <= registerFile:inst8.Data2[18]
Out2[19] <= registerFile:inst8.Data2[19]
Out2[20] <= registerFile:inst8.Data2[20]
Out2[21] <= registerFile:inst8.Data2[21]
Out2[22] <= registerFile:inst8.Data2[22]
Out2[23] <= registerFile:inst8.Data2[23]
Out2[24] <= registerFile:inst8.Data2[24]
Out2[25] <= registerFile:inst8.Data2[25]
Out2[26] <= registerFile:inst8.Data2[26]
Out2[27] <= registerFile:inst8.Data2[27]
Out2[28] <= registerFile:inst8.Data2[28]
Out2[29] <= registerFile:inst8.Data2[29]
Out2[30] <= registerFile:inst8.Data2[30]
Out2[31] <= registerFile:inst8.Data2[31]
rd[0] <= instructionMemory:inst6.rd[0]
rd[1] <= instructionMemory:inst6.rd[1]
rd[2] <= instructionMemory:inst6.rd[2]
rd[3] <= instructionMemory:inst6.rd[3]
rd[4] <= instructionMemory:inst6.rd[4]
result[0] <= ALU:inst.result[0]
result[1] <= ALU:inst.result[1]
result[2] <= ALU:inst.result[2]
result[3] <= ALU:inst.result[3]
result[4] <= ALU:inst.result[4]
result[5] <= ALU:inst.result[5]
result[6] <= ALU:inst.result[6]
result[7] <= ALU:inst.result[7]
result[8] <= ALU:inst.result[8]
result[9] <= ALU:inst.result[9]
result[10] <= ALU:inst.result[10]
result[11] <= ALU:inst.result[11]
result[12] <= ALU:inst.result[12]
result[13] <= ALU:inst.result[13]
result[14] <= ALU:inst.result[14]
result[15] <= ALU:inst.result[15]
result[16] <= ALU:inst.result[16]
result[17] <= ALU:inst.result[17]
result[18] <= ALU:inst.result[18]
result[19] <= ALU:inst.result[19]
result[20] <= ALU:inst.result[20]
result[21] <= ALU:inst.result[21]
result[22] <= ALU:inst.result[22]
result[23] <= ALU:inst.result[23]
result[24] <= ALU:inst.result[24]
result[25] <= ALU:inst.result[25]
result[26] <= ALU:inst.result[26]
result[27] <= ALU:inst.result[27]
result[28] <= ALU:inst.result[28]
result[29] <= ALU:inst.result[29]
result[30] <= ALU:inst.result[30]
result[31] <= ALU:inst.result[31]
rt[0] <= instructionMemory:inst6.rt[0]
rt[1] <= instructionMemory:inst6.rt[1]
rt[2] <= instructionMemory:inst6.rt[2]
rt[3] <= instructionMemory:inst6.rt[3]
rt[4] <= instructionMemory:inst6.rt[4]


|CPU|controlUnit:inst4
opCode[0] => Equal0.IN0
opCode[0] => Equal1.IN0
opCode[0] => Equal2.IN5
opCode[0] => Equal3.IN5
opCode[0] => Equal4.IN0
opCode[0] => Equal5.IN5
opCode[0] => Equal6.IN0
opCode[0] => Equal7.IN5
opCode[0] => Equal8.IN5
opCode[1] => Equal0.IN1
opCode[1] => Equal1.IN5
opCode[1] => Equal2.IN4
opCode[1] => Equal3.IN0
opCode[1] => Equal4.IN1
opCode[1] => Equal5.IN4
opCode[1] => Equal6.IN5
opCode[1] => Equal7.IN0
opCode[1] => Equal8.IN0
opCode[2] => Equal0.IN2
opCode[2] => Equal1.IN4
opCode[2] => Equal2.IN3
opCode[2] => Equal3.IN1
opCode[2] => Equal4.IN2
opCode[2] => Equal5.IN3
opCode[2] => Equal6.IN4
opCode[2] => Equal7.IN4
opCode[2] => Equal8.IN4
opCode[3] => Equal0.IN3
opCode[3] => Equal1.IN3
opCode[3] => Equal2.IN2
opCode[3] => Equal3.IN4
opCode[3] => Equal4.IN5
opCode[3] => Equal5.IN2
opCode[3] => Equal6.IN3
opCode[3] => Equal7.IN3
opCode[3] => Equal8.IN3
opCode[4] => Equal0.IN4
opCode[4] => Equal1.IN2
opCode[4] => Equal2.IN0
opCode[4] => Equal3.IN3
opCode[4] => Equal4.IN4
opCode[4] => Equal5.IN0
opCode[4] => Equal6.IN1
opCode[4] => Equal7.IN1
opCode[4] => Equal8.IN2
opCode[5] => Equal0.IN5
opCode[5] => Equal1.IN1
opCode[5] => Equal2.IN1
opCode[5] => Equal3.IN2
opCode[5] => Equal4.IN3
opCode[5] => Equal5.IN1
opCode[5] => Equal6.IN2
opCode[5] => Equal7.IN2
opCode[5] => Equal8.IN1
zero => PCSrc~0.IN1
PCWre <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcB <= ALUSrcB~2.DB_MAX_OUTPUT_PORT_TYPE
ALUM2Reg <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
RegWre <= RegWre~0.DB_MAX_OUTPUT_PORT_TYPE
InsMemRW <= <GND>
DataMemRW <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ExtSel <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
PCSrc <= PCSrc~0.DB_MAX_OUTPUT_PORT_TYPE
RegOut <= RegOut~0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp~3.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp~0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst
ReadData1[0] => result~128.IN0
ReadData1[0] => result~96.IN0
ReadData1[0] => result~32.IN0
ReadData1[0] => result~0.IN0
ReadData1[0] => Add1.IN64
ReadData1[0] => Add0.IN32
ReadData1[0] => Add2.IN32
ReadData1[0] => result~64.IN0
ReadData1[1] => result~129.IN0
ReadData1[1] => result~97.IN0
ReadData1[1] => result~33.IN0
ReadData1[1] => result~1.IN0
ReadData1[1] => Add1.IN63
ReadData1[1] => Add0.IN31
ReadData1[1] => Add2.IN31
ReadData1[1] => result~65.IN0
ReadData1[2] => result~130.IN0
ReadData1[2] => result~98.IN0
ReadData1[2] => result~34.IN0
ReadData1[2] => result~2.IN0
ReadData1[2] => Add1.IN62
ReadData1[2] => Add0.IN30
ReadData1[2] => Add2.IN30
ReadData1[2] => result~66.IN0
ReadData1[3] => result~131.IN0
ReadData1[3] => result~99.IN0
ReadData1[3] => result~35.IN0
ReadData1[3] => result~3.IN0
ReadData1[3] => Add1.IN61
ReadData1[3] => Add0.IN29
ReadData1[3] => Add2.IN29
ReadData1[3] => result~67.IN0
ReadData1[4] => result~132.IN0
ReadData1[4] => result~100.IN0
ReadData1[4] => result~36.IN0
ReadData1[4] => result~4.IN0
ReadData1[4] => Add1.IN60
ReadData1[4] => Add0.IN28
ReadData1[4] => Add2.IN28
ReadData1[4] => result~68.IN0
ReadData1[5] => result~133.IN0
ReadData1[5] => result~101.IN0
ReadData1[5] => result~37.IN0
ReadData1[5] => result~5.IN0
ReadData1[5] => Add1.IN59
ReadData1[5] => Add0.IN27
ReadData1[5] => Add2.IN27
ReadData1[5] => result~69.IN0
ReadData1[6] => result~134.IN0
ReadData1[6] => result~102.IN0
ReadData1[6] => result~38.IN0
ReadData1[6] => result~6.IN0
ReadData1[6] => Add1.IN58
ReadData1[6] => Add0.IN26
ReadData1[6] => Add2.IN26
ReadData1[6] => result~70.IN0
ReadData1[7] => result~135.IN0
ReadData1[7] => result~103.IN0
ReadData1[7] => result~39.IN0
ReadData1[7] => result~7.IN0
ReadData1[7] => Add1.IN57
ReadData1[7] => Add0.IN25
ReadData1[7] => Add2.IN25
ReadData1[7] => result~71.IN0
ReadData1[8] => result~136.IN0
ReadData1[8] => result~104.IN0
ReadData1[8] => result~40.IN0
ReadData1[8] => result~8.IN0
ReadData1[8] => Add1.IN56
ReadData1[8] => Add0.IN24
ReadData1[8] => Add2.IN24
ReadData1[8] => result~72.IN0
ReadData1[9] => result~137.IN0
ReadData1[9] => result~105.IN0
ReadData1[9] => result~41.IN0
ReadData1[9] => result~9.IN0
ReadData1[9] => Add1.IN55
ReadData1[9] => Add0.IN23
ReadData1[9] => Add2.IN23
ReadData1[9] => result~73.IN0
ReadData1[10] => result~138.IN0
ReadData1[10] => result~106.IN0
ReadData1[10] => result~42.IN0
ReadData1[10] => result~10.IN0
ReadData1[10] => Add1.IN54
ReadData1[10] => Add0.IN22
ReadData1[10] => Add2.IN22
ReadData1[10] => result~74.IN0
ReadData1[11] => result~139.IN0
ReadData1[11] => result~107.IN0
ReadData1[11] => result~43.IN0
ReadData1[11] => result~11.IN0
ReadData1[11] => Add1.IN53
ReadData1[11] => Add0.IN21
ReadData1[11] => Add2.IN21
ReadData1[11] => result~75.IN0
ReadData1[12] => result~140.IN0
ReadData1[12] => result~108.IN0
ReadData1[12] => result~44.IN0
ReadData1[12] => result~12.IN0
ReadData1[12] => Add1.IN52
ReadData1[12] => Add0.IN20
ReadData1[12] => Add2.IN20
ReadData1[12] => result~76.IN0
ReadData1[13] => result~141.IN0
ReadData1[13] => result~109.IN0
ReadData1[13] => result~45.IN0
ReadData1[13] => result~13.IN0
ReadData1[13] => Add1.IN51
ReadData1[13] => Add0.IN19
ReadData1[13] => Add2.IN19
ReadData1[13] => result~77.IN0
ReadData1[14] => result~142.IN0
ReadData1[14] => result~110.IN0
ReadData1[14] => result~46.IN0
ReadData1[14] => result~14.IN0
ReadData1[14] => Add1.IN50
ReadData1[14] => Add0.IN18
ReadData1[14] => Add2.IN18
ReadData1[14] => result~78.IN0
ReadData1[15] => result~143.IN0
ReadData1[15] => result~111.IN0
ReadData1[15] => result~47.IN0
ReadData1[15] => result~15.IN0
ReadData1[15] => Add1.IN49
ReadData1[15] => Add0.IN17
ReadData1[15] => Add2.IN17
ReadData1[15] => result~79.IN0
ReadData1[16] => result~144.IN0
ReadData1[16] => result~112.IN0
ReadData1[16] => result~48.IN0
ReadData1[16] => result~16.IN0
ReadData1[16] => Add1.IN48
ReadData1[16] => Add0.IN16
ReadData1[16] => Add2.IN16
ReadData1[16] => result~80.IN0
ReadData1[17] => result~145.IN0
ReadData1[17] => result~113.IN0
ReadData1[17] => result~49.IN0
ReadData1[17] => result~17.IN0
ReadData1[17] => Add1.IN47
ReadData1[17] => Add0.IN15
ReadData1[17] => Add2.IN15
ReadData1[17] => result~81.IN0
ReadData1[18] => result~146.IN0
ReadData1[18] => result~114.IN0
ReadData1[18] => result~50.IN0
ReadData1[18] => result~18.IN0
ReadData1[18] => Add1.IN46
ReadData1[18] => Add0.IN14
ReadData1[18] => Add2.IN14
ReadData1[18] => result~82.IN0
ReadData1[19] => result~147.IN0
ReadData1[19] => result~115.IN0
ReadData1[19] => result~51.IN0
ReadData1[19] => result~19.IN0
ReadData1[19] => Add1.IN45
ReadData1[19] => Add0.IN13
ReadData1[19] => Add2.IN13
ReadData1[19] => result~83.IN0
ReadData1[20] => result~148.IN0
ReadData1[20] => result~116.IN0
ReadData1[20] => result~52.IN0
ReadData1[20] => result~20.IN0
ReadData1[20] => Add1.IN44
ReadData1[20] => Add0.IN12
ReadData1[20] => Add2.IN12
ReadData1[20] => result~84.IN0
ReadData1[21] => result~149.IN0
ReadData1[21] => result~117.IN0
ReadData1[21] => result~53.IN0
ReadData1[21] => result~21.IN0
ReadData1[21] => Add1.IN43
ReadData1[21] => Add0.IN11
ReadData1[21] => Add2.IN11
ReadData1[21] => result~85.IN0
ReadData1[22] => result~150.IN0
ReadData1[22] => result~118.IN0
ReadData1[22] => result~54.IN0
ReadData1[22] => result~22.IN0
ReadData1[22] => Add1.IN42
ReadData1[22] => Add0.IN10
ReadData1[22] => Add2.IN10
ReadData1[22] => result~86.IN0
ReadData1[23] => result~151.IN0
ReadData1[23] => result~119.IN0
ReadData1[23] => result~55.IN0
ReadData1[23] => result~23.IN0
ReadData1[23] => Add1.IN41
ReadData1[23] => Add0.IN9
ReadData1[23] => Add2.IN9
ReadData1[23] => result~87.IN0
ReadData1[24] => result~152.IN0
ReadData1[24] => result~120.IN0
ReadData1[24] => result~56.IN0
ReadData1[24] => result~24.IN0
ReadData1[24] => Add1.IN40
ReadData1[24] => Add0.IN8
ReadData1[24] => Add2.IN8
ReadData1[24] => result~88.IN0
ReadData1[25] => result~153.IN0
ReadData1[25] => result~121.IN0
ReadData1[25] => result~57.IN0
ReadData1[25] => result~25.IN0
ReadData1[25] => Add1.IN39
ReadData1[25] => Add0.IN7
ReadData1[25] => Add2.IN7
ReadData1[25] => result~89.IN0
ReadData1[26] => result~154.IN0
ReadData1[26] => result~122.IN0
ReadData1[26] => result~58.IN0
ReadData1[26] => result~26.IN0
ReadData1[26] => Add1.IN38
ReadData1[26] => Add0.IN6
ReadData1[26] => Add2.IN6
ReadData1[26] => result~90.IN0
ReadData1[27] => result~155.IN0
ReadData1[27] => result~123.IN0
ReadData1[27] => result~59.IN0
ReadData1[27] => result~27.IN0
ReadData1[27] => Add1.IN37
ReadData1[27] => Add0.IN5
ReadData1[27] => Add2.IN5
ReadData1[27] => result~91.IN0
ReadData1[28] => result~156.IN0
ReadData1[28] => result~124.IN0
ReadData1[28] => result~60.IN0
ReadData1[28] => result~28.IN0
ReadData1[28] => Add1.IN36
ReadData1[28] => Add0.IN4
ReadData1[28] => Add2.IN4
ReadData1[28] => result~92.IN0
ReadData1[29] => result~157.IN0
ReadData1[29] => result~125.IN0
ReadData1[29] => result~61.IN0
ReadData1[29] => result~29.IN0
ReadData1[29] => Add1.IN35
ReadData1[29] => Add0.IN3
ReadData1[29] => Add2.IN3
ReadData1[29] => result~93.IN0
ReadData1[30] => result~158.IN0
ReadData1[30] => result~126.IN0
ReadData1[30] => result~62.IN0
ReadData1[30] => result~30.IN0
ReadData1[30] => Add1.IN34
ReadData1[30] => Add0.IN2
ReadData1[30] => Add2.IN2
ReadData1[30] => result~94.IN0
ReadData1[31] => result~159.IN0
ReadData1[31] => result~127.IN0
ReadData1[31] => result~63.IN0
ReadData1[31] => result~31.IN0
ReadData1[31] => Add1.IN33
ReadData1[31] => Add0.IN1
ReadData1[31] => Add2.IN1
ReadData1[31] => result~95.IN0
ReadData2[0] => B[0].DATAA
ReadData2[1] => B[1].DATAA
ReadData2[2] => B[2].DATAA
ReadData2[3] => B[3].DATAA
ReadData2[4] => B[4].DATAA
ReadData2[5] => B[5].DATAA
ReadData2[6] => B[6].DATAA
ReadData2[7] => B[7].DATAA
ReadData2[8] => B[8].DATAA
ReadData2[9] => B[9].DATAA
ReadData2[10] => B[10].DATAA
ReadData2[11] => B[11].DATAA
ReadData2[12] => B[12].DATAA
ReadData2[13] => B[13].DATAA
ReadData2[14] => B[14].DATAA
ReadData2[15] => B[15].DATAA
ReadData2[16] => B[16].DATAA
ReadData2[17] => B[17].DATAA
ReadData2[18] => B[18].DATAA
ReadData2[19] => B[19].DATAA
ReadData2[20] => B[20].DATAA
ReadData2[21] => B[21].DATAA
ReadData2[22] => B[22].DATAA
ReadData2[23] => B[23].DATAA
ReadData2[24] => B[24].DATAA
ReadData2[25] => B[25].DATAA
ReadData2[26] => B[26].DATAA
ReadData2[27] => B[27].DATAA
ReadData2[28] => B[28].DATAA
ReadData2[29] => B[29].DATAA
ReadData2[30] => B[30].DATAA
ReadData2[31] => B[31].DATAA
inExt[0] => B[0].DATAB
inExt[1] => B[1].DATAB
inExt[2] => B[2].DATAB
inExt[3] => B[3].DATAB
inExt[4] => B[4].DATAB
inExt[5] => B[5].DATAB
inExt[6] => B[6].DATAB
inExt[7] => B[7].DATAB
inExt[8] => B[8].DATAB
inExt[9] => B[9].DATAB
inExt[10] => B[10].DATAB
inExt[11] => B[11].DATAB
inExt[12] => B[12].DATAB
inExt[13] => B[13].DATAB
inExt[14] => B[14].DATAB
inExt[15] => B[15].DATAB
inExt[16] => B[16].DATAB
inExt[17] => B[17].DATAB
inExt[18] => B[18].DATAB
inExt[19] => B[19].DATAB
inExt[20] => B[20].DATAB
inExt[21] => B[21].DATAB
inExt[22] => B[22].DATAB
inExt[23] => B[23].DATAB
inExt[24] => B[24].DATAB
inExt[25] => B[25].DATAB
inExt[26] => B[26].DATAB
inExt[27] => B[27].DATAB
inExt[28] => B[28].DATAB
inExt[29] => B[29].DATAB
inExt[30] => B[30].DATAB
inExt[31] => B[31].DATAB
ALUSrcB => B[0].OUTPUTSELECT
ALUSrcB => B[1].OUTPUTSELECT
ALUSrcB => B[2].OUTPUTSELECT
ALUSrcB => B[3].OUTPUTSELECT
ALUSrcB => B[4].OUTPUTSELECT
ALUSrcB => B[5].OUTPUTSELECT
ALUSrcB => B[6].OUTPUTSELECT
ALUSrcB => B[7].OUTPUTSELECT
ALUSrcB => B[8].OUTPUTSELECT
ALUSrcB => B[9].OUTPUTSELECT
ALUSrcB => B[10].OUTPUTSELECT
ALUSrcB => B[11].OUTPUTSELECT
ALUSrcB => B[12].OUTPUTSELECT
ALUSrcB => B[13].OUTPUTSELECT
ALUSrcB => B[14].OUTPUTSELECT
ALUSrcB => B[15].OUTPUTSELECT
ALUSrcB => B[16].OUTPUTSELECT
ALUSrcB => B[17].OUTPUTSELECT
ALUSrcB => B[18].OUTPUTSELECT
ALUSrcB => B[19].OUTPUTSELECT
ALUSrcB => B[20].OUTPUTSELECT
ALUSrcB => B[21].OUTPUTSELECT
ALUSrcB => B[22].OUTPUTSELECT
ALUSrcB => B[23].OUTPUTSELECT
ALUSrcB => B[24].OUTPUTSELECT
ALUSrcB => B[25].OUTPUTSELECT
ALUSrcB => B[26].OUTPUTSELECT
ALUSrcB => B[27].OUTPUTSELECT
ALUSrcB => B[28].OUTPUTSELECT
ALUSrcB => B[29].OUTPUTSELECT
ALUSrcB => B[30].OUTPUTSELECT
ALUSrcB => B[31].OUTPUTSELECT
ALUOp[0] => Mux32.IN10
ALUOp[0] => Mux31.IN10
ALUOp[0] => Mux30.IN10
ALUOp[0] => Mux29.IN10
ALUOp[0] => Mux28.IN10
ALUOp[0] => Mux27.IN10
ALUOp[0] => Mux26.IN10
ALUOp[0] => Mux25.IN10
ALUOp[0] => Mux24.IN10
ALUOp[0] => Mux23.IN10
ALUOp[0] => Mux22.IN10
ALUOp[0] => Mux21.IN10
ALUOp[0] => Mux20.IN10
ALUOp[0] => Mux19.IN10
ALUOp[0] => Mux18.IN10
ALUOp[0] => Mux17.IN10
ALUOp[0] => Mux16.IN10
ALUOp[0] => Mux15.IN10
ALUOp[0] => Mux14.IN10
ALUOp[0] => Mux13.IN10
ALUOp[0] => Mux12.IN10
ALUOp[0] => Mux11.IN10
ALUOp[0] => Mux10.IN10
ALUOp[0] => Mux9.IN10
ALUOp[0] => Mux8.IN10
ALUOp[0] => Mux7.IN10
ALUOp[0] => Mux6.IN10
ALUOp[0] => Mux5.IN10
ALUOp[0] => Mux4.IN10
ALUOp[0] => Mux3.IN10
ALUOp[0] => Mux2.IN10
ALUOp[0] => Mux1.IN10
ALUOp[0] => Mux0.IN10
ALUOp[1] => Mux32.IN9
ALUOp[1] => Mux31.IN9
ALUOp[1] => Mux30.IN9
ALUOp[1] => Mux29.IN9
ALUOp[1] => Mux28.IN9
ALUOp[1] => Mux27.IN9
ALUOp[1] => Mux26.IN9
ALUOp[1] => Mux25.IN9
ALUOp[1] => Mux24.IN9
ALUOp[1] => Mux23.IN9
ALUOp[1] => Mux22.IN9
ALUOp[1] => Mux21.IN9
ALUOp[1] => Mux20.IN9
ALUOp[1] => Mux19.IN9
ALUOp[1] => Mux18.IN9
ALUOp[1] => Mux17.IN9
ALUOp[1] => Mux16.IN9
ALUOp[1] => Mux15.IN9
ALUOp[1] => Mux14.IN9
ALUOp[1] => Mux13.IN9
ALUOp[1] => Mux12.IN9
ALUOp[1] => Mux11.IN9
ALUOp[1] => Mux10.IN9
ALUOp[1] => Mux9.IN9
ALUOp[1] => Mux8.IN9
ALUOp[1] => Mux7.IN9
ALUOp[1] => Mux6.IN9
ALUOp[1] => Mux5.IN9
ALUOp[1] => Mux4.IN9
ALUOp[1] => Mux3.IN9
ALUOp[1] => Mux2.IN9
ALUOp[1] => Mux1.IN9
ALUOp[1] => Mux0.IN9
ALUOp[2] => Mux32.IN8
ALUOp[2] => Mux31.IN8
ALUOp[2] => Mux30.IN8
ALUOp[2] => Mux29.IN8
ALUOp[2] => Mux28.IN8
ALUOp[2] => Mux27.IN8
ALUOp[2] => Mux26.IN8
ALUOp[2] => Mux25.IN8
ALUOp[2] => Mux24.IN8
ALUOp[2] => Mux23.IN8
ALUOp[2] => Mux22.IN8
ALUOp[2] => Mux21.IN8
ALUOp[2] => Mux20.IN8
ALUOp[2] => Mux19.IN8
ALUOp[2] => Mux18.IN8
ALUOp[2] => Mux17.IN8
ALUOp[2] => Mux16.IN8
ALUOp[2] => Mux15.IN8
ALUOp[2] => Mux14.IN8
ALUOp[2] => Mux13.IN8
ALUOp[2] => Mux12.IN8
ALUOp[2] => Mux11.IN8
ALUOp[2] => Mux10.IN8
ALUOp[2] => Mux9.IN8
ALUOp[2] => Mux8.IN8
ALUOp[2] => Mux7.IN8
ALUOp[2] => Mux6.IN8
ALUOp[2] => Mux5.IN8
ALUOp[2] => Mux4.IN8
ALUOp[2] => Mux3.IN8
ALUOp[2] => Mux2.IN8
ALUOp[2] => Mux1.IN8
ALUOp[2] => Mux0.IN8
zero <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|signZeroExtend:inst9
immediate[0] => out[0].DATAIN
immediate[1] => out[1].DATAIN
immediate[2] => out[2].DATAIN
immediate[3] => out[3].DATAIN
immediate[4] => out[4].DATAIN
immediate[5] => out[5].DATAIN
immediate[6] => out[6].DATAIN
immediate[7] => out[7].DATAIN
immediate[8] => out[8].DATAIN
immediate[9] => out[9].DATAIN
immediate[10] => out[10].DATAIN
immediate[11] => out[11].DATAIN
immediate[12] => out[12].DATAIN
immediate[13] => out[13].DATAIN
immediate[14] => out[14].DATAIN
immediate[15] => out~15.DATAB
immediate[15] => out~14.DATAB
immediate[15] => out~13.DATAB
immediate[15] => out~12.DATAB
immediate[15] => out~11.DATAB
immediate[15] => out~10.DATAB
immediate[15] => out~9.DATAB
immediate[15] => out~8.DATAB
immediate[15] => out~7.DATAB
immediate[15] => out~6.DATAB
immediate[15] => out~5.DATAB
immediate[15] => out~4.DATAB
immediate[15] => out~3.DATAB
immediate[15] => out~2.DATAB
immediate[15] => out~1.DATAB
immediate[15] => out~0.DATAB
immediate[15] => out[15].DATAIN
ExtSel => out~15.OUTPUTSELECT
ExtSel => out~14.OUTPUTSELECT
ExtSel => out~13.OUTPUTSELECT
ExtSel => out~12.OUTPUTSELECT
ExtSel => out~11.OUTPUTSELECT
ExtSel => out~10.OUTPUTSELECT
ExtSel => out~9.OUTPUTSELECT
ExtSel => out~8.OUTPUTSELECT
ExtSel => out~7.OUTPUTSELECT
ExtSel => out~6.OUTPUTSELECT
ExtSel => out~5.OUTPUTSELECT
ExtSel => out~4.OUTPUTSELECT
ExtSel => out~3.OUTPUTSELECT
ExtSel => out~2.OUTPUTSELECT
ExtSel => out~1.OUTPUTSELECT
ExtSel => out~0.OUTPUTSELECT
out[0] <= immediate[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= immediate[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= immediate[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= immediate[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= immediate[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= immediate[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= immediate[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= immediate[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= immediate[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= immediate[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= immediate[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= immediate[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= immediate[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= immediate[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= immediate[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out~15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out~14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out~13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out~12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out~11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out~10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out~9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out~8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out~7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out~6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out~5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out~4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out~3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out~2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out~1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instructionMemory:inst6
pc[0] => ~NO_FANOUT~
pc[1] => ~NO_FANOUT~
pc[2] => Mux32.IN19
pc[2] => Mux31.IN19
pc[2] => Mux30.IN19
pc[2] => Mux29.IN19
pc[2] => Mux28.IN19
pc[2] => Mux27.IN19
pc[2] => Mux26.IN19
pc[2] => Mux25.IN19
pc[2] => Mux24.IN19
pc[2] => Mux23.IN19
pc[2] => Mux22.IN19
pc[2] => Mux21.IN19
pc[2] => Mux20.IN19
pc[2] => Mux19.IN19
pc[2] => Mux18.IN19
pc[2] => Mux17.IN19
pc[2] => Mux16.IN19
pc[2] => Mux15.IN19
pc[2] => Mux14.IN19
pc[2] => Mux13.IN19
pc[2] => Mux12.IN19
pc[2] => Mux11.IN19
pc[2] => Mux10.IN19
pc[2] => Mux9.IN19
pc[2] => Mux8.IN19
pc[2] => Mux7.IN19
pc[2] => Mux6.IN19
pc[2] => Mux5.IN19
pc[2] => Mux4.IN19
pc[2] => Mux3.IN19
pc[2] => Mux2.IN19
pc[2] => Mux1.IN19
pc[2] => Mux0.IN19
pc[3] => Mux32.IN18
pc[3] => Mux31.IN18
pc[3] => Mux30.IN18
pc[3] => Mux29.IN18
pc[3] => Mux28.IN18
pc[3] => Mux27.IN18
pc[3] => Mux26.IN18
pc[3] => Mux25.IN18
pc[3] => Mux24.IN18
pc[3] => Mux23.IN18
pc[3] => Mux22.IN18
pc[3] => Mux21.IN18
pc[3] => Mux20.IN18
pc[3] => Mux19.IN18
pc[3] => Mux18.IN18
pc[3] => Mux17.IN18
pc[3] => Mux16.IN18
pc[3] => Mux15.IN18
pc[3] => Mux14.IN18
pc[3] => Mux13.IN18
pc[3] => Mux12.IN18
pc[3] => Mux11.IN18
pc[3] => Mux10.IN18
pc[3] => Mux9.IN18
pc[3] => Mux8.IN18
pc[3] => Mux7.IN18
pc[3] => Mux6.IN18
pc[3] => Mux5.IN18
pc[3] => Mux4.IN18
pc[3] => Mux3.IN18
pc[3] => Mux2.IN18
pc[3] => Mux1.IN18
pc[3] => Mux0.IN18
pc[4] => Mux32.IN17
pc[4] => Mux31.IN17
pc[4] => Mux30.IN17
pc[4] => Mux29.IN17
pc[4] => Mux28.IN17
pc[4] => Mux27.IN17
pc[4] => Mux26.IN17
pc[4] => Mux25.IN17
pc[4] => Mux24.IN17
pc[4] => Mux23.IN17
pc[4] => Mux22.IN17
pc[4] => Mux21.IN17
pc[4] => Mux20.IN17
pc[4] => Mux19.IN17
pc[4] => Mux18.IN17
pc[4] => Mux17.IN17
pc[4] => Mux16.IN17
pc[4] => Mux15.IN17
pc[4] => Mux14.IN17
pc[4] => Mux13.IN17
pc[4] => Mux12.IN17
pc[4] => Mux11.IN17
pc[4] => Mux10.IN17
pc[4] => Mux9.IN17
pc[4] => Mux8.IN17
pc[4] => Mux7.IN17
pc[4] => Mux6.IN17
pc[4] => Mux5.IN17
pc[4] => Mux4.IN17
pc[4] => Mux3.IN17
pc[4] => Mux2.IN17
pc[4] => Mux1.IN17
pc[4] => Mux0.IN17
pc[5] => Mux32.IN16
pc[5] => Mux31.IN16
pc[5] => Mux30.IN16
pc[5] => Mux29.IN16
pc[5] => Mux28.IN16
pc[5] => Mux27.IN16
pc[5] => Mux26.IN16
pc[5] => Mux25.IN16
pc[5] => Mux24.IN16
pc[5] => Mux23.IN16
pc[5] => Mux22.IN16
pc[5] => Mux21.IN16
pc[5] => Mux20.IN16
pc[5] => Mux19.IN16
pc[5] => Mux18.IN16
pc[5] => Mux17.IN16
pc[5] => Mux16.IN16
pc[5] => Mux15.IN16
pc[5] => Mux14.IN16
pc[5] => Mux13.IN16
pc[5] => Mux12.IN16
pc[5] => Mux11.IN16
pc[5] => Mux10.IN16
pc[5] => Mux9.IN16
pc[5] => Mux8.IN16
pc[5] => Mux7.IN16
pc[5] => Mux6.IN16
pc[5] => Mux5.IN16
pc[5] => Mux4.IN16
pc[5] => Mux3.IN16
pc[5] => Mux2.IN16
pc[5] => Mux1.IN16
pc[5] => Mux0.IN16
pc[6] => ~NO_FANOUT~
pc[7] => ~NO_FANOUT~
pc[8] => ~NO_FANOUT~
pc[9] => ~NO_FANOUT~
pc[10] => ~NO_FANOUT~
pc[11] => ~NO_FANOUT~
pc[12] => ~NO_FANOUT~
pc[13] => ~NO_FANOUT~
pc[14] => ~NO_FANOUT~
pc[15] => ~NO_FANOUT~
pc[16] => ~NO_FANOUT~
pc[17] => ~NO_FANOUT~
pc[18] => ~NO_FANOUT~
pc[19] => ~NO_FANOUT~
pc[20] => ~NO_FANOUT~
pc[21] => ~NO_FANOUT~
pc[22] => ~NO_FANOUT~
pc[23] => ~NO_FANOUT~
pc[24] => ~NO_FANOUT~
pc[25] => ~NO_FANOUT~
pc[26] => ~NO_FANOUT~
pc[27] => ~NO_FANOUT~
pc[28] => ~NO_FANOUT~
pc[29] => ~NO_FANOUT~
pc[30] => ~NO_FANOUT~
pc[31] => ~NO_FANOUT~
InsMemRW => ~NO_FANOUT~
op[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= <GND>
rs[4] <= <GND>
rt[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= <GND>
rt[4] <= <GND>
rd[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
immediate[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
immediate[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
immediate[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
immediate[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
immediate[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
immediate[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
immediate[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE


|CPU|PC:inst7
clk => Address[31]~reg0.CLK
clk => Address[30]~reg0.CLK
clk => Address[29]~reg0.CLK
clk => Address[28]~reg0.CLK
clk => Address[27]~reg0.CLK
clk => Address[26]~reg0.CLK
clk => Address[25]~reg0.CLK
clk => Address[24]~reg0.CLK
clk => Address[23]~reg0.CLK
clk => Address[22]~reg0.CLK
clk => Address[21]~reg0.CLK
clk => Address[20]~reg0.CLK
clk => Address[19]~reg0.CLK
clk => Address[18]~reg0.CLK
clk => Address[17]~reg0.CLK
clk => Address[16]~reg0.CLK
clk => Address[15]~reg0.CLK
clk => Address[14]~reg0.CLK
clk => Address[13]~reg0.CLK
clk => Address[12]~reg0.CLK
clk => Address[11]~reg0.CLK
clk => Address[10]~reg0.CLK
clk => Address[9]~reg0.CLK
clk => Address[8]~reg0.CLK
clk => Address[7]~reg0.CLK
clk => Address[6]~reg0.CLK
clk => Address[5]~reg0.CLK
clk => Address[4]~reg0.CLK
clk => Address[3]~reg0.CLK
clk => Address[2]~reg0.CLK
Reset => Address[31]~reg0.ACLR
Reset => Address[30]~reg0.ACLR
Reset => Address[29]~reg0.ACLR
Reset => Address[28]~reg0.ACLR
Reset => Address[27]~reg0.ACLR
Reset => Address[26]~reg0.ACLR
Reset => Address[25]~reg0.ACLR
Reset => Address[24]~reg0.ACLR
Reset => Address[23]~reg0.ACLR
Reset => Address[22]~reg0.ACLR
Reset => Address[21]~reg0.ACLR
Reset => Address[20]~reg0.ACLR
Reset => Address[19]~reg0.ACLR
Reset => Address[18]~reg0.ACLR
Reset => Address[17]~reg0.ACLR
Reset => Address[16]~reg0.ACLR
Reset => Address[15]~reg0.ACLR
Reset => Address[14]~reg0.ACLR
Reset => Address[13]~reg0.ACLR
Reset => Address[12]~reg0.ACLR
Reset => Address[11]~reg0.ACLR
Reset => Address[10]~reg0.ACLR
Reset => Address[9]~reg0.ACLR
Reset => Address[8]~reg0.ACLR
Reset => Address[7]~reg0.ACLR
Reset => Address[6]~reg0.ACLR
Reset => Address[5]~reg0.ACLR
Reset => Address[4]~reg0.ACLR
Reset => Address[3]~reg0.ACLR
Reset => Address[2]~reg0.ACLR
PCWre => Address[2]~reg0.ENA
PCWre => Address[31]~reg0.ENA
PCWre => Address[30]~reg0.ENA
PCWre => Address[29]~reg0.ENA
PCWre => Address[28]~reg0.ENA
PCWre => Address[27]~reg0.ENA
PCWre => Address[26]~reg0.ENA
PCWre => Address[25]~reg0.ENA
PCWre => Address[24]~reg0.ENA
PCWre => Address[23]~reg0.ENA
PCWre => Address[22]~reg0.ENA
PCWre => Address[21]~reg0.ENA
PCWre => Address[20]~reg0.ENA
PCWre => Address[19]~reg0.ENA
PCWre => Address[18]~reg0.ENA
PCWre => Address[17]~reg0.ENA
PCWre => Address[16]~reg0.ENA
PCWre => Address[15]~reg0.ENA
PCWre => Address[14]~reg0.ENA
PCWre => Address[13]~reg0.ENA
PCWre => Address[12]~reg0.ENA
PCWre => Address[11]~reg0.ENA
PCWre => Address[10]~reg0.ENA
PCWre => Address[9]~reg0.ENA
PCWre => Address[8]~reg0.ENA
PCWre => Address[7]~reg0.ENA
PCWre => Address[6]~reg0.ENA
PCWre => Address[5]~reg0.ENA
PCWre => Address[4]~reg0.ENA
PCWre => Address[3]~reg0.ENA
PCSrc => Address~29.OUTPUTSELECT
PCSrc => Address~28.OUTPUTSELECT
PCSrc => Address~27.OUTPUTSELECT
PCSrc => Address~26.OUTPUTSELECT
PCSrc => Address~25.OUTPUTSELECT
PCSrc => Address~24.OUTPUTSELECT
PCSrc => Address~23.OUTPUTSELECT
PCSrc => Address~22.OUTPUTSELECT
PCSrc => Address~21.OUTPUTSELECT
PCSrc => Address~20.OUTPUTSELECT
PCSrc => Address~19.OUTPUTSELECT
PCSrc => Address~18.OUTPUTSELECT
PCSrc => Address~17.OUTPUTSELECT
PCSrc => Address~16.OUTPUTSELECT
PCSrc => Address~15.OUTPUTSELECT
PCSrc => Address~14.OUTPUTSELECT
PCSrc => Address~13.OUTPUTSELECT
PCSrc => Address~12.OUTPUTSELECT
PCSrc => Address~11.OUTPUTSELECT
PCSrc => Address~10.OUTPUTSELECT
PCSrc => Address~9.OUTPUTSELECT
PCSrc => Address~8.OUTPUTSELECT
PCSrc => Address~7.OUTPUTSELECT
PCSrc => Address~6.OUTPUTSELECT
PCSrc => Address~5.OUTPUTSELECT
PCSrc => Address~4.OUTPUTSELECT
PCSrc => Address~3.OUTPUTSELECT
PCSrc => Address~2.OUTPUTSELECT
PCSrc => Address~1.OUTPUTSELECT
PCSrc => Address~0.OUTPUTSELECT
immediate[0] => Add0.IN60
immediate[1] => Add0.IN59
immediate[2] => Add0.IN58
immediate[3] => Add0.IN57
immediate[4] => Add0.IN56
immediate[5] => Add0.IN55
immediate[6] => Add0.IN54
immediate[7] => Add0.IN53
immediate[8] => Add0.IN52
immediate[9] => Add0.IN51
immediate[10] => Add0.IN50
immediate[11] => Add0.IN49
immediate[12] => Add0.IN48
immediate[13] => Add0.IN47
immediate[14] => Add0.IN46
immediate[15] => Add0.IN45
immediate[16] => Add0.IN44
immediate[17] => Add0.IN43
immediate[18] => Add0.IN42
immediate[19] => Add0.IN41
immediate[20] => Add0.IN40
immediate[21] => Add0.IN39
immediate[22] => Add0.IN38
immediate[23] => Add0.IN37
immediate[24] => Add0.IN36
immediate[25] => Add0.IN35
immediate[26] => Add0.IN34
immediate[27] => Add0.IN33
immediate[28] => Add0.IN32
immediate[29] => Add0.IN31
immediate[30] => ~NO_FANOUT~
immediate[31] => ~NO_FANOUT~
Address[0] <= <GND>
Address[1] <= <GND>
Address[2] <= Address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[3] <= Address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[4] <= Address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[5] <= Address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[6] <= Address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[7] <= Address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[8] <= Address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[9] <= Address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[10] <= Address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[11] <= Address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[12] <= Address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[13] <= Address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[14] <= Address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[15] <= Address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[16] <= Address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[17] <= Address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[18] <= Address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[19] <= Address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[20] <= Address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[21] <= Address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[22] <= Address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[23] <= Address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[24] <= Address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[25] <= Address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[26] <= Address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[27] <= Address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[28] <= Address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[29] <= Address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[30] <= Address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[31] <= Address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|registerFile:inst8
clk => register.data_a[0].CLK
clk => register.data_a[1].CLK
clk => register.data_a[2].CLK
clk => register.data_a[3].CLK
clk => register.data_a[4].CLK
clk => register.data_a[5].CLK
clk => register.data_a[6].CLK
clk => register.data_a[7].CLK
clk => register.data_a[8].CLK
clk => register.data_a[9].CLK
clk => register.data_a[10].CLK
clk => register.data_a[11].CLK
clk => register.data_a[12].CLK
clk => register.data_a[13].CLK
clk => register.data_a[14].CLK
clk => register.data_a[15].CLK
clk => register.data_a[16].CLK
clk => register.data_a[17].CLK
clk => register.data_a[18].CLK
clk => register.data_a[19].CLK
clk => register.data_a[20].CLK
clk => register.data_a[21].CLK
clk => register.data_a[22].CLK
clk => register.data_a[23].CLK
clk => register.data_a[24].CLK
clk => register.data_a[25].CLK
clk => register.data_a[26].CLK
clk => register.data_a[27].CLK
clk => register.data_a[28].CLK
clk => register.data_a[29].CLK
clk => register.data_a[30].CLK
clk => register.data_a[31].CLK
clk => register.waddr_a[0].CLK
clk => register.waddr_a[1].CLK
clk => register.waddr_a[2].CLK
clk => register.waddr_a[3].CLK
clk => register.waddr_a[4].CLK
clk => register.we_a.CLK
clk => register.CLK0
RegWre => always0~0.IN1
RegOut => writeReg[0].OUTPUTSELECT
RegOut => writeReg[1].OUTPUTSELECT
RegOut => writeReg[2].OUTPUTSELECT
RegOut => writeReg[3].OUTPUTSELECT
RegOut => writeReg[4].OUTPUTSELECT
rs[0] => register.RADDR
rs[1] => register.RADDR1
rs[2] => register.RADDR2
rs[3] => register.RADDR3
rs[4] => register.RADDR4
rt[0] => writeReg[0].DATAA
rt[0] => register.PORTBRADDR
rt[1] => writeReg[1].DATAA
rt[1] => register.PORTBRADDR1
rt[2] => writeReg[2].DATAA
rt[2] => register.PORTBRADDR2
rt[3] => writeReg[3].DATAA
rt[3] => register.PORTBRADDR3
rt[4] => writeReg[4].DATAA
rt[4] => register.PORTBRADDR4
rd[0] => writeReg[0].DATAB
rd[1] => writeReg[1].DATAB
rd[2] => writeReg[2].DATAB
rd[3] => writeReg[3].DATAB
rd[4] => writeReg[4].DATAB
ALUM2Reg => writeData[0].OUTPUTSELECT
ALUM2Reg => writeData[1].OUTPUTSELECT
ALUM2Reg => writeData[2].OUTPUTSELECT
ALUM2Reg => writeData[3].OUTPUTSELECT
ALUM2Reg => writeData[4].OUTPUTSELECT
ALUM2Reg => writeData[5].OUTPUTSELECT
ALUM2Reg => writeData[6].OUTPUTSELECT
ALUM2Reg => writeData[7].OUTPUTSELECT
ALUM2Reg => writeData[8].OUTPUTSELECT
ALUM2Reg => writeData[9].OUTPUTSELECT
ALUM2Reg => writeData[10].OUTPUTSELECT
ALUM2Reg => writeData[11].OUTPUTSELECT
ALUM2Reg => writeData[12].OUTPUTSELECT
ALUM2Reg => writeData[13].OUTPUTSELECT
ALUM2Reg => writeData[14].OUTPUTSELECT
ALUM2Reg => writeData[15].OUTPUTSELECT
ALUM2Reg => writeData[16].OUTPUTSELECT
ALUM2Reg => writeData[17].OUTPUTSELECT
ALUM2Reg => writeData[18].OUTPUTSELECT
ALUM2Reg => writeData[19].OUTPUTSELECT
ALUM2Reg => writeData[20].OUTPUTSELECT
ALUM2Reg => writeData[21].OUTPUTSELECT
ALUM2Reg => writeData[22].OUTPUTSELECT
ALUM2Reg => writeData[23].OUTPUTSELECT
ALUM2Reg => writeData[24].OUTPUTSELECT
ALUM2Reg => writeData[25].OUTPUTSELECT
ALUM2Reg => writeData[26].OUTPUTSELECT
ALUM2Reg => writeData[27].OUTPUTSELECT
ALUM2Reg => writeData[28].OUTPUTSELECT
ALUM2Reg => writeData[29].OUTPUTSELECT
ALUM2Reg => writeData[30].OUTPUTSELECT
ALUM2Reg => writeData[31].OUTPUTSELECT
dataFromALU[0] => writeData[0].DATAA
dataFromALU[1] => writeData[1].DATAA
dataFromALU[2] => writeData[2].DATAA
dataFromALU[3] => writeData[3].DATAA
dataFromALU[4] => writeData[4].DATAA
dataFromALU[5] => writeData[5].DATAA
dataFromALU[6] => writeData[6].DATAA
dataFromALU[7] => writeData[7].DATAA
dataFromALU[8] => writeData[8].DATAA
dataFromALU[9] => writeData[9].DATAA
dataFromALU[10] => writeData[10].DATAA
dataFromALU[11] => writeData[11].DATAA
dataFromALU[12] => writeData[12].DATAA
dataFromALU[13] => writeData[13].DATAA
dataFromALU[14] => writeData[14].DATAA
dataFromALU[15] => writeData[15].DATAA
dataFromALU[16] => writeData[16].DATAA
dataFromALU[17] => writeData[17].DATAA
dataFromALU[18] => writeData[18].DATAA
dataFromALU[19] => writeData[19].DATAA
dataFromALU[20] => writeData[20].DATAA
dataFromALU[21] => writeData[21].DATAA
dataFromALU[22] => writeData[22].DATAA
dataFromALU[23] => writeData[23].DATAA
dataFromALU[24] => writeData[24].DATAA
dataFromALU[25] => writeData[25].DATAA
dataFromALU[26] => writeData[26].DATAA
dataFromALU[27] => writeData[27].DATAA
dataFromALU[28] => writeData[28].DATAA
dataFromALU[29] => writeData[29].DATAA
dataFromALU[30] => writeData[30].DATAA
dataFromALU[31] => writeData[31].DATAA
dataFromRW[0] => writeData[0].DATAB
dataFromRW[1] => writeData[1].DATAB
dataFromRW[2] => writeData[2].DATAB
dataFromRW[3] => writeData[3].DATAB
dataFromRW[4] => writeData[4].DATAB
dataFromRW[5] => writeData[5].DATAB
dataFromRW[6] => writeData[6].DATAB
dataFromRW[7] => writeData[7].DATAB
dataFromRW[8] => writeData[8].DATAB
dataFromRW[9] => writeData[9].DATAB
dataFromRW[10] => writeData[10].DATAB
dataFromRW[11] => writeData[11].DATAB
dataFromRW[12] => writeData[12].DATAB
dataFromRW[13] => writeData[13].DATAB
dataFromRW[14] => writeData[14].DATAB
dataFromRW[15] => writeData[15].DATAB
dataFromRW[16] => writeData[16].DATAB
dataFromRW[17] => writeData[17].DATAB
dataFromRW[18] => writeData[18].DATAB
dataFromRW[19] => writeData[19].DATAB
dataFromRW[20] => writeData[20].DATAB
dataFromRW[21] => writeData[21].DATAB
dataFromRW[22] => writeData[22].DATAB
dataFromRW[23] => writeData[23].DATAB
dataFromRW[24] => writeData[24].DATAB
dataFromRW[25] => writeData[25].DATAB
dataFromRW[26] => writeData[26].DATAB
dataFromRW[27] => writeData[27].DATAB
dataFromRW[28] => writeData[28].DATAB
dataFromRW[29] => writeData[29].DATAB
dataFromRW[30] => writeData[30].DATAB
dataFromRW[31] => writeData[31].DATAB
Data1[0] <= register.DATAOUT
Data1[1] <= register.DATAOUT1
Data1[2] <= register.DATAOUT2
Data1[3] <= register.DATAOUT3
Data1[4] <= register.DATAOUT4
Data1[5] <= register.DATAOUT5
Data1[6] <= register.DATAOUT6
Data1[7] <= register.DATAOUT7
Data1[8] <= register.DATAOUT8
Data1[9] <= register.DATAOUT9
Data1[10] <= register.DATAOUT10
Data1[11] <= register.DATAOUT11
Data1[12] <= register.DATAOUT12
Data1[13] <= register.DATAOUT13
Data1[14] <= register.DATAOUT14
Data1[15] <= register.DATAOUT15
Data1[16] <= register.DATAOUT16
Data1[17] <= register.DATAOUT17
Data1[18] <= register.DATAOUT18
Data1[19] <= register.DATAOUT19
Data1[20] <= register.DATAOUT20
Data1[21] <= register.DATAOUT21
Data1[22] <= register.DATAOUT22
Data1[23] <= register.DATAOUT23
Data1[24] <= register.DATAOUT24
Data1[25] <= register.DATAOUT25
Data1[26] <= register.DATAOUT26
Data1[27] <= register.DATAOUT27
Data1[28] <= register.DATAOUT28
Data1[29] <= register.DATAOUT29
Data1[30] <= register.DATAOUT30
Data1[31] <= register.DATAOUT31
Data2[0] <= register.PORTBDATAOUT
Data2[1] <= register.PORTBDATAOUT1
Data2[2] <= register.PORTBDATAOUT2
Data2[3] <= register.PORTBDATAOUT3
Data2[4] <= register.PORTBDATAOUT4
Data2[5] <= register.PORTBDATAOUT5
Data2[6] <= register.PORTBDATAOUT6
Data2[7] <= register.PORTBDATAOUT7
Data2[8] <= register.PORTBDATAOUT8
Data2[9] <= register.PORTBDATAOUT9
Data2[10] <= register.PORTBDATAOUT10
Data2[11] <= register.PORTBDATAOUT11
Data2[12] <= register.PORTBDATAOUT12
Data2[13] <= register.PORTBDATAOUT13
Data2[14] <= register.PORTBDATAOUT14
Data2[15] <= register.PORTBDATAOUT15
Data2[16] <= register.PORTBDATAOUT16
Data2[17] <= register.PORTBDATAOUT17
Data2[18] <= register.PORTBDATAOUT18
Data2[19] <= register.PORTBDATAOUT19
Data2[20] <= register.PORTBDATAOUT20
Data2[21] <= register.PORTBDATAOUT21
Data2[22] <= register.PORTBDATAOUT22
Data2[23] <= register.PORTBDATAOUT23
Data2[24] <= register.PORTBDATAOUT24
Data2[25] <= register.PORTBDATAOUT25
Data2[26] <= register.PORTBDATAOUT26
Data2[27] <= register.PORTBDATAOUT27
Data2[28] <= register.PORTBDATAOUT28
Data2[29] <= register.PORTBDATAOUT29
Data2[30] <= register.PORTBDATAOUT30
Data2[31] <= register.PORTBDATAOUT31


|CPU|dataMemory:inst5
DAddr[0] => memory.RADDR
DAddr[0] => memory.WADDR
DAddr[1] => memory.RADDR1
DAddr[1] => memory.WADDR1
DAddr[2] => memory.RADDR2
DAddr[2] => memory.WADDR2
DAddr[3] => memory.RADDR3
DAddr[3] => memory.WADDR3
DAddr[4] => memory.RADDR4
DAddr[4] => memory.WADDR4
DAddr[5] => ~NO_FANOUT~
DAddr[6] => ~NO_FANOUT~
DAddr[7] => ~NO_FANOUT~
DAddr[8] => ~NO_FANOUT~
DAddr[9] => ~NO_FANOUT~
DAddr[10] => ~NO_FANOUT~
DAddr[11] => ~NO_FANOUT~
DAddr[12] => ~NO_FANOUT~
DAddr[13] => ~NO_FANOUT~
DAddr[14] => ~NO_FANOUT~
DAddr[15] => ~NO_FANOUT~
DAddr[16] => ~NO_FANOUT~
DAddr[17] => ~NO_FANOUT~
DAddr[18] => ~NO_FANOUT~
DAddr[19] => ~NO_FANOUT~
DAddr[20] => ~NO_FANOUT~
DAddr[21] => ~NO_FANOUT~
DAddr[22] => ~NO_FANOUT~
DAddr[23] => ~NO_FANOUT~
DAddr[24] => ~NO_FANOUT~
DAddr[25] => ~NO_FANOUT~
DAddr[26] => ~NO_FANOUT~
DAddr[27] => ~NO_FANOUT~
DAddr[28] => ~NO_FANOUT~
DAddr[29] => ~NO_FANOUT~
DAddr[30] => ~NO_FANOUT~
DAddr[31] => ~NO_FANOUT~
DataIn[0] => memory.DATAIN
DataIn[1] => memory.DATAIN1
DataIn[2] => memory.DATAIN2
DataIn[3] => memory.DATAIN3
DataIn[4] => memory.DATAIN4
DataIn[5] => memory.DATAIN5
DataIn[6] => memory.DATAIN6
DataIn[7] => memory.DATAIN7
DataIn[8] => memory.DATAIN8
DataIn[9] => memory.DATAIN9
DataIn[10] => memory.DATAIN10
DataIn[11] => memory.DATAIN11
DataIn[12] => memory.DATAIN12
DataIn[13] => memory.DATAIN13
DataIn[14] => memory.DATAIN14
DataIn[15] => memory.DATAIN15
DataIn[16] => memory.DATAIN16
DataIn[17] => memory.DATAIN17
DataIn[18] => memory.DATAIN18
DataIn[19] => memory.DATAIN19
DataIn[20] => memory.DATAIN20
DataIn[21] => memory.DATAIN21
DataIn[22] => memory.DATAIN22
DataIn[23] => memory.DATAIN23
DataIn[24] => memory.DATAIN24
DataIn[25] => memory.DATAIN25
DataIn[26] => memory.DATAIN26
DataIn[27] => memory.DATAIN27
DataIn[28] => memory.DATAIN28
DataIn[29] => memory.DATAIN29
DataIn[30] => memory.DATAIN30
DataIn[31] => memory.DATAIN31
DataMemRW => DataOut[31]$latch.LATCH_ENABLE
DataMemRW => DataOut[30]$latch.LATCH_ENABLE
DataMemRW => DataOut[29]$latch.LATCH_ENABLE
DataMemRW => DataOut[28]$latch.LATCH_ENABLE
DataMemRW => DataOut[27]$latch.LATCH_ENABLE
DataMemRW => DataOut[26]$latch.LATCH_ENABLE
DataMemRW => DataOut[25]$latch.LATCH_ENABLE
DataMemRW => DataOut[24]$latch.LATCH_ENABLE
DataMemRW => DataOut[23]$latch.LATCH_ENABLE
DataMemRW => DataOut[22]$latch.LATCH_ENABLE
DataMemRW => DataOut[21]$latch.LATCH_ENABLE
DataMemRW => DataOut[20]$latch.LATCH_ENABLE
DataMemRW => DataOut[19]$latch.LATCH_ENABLE
DataMemRW => DataOut[18]$latch.LATCH_ENABLE
DataMemRW => DataOut[17]$latch.LATCH_ENABLE
DataMemRW => DataOut[16]$latch.LATCH_ENABLE
DataMemRW => DataOut[15]$latch.LATCH_ENABLE
DataMemRW => DataOut[14]$latch.LATCH_ENABLE
DataMemRW => DataOut[13]$latch.LATCH_ENABLE
DataMemRW => DataOut[12]$latch.LATCH_ENABLE
DataMemRW => DataOut[11]$latch.LATCH_ENABLE
DataMemRW => DataOut[10]$latch.LATCH_ENABLE
DataMemRW => DataOut[9]$latch.LATCH_ENABLE
DataMemRW => DataOut[8]$latch.LATCH_ENABLE
DataMemRW => DataOut[7]$latch.LATCH_ENABLE
DataMemRW => DataOut[6]$latch.LATCH_ENABLE
DataMemRW => DataOut[5]$latch.LATCH_ENABLE
DataMemRW => DataOut[4]$latch.LATCH_ENABLE
DataMemRW => DataOut[3]$latch.LATCH_ENABLE
DataMemRW => DataOut[2]$latch.LATCH_ENABLE
DataMemRW => DataOut[1]$latch.LATCH_ENABLE
DataMemRW => DataOut[0]$latch.LATCH_ENABLE
DataMemRW => memory.WE
DataOut[0] <= DataOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


