Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Fri Feb 28 19:54:00 2020
| Host         : caplab10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -pb Nexys4fpga_timing_summary_routed.pb -rpx Nexys4fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1246 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.242       -4.521                     55                 2465        0.080        0.000                      0                 2465        1.773        0.000                       0                  1252  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_220_clk_wiz_0     {0.000 2.273}        4.545           220.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_220_clk_wiz_0_1   {0.000 2.273}        4.545           220.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_220_clk_wiz_0          -0.242       -4.521                     55                 2465        0.144        0.000                      0                 2465        1.773        0.000                       0                  1248  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_220_clk_wiz_0_1        -0.242       -4.480                     55                 2465        0.144        0.000                      0                 2465        1.773        0.000                       0                  1248  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_220_clk_wiz_0_1  clk_220_clk_wiz_0         -0.242       -4.521                     55                 2465        0.080        0.000                      0                 2465  
clk_220_clk_wiz_0    clk_220_clk_wiz_0_1       -0.242       -4.521                     55                 2465        0.080        0.000                      0                 2465  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0
  To Clock:  clk_220_clk_wiz_0

Setup :           55  Failing Endpoints,  Worst Slack       -0.242ns,  Total Violation       -4.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.555ns (32.871%)  route 3.176ns (67.129%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 3.128 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.721    -0.819    CTL/JA_OBUF[0]
    SLICE_X6Y88          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.858     0.557    CTL/sel[6]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.681 r  CTL/leds[0]_i_3/O
                         net (fo=3, routed)           1.067     1.748    CTL/leds[0]_i_3_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     1.872 r  CTL/bin_reg[15]_i_17/O
                         net (fo=29, routed)          0.770     2.642    CTL/bin_reg[15]_i_17_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     2.766 r  CTL/bin_reg[12]_i_6/O
                         net (fo=1, routed)           0.000     2.766    CTL/bin_reg[12]_i_6_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.245     3.011 r  CTL/bin_reg_reg[12]_i_3/O
                         net (fo=1, routed)           0.000     3.011    CTL/bin_reg_reg[12]_i_3_n_0
    SLICE_X4Y92          MUXF8 (Prop_muxf8_I0_O)      0.104     3.115 r  CTL/bin_reg_reg[12]_i_2/O
                         net (fo=1, routed)           0.481     3.596    CTL/OUTMUX/operands__239[12]
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.316     3.912 r  CTL/bin_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     3.912    OUTMUX/BINBCD/result_reg[15][12]
    SLICE_X4Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.603     3.128    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]/C
                         clock pessimism              0.576     3.705    
                         clock uncertainty           -0.064     3.641    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.029     3.670    OUTMUX/BINBCD/bin_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][15]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][15]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][1]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][1]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][5]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][5]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][8]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][8]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][9]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][9]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 inputs_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.912ns (40.074%)  route 2.859ns (59.926%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 3.123 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.628    -0.912    JA_OBUF[4]
    SLICE_X8Y76          FDRE                                         r  inputs_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  inputs_reg[0][3]/Q
                         net (fo=5, routed)           0.932     0.538    OUTMUX/inputs_reg[0][15][3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     0.662 r  OUTMUX/cnvt_ff16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.662    OUTMUX/cnvt_ff16_carry_i_3_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.195 r  OUTMUX/cnvt_ff16_carry/CO[3]
                         net (fo=1, routed)           0.000     1.195    OUTMUX/cnvt_ff16_carry_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.352 r  OUTMUX/cnvt_ff16_carry__0/CO[1]
                         net (fo=1, routed)           0.982     2.335    OUTMUX/cnvt_ff16
    SLICE_X7Y85          LUT4 (Prop_lut4_I2_O)        0.332     2.667 r  OUTMUX/cnvt_ff_i_4/O
                         net (fo=1, routed)           0.796     3.463    OUTMUX/cnvt_ff_i_4_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I2_O)        0.124     3.587 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.149     3.736    OUTMUX/cnvt
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.124     3.860 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     3.860    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.598     3.123    OUTMUX/JA_OBUF[0]
    SLICE_X7Y86          FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.559     3.683    
                         clock uncertainty           -0.064     3.619    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.031     3.650    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          3.650    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.828ns (19.001%)  route 3.530ns (80.999%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 3.116 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y89          FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           1.076     0.714    CTL/sel[4]
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     0.838 f  CTL/leds[0]_i_4/O
                         net (fo=3, routed)           0.698     1.536    CTL/leds[0]_i_4_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.660 f  CTL/leds[0]_i_1/O
                         net (fo=27, routed)          0.891     2.551    CTL/leds_reg[4][0]
    SLICE_X8Y85          LUT4 (Prop_lut4_I1_O)        0.124     2.675 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.865     3.540    inputs_reg[4]__0
    SLICE_X0Y77          FDRE                                         r  inputs_reg[4][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.591     3.116    JA_OBUF[4]
    SLICE_X0Y77          FDRE                                         r  inputs_reg[4][12]/C
                         clock pessimism              0.559     3.676    
                         clock uncertainty           -0.064     3.612    
    SLICE_X0Y77          FDRE (Setup_fdre_C_CE)      -0.205     3.407    inputs_reg[4][12]
  -------------------------------------------------------------------
                         required time                          3.407    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.548ns (33.522%)  route 3.070ns (66.478%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 3.127 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.721    -0.819    CTL/JA_OBUF[0]
    SLICE_X6Y88          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.858     0.557    CTL/sel[6]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.681 r  CTL/leds[0]_i_3/O
                         net (fo=3, routed)           1.067     1.748    CTL/leds[0]_i_3_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     1.872 r  CTL/bin_reg[15]_i_17/O
                         net (fo=29, routed)          0.725     2.597    CTL/bin_reg[15]_i_17_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124     2.721 r  CTL/bin_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.721    CTL/bin_reg[11]_i_5_n_0
    SLICE_X5Y90          MUXF7 (Prop_muxf7_I0_O)      0.238     2.959 r  CTL/bin_reg_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     2.959    CTL/bin_reg_reg[11]_i_3_n_0
    SLICE_X5Y90          MUXF8 (Prop_muxf8_I0_O)      0.104     3.063 r  CTL/bin_reg_reg[11]_i_2/O
                         net (fo=1, routed)           0.420     3.483    CTL/OUTMUX/operands__239[11]
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.316     3.799 r  CTL/bin_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.799    OUTMUX/BINBCD/result_reg[15][11]
    SLICE_X4Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.602     3.127    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[11]/C
                         clock pessimism              0.576     3.704    
                         clock uncertainty           -0.064     3.640    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.032     3.672    OUTMUX/BINBCD/bin_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          3.672    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.555ns (33.784%)  route 3.048ns (66.216%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.721    -0.819    CTL/JA_OBUF[0]
    SLICE_X6Y88          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.858     0.557    CTL/sel[6]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.681 r  CTL/leds[0]_i_3/O
                         net (fo=3, routed)           1.067     1.748    CTL/leds[0]_i_3_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     1.872 r  CTL/bin_reg[15]_i_17/O
                         net (fo=29, routed)          0.824     2.696    CTL/bin_reg[15]_i_17_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     2.820 r  CTL/bin_reg[13]_i_6/O
                         net (fo=1, routed)           0.000     2.820    CTL/bin_reg[13]_i_6_n_0
    SLICE_X0Y93          MUXF7 (Prop_muxf7_I1_O)      0.245     3.065 r  CTL/bin_reg_reg[13]_i_3/O
                         net (fo=1, routed)           0.000     3.065    CTL/bin_reg_reg[13]_i_3_n_0
    SLICE_X0Y93          MUXF8 (Prop_muxf8_I0_O)      0.104     3.169 r  CTL/bin_reg_reg[13]_i_2/O
                         net (fo=1, routed)           0.299     3.468    CTL/OUTMUX/operands__239[13]
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.316     3.784 r  CTL/bin_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     3.784    OUTMUX/BINBCD/result_reg[15][13]
    SLICE_X1Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.605     3.130    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X1Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]/C
                         clock pessimism              0.559     3.690    
                         clock uncertainty           -0.064     3.626    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.031     3.657    OUTMUX/BINBCD/bin_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          3.657    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                 -0.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.667%)  route 0.116ns (38.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X5Y70          FDRE                                         r  DB/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.314    DB/shift_pb2[3]
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.045    -0.269 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    DB/pbtn_db[2]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.866    -0.807    DB/clk_220
    SLICE_X2Y70          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.120    -0.412    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SSB/Digit5/seg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.605    -0.559    SSB/Digit5/JA_OBUF[0]
    SLICE_X3Y98          FDRE                                         r  SSB/Digit5/seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/Digit5/seg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.362    SSB/Digit7/seg_reg[6]_1[0]
    SLICE_X2Y98          LUT6 (Prop_lut6_I3_O)        0.045    -0.317 r  SSB/Digit7/seg[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.317    SSB/Digit3/seg_reg[0]_0
    SLICE_X2Y98          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.253 r  SSB/Digit3/seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    SSB/Digit3_n_6
    SLICE_X2Y98          FDRE                                         r  SSB/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.878    -0.795    SSB/JA_OBUF[1]
    SLICE_X2Y98          FDRE                                         r  SSB/seg_reg[0]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.134    -0.412    SSB/seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DB/shift_swtch2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_swtch2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.163%)  route 0.129ns (47.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X1Y72          FDRE                                         r  DB/shift_swtch2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch2_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.300    DB/shift_swtch2[0]
    SLICE_X4Y72          FDRE                                         r  DB/shift_swtch2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.861    -0.812    DB/clk_220
    SLICE_X4Y72          FDRE                                         r  DB/shift_swtch2_reg[1]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.078    -0.459    DB/shift_swtch2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.348    SSB/Digit0_n_0
    SLICE_X2Y110         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X2Y110         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.060    -0.508    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inputs_reg[10][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[10][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.664%)  route 0.122ns (46.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.572    -0.592    JA_OBUF[4]
    SLICE_X15Y87         FDRE                                         r  inputs_reg[10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  inputs_reg[10][11]/Q
                         net (fo=5, routed)           0.122    -0.330    OUTMUX/inputs_reg[10][15][11]
    SLICE_X12Y86         FDRE                                         r  OUTMUX/operands_dly_reg[10][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X12Y86         FDRE                                         r  OUTMUX/operands_dly_reg[10][11]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.076    -0.502    OUTMUX/operands_dly_reg[10][11]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.593    -0.571    DB/clk_220
    SLICE_X5Y71          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.334    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X7Y71          LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    DB/swtch_db[10]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.862    -0.811    DB/clk_220
    SLICE_X7Y71          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.091    -0.466    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.242%)  route 0.123ns (39.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X5Y70          FDRE                                         r  DB/shift_swtch11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.307    DB/shift_swtch11[0]
    SLICE_X3Y70          LUT5 (Prop_lut5_I3_O)        0.045    -0.262 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    DB/swtch_db[11]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.866    -0.807    DB/clk_220
    SLICE_X3Y70          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.091    -0.441    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/result_dly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.500%)  route 0.128ns (47.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.602    -0.562    JA_OBUF[4]
    SLICE_X5Y91          FDRE                                         r  result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  result_reg[5]/Q
                         net (fo=3, routed)           0.128    -0.294    OUTMUX/result_reg[15][5]
    SLICE_X7Y91          FDRE                                         r  OUTMUX/result_dly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.873    -0.800    OUTMUX/JA_OBUF[0]
    SLICE_X7Y91          FDRE                                         r  OUTMUX/result_dly_reg[5]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.071    -0.475    OUTMUX/result_dly_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_swtch11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X5Y70          FDRE                                         r  DB/shift_swtch11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[0]/Q
                         net (fo=2, routed)           0.130    -0.299    DB/shift_swtch11[0]
    SLICE_X4Y70          FDRE                                         r  DB/shift_swtch11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.863    -0.810    DB/clk_220
    SLICE_X4Y70          FDRE                                         r  DB/shift_swtch11_reg[1]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.075    -0.482    DB/shift_swtch11_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.268%)  route 0.157ns (52.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.603    -0.561    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X1Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/BINBCD/bin_reg_reg[18]/Q
                         net (fo=1, routed)           0.157    -0.263    OUTMUX/BINBCD/bin_reg[18]
    SLICE_X5Y92          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.873    -0.800    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y92          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[19]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.072    -0.453    OUTMUX/BINBCD/bin_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_220_clk_wiz_0
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.545       2.390      BUFGCTRL_X0Y16   generated_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         4.545       3.296      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y74      DB/db_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X3Y72      DB/db_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y74      DB/db_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X3Y72      DB/db_count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y73      DB/db_count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y73      DB/db_count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X3Y72      DB/db_count_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y73      DB/db_count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.545       208.815    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y73      DB/db_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y73      DB/db_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y73      DB/db_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y75      DB/db_count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y75      DB/db_count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y75      DB/db_count_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y74      DB/shift_swtch7_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X7Y88      OUTMUX/BINBCD/dat_bcd_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X7Y88      OUTMUX/BINBCD/dat_bcd_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y88      OUTMUX/BINBCD/dat_bcd_o_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y74      DB/db_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y72      DB/db_count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y72      DB/db_count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y74      DB/db_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y72      DB/db_count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y72      DB/db_count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y73      DB/db_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y73      DB/db_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y72      DB/db_count_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y72      DB/db_count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0_1
  To Clock:  clk_220_clk_wiz_0_1

Setup :           55  Failing Endpoints,  Worst Slack       -0.242ns,  Total Violation       -4.480ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.555ns (32.871%)  route 3.176ns (67.129%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 3.128 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.721    -0.819    CTL/JA_OBUF[0]
    SLICE_X6Y88          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.858     0.557    CTL/sel[6]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.681 r  CTL/leds[0]_i_3/O
                         net (fo=3, routed)           1.067     1.748    CTL/leds[0]_i_3_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     1.872 r  CTL/bin_reg[15]_i_17/O
                         net (fo=29, routed)          0.770     2.642    CTL/bin_reg[15]_i_17_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     2.766 r  CTL/bin_reg[12]_i_6/O
                         net (fo=1, routed)           0.000     2.766    CTL/bin_reg[12]_i_6_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.245     3.011 r  CTL/bin_reg_reg[12]_i_3/O
                         net (fo=1, routed)           0.000     3.011    CTL/bin_reg_reg[12]_i_3_n_0
    SLICE_X4Y92          MUXF8 (Prop_muxf8_I0_O)      0.104     3.115 r  CTL/bin_reg_reg[12]_i_2/O
                         net (fo=1, routed)           0.481     3.596    CTL/OUTMUX/operands__239[12]
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.316     3.912 r  CTL/bin_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     3.912    OUTMUX/BINBCD/result_reg[15][12]
    SLICE_X4Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.603     3.128    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]/C
                         clock pessimism              0.576     3.705    
                         clock uncertainty           -0.063     3.641    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.029     3.670    OUTMUX/BINBCD/bin_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][15]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.063     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][15]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][1]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.063     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][1]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][5]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.063     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][5]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][8]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.063     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][8]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][9]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.063     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][9]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.209ns  (required time - arrival time)
  Source:                 inputs_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.912ns (40.074%)  route 2.859ns (59.926%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 3.123 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.628    -0.912    JA_OBUF[4]
    SLICE_X8Y76          FDRE                                         r  inputs_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  inputs_reg[0][3]/Q
                         net (fo=5, routed)           0.932     0.538    OUTMUX/inputs_reg[0][15][3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     0.662 r  OUTMUX/cnvt_ff16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.662    OUTMUX/cnvt_ff16_carry_i_3_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.195 r  OUTMUX/cnvt_ff16_carry/CO[3]
                         net (fo=1, routed)           0.000     1.195    OUTMUX/cnvt_ff16_carry_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.352 r  OUTMUX/cnvt_ff16_carry__0/CO[1]
                         net (fo=1, routed)           0.982     2.335    OUTMUX/cnvt_ff16
    SLICE_X7Y85          LUT4 (Prop_lut4_I2_O)        0.332     2.667 r  OUTMUX/cnvt_ff_i_4/O
                         net (fo=1, routed)           0.796     3.463    OUTMUX/cnvt_ff_i_4_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I2_O)        0.124     3.587 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.149     3.736    OUTMUX/cnvt
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.124     3.860 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     3.860    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.598     3.123    OUTMUX/JA_OBUF[0]
    SLICE_X7Y86          FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.559     3.683    
                         clock uncertainty           -0.063     3.619    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.031     3.650    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          3.650    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.828ns (19.001%)  route 3.530ns (80.999%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 3.116 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y89          FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           1.076     0.714    CTL/sel[4]
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     0.838 f  CTL/leds[0]_i_4/O
                         net (fo=3, routed)           0.698     1.536    CTL/leds[0]_i_4_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.660 f  CTL/leds[0]_i_1/O
                         net (fo=27, routed)          0.891     2.551    CTL/leds_reg[4][0]
    SLICE_X8Y85          LUT4 (Prop_lut4_I1_O)        0.124     2.675 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.865     3.540    inputs_reg[4]__0
    SLICE_X0Y77          FDRE                                         r  inputs_reg[4][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.591     3.116    JA_OBUF[4]
    SLICE_X0Y77          FDRE                                         r  inputs_reg[4][12]/C
                         clock pessimism              0.559     3.676    
                         clock uncertainty           -0.063     3.612    
    SLICE_X0Y77          FDRE (Setup_fdre_C_CE)      -0.205     3.407    inputs_reg[4][12]
  -------------------------------------------------------------------
                         required time                          3.407    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.548ns (33.522%)  route 3.070ns (66.478%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 3.127 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.721    -0.819    CTL/JA_OBUF[0]
    SLICE_X6Y88          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.858     0.557    CTL/sel[6]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.681 r  CTL/leds[0]_i_3/O
                         net (fo=3, routed)           1.067     1.748    CTL/leds[0]_i_3_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     1.872 r  CTL/bin_reg[15]_i_17/O
                         net (fo=29, routed)          0.725     2.597    CTL/bin_reg[15]_i_17_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124     2.721 r  CTL/bin_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.721    CTL/bin_reg[11]_i_5_n_0
    SLICE_X5Y90          MUXF7 (Prop_muxf7_I0_O)      0.238     2.959 r  CTL/bin_reg_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     2.959    CTL/bin_reg_reg[11]_i_3_n_0
    SLICE_X5Y90          MUXF8 (Prop_muxf8_I0_O)      0.104     3.063 r  CTL/bin_reg_reg[11]_i_2/O
                         net (fo=1, routed)           0.420     3.483    CTL/OUTMUX/operands__239[11]
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.316     3.799 r  CTL/bin_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.799    OUTMUX/BINBCD/result_reg[15][11]
    SLICE_X4Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.602     3.127    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[11]/C
                         clock pessimism              0.576     3.704    
                         clock uncertainty           -0.063     3.640    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.032     3.672    OUTMUX/BINBCD/bin_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          3.672    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.555ns (33.784%)  route 3.048ns (66.216%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.721    -0.819    CTL/JA_OBUF[0]
    SLICE_X6Y88          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.858     0.557    CTL/sel[6]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.681 r  CTL/leds[0]_i_3/O
                         net (fo=3, routed)           1.067     1.748    CTL/leds[0]_i_3_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     1.872 r  CTL/bin_reg[15]_i_17/O
                         net (fo=29, routed)          0.824     2.696    CTL/bin_reg[15]_i_17_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     2.820 r  CTL/bin_reg[13]_i_6/O
                         net (fo=1, routed)           0.000     2.820    CTL/bin_reg[13]_i_6_n_0
    SLICE_X0Y93          MUXF7 (Prop_muxf7_I1_O)      0.245     3.065 r  CTL/bin_reg_reg[13]_i_3/O
                         net (fo=1, routed)           0.000     3.065    CTL/bin_reg_reg[13]_i_3_n_0
    SLICE_X0Y93          MUXF8 (Prop_muxf8_I0_O)      0.104     3.169 r  CTL/bin_reg_reg[13]_i_2/O
                         net (fo=1, routed)           0.299     3.468    CTL/OUTMUX/operands__239[13]
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.316     3.784 r  CTL/bin_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     3.784    OUTMUX/BINBCD/result_reg[15][13]
    SLICE_X1Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.605     3.130    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X1Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]/C
                         clock pessimism              0.559     3.690    
                         clock uncertainty           -0.063     3.626    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.031     3.657    OUTMUX/BINBCD/bin_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          3.657    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                 -0.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.667%)  route 0.116ns (38.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X5Y70          FDRE                                         r  DB/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.314    DB/shift_pb2[3]
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.045    -0.269 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    DB/pbtn_db[2]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.866    -0.807    DB/clk_220
    SLICE_X2Y70          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.120    -0.412    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SSB/Digit5/seg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.605    -0.559    SSB/Digit5/JA_OBUF[0]
    SLICE_X3Y98          FDRE                                         r  SSB/Digit5/seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/Digit5/seg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.362    SSB/Digit7/seg_reg[6]_1[0]
    SLICE_X2Y98          LUT6 (Prop_lut6_I3_O)        0.045    -0.317 r  SSB/Digit7/seg[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.317    SSB/Digit3/seg_reg[0]_0
    SLICE_X2Y98          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.253 r  SSB/Digit3/seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    SSB/Digit3_n_6
    SLICE_X2Y98          FDRE                                         r  SSB/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.878    -0.795    SSB/JA_OBUF[1]
    SLICE_X2Y98          FDRE                                         r  SSB/seg_reg[0]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.134    -0.412    SSB/seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DB/shift_swtch2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_swtch2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.163%)  route 0.129ns (47.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X1Y72          FDRE                                         r  DB/shift_swtch2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch2_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.300    DB/shift_swtch2[0]
    SLICE_X4Y72          FDRE                                         r  DB/shift_swtch2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.861    -0.812    DB/clk_220
    SLICE_X4Y72          FDRE                                         r  DB/shift_swtch2_reg[1]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.078    -0.459    DB/shift_swtch2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.348    SSB/Digit0_n_0
    SLICE_X2Y110         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X2Y110         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.060    -0.508    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inputs_reg[10][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[10][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.664%)  route 0.122ns (46.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.572    -0.592    JA_OBUF[4]
    SLICE_X15Y87         FDRE                                         r  inputs_reg[10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  inputs_reg[10][11]/Q
                         net (fo=5, routed)           0.122    -0.330    OUTMUX/inputs_reg[10][15][11]
    SLICE_X12Y86         FDRE                                         r  OUTMUX/operands_dly_reg[10][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X12Y86         FDRE                                         r  OUTMUX/operands_dly_reg[10][11]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.076    -0.502    OUTMUX/operands_dly_reg[10][11]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.593    -0.571    DB/clk_220
    SLICE_X5Y71          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.334    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X7Y71          LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    DB/swtch_db[10]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.862    -0.811    DB/clk_220
    SLICE_X7Y71          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.091    -0.466    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.242%)  route 0.123ns (39.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X5Y70          FDRE                                         r  DB/shift_swtch11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.307    DB/shift_swtch11[0]
    SLICE_X3Y70          LUT5 (Prop_lut5_I3_O)        0.045    -0.262 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    DB/swtch_db[11]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.866    -0.807    DB/clk_220
    SLICE_X3Y70          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.091    -0.441    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/result_dly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.500%)  route 0.128ns (47.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.602    -0.562    JA_OBUF[4]
    SLICE_X5Y91          FDRE                                         r  result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  result_reg[5]/Q
                         net (fo=3, routed)           0.128    -0.294    OUTMUX/result_reg[15][5]
    SLICE_X7Y91          FDRE                                         r  OUTMUX/result_dly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.873    -0.800    OUTMUX/JA_OBUF[0]
    SLICE_X7Y91          FDRE                                         r  OUTMUX/result_dly_reg[5]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.071    -0.475    OUTMUX/result_dly_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_swtch11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X5Y70          FDRE                                         r  DB/shift_swtch11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[0]/Q
                         net (fo=2, routed)           0.130    -0.299    DB/shift_swtch11[0]
    SLICE_X4Y70          FDRE                                         r  DB/shift_swtch11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.863    -0.810    DB/clk_220
    SLICE_X4Y70          FDRE                                         r  DB/shift_swtch11_reg[1]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.075    -0.482    DB/shift_swtch11_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.268%)  route 0.157ns (52.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.603    -0.561    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X1Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/BINBCD/bin_reg_reg[18]/Q
                         net (fo=1, routed)           0.157    -0.263    OUTMUX/BINBCD/bin_reg[18]
    SLICE_X5Y92          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.873    -0.800    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y92          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[19]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.072    -0.453    OUTMUX/BINBCD/bin_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_220_clk_wiz_0_1
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.545       2.390      BUFGCTRL_X0Y16   generated_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         4.545       3.296      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y74      DB/db_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X3Y72      DB/db_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y74      DB/db_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X3Y72      DB/db_count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y73      DB/db_count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y73      DB/db_count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X3Y72      DB/db_count_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y73      DB/db_count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.545       208.815    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y73      DB/db_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y73      DB/db_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y73      DB/db_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y75      DB/db_count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y75      DB/db_count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y75      DB/db_count_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y74      DB/shift_swtch7_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X7Y88      OUTMUX/BINBCD/dat_bcd_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X7Y88      OUTMUX/BINBCD/dat_bcd_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y88      OUTMUX/BINBCD/dat_bcd_o_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y74      DB/db_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y72      DB/db_count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y72      DB/db_count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y74      DB/db_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y72      DB/db_count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y72      DB/db_count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y73      DB/db_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y73      DB/db_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y72      DB/db_count_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y72      DB/db_count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0_1
  To Clock:  clk_220_clk_wiz_0

Setup :           55  Failing Endpoints,  Worst Slack       -0.242ns,  Total Violation       -4.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.555ns (32.871%)  route 3.176ns (67.129%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 3.128 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.721    -0.819    CTL/JA_OBUF[0]
    SLICE_X6Y88          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.858     0.557    CTL/sel[6]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.681 r  CTL/leds[0]_i_3/O
                         net (fo=3, routed)           1.067     1.748    CTL/leds[0]_i_3_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     1.872 r  CTL/bin_reg[15]_i_17/O
                         net (fo=29, routed)          0.770     2.642    CTL/bin_reg[15]_i_17_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     2.766 r  CTL/bin_reg[12]_i_6/O
                         net (fo=1, routed)           0.000     2.766    CTL/bin_reg[12]_i_6_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.245     3.011 r  CTL/bin_reg_reg[12]_i_3/O
                         net (fo=1, routed)           0.000     3.011    CTL/bin_reg_reg[12]_i_3_n_0
    SLICE_X4Y92          MUXF8 (Prop_muxf8_I0_O)      0.104     3.115 r  CTL/bin_reg_reg[12]_i_2/O
                         net (fo=1, routed)           0.481     3.596    CTL/OUTMUX/operands__239[12]
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.316     3.912 r  CTL/bin_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     3.912    OUTMUX/BINBCD/result_reg[15][12]
    SLICE_X4Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.603     3.128    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]/C
                         clock pessimism              0.576     3.705    
                         clock uncertainty           -0.064     3.641    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.029     3.670    OUTMUX/BINBCD/bin_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][15]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][15]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][1]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][1]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][5]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][5]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][8]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][8]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][9]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][9]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 inputs_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.912ns (40.074%)  route 2.859ns (59.926%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 3.123 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.628    -0.912    JA_OBUF[4]
    SLICE_X8Y76          FDRE                                         r  inputs_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  inputs_reg[0][3]/Q
                         net (fo=5, routed)           0.932     0.538    OUTMUX/inputs_reg[0][15][3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     0.662 r  OUTMUX/cnvt_ff16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.662    OUTMUX/cnvt_ff16_carry_i_3_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.195 r  OUTMUX/cnvt_ff16_carry/CO[3]
                         net (fo=1, routed)           0.000     1.195    OUTMUX/cnvt_ff16_carry_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.352 r  OUTMUX/cnvt_ff16_carry__0/CO[1]
                         net (fo=1, routed)           0.982     2.335    OUTMUX/cnvt_ff16
    SLICE_X7Y85          LUT4 (Prop_lut4_I2_O)        0.332     2.667 r  OUTMUX/cnvt_ff_i_4/O
                         net (fo=1, routed)           0.796     3.463    OUTMUX/cnvt_ff_i_4_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I2_O)        0.124     3.587 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.149     3.736    OUTMUX/cnvt
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.124     3.860 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     3.860    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.598     3.123    OUTMUX/JA_OBUF[0]
    SLICE_X7Y86          FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.559     3.683    
                         clock uncertainty           -0.064     3.619    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.031     3.650    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          3.650    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.828ns (19.001%)  route 3.530ns (80.999%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 3.116 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y89          FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           1.076     0.714    CTL/sel[4]
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     0.838 f  CTL/leds[0]_i_4/O
                         net (fo=3, routed)           0.698     1.536    CTL/leds[0]_i_4_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.660 f  CTL/leds[0]_i_1/O
                         net (fo=27, routed)          0.891     2.551    CTL/leds_reg[4][0]
    SLICE_X8Y85          LUT4 (Prop_lut4_I1_O)        0.124     2.675 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.865     3.540    inputs_reg[4]__0
    SLICE_X0Y77          FDRE                                         r  inputs_reg[4][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.591     3.116    JA_OBUF[4]
    SLICE_X0Y77          FDRE                                         r  inputs_reg[4][12]/C
                         clock pessimism              0.559     3.676    
                         clock uncertainty           -0.064     3.612    
    SLICE_X0Y77          FDRE (Setup_fdre_C_CE)      -0.205     3.407    inputs_reg[4][12]
  -------------------------------------------------------------------
                         required time                          3.407    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.548ns (33.522%)  route 3.070ns (66.478%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 3.127 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.721    -0.819    CTL/JA_OBUF[0]
    SLICE_X6Y88          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.858     0.557    CTL/sel[6]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.681 r  CTL/leds[0]_i_3/O
                         net (fo=3, routed)           1.067     1.748    CTL/leds[0]_i_3_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     1.872 r  CTL/bin_reg[15]_i_17/O
                         net (fo=29, routed)          0.725     2.597    CTL/bin_reg[15]_i_17_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124     2.721 r  CTL/bin_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.721    CTL/bin_reg[11]_i_5_n_0
    SLICE_X5Y90          MUXF7 (Prop_muxf7_I0_O)      0.238     2.959 r  CTL/bin_reg_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     2.959    CTL/bin_reg_reg[11]_i_3_n_0
    SLICE_X5Y90          MUXF8 (Prop_muxf8_I0_O)      0.104     3.063 r  CTL/bin_reg_reg[11]_i_2/O
                         net (fo=1, routed)           0.420     3.483    CTL/OUTMUX/operands__239[11]
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.316     3.799 r  CTL/bin_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.799    OUTMUX/BINBCD/result_reg[15][11]
    SLICE_X4Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.602     3.127    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[11]/C
                         clock pessimism              0.576     3.704    
                         clock uncertainty           -0.064     3.640    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.032     3.672    OUTMUX/BINBCD/bin_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          3.672    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.555ns (33.784%)  route 3.048ns (66.216%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.721    -0.819    CTL/JA_OBUF[0]
    SLICE_X6Y88          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.858     0.557    CTL/sel[6]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.681 r  CTL/leds[0]_i_3/O
                         net (fo=3, routed)           1.067     1.748    CTL/leds[0]_i_3_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     1.872 r  CTL/bin_reg[15]_i_17/O
                         net (fo=29, routed)          0.824     2.696    CTL/bin_reg[15]_i_17_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     2.820 r  CTL/bin_reg[13]_i_6/O
                         net (fo=1, routed)           0.000     2.820    CTL/bin_reg[13]_i_6_n_0
    SLICE_X0Y93          MUXF7 (Prop_muxf7_I1_O)      0.245     3.065 r  CTL/bin_reg_reg[13]_i_3/O
                         net (fo=1, routed)           0.000     3.065    CTL/bin_reg_reg[13]_i_3_n_0
    SLICE_X0Y93          MUXF8 (Prop_muxf8_I0_O)      0.104     3.169 r  CTL/bin_reg_reg[13]_i_2/O
                         net (fo=1, routed)           0.299     3.468    CTL/OUTMUX/operands__239[13]
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.316     3.784 r  CTL/bin_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     3.784    OUTMUX/BINBCD/result_reg[15][13]
    SLICE_X1Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.605     3.130    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X1Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]/C
                         clock pessimism              0.559     3.690    
                         clock uncertainty           -0.064     3.626    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.031     3.657    OUTMUX/BINBCD/bin_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          3.657    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                 -0.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.667%)  route 0.116ns (38.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X5Y70          FDRE                                         r  DB/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.314    DB/shift_pb2[3]
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.045    -0.269 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    DB/pbtn_db[2]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.866    -0.807    DB/clk_220
    SLICE_X2Y70          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.064    -0.468    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.120    -0.348    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SSB/Digit5/seg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.605    -0.559    SSB/Digit5/JA_OBUF[0]
    SLICE_X3Y98          FDRE                                         r  SSB/Digit5/seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/Digit5/seg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.362    SSB/Digit7/seg_reg[6]_1[0]
    SLICE_X2Y98          LUT6 (Prop_lut6_I3_O)        0.045    -0.317 r  SSB/Digit7/seg[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.317    SSB/Digit3/seg_reg[0]_0
    SLICE_X2Y98          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.253 r  SSB/Digit3/seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    SSB/Digit3_n_6
    SLICE_X2Y98          FDRE                                         r  SSB/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.878    -0.795    SSB/JA_OBUF[1]
    SLICE_X2Y98          FDRE                                         r  SSB/seg_reg[0]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.064    -0.482    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.134    -0.348    SSB/seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DB/shift_swtch2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_swtch2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.163%)  route 0.129ns (47.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X1Y72          FDRE                                         r  DB/shift_swtch2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch2_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.300    DB/shift_swtch2[0]
    SLICE_X4Y72          FDRE                                         r  DB/shift_swtch2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.861    -0.812    DB/clk_220
    SLICE_X4Y72          FDRE                                         r  DB/shift_swtch2_reg[1]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.064    -0.473    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.078    -0.395    DB/shift_swtch2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.348    SSB/Digit0_n_0
    SLICE_X2Y110         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X2Y110         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.064    -0.504    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.060    -0.444    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inputs_reg[10][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[10][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.664%)  route 0.122ns (46.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.572    -0.592    JA_OBUF[4]
    SLICE_X15Y87         FDRE                                         r  inputs_reg[10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  inputs_reg[10][11]/Q
                         net (fo=5, routed)           0.122    -0.330    OUTMUX/inputs_reg[10][15][11]
    SLICE_X12Y86         FDRE                                         r  OUTMUX/operands_dly_reg[10][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X12Y86         FDRE                                         r  OUTMUX/operands_dly_reg[10][11]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.064    -0.514    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.076    -0.438    OUTMUX/operands_dly_reg[10][11]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.593    -0.571    DB/clk_220
    SLICE_X5Y71          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.334    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X7Y71          LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    DB/swtch_db[10]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.862    -0.811    DB/clk_220
    SLICE_X7Y71          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.064    -0.493    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.091    -0.402    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.242%)  route 0.123ns (39.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X5Y70          FDRE                                         r  DB/shift_swtch11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.307    DB/shift_swtch11[0]
    SLICE_X3Y70          LUT5 (Prop_lut5_I3_O)        0.045    -0.262 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    DB/swtch_db[11]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.866    -0.807    DB/clk_220
    SLICE_X3Y70          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.064    -0.468    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.091    -0.377    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/result_dly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.500%)  route 0.128ns (47.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.602    -0.562    JA_OBUF[4]
    SLICE_X5Y91          FDRE                                         r  result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  result_reg[5]/Q
                         net (fo=3, routed)           0.128    -0.294    OUTMUX/result_reg[15][5]
    SLICE_X7Y91          FDRE                                         r  OUTMUX/result_dly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.873    -0.800    OUTMUX/JA_OBUF[0]
    SLICE_X7Y91          FDRE                                         r  OUTMUX/result_dly_reg[5]/C
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.064    -0.482    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.071    -0.411    OUTMUX/result_dly_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_swtch11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X5Y70          FDRE                                         r  DB/shift_swtch11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[0]/Q
                         net (fo=2, routed)           0.130    -0.299    DB/shift_swtch11[0]
    SLICE_X4Y70          FDRE                                         r  DB/shift_swtch11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.863    -0.810    DB/clk_220
    SLICE_X4Y70          FDRE                                         r  DB/shift_swtch11_reg[1]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.064    -0.493    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.075    -0.418    DB/shift_swtch11_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.268%)  route 0.157ns (52.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.603    -0.561    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X1Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/BINBCD/bin_reg_reg[18]/Q
                         net (fo=1, routed)           0.157    -0.263    OUTMUX/BINBCD/bin_reg[18]
    SLICE_X5Y92          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.873    -0.800    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y92          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[19]/C
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.064    -0.461    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.072    -0.389    OUTMUX/BINBCD/bin_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0
  To Clock:  clk_220_clk_wiz_0_1

Setup :           55  Failing Endpoints,  Worst Slack       -0.242ns,  Total Violation       -4.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.555ns (32.871%)  route 3.176ns (67.129%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 3.128 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.721    -0.819    CTL/JA_OBUF[0]
    SLICE_X6Y88          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.858     0.557    CTL/sel[6]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.681 r  CTL/leds[0]_i_3/O
                         net (fo=3, routed)           1.067     1.748    CTL/leds[0]_i_3_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     1.872 r  CTL/bin_reg[15]_i_17/O
                         net (fo=29, routed)          0.770     2.642    CTL/bin_reg[15]_i_17_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     2.766 r  CTL/bin_reg[12]_i_6/O
                         net (fo=1, routed)           0.000     2.766    CTL/bin_reg[12]_i_6_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.245     3.011 r  CTL/bin_reg_reg[12]_i_3/O
                         net (fo=1, routed)           0.000     3.011    CTL/bin_reg_reg[12]_i_3_n_0
    SLICE_X4Y92          MUXF8 (Prop_muxf8_I0_O)      0.104     3.115 r  CTL/bin_reg_reg[12]_i_2/O
                         net (fo=1, routed)           0.481     3.596    CTL/OUTMUX/operands__239[12]
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.316     3.912 r  CTL/bin_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     3.912    OUTMUX/BINBCD/result_reg[15][12]
    SLICE_X4Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.603     3.128    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[12]/C
                         clock pessimism              0.576     3.705    
                         clock uncertainty           -0.064     3.641    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.029     3.670    OUTMUX/BINBCD/bin_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][15]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][15]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][1]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][1]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][5]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][5]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][8]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][8]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.851%)  route 3.564ns (81.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y90          FDRE                                         r  CTL/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  CTL/state_reg[7]/Q
                         net (fo=9, routed)           0.884     0.522    CTL/sel[7]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     0.646 r  CTL/leds[4]_i_5/O
                         net (fo=3, routed)           0.852     1.498    CTL/leds[4]_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.622 r  CTL/leds[4]_i_4/O
                         net (fo=28, routed)          1.130     2.752    CTL/leds[4]_i_4_n_0
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.124     2.876 r  CTL/inputs[7][15]_i_1/O
                         net (fo=16, routed)          0.699     3.575    inputs_reg[7]__0
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y78          FDRE                                         r  inputs_reg[7][9]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[7][9]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 inputs_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.912ns (40.074%)  route 2.859ns (59.926%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 3.123 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.628    -0.912    JA_OBUF[4]
    SLICE_X8Y76          FDRE                                         r  inputs_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  inputs_reg[0][3]/Q
                         net (fo=5, routed)           0.932     0.538    OUTMUX/inputs_reg[0][15][3]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.124     0.662 r  OUTMUX/cnvt_ff16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.662    OUTMUX/cnvt_ff16_carry_i_3_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.195 r  OUTMUX/cnvt_ff16_carry/CO[3]
                         net (fo=1, routed)           0.000     1.195    OUTMUX/cnvt_ff16_carry_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.352 r  OUTMUX/cnvt_ff16_carry__0/CO[1]
                         net (fo=1, routed)           0.982     2.335    OUTMUX/cnvt_ff16
    SLICE_X7Y85          LUT4 (Prop_lut4_I2_O)        0.332     2.667 r  OUTMUX/cnvt_ff_i_4/O
                         net (fo=1, routed)           0.796     3.463    OUTMUX/cnvt_ff_i_4_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I2_O)        0.124     3.587 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.149     3.736    OUTMUX/cnvt
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.124     3.860 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     3.860    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.598     3.123    OUTMUX/JA_OBUF[0]
    SLICE_X7Y86          FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.559     3.683    
                         clock uncertainty           -0.064     3.619    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.031     3.650    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          3.650    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.828ns (19.001%)  route 3.530ns (80.999%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 3.116 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.722    -0.818    CTL/JA_OBUF[0]
    SLICE_X7Y89          FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.362 f  CTL/state_reg[4]/Q
                         net (fo=5, routed)           1.076     0.714    CTL/sel[4]
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124     0.838 f  CTL/leds[0]_i_4/O
                         net (fo=3, routed)           0.698     1.536    CTL/leds[0]_i_4_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.660 f  CTL/leds[0]_i_1/O
                         net (fo=27, routed)          0.891     2.551    CTL/leds_reg[4][0]
    SLICE_X8Y85          LUT4 (Prop_lut4_I1_O)        0.124     2.675 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.865     3.540    inputs_reg[4]__0
    SLICE_X0Y77          FDRE                                         r  inputs_reg[4][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.591     3.116    JA_OBUF[4]
    SLICE_X0Y77          FDRE                                         r  inputs_reg[4][12]/C
                         clock pessimism              0.559     3.676    
                         clock uncertainty           -0.064     3.612    
    SLICE_X0Y77          FDRE (Setup_fdre_C_CE)      -0.205     3.407    inputs_reg[4][12]
  -------------------------------------------------------------------
                         required time                          3.407    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.548ns (33.522%)  route 3.070ns (66.478%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 3.127 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.721    -0.819    CTL/JA_OBUF[0]
    SLICE_X6Y88          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.858     0.557    CTL/sel[6]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.681 r  CTL/leds[0]_i_3/O
                         net (fo=3, routed)           1.067     1.748    CTL/leds[0]_i_3_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     1.872 r  CTL/bin_reg[15]_i_17/O
                         net (fo=29, routed)          0.725     2.597    CTL/bin_reg[15]_i_17_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124     2.721 r  CTL/bin_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.721    CTL/bin_reg[11]_i_5_n_0
    SLICE_X5Y90          MUXF7 (Prop_muxf7_I0_O)      0.238     2.959 r  CTL/bin_reg_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     2.959    CTL/bin_reg_reg[11]_i_3_n_0
    SLICE_X5Y90          MUXF8 (Prop_muxf8_I0_O)      0.104     3.063 r  CTL/bin_reg_reg[11]_i_2/O
                         net (fo=1, routed)           0.420     3.483    CTL/OUTMUX/operands__239[11]
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.316     3.799 r  CTL/bin_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.799    OUTMUX/BINBCD/result_reg[15][11]
    SLICE_X4Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.602     3.127    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[11]/C
                         clock pessimism              0.576     3.704    
                         clock uncertainty           -0.064     3.640    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.032     3.672    OUTMUX/BINBCD/bin_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          3.672    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.555ns (33.784%)  route 3.048ns (66.216%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.130 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.721    -0.819    CTL/JA_OBUF[0]
    SLICE_X6Y88          FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  CTL/state_reg[6]/Q
                         net (fo=7, routed)           0.858     0.557    CTL/sel[6]
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.681 r  CTL/leds[0]_i_3/O
                         net (fo=3, routed)           1.067     1.748    CTL/leds[0]_i_3_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     1.872 r  CTL/bin_reg[15]_i_17/O
                         net (fo=29, routed)          0.824     2.696    CTL/bin_reg[15]_i_17_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     2.820 r  CTL/bin_reg[13]_i_6/O
                         net (fo=1, routed)           0.000     2.820    CTL/bin_reg[13]_i_6_n_0
    SLICE_X0Y93          MUXF7 (Prop_muxf7_I1_O)      0.245     3.065 r  CTL/bin_reg_reg[13]_i_3/O
                         net (fo=1, routed)           0.000     3.065    CTL/bin_reg_reg[13]_i_3_n_0
    SLICE_X0Y93          MUXF8 (Prop_muxf8_I0_O)      0.104     3.169 r  CTL/bin_reg_reg[13]_i_2/O
                         net (fo=1, routed)           0.299     3.468    CTL/OUTMUX/operands__239[13]
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.316     3.784 r  CTL/bin_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     3.784    OUTMUX/BINBCD/result_reg[15][13]
    SLICE_X1Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.605     3.130    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X1Y93          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[13]/C
                         clock pessimism              0.559     3.690    
                         clock uncertainty           -0.064     3.626    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.031     3.657    OUTMUX/BINBCD/bin_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          3.657    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                 -0.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.667%)  route 0.116ns (38.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X5Y70          FDRE                                         r  DB/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.314    DB/shift_pb2[3]
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.045    -0.269 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    DB/pbtn_db[2]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.866    -0.807    DB/clk_220
    SLICE_X2Y70          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.064    -0.468    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.120    -0.348    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SSB/Digit5/seg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.605    -0.559    SSB/Digit5/JA_OBUF[0]
    SLICE_X3Y98          FDRE                                         r  SSB/Digit5/seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/Digit5/seg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.362    SSB/Digit7/seg_reg[6]_1[0]
    SLICE_X2Y98          LUT6 (Prop_lut6_I3_O)        0.045    -0.317 r  SSB/Digit7/seg[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.317    SSB/Digit3/seg_reg[0]_0
    SLICE_X2Y98          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.253 r  SSB/Digit3/seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    SSB/Digit3_n_6
    SLICE_X2Y98          FDRE                                         r  SSB/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.878    -0.795    SSB/JA_OBUF[1]
    SLICE_X2Y98          FDRE                                         r  SSB/seg_reg[0]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.064    -0.482    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.134    -0.348    SSB/seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DB/shift_swtch2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_swtch2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.163%)  route 0.129ns (47.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X1Y72          FDRE                                         r  DB/shift_swtch2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch2_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.300    DB/shift_swtch2[0]
    SLICE_X4Y72          FDRE                                         r  DB/shift_swtch2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.861    -0.812    DB/clk_220
    SLICE_X4Y72          FDRE                                         r  DB/shift_swtch2_reg[1]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.064    -0.473    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.078    -0.395    DB/shift_swtch2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.596    -0.568    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.348    SSB/Digit0_n_0
    SLICE_X2Y110         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.869    -0.804    SSB/JA_OBUF[1]
    SLICE_X2Y110         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.064    -0.504    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.060    -0.444    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inputs_reg[10][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[10][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.664%)  route 0.122ns (46.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.572    -0.592    JA_OBUF[4]
    SLICE_X15Y87         FDRE                                         r  inputs_reg[10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  inputs_reg[10][11]/Q
                         net (fo=5, routed)           0.122    -0.330    OUTMUX/inputs_reg[10][15][11]
    SLICE_X12Y86         FDRE                                         r  OUTMUX/operands_dly_reg[10][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X12Y86         FDRE                                         r  OUTMUX/operands_dly_reg[10][11]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.064    -0.514    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.076    -0.438    OUTMUX/operands_dly_reg[10][11]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.593    -0.571    DB/clk_220
    SLICE_X5Y71          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.334    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X7Y71          LUT5 (Prop_lut5_I0_O)        0.045    -0.289 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    DB/swtch_db[10]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.862    -0.811    DB/clk_220
    SLICE_X7Y71          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.064    -0.493    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.091    -0.402    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.242%)  route 0.123ns (39.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X5Y70          FDRE                                         r  DB/shift_swtch11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.307    DB/shift_swtch11[0]
    SLICE_X3Y70          LUT5 (Prop_lut5_I3_O)        0.045    -0.262 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    DB/swtch_db[11]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.866    -0.807    DB/clk_220
    SLICE_X3Y70          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.064    -0.468    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.091    -0.377    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/result_dly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.500%)  route 0.128ns (47.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.602    -0.562    JA_OBUF[4]
    SLICE_X5Y91          FDRE                                         r  result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  result_reg[5]/Q
                         net (fo=3, routed)           0.128    -0.294    OUTMUX/result_reg[15][5]
    SLICE_X7Y91          FDRE                                         r  OUTMUX/result_dly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.873    -0.800    OUTMUX/JA_OBUF[0]
    SLICE_X7Y91          FDRE                                         r  OUTMUX/result_dly_reg[5]/C
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.064    -0.482    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.071    -0.411    OUTMUX/result_dly_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_swtch11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.594    -0.570    DB/clk_220
    SLICE_X5Y70          FDRE                                         r  DB/shift_swtch11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[0]/Q
                         net (fo=2, routed)           0.130    -0.299    DB/shift_swtch11[0]
    SLICE_X4Y70          FDRE                                         r  DB/shift_swtch11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.863    -0.810    DB/clk_220
    SLICE_X4Y70          FDRE                                         r  DB/shift_swtch11_reg[1]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.064    -0.493    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.075    -0.418    DB/shift_swtch11_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.268%)  route 0.157ns (52.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.603    -0.561    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X1Y91          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  OUTMUX/BINBCD/bin_reg_reg[18]/Q
                         net (fo=1, routed)           0.157    -0.263    OUTMUX/BINBCD/bin_reg[18]
    SLICE_X5Y92          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.873    -0.800    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y92          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[19]/C
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.064    -0.461    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.072    -0.389    OUTMUX/BINBCD/bin_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.126    





