("simple_sar_adc:/\tsimple_sar_adc ee140_SAR_FSM schematic" (("open" (nil hierarchy "/{ee140_SAR_FSM simple_sar_adc schematic }:a"))) nil)("ee140_top_tb:/\tee140_top_tb ee140_gsi schematic" (("open" (nil hierarchy "/{ee140_gsi ee140_top_tb schematic }:r"))) (((-2.9 -3.13125) (9.325 1.96875)) "a" "Schematics" 5))("ee140_pga_tb:/\tee140_pga_tb ee140_gsi schematic" (("open" (nil hierarchy "/{ee140_gsi ee140_pga_tb schematic }:a"))) (((-5.075 -1.2375) (6.66875 4.0375)) "a" "analogArtist-Schematic" 18))("sar_state_machine:/\tsar_state_machine ee140_SAR_FSM schematic" (("open" (nil hierarchy "/{ee140_SAR_FSM sar_state_machine schematic }:a"))) (((-2.46875 -4.75) (10.41875 1.2875)) "a" "Schematics" 2))("nmos1v_nat:/\tnmos1v_nat gpdk045 symbol" (("open" (nil hierarchy "/{gpdk045 nmos1v_nat symbol }:a"))) (((-0.5 -0.50625) (0.875 0.36875)) "a" "Symbol" 75))("dac_9bit_ideal:/\tdac_9bit_ideal ee140_gsi veriloga" (("open" (nil hierarchy "/{ee140_gsi dac_9bit_ideal veriloga }:a"))) nil)("adc_9bit_ideal:/\tadc_9bit_ideal ee140_gsi symbol" (("open" (nil hierarchy "/{ee140_gsi adc_9bit_ideal symbol }:a"))) (((-0.65 -2.3) (3.9875 0.65625)) "a" "Symbol" 63))("adc_9bit_ideal:/\tadc_9bit_ideal ee140_gsi veriloga" (("open" (nil hierarchy "/{ee140_gsi adc_9bit_ideal veriloga }:a"))) nil)("ee140_ideal_amp:/\tee140_ideal_amp ee140_gsi schematic" (("open" (nil hierarchy "/{ee140_gsi ee140_ideal_amp schematic }:a"))) (((-2.2125 -0.9875) (1.45 0.5375)) "a" "Schematics" 42))("ee140_gsi_ota_tb:/\tee140_gsi_ota_tb ee140_gsi schematic" (("open" (nil hierarchy "/{ee140_gsi ee140_gsi_ota_tb schematic }:a"))) (((-3.03125 -2.025) (2.3 1.35625)) "a" "Schematics" 33))("diff_pair:/\tdiff_pair ee140_gsi schematic" (("open" (nil hierarchy "/{ee140_gsi diff_pair schematic }:a"))) (((-3.6125 -4.49375) (7.6125 2.625)) "a" "Schematics" 5))