cadence:
  Accelerated VIP for AMBA:
  - ACC_VIP_AMBA
  - AVIP_AMBA
  Accelerated VIP for AMBA APB:
  - ACC_VIP_AMBA_APB
  Accelerated VIP for AMBA AXI:
  - ACC_VIP_AXI_3_4
  Accelerated VIP for AMBA AXI - Initial Release Pack:
  - ACC_VIP_AXI_3_4
  Accelerated VIP for AMBA4 ACE:
  - ACC_VIP_AXI4_ACE
  Accelerated VIP for I2C:
  - ACC_VIP_I2C
  Accelerated VIP for PCIe 5.0:
  - AVIP_PCIE_5
  Accelerated VIP for PCIe 5.0 - Initial Release:
  - ACC_VIP_PCIE_5
  Allegro (R) Package Designer Plus:
  - Advanced_Package_Designer
  - Allegro_Adv_Packaging_Plus
  - adv_package_designer_expert
  Allegro PCB Designer:
  - Allegro_performance
  - Allegro_studio
  - PCB_design_studio
  - SPECCTRA_HP
  - SPECCTRA_PCB
  - SPECCTRA_expert
  Allegro(R) Design Authoring:
  - Allegro_Viewer_Plus
  - Base_Verilog_Lib
  - Concept_HDL_studio
  - Extended_Verilog_Lib
  - expgen
  - pcomp
  - plotVersa
  COSLITE Access:
  - COSLITE_ACCESS
  CXL VirtualBridge Kit:
  - ACC_VIP_CXL
  - Vbridge_CXL_DA
  Cadence (R) Pegasus (TM) 07nm Node:
  - Pegasus_07nm
  - Pegasus_mpt
  Cadence (R) Pegasus (TM) Core - 40T:
  - Pegasus_core_40T_64
  Cadence (R) Pegasus (TM) Custom Fill:
  - Pegasus_Custom_Fill
  Cadence (R) Pegasus (TM) DFM Fill:
  - Pegasus_dfmfill
  Cadence (R) Pegasus (TM) Design Review:
  - Pegasus_DesignReview
  - Pegasus_Quickview
  Cadence (R) Pegasus (TM) Results Viewer:
  - Pegasus_RV
  Cadence Quantus 5nm Option:
  - Advanced_sub_5nm_modeling
  Cadence Quantus 7nm Option:
  - Advanced_sub_10nm_modeling
  - advanced_FF_modeling
  - advanced_modeling_20
  Cadence Quantus Advanced Analysis GXL Option:
  - QRC_Advanced_Analysis
  Cadence Quantus Extraction - XL:
  - DFM_Core_Technology
  - Virtuoso_QRC_Extraction_XL
  Cadence Quantus QRC 5nm Option:
  - Advanced_sub_5nm_modeling
  Cadence(R) SKILL Development Environment:
  - skillDev
  Celsius Advanced PTI:
  - AdvancedPI
  - AdvancedPI_TI_20
  - SLNK
  Celsius CFD Extension:
  - Celsius_CFD_Opt
  - SLNK
  Celsius DC:
  - CelsiusDC
  - CelsiusDC_G
  - PowerDC
  - SLNK
  Celsius Thermal Solver:
  - Celsius_Thermal
  - Celsius_ThermalG
  - SLNK
  Clarity 3D Solver:
  - Clarity_3DSolver
  - Clarity_3DSolverG
  - SLNK
  Clarity Advanced IC Package Extraction Suite:
  - Interposer_Extract_20
  - SLNK
  Conformal - GXL (a.k.a Conformal Custom):
  - Conformal_Asic
  - Conformal_Custom
  - Conformal_Ultra
  - conformal_datapath
  - conformal_ldd
  - conformal_lec
  - conformal_lvr
  - conformal_mem
  - conformal_vhd
  - conformal_vlg
  - transformal_ltx
  Conformal ECO Designer - GXL:
  - Conformal_ECO_GXL
  Conformal Low Power - GXL:
  - Conformal_Low_Power_GXL
  Genus CPU Accelerator Option:
  - Genus_CPU_Opt
  Genus Low Power Option:
  - Genus_Low_Power_Opt
  Genus Physical Option:
  - Genus_Physical_Opt
  Genus Synthesis Solution:
  - Genus_Synthesis
  Helium Creation and SW Development Environment with Arm Fast:
  - Helium_Base_Lib
  - Helium_Build_Batch
  - Helium_Build_GUI
  - Helium_SWD_GUI
  - Helium_Virtual_Runtime
  - Arm_FM00C
  Helium RTL SW debug and Gearshift Option:
  - Helium_Gshift_RTLSWD_Opt
  Helium Tier 1 Virtual and Hybrid Model library runtime:
  - Helium_Lib_T1
  Indago Debug Analyzer App:
  - Affirma_sim_analysis_env
  - Indago_DA_App
  - Indago_DA_wAPI
  Innovus 5nm Option:
  - Innovus_5nm_Opt
  Innovus 7nm Option:
  - Innovus_7nm_Opt
  Innovus CPU Accelerator Option:
  - Innovus_CPU_Opt
  Innovus GigaPlace - XL Option:
  - Innovus_GigaPlace_XL_Opt
  Innovus GigaPlace XL Option:
  - Innovus_GigaPlace_XL_Opt
  Innovus GigaPlace-GXL Option:
  - Innovus_GigaPlace_GXL_Opt
  Innovus Hierarchical Design Option:
  - Innovus_Hier_Opt
  Innovus High Frequency Route Option:
  - Innovus_hfr_Opt
  Innovus Implementation System:
  - Encounter_C
  - Innovus_C
  - Innovus_Impl_System
  Innovus Mixed Signal Option:
  - Innovus_MS_Opt
  Innovus Power Integrity Option:
  - Innovus_PI_Opt
  JasperC C/C++ to RTL Verification App Base Platform:
  - jasper_c
  - jasper_c2rtl
  - jasper_interactive
  - jasper_advp
  JasperC C/C++ to RTL Verification App Option to JGC2R100:
  - jasper_c2rtl
  JasperGold Advanced Platform Option to JGFVBASE:
  - jasper_advp
  JasperGold Formal Verification Platform:
  - jasper_papp
  - jasper_pcov
  - jasper_pint
  JasperGold RTL Designer Apps Option (Option to JGFVBASE, JGD:
  - jasper_dao
  Joules RTL Power Solution:
  - Joules_RTL_Power
  Memory Model Portfolio:
  - MM_PORTFOLIO_CATALOG
  Memory Model for DDR5 (includes DDR4, DDR3 and DDR2) - Initi:
  - MM_ddr5sdram
  Memory Model for LPDDR5 (includes LPDDR4 and LPDDR3) - Initi:
  - MM_LPD5
  Modus DFT Option:
  - Modus_DFT_Opt
  Multi-Physics Universal HPC Accelerator:
  - MP_HPC_Token
  'Option: Palladium Series Memory-model Multiple Subscription':
  - ACCEL_MEM_VIP
  PCIe 5.0  VirtualBridge  Kit:
  - ACC_VIP_PCIE_5
  - Vbridge_PCIE_5_DA
  PDAPP Next Generation Product 100:
  - PDAPPENG100
  Package of Liberate and Variety Client:
  - Variety_LX_Client
  Package of Liberate and Variety Server:
  - Variety_LX_Server
  Palladium Series Memory Model PLUS Multiple-Subscription:
  - ACCEL_MEM_PLUS
  - ACCEL_MEM_VIP
  Palladium Z1 Compiler:
  - Palladium_Z1_Compile
  Palladium Z1 Domain:
  - Palladium_Z1_Domain
  Protium Implementation and Debug Software:
  - Affirma_sim_analysis_env
  - Integrated_Metrics_Center
  - Palladium_XP_HDL_Checking
  - Protium2_Implementation_Debug
  - Protium4_Implementation_Debug
  - Protium_S1_Domain
  - Xcelium_Single_Core
  Protium S1 Implementation and Debug Software:
  - Affirma_sim_analysis_env
  - Integrated_Metrics_Center
  - Palladium_XP_HDL_Checking
  - Protium2_Implementation_Debug
  - Protium_S1_Domain
  - Xcelium_Single_Core
  PureView:
  - VIP_PUREVIEW
  SiP Layout Bundle:
  - Allegro_PCB_Router_610
  - SiP_Layout_Bundle_1
  Sigrity Advanced PI II:
  - AdvancedPI
  - AdvancedPI_20
  - SLNK
  Sigrity Advanced PI II SystemPI Option:
  - AdvPI_20_SystemPI_Opt
  Sigrity Advanced SI II:
  - AdvancedSI
  - AdvancedSI_20
  - SLNK
  Sigrity PowerDC:
  - PowerDC
  - SLNK
  Sigrity PowerSI II:
  - PowerSI
  - PowerSI_II
  - SLNK
  Spectre Characterization Simulator Option:
  - Spectre_char_opt
  Spectre(R) MMSIM with Spectre X Simulator:
  - Affirma_sim_analysis_env
  - Spectre_AMS_MMSIM_Lk
  - Spectre_X_MMSIM_Lk
  - Virtuoso_APS_MMSIM_Lk
  - Virtuoso_Multi_mode_Simulation
  - Virtuoso_Spectre_GXL_MMSIM_Lk
  - Virtuoso_XPS_MMSIM_Lk
  System Verification  Scoreboard - Interconnect:
  - SVD_IC
  VIP Portfolio:
  - VIP_PORTFOLIO_CATALOG
  - VIP_UVC_3PSI_ENGINE
  VIP for AHB 2.0 (includes AMBA3 AHB-Lite, AMBA4/3/2 APB, LPI:
  - VIP_AHB_UVC
  - VIP_UVC_3PSI_ENGINE
  VIP for AMBA ACE5 (includes ACE5-Lite, ACE5-LiteDVM, AMBA4 A:
  - VIP_AXI_ACE_5
  VIP for AMBA5 CHI-E (includes CHI-A, CHI-B, CHI-C and CHI-D):
  - VIP_AMBA5_CHIE
  VIP for CCIX - Initial Release:
  - VIP_CCIX
  VIP for Compute Express Link - CXL 1.1 (includes PCIe 5.0/4.:
  - VIP_CXL
  VIP for Compute Express Link - CXL 2.0 and 1.1 (includes PCI:
  - VIP_CXL
  VIP for USB 3.0 (also known as USB 3.2 gen1, includes USB 2.:
  - VIP_USB_3_PS
  Virtual Debug Interface to Software Debuggers 4-pack:
  - ACC_VDEBUG
  VirtualBridge 8-Port Pack:
  - Vbridge_generic_port
  Virtuoso Advanced Node Framework:
  - '111'
  - Virtuoso_Adv_Node_Framework
  Virtuoso Advanced Node Option for Layout:
  - Virtuoso_Adv_Node_Framework
  - Virtuoso_Adv_Node_Opt_Layout
  Virtuoso Layout Suite EXL:
  - '111'
  - Virtuoso_Adv_Node_Framework
  - Virtuoso_Layout_Suite_EXL
  Virtuoso(R) ADE Assembler:
  - '111'
  - Virtuoso_ADE_Assembler
  Virtuoso(R) ADE Verifier:
  - '111'
  - Virtuoso_ADE_Verifier
  Virtuoso(R) Layout Suite XL:
  - '111'
  - Virtuoso_Layout_Suite_XL
  Virtuoso(R) Schematic Editor XL:
  - '111'
  - '940'
  - '945'
  - Virtuoso_Schematic_Editor_XL
  Voltus IC Power Integrity Solution -  MP (VTS-MP)  (Accelera:
  - Voltus_Power_Integrity_MP
  Voltus IC Power Integrity Solution - XL (VTS-XL):
  - DFM_Core_Technology
  - Voltus_Power_Integrity_XL
  Voltus IC Power Integrity Solution Advanced Analysis GXL Opt:
  - Voltus_Power_Integrity_AA
  Xcelium Digital Mixed Signal Option:
  - Xcelium_SC_DMS_Option
  Xcelium Multi-Core:
  - Affirma_sim_analysis_env
  - Integrated_Metrics_Center
  - Xcelium_Multi_Core
  Xcelium Single-Core:
  - Affirma_sim_analysis_env
  - Integrated_Metrics_Center
  - Xcelium_Single_Core
  vManager Gen 4:
  - Vmanager_High_Availability
mentor:
  Calibre DESIGNrev Ap SW:
  - caldesignrev
  Calibre Interactive Ap SW:
  - calinteractive
  Calibre Multi-Patterning Op SW:
  - calmultipattern
  Calibre Multi-Patterning-Advanced Op SW:
  - calmpadv
  Calibre PERC Advanced Op SW:
  - calibrepercadv
  Calibre PERC Ap SW:
  - calibreperc
  - calibrepercsp
  Calibre Pattern Match Op SW:
  - calpmatch
  Calibre RVE/QDB-H Ap SW:
  - calibreqdb
  - verifdataport
  Calibre RealTime Custom Ap SW:
  - calrealtime
  Calibre RealTime Digital Ap SW:
  - calrealtimedig
  Calibre YieldEnhancer Bnd SW:
  - calyieldenhance
  - calyieldserver
  Calibre nmDRC Ap SW:
  - calibredrc
  Calibre nmDRC-H Op SW:
  - calibrehdrc
  Calibre nmLVS Ap SW:
  - calibrelvs
  Calibre nmLVS Recon Op SW:
  - calreconlvs
  Calibre nmLVS-H Op SW:
  - calibrehlvs
  Calibre xRC and xACT Ap SW:
  - caldfmproperty
  - calibreadp
  - calibrexrc
  - calibrexrctoxact
  Catapult-Ultra Ap SW:
  - CatapultCPC_c
  - catapultlb_c
  - catapultlbfarm_c
  - CatapultUltra_c
  - CatapultVis_c
  - qdbg3p
  Questa Prime Ap SW:
  - msimcdebug
  - msimcompare
  - msimcoverage
  - msimdataflow
  - msimhdlmix
  - msimhdlsim
  - msimprofile
  - msimreguvm
  - msimsystemc
  - msimviewer
  - mtiverification
  - qdbgcoverage
  - qvman
  - qvrm
  - svverification
  - txanalysis
  - zncwmbase
  Tessent BoundaryScan-TS AC Op SW:
  - mttsacjtag_c
  Tessent BoundaryScan-TS Ap SW:
  - mttsbscan_c
  Tessent CellModelGen Plus Ap SW:
  - mtcellmodgenpl_c
  Tessent Diagnosis Ap SW:
  - mtdiagnosis_c
  Tessent Diagnosis Cell-Aware Op SW:
  - mtcad_c
  Tessent IJTAG Ap SW:
  - mtijtag_c
  Tessent LogicBIST-TS Ap SW:
  - mttslogicbist_c
  Tessent MemoryBIST-TS Ap SW:
  - mttsmemorybist_c
  Tessent MemoryBIST-TS repair Op SW:
  - mttsmembrepair_c
  Tessent MemoryBIST-TS/NS Auto Op SW:
  - mttsminsystem_c
  Tessent MissionMode Ap SW:
  - mtmissionmode_c
  Tessent Scan (DFT Advisor) Ap SW:
  - dftadvisor
  Tessent ScanPro Ap SW:
  - mtscanpro_c
  Tessent SiliconInsight Ap SW:
  - mtsi_c
  Tessent Streaming Scan Network Op SW:
  - mtssn_c
  - mttsmemorybist_c
  Tessent TestKompress Ap SW:
  - mttestkompress_c
  Tessent YieldInsight Ap SW:
  - mtyieldinsight_c
  Veloce Hycon Ap SW:
  - hyconcheckpoint
  - plaidmm
  - s2stlmbridge
  - warpcore
  Veloce Softmodel Memory Library:
  - isolveahbmemsm
  - isolveaximemsm
  - isolvedbsm
  - isolveddr2sm
  - isolveddr3sm
  - isolveddr4sm
  - isolveddr5sm
  - isolveemmcsm
  - isolvegddr5sm
  - isolvegddr6sm
  - isolvehbmsm
  - isolvehmcsm
  - isolvei2csm
  - isolvelpddr2sm
  - isolvelpddr3sm
  - isolvelpddr4sm
  - isolvelpddr5sm
  - isolvelpddrsm
  - isolvenorflshsm
  - isolveonfism
  - isolvercdsm
  - isolvesdcardsm
  - isolveserflashsm
  - isolvestratasm
synopsys:
  DFT Compiler:
  - Test-CTL-Model
  - Test-Compiler
  - Test-Core-Wrapper
  - Test-DFTC-TMAX
  - Test-LBIST-Synthesis
  - Test-MBIST-Integration
  - Test-RTL-Check
  - Test-RTL-Tristate
  - Test-STDVR
  - Test-ScanRoute
  - Test-Validate
  DWC AMBA Fabric:
  - DWC-AMBA-AH5-Fabric-Source
  - DWC-AMBA-Fabric-Source
  - DWC-coreAssembler
  - DesignWare-AMBA-VIP
  - DesignWare-VERA
  - VIP-AMBA-AHB-SVT
  - VIP-AMBA-APB-SVT
  - VIP-AMBA-AXI-SVT
  DWC APB Advance Peripherals:
  - DWC-APB-Advanced-Source
  - DesignWare-Regression
  - DesignWare-VERA
  - VIP-AMBA-APB-SVT
  DWC APB Peripherals:
  - DWC-APB-Periph-Source
  - DesignWare-AMBA-VIP
  - DesignWare-VERA
  - VIP-AMBA-APB-SVT
  DWC AXI DMAC:
  - DWC-AXI-DMAC
  - VIP-AMBA-AHB-SVT
  - VIP-AMBA-AXI-SVT
  DWC Duet TSMC N7:
  - DWC-TS07NXPXLOGL08HDL057F
  - DWC-TS07NXPXLOGL08HSL064F
  - cover
  - cs2vh
  - em_asap
  - em_cpf
  - em_dnwell
  - em_ikos
  - em_ntc
  - em_pg
  - em_star
  - em_test_nwell
  - em_vdda
  - em_vddmin
  - gds2gds
  - gdsview
  - il2vh
  - integrator
  - mlwizard
  - pdt2prm
  - romtool
  - sr2vh
  - ts07n0g41p10asdvd01ms
  - ts07n0g41p10asdvd01ms_be
  - ts07n0g41p10asdvd01ms_fe
  - ts07n0g41p11sacrl256s
  - ts07n0g41p11sacrl256s_be
  - ts07n0g41p11sacrl256s_fe
  - ts07n0g41p11sacul10ks
  - ts07n0g41p11sacul10ks_be
  - ts07n0g41p11sacul10ks_fe
  - ts07n0g41p11sadcl02ms
  - ts07n0g41p11sadcl02ms_be
  - ts07n0g41p11sadcl02ms_fe
  - ts07n0g41p11sadul02ms
  - ts07n0g41p11sadul02ms_be
  - ts07n0g41p11sadul02ms_fe
  - ts07n0g41p11sarel256s
  - ts07n0g41p11sarel256s_be
  - ts07n0g41p11sarel256s_fe
  - ts07n0g41p11sasrl256s
  - ts07n0g41p11sasrl256s_be
  - ts07n0g41p11sasrl256s_fe
  - ts07n0g41p11sassl01ms
  - ts07n0g41p11sassl01ms_be
  - ts07n0g41p11sassl01ms_fe
  - ts07n0g42p11sadrl128s
  - ts07n0g42p11sadrl128s_be
  - ts07n0g42p11sadrl128s_fe
  - ts07n0g42p22sadsl01ms
  - ts07n0g42p22sadsl01ms_be
  - ts07n0g42p22sadsl01ms_fe
  - vb2vh
  - vmc
  - xltt
  DWC Duet TSMC N7 2PUHD Add-on:
  - ts07n0g42p11sacul256s
  - ts07n0g42p11sacul256s_be
  - ts07n0g42p11sacul256s_fe
  - ts07n0g42p11sasul01ms
  - ts07n0g42p11sasul01ms_be
  - ts07n0g42p11sasul01ms_fe
  DWC Foundation Cores:
  - DWFC-Floating-Point
  - DWFC-div
  - DWFC-div-seq
  - DWFC-exp2
  - DWFC-ffp-add
  - DWFC-ffp-ffp2ffp
  - DWFC-ffp-mult
  - DWFC-ffp-norm
  - DWFC-fp-2sqrsum
  - DWFC-fp-3sqrsum
  - DWFC-fp-add
  - DWFC-fp-addcmp
  - DWFC-fp-addsub-dual
  - DWFC-fp-atan2-hps
  - DWFC-fp-avg2
  - DWFC-fp-avg4
  - DWFC-fp-cmp
  - DWFC-fp-div
  - DWFC-fp-div-seq
  - DWFC-fp-exp
  - DWFC-fp-ffp-add
  - DWFC-fp-ffp-mult
  - DWFC-fp-ffp2fp
  - DWFC-fp-fp2ffp
  - DWFC-fp-fp2fp
  - DWFC-fp-fp2fxp
  - DWFC-fp-fxp2fp
  - DWFC-fp-ln
  - DWFC-fp-macc
  - DWFC-fp-madd
  - DWFC-fp-mult
  - DWFC-fp-multifunc
  - DWFC-fp-scale
  - DWFC-fp-sqrt
  - DWFC-fxp-div
  - DWFC-ln
  - DWFC-lsd
  - DWFC-lzd
  - DWFC-multifunc
  - DWFC-norm
  - DWFC-pipe-mgr
  - DWFC-piped-fp-add
  - DWFC-piped-fp-madd
  - DWFC-piped-fp-mult
  - DWFC-piped-fp-multifunc
  - DWFC-sqrt
  DWC PCIe 4.0 Premium AMBA II:
  - DWC-PCIE
  - DWC-PCIE-G4-PREM-A-V2-SRC
  - DWC-coreAssembler
  - DWC-ralgen
  - VIP-AMBA-AHB-SVT
  - VIP-AMBA-AXI-SVT
  - VIP-AMBA-STREAM-SVT
  - VIP-PCIE-G4-SVT
  DWC PCIe 40 NS LP TSMC N7 X4:
  - DWC-PCIe-40-NS-LP-TSMC-N7-X4
  DWC PCIe Software Sample:
  - DWC_PCIe_SW_Sample
  DWC Sensors PD TSMC N7:
  - DWC-Sensors-PD-TSMC-7FF
  DWC Sensors PVT-C Series 3+ TSMC N7:
  - DWC-Sensors-PVTC-TSMC-7FF
  DWC Sensors TS TSMC N7:
  - DWC-Sensors-TS-TSMC-7FF
  DWC Sensors VM TSMC N7:
  - DWC-Sensors-VM-TSMC-7FF
  Design Compiler Elite Pkg:
  - ACS
  - BOA-BRT
  - DC-Expert
  - DC-Extension
  - DC-Graphical
  - DC-SDF-Interface
  - DC-Ultra-Features
  - DC-Ultra-Opt
  - Design-Budgeting
  - Design-Compiler
  - Design-Compiler-NXT
  - Design-Vision
  - DesignWare
  - DesignWare-LP
  - DesignWare-VERA
  - Designware-Basic
  - Digital-AGP
  - Galaxy-Common
  - HDL
  - HDL-Compiler
  - MCE-Base
  - Milkyway-Interface
  - Power-Optimization
  - RTL-Power-Analysis
  - RTLFusionVHDL
  - SynLib-Eval
  - Test-CTL-Model
  - Test-Compiler
  - Test-Core-Wrapper
  - Test-DFTC-TMAX
  - Test-LBIST-Synthesis
  - Test-MBIST-Integration
  - Test-RTL-Check
  - Test-RTL-Tristate
  - Test-STDVR
  - Test-ScanRoute
  - Test-Validate
  - VCS_UnifiedCompile
  - VHDL-Compiler
  - VIP-AMBA-AHB-SVT
  - VIP-AMBA-APB-SVT
  - VIP-AMBA-AXI-SVT
  - VT_CoverageURG
  Design Compiler NXT:
  - ACS
  - BOA-BRT
  - DC-Expert
  - DC-Extension
  - DC-SDF-Interface
  - DC-Ultra-Features
  - DC-Ultra-Opt
  - Design-Budgeting
  - Design-Compiler
  - Design-Compiler-NXT
  - Designware-Basic
  - Galaxy-Common
  - MCE-Base
  - Milkyway-Interface
  - RTLFusionVHDL
  - SynLib-Eval
  - VCS_UnifiedCompile
  Design Vision:
  - Design-Vision
  DesignWare Library:
  - DesignWare
  - DesignWare-LP
  - DesignWare-VERA
  - VIP-AMBA-AHB-SVT
  - VIP-AMBA-APB-SVT
  - VIP-AMBA-AXI-SVT
  - VT_CoverageURG
  Formality Base:
  - Formality
  - Formality-Advanced
  - Formality-E1
  - Formality-Ultra
  - Milkyway-Interface
  HAPS-80 Solution S104 -2:
  - HAPS-70-AMBA-XTOR-MASTER
  - HAPS-70-AMBA-XTOR-SLAVE
  - HAPS-80-AMBA-XTOR-MASTER
  - HAPS-80-AMBA-XTOR-SLAVE
  - HAPS-DX-AMBA-XTOR-MASTER
  - HAPS-DX-AMBA-XTOR-SLAVE
  - ProtoCompilerMP
  - ProtoCompilerS
  - ProtoCompilerS-RT
  - RtlGateCorrelation
  - RtlGateCorrelationSlave
  - VCSCompiler_Net
  - VHDL-Elaborator
  - VT_Assertions
  - VT_Coverage
  - VT_Testbench
  - VT_VCS_Xprop
  - mvdbgen
  - zs_Compil
  - zs_Emi3
  - zs_Emi3Runtime
  HDL Compiler Verilog:
  - HDL
  - HDL-Compiler
  - SynLib-Eval
  Library Compiler: []
  Library Compiler Base:
  - Library-Compiler
  NLP Add-On:
  - mvdbgen
  - mvsim
  Power Compiler:
  - Power-Optimization
  - RTL-Power-Analysis
  PrimePower Base:
  - PrimePower
  PrimeTime ADV:
  - GalaxyConstraint
  - Milkyway-Interface
  - PrimeTime
  - PrimeTime-ADV
  - PrimeTime-SI
  PrimeTime Elite:
  - GalaxyConstraint
  - Milkyway-Interface
  - PrimeTime
  - PrimeTime-ADV
  - PrimeTime-ADV-PLUS
  - PrimeTime-ELT
  - PrimeTime-SI
  SpyGlass Lint:
  - BasePolicySO
  - SG-Verdi-Plugin
  - VC-STATIC-COMPILE
  - checker
  - gui
  - mixed
  - oemunlock
  - save_restore
  - system_verilog
  - verilog
  - vhdl
  SpyGlass Lint Turbo Add-on:
  - adv_checker
  - lint_func
  - lint_soc_abstraction
  - turbo_struct
  SpyGlass Power Explorer Add-on:
  - adv_checker
  - power_cge_regr
  - power_estso
  - power_high_perf
  - power_rednso
  TestMAX Advisor Base:
  - Test-ADV
  - Test-Conn
  - Test-VC
  - adv_checker
  - dft_dsmso
  - dft_soc_abstraction
  - dftso
  VC Formal DPV Base:
  - VC-FORMAL-DPV-HDB
  - VC-SMART-SEARCH
  - VC-STATIC-COMPILE
  - VCF-DPV-1-Base-Compile-Pkg
  - VCF-DPV-1-Base-Runtime-Pkg
  - VCFV-Verdi-Plugin
  VC Formal Ultra:
  - SNPS-ML-PLATFORM
  - VC-FORMAL-AEP-RT
  - VC-FORMAL-CC-RT
  - VC-FORMAL-FCA-RT
  - VC-FORMAL-FPV-RT
  - VC-FORMAL-FRV-RT
  - VC-FORMAL-FTA-RT
  - VC-FORMAL-FXP-RT
  - VC-FORMAL-RMA-RT
  - VC-FORMAL-RT
  - VC-FORMAL-SEQ-RT
  - VC-FORMAL-ULTRA
  - VC-ML-PLATFORM
  - VC-SMART-SEARCH
  - VC-STATIC-COMPILE
  - VCFV-Verdi-Plugin
  VC SpyGlass Base:
  - SG-Verdi-Plugin
  - VC-SG-1-Base-Pkg
  - VC-STATIC-COMPILE
  - VC-STATIC-VERDI-PLUGIN
  VC SpyGlass CDC Add-on:
  - VC-CDC-BASE
  - adv_checker
  - cdc_adv_checker
  VC SpyGlass Constraints: []
  VC SpyGlass Constraints Add-on:
  - VC-CONSTRAINTS-BASE
  - adv_checker
  - constraints_SDCgen
  - constraints_SDCmerge
  - constraints_mgmt
  - constraints_modemerge
  - constraints_soc_abstraction
  - constraintsso
  - txvso
  VC SpyGlass Elite:
  - SG-Verdi-Plugin
  - VC-SG-2-Elite-Base-Pkg
  - VC-SG-2-Elite-Pkg
  - VC-STATIC-COMPILE
  - VC-STATIC-VERDI-PLUGIN
  - adv_checker
  - lint_func
  - lint_soc_abstraction
  - turbo_struct
  VC SpyGlass Lint:
  - VC-LINT-BASE
  - VC-STATIC-COMPILE
  - VC-STATIC-LINT
  - VC-STATIC-VERDI-PLUGIN
  - checker
  VC SpyGlass Lint SL Add-on:
  - BasePolicySO
  - SG-Verdi-Plugin
  - gui
  - mixed
  - oemunlock
  - save_restore
  - system_verilog
  - verilog
  - vhdl
  VC SpyGlass RDC Add-on:
  - VC-SG-RDC-Addon-Pkg
  - adv_checker
  - VC-RDC-BASE
  - rdc_adv_checker
  VC VIP AMBA AHB4 Base:
  - VIP-AMBA-AHB-SVT
  VC VIP AMBA APB: []
  VC VIP AMBA APB Base:
  - VIP-AMBA-APB-SVT
  VC VIP AMBA AXI4: []
  VC VIP AMBA AXI4 Base:
  - VIP-AMBA-AXI-SVT
  VC VIP I2C: []
  VC VIP I2C Base:
  - VIP-I2C-SVT
  VC VIP JTAG: []
  VC VIP JTAG Base:
  - VIP-JTAG-SVT
  VC VIP LPDDR 5/4/3/2 Elite:
  - VIP-LPDDR5-SVT
  VC VIP LPDDR5/4/3/2: []
  VC VIP PCI Exp G4: []
  VC VIP PCIe Gen4 Elite:
  - VIP-PCIE-G4-SVT
  VC VIP SOC Library:
  - VIP-SOC-LIBRARY-SVT
  VC VIP SPI BUS: []
  VC VIP SPI BUS Base:
  - VIP-SPI-BUS-SVT
  VC VIP SPI QUAD: []
  VC VIP SPI QUAD Base:
  - VIP-SPI-SVT
  VC VIP UART: []
  VC VIP UART Base:
  - VIP-UART-SVT
  VCS Elite:
  - LMCSwift_Net
  - VCS-2-Elite-Base-Compile-Pkg
  - VCS-2-Elite-Base-Runtime-Pkg
  - VCS-2-Elite-Compile-Pkg
  - VCS-2-Elite-Runtime-Pkg
  - VCSTools_Net
  - VT_VCS_AMS_CoSimRuntime
  - VT_Visual
  VCS MX:
  - FusionVantageLmcInterface
  - Galil_Solver
  - LMCSwift_Net
  - SNPS-Assertions
  - VCSAMSCompiler_Net
  - VCSAMSRuntime_Net
  - VCSCompiler_Net
  - VCSMXCompiler_Net
  - VCSMXRunTime_Net
  - VCSPostProcDebugger_Net
  - VCSRuntime_Net
  - VCSTools_Net
  - VHDL-Analyzer
  - VHDL-Cycle-Sim
  - VHDL-Elaborator
  - VHDL-Event-Sim
  - VHDL-Tools
  - VHDL-VirSim
  - VT_Assertions
  - VT_AssertionsRuntime
  - VT_Coverage
  - VT_CoverageRuntime
  - VT_Testbench
  - VT_TestbenchRuntime
  - VT_VCS_AMS_CoSimRuntime
  - VT_Visual
  - XVCSDebugger
  VCS Ultra:
  - VCSCompiler_Net
  - VCSMXCompiler_Net
  - VCSMXRunTime_Net
  - VCSRuntime_Net
  - VCSTools_Net
  - VCSUltraCompiler_Net
  - VCSUltraRuntime_Net
  - VT_VCS_AMS_CoSimRuntime
  VDK Extension Add-on:
  - opengl_offload
  - pcie_realworld_io
  VDK Family for ARMv7v8 & DW:
  - VSDK.primary
  - VSDK.simulation
  - arm_cortex_base_library
  - arm_cortex_v7v8_base_library
  - arm_tlm_lib
  - synopsys_designware_tlm_lib
  - vdk_for_arm_cortex
  - vdk_for_arm_cortexv7v8
  VHDL Compiler:
  - HDL
  - SynLib-Eval
  - VHDL-Compiler
  Verdi Elite:
  - Verdi-2-Elite-Pkg
  - VerdiCoverage
  - VerdiTransactionDebugUltra
  Verdi Ultra:
  - VERDI-ULTRA
  - Verdi_HwSwDebug
  Verdi-3:
  - Verdi
  - VerdiCoverage
  - VerdiSimDB
  - VerdiTransactionDebugUltra
  Virtualizer with ARMv7v8 & DW:
  - VAUTH.primary
  - VAUTH.simulation
  - arm_cortex_base_library
  - arm_cortex_v7v8_base_library
  - arm_tlm_lib
  - synopsys_designware_tlm_lib
xilinx:
  ISE_Embedded_Edition:
  - ChipScopePro_SIOTK
  - ChipscopePro
  - ISE
  - XPS
  - ISIM
  - PlanAhead
  - SDK
  ISE_System_Edition:
  - ChipScopePro_SIOTK
  - ChipscopePro
  - ISE
  - SysGen
  - XPS
  - HLS
  - ISIM
  - PlanAhead
  - ModelComposer
  - SysGen
  - sdnet_p4
  - hcam_base
  - tcam_10Mbits
  - SDSoC_Tools
  - ap_sdsoc
  - ap_cc
  - v_cresample
  - v_cresample
  - v_osd
  - v_osd
  - v_osd_v1_0
  - v_rgb2ycrcd
  - v_rgb2ycrcb
  - v_rgb2ycrcb_v2
  - v_tc
  - v_tc
  - v_tpg
  - v_tpg
  - v_ycrcb2rgb_v2
  - v_ycrcb2rgb_v2
  - v_ycrcb2rgb
  - v_ycrcb2rgb
  - v_rgb2ycrcb_v2
  - XCZU9EG-ES1_bitgen
  - xczu9eg-es1
  - XCZU9EG-ES2_bitgen
  - XCZU3EG-ES1_bitgen
  - xczu3eg-es1
  - XCZU15EG-ES1_bitgen
  - XCZU15EG-ES1
  - XCZU19EG-ES2_bitgen
  - XCZU19EG-ES2
  - XCZU9EG-ES2
  - v_proc_ss
  - v_proc_ss
  - v_mix
  - v_mix
  - mipi_csi2_rx_ctrl
  - mipi_csi2_rx_ctrl
  - v_hdmi
  - v_hdmi
  - XCZU9EG
  - xazu2eg_bitgen
  - XCZU2EG-EVAL
  - XCZU4EV-EVAL
  - xczu4ev
  - xczu5ev
  - XCZU5EV-EVAL
  - xczu7ev
  - xczu7ev_bitgen
  - XCZU11EG-EVAL
  - xczu2cg
  - xczu2cg_bitgen
  - xczu3cg
  - xczu3cg_bitgen
  - xczu4ev
  - xczu4ev_bitgen
  - xczu2eg
  - xczu2eg_bitgen
  - xczu3eg
  - xczu3eg_bitgen
  - xczu4eg
  - xczu4eg_bitgen
  - xczu4cg
  - xczu4cg_bitgen
  - xczu5eg
  - xczu5eg_bitgen
  - xczu5cg
  - xczu5cg_bitgen
  - xczu7eg
  - xczu7eg_bitgen
  - xczu7cg
  - xczu7cg_bitgen
  - XCZU6EG-EVAL
  - xczu6eg
  - xczu6eg_bitgen
  - xczu6cg
  - xczu6cg_bitgen
  - xczu9cg
  - xczu9cg_bitgen
  - xczu11eg
  - xczu15eg
  - XCZU17EG-EVAL
  - xczu17eg
  - XCZU19EG
  - ISE_Embedded_Edition
  - PetaLinux_NoSuport_Eval
  - Vivado_Design_Edition
  - ISE_Embedded_Edition
  - MEbuild
  - MEsim
  - AIEsim
  - AIEbuild
  - SDAccel
  ISE_WebPACK:
  - SDK
  - WebPACK
  - XC7Z010
  - XC7Z030
  - xps_tdp
  - XC7Z020
  - PlanAhead
  - ChipscopePro
  - ChipScopePro_SIOTK
  - HLS
  - Vivado_System_Edition
  - ISE_System_Edition
  PetaLinux_NoSuport_Eval:
  - petalinux_arch_microblaze
  - petalinux_arch_ppc
  - petalinux_arch_zynq
  SDAccel:
  - ap_opencl
  - Analyzer
  - Synthesis
  - Simulation
  - Implementation
  - HLS
  - PartialReconfiguration
  SDSoC_Tools:
  - ap_cc
  - Simulation
  - Analyzer
  - SDK
  - ap_sdsoc
  - XC7Z020
  - XC7Z045
  - XC7Z030
  - XC7Z010
  - XC7Z100
  - xc7z015
  - xc7z035
  Vivado_Design_Edition:
  - Implementation
  - Synthesis
  - SDK
  - PartialReconfiguration
  - HLS
  - Analyzer
  - Simulation
  Vivado_ML_Enterprise_Edition:
  - Analyzer
  - HLS
  - Implementation
  - PartialReconfiguration
  - SDK
  - Simulation
  - Synthesis
  Vivado_System_Edition:
  - SysGen
  - Implementation
  - Synthesis
  - SDK
  - PartialReconfiguration
  - Analyzer
  - Simulation
  - HLS
  - ModelComposer
