Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M383	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2	Board Connection Requirement for Pin Migration Only							
3A		TDO		TDO			AD25											
3A		nCSO		DATA4			AD24											
3A		TMS		TMS			AE25											
3A		AS_DATA3		DATA3			AE24											
3A		TCK		TCK			AC22											
3A		AS_DATA2		DATA2			AB21											
3A		TDI		TDI			AD23											
3A		AS_DATA1		DATA1			AE21											
3A		DCLK		DCLK			AE22											
3A		"AS_DATA0,ASDO"		DATA0			AE23					 						
3A	VREFB3AN0	IO		DATA6	DIFFIO_RX_B1n	DIFFOUT_B1n	AE18	DQ1B										
3A	VREFB3AN0	IO		DATA5	DIFFIO_TX_B2n	DIFFOUT_B2n	AE20											
3A	VREFB3AN0	IO		DATA8	DIFFIO_RX_B1p	DIFFOUT_B1p	AD19	DQ1B										
3A	VREFB3AN0	IO		DATA7	DIFFIO_TX_B2p	DIFFOUT_B2p	AD21	DQ1B										
3A	VREFB3AN0	IO		DATA10	DIFFIO_RX_B3n	DIFFOUT_B3n	AD18	DQSn1B										
3A	VREFB3AN0	IO		DATA9	DIFFIO_TX_B4n	DIFFOUT_B4n	AB20	DQ1B										
3A	VREFB3AN0	IO		DATA12	DIFFIO_RX_B3p	DIFFOUT_B3p	AC17	DQS1B										
3A	VREFB3AN0	IO		DATA11	DIFFIO_TX_B4p	DIFFOUT_B4p	AB19											
3A	VREFB3AN0	IO		DATA14	DIFFIO_RX_B5n	DIFFOUT_B5n	AE17	DQ1B										
3A	VREFB3AN0	IO		DATA13	DIFFIO_TX_B6n	DIFFOUT_B6n	AC19	DQ1B										
3A	VREFB3AN0	IO		CLKUSR	DIFFIO_RX_B5p	DIFFOUT_B5p	AD16	DQ1B										
3A	VREFB3AN0	IO		DATA15	DIFFIO_TX_B6p	DIFFOUT_B6p	AC18	DQ1B										
3A	VREFB3AN0	IO		PR_DONE	DIFFIO_RX_B7n	DIFFOUT_B7n	AE16											
3A	VREFB3AN0	IO		PR_READY	DIFFIO_TX_B8n	DIFFOUT_B8n	AB17	DQ1B										
3A	VREFB3AN0	IO		PR_ERROR	DIFFIO_RX_B7p	DIFFOUT_B7p	AE15											
3A	VREFB3AN0	IO			DIFFIO_TX_B8p	DIFFOUT_B8p	AA17	DQ1B										
3B	VREFB3BN0	IO			DIFFIO_RX_B10n	DIFFOUT_B10n	AA16											
3B	VREFB3BN0	IO			DIFFIO_RX_B11p	DIFFOUT_B11p	AC16											
3B	VREFB3BN0	IO			DIFFIO_RX_B14n	DIFFOUT_B14n	AB15											
3B	VREFB3BN0	IO	"CLK0n,FPLL_BL_FBn"		DIFFIO_RX_B15n	DIFFOUT_B15n	AD15											
3B	VREFB3BN0	IO	"CLK0p,FPLL_BL_FBp"		DIFFIO_RX_B15p	DIFFOUT_B15p	AD14											
3B	VREFB3BN0	IO			DIFFIO_TX_B17n	DIFFOUT_B17n	AB14											
3B	VREFB3BN0	IO			DIFFIO_RX_B18n	DIFFOUT_B18n	AE13	DQ2B										
3B	VREFB3BN0	IO			DIFFIO_TX_B17p	DIFFOUT_B17p	AA14	DQ2B										
3B	VREFB3BN0	IO			DIFFIO_RX_B18p	DIFFOUT_B18p	AE12	DQ2B										
3B	VREFB3BN0	IO			DIFFIO_RX_B19n	DIFFOUT_B19n	AE11	DQSn2B										
3B	VREFB3BN0	IO			DIFFIO_TX_B20n	DIFFOUT_B20n	AD13	DQ2B										
3B	VREFB3BN0	IO			DIFFIO_RX_B19p	DIFFOUT_B19p	AE10	DQS2B										
3B	VREFB3BN0	IO			DIFFIO_TX_B20p	DIFFOUT_B20p	AC14											
3B	VREFB3BN0	IO	"FPLL_BL_CLKOUT1,FPLL_BL_CLKOUTn"		DIFFIO_TX_B21n	DIFFOUT_B21n	AB12	DQ2B										
3B	VREFB3BN0	IO			DIFFIO_RX_B22n	DIFFOUT_B22n	AD11	DQ2B										
3B	VREFB3BN0	IO	"FPLL_BL_CLKOUT0,FPLL_BL_CLKOUTp,FPLL_BL_FB"		DIFFIO_TX_B21p	DIFFOUT_B21p	AA12	DQ2B										
3B	VREFB3BN0	IO			DIFFIO_RX_B22p	DIFFOUT_B22p	AC12	DQ2B										
3B	VREFB3BN0	IO	CLK1n		DIFFIO_RX_B23n	DIFFOUT_B23n	AD10											
3B	VREFB3BN0	IO			DIFFIO_TX_B24n	DIFFOUT_B24n	AB11	DQ2B										
3B	VREFB3BN0	IO	CLK1p		DIFFIO_RX_B23p	DIFFOUT_B23p	AD9											
3B	VREFB3BN0	IO			DIFFIO_TX_B24p	DIFFOUT_B24p	AA11	DQ2B										
4A	VREFB4AN0	IO	RZQ_0		DIFFIO_TX_B25n	DIFFOUT_B25n	AB10											
4A	VREFB4AN0	IO			DIFFIO_RX_B26n	DIFFOUT_B26n	AE8	DQ3B										
4A	VREFB4AN0	IO			DIFFIO_TX_B25p	DIFFOUT_B25p	AA9	DQ3B										
4A	VREFB4AN0	IO			DIFFIO_RX_B26p	DIFFOUT_B26p	AD8	DQ3B										
4A	VREFB4AN0	IO			DIFFIO_RX_B27n	DIFFOUT_B27n	AC9	DQSn3B										
4A	VREFB4AN0	IO			DIFFIO_TX_B28n	DIFFOUT_B28n	AB9	DQ3B										
4A	VREFB4AN0	IO			DIFFIO_RX_B27p	DIFFOUT_B27p	AC8	DQS3B										
4A	VREFB4AN0	IO			DIFFIO_TX_B28p	DIFFOUT_B28p	AA8											
4A	VREFB4AN0	IO			DIFFIO_TX_B29n	DIFFOUT_B29n	AC7	DQ3B										
4A	VREFB4AN0	IO			DIFFIO_RX_B30n	DIFFOUT_B30n	AE6	DQ3B										
4A	VREFB4AN0	IO			DIFFIO_TX_B29p	DIFFOUT_B29p	AC6	DQ3B										
4A	VREFB4AN0	IO			DIFFIO_RX_B30p	DIFFOUT_B30p	AD6	DQ3B										
4A	VREFB4AN0	IO	CLK2n		DIFFIO_RX_B31n	DIFFOUT_B31n	AE5											
4A	VREFB4AN0	IO			DIFFIO_TX_B32n	DIFFOUT_B32n	AC4	DQ3B										
4A	VREFB4AN0	IO	CLK2p		DIFFIO_RX_B31p	DIFFOUT_B31p	AD5											
4A	VREFB4AN0	IO			DIFFIO_TX_B32p	DIFFOUT_B32p	AB5	DQ3B										
4A	VREFB4AN0	IO			DIFFIO_TX_B33n	DIFFOUT_B33n	AC3											
4A	VREFB4AN0	IO			DIFFIO_RX_B34n	DIFFOUT_B34n	AE3	DQ4B										
4A	VREFB4AN0	IO			DIFFIO_TX_B33p	DIFFOUT_B33p	AB4	DQ4B										
4A	VREFB4AN0	IO			DIFFIO_RX_B34p	DIFFOUT_B34p	AE2	DQ4B										
4A	VREFB4AN0	IO			DIFFIO_RX_B35n	DIFFOUT_B35n	AD4	DQSn4B										
4A	VREFB4AN0	IO			DIFFIO_TX_B36n	DIFFOUT_B36n	AA4	DQ4B										
4A	VREFB4AN0	IO			DIFFIO_RX_B35p	DIFFOUT_B35p	AD3	DQS4B										
4A	VREFB4AN0	IO			DIFFIO_TX_B36p	DIFFOUT_B36p	AA3											
4A	VREFB4AN0	IO			DIFFIO_TX_B37n	DIFFOUT_B37n	W3	DQ4B										
4A	VREFB4AN0	IO			DIFFIO_RX_B38n	DIFFOUT_B38n	AE1	DQ4B										
4A	VREFB4AN0	IO			DIFFIO_TX_B37p	DIFFOUT_B37p	V4	DQ4B										
4A	VREFB4AN0	IO			DIFFIO_RX_B38p	DIFFOUT_B38p	AD1	DQ4B										
4A	VREFB4AN0	IO	CLK3n		DIFFIO_RX_B39n	DIFFOUT_B39n	AC2											
4A	VREFB4AN0	IO			DIFFIO_TX_B40n	DIFFOUT_B40n	Y3	DQ4B										
4A	VREFB4AN0	IO	CLK3p		DIFFIO_RX_B39p	DIFFOUT_B39p	AC1											
4A	VREFB4AN0	IO			DIFFIO_TX_B40p	DIFFOUT_B40p	W4	DQ4B										
4A	VREFB4AN0	IO			DIFFIO_RX_B43n	DIFFOUT_B43n	AB2											
4A	VREFB4AN0	IO			DIFFIO_RX_B43p	DIFFOUT_B43p	AB1											
4A	VREFB4AN0	IO			DIFFIO_RX_B46n	DIFFOUT_B46n	AA2											
4A	VREFB4AN0	IO			DIFFIO_RX_B46p	DIFFOUT_B46p	Y2											
4A	VREFB4AN0	IO			DIFFIO_RX_B47n	DIFFOUT_B47n	Y1											
4A	VREFB4AN0	IO			DIFFIO_RX_B47p	DIFFOUT_B47p	W1											
5A	VREFB5AN0	IO	RZQ_1		DIFFIO_TX_R1p	DIFFOUT_R1p	U2	DQ1R										
5A	VREFB5AN0	IO		INIT_DONE	DIFFIO_RX_R2p	DIFFOUT_R2p	V2											
5A	VREFB5AN0	IO		PR_REQUEST	DIFFIO_TX_R1n	DIFFOUT_R1n	U1	DQ1R										
5A	VREFB5AN0	IO		CRC_ERROR	DIFFIO_RX_R2n	DIFFOUT_R2n	V1											
5A	VREFB5AN0	IO		nCEO	DIFFIO_TX_R3p	DIFFOUT_R3p	T4	DQ1R										
5A	VREFB5AN0	IO			DIFFIO_RX_R4p	DIFFOUT_R4p	R2	DQ1R										
5A	VREFB5AN0	IO		CvP_CONFDONE	DIFFIO_TX_R3n	DIFFOUT_R3n	R3	DQ1R										
5A	VREFB5AN0	IO			DIFFIO_RX_R4n	DIFFOUT_R4n	T2	DQ1R										
5A	VREFB5AN0	IO		DEV_OE	DIFFIO_TX_R5p	DIFFOUT_R5p	P3											
5A	VREFB5AN0	IO			DIFFIO_RX_R6p	DIFFOUT_R6p	P1	DQS1R										
5A	VREFB5AN0	IO		DEV_CLRn	DIFFIO_TX_R5n	DIFFOUT_R5n	N2	DQ1R										
5A	VREFB5AN0	IO			DIFFIO_RX_R6n	DIFFOUT_R6n	R1	DQSn1R										
5A	VREFB5AN0	IO			DIFFIO_TX_R7p	DIFFOUT_R7p	N4	DQ1R										
5A	VREFB5AN0	IO			DIFFIO_RX_R8p	DIFFOUT_R8p	M1	DQ1R										
5A	VREFB5AN0	IO			DIFFIO_TX_R7n	DIFFOUT_R7n	N3											
5A	VREFB5AN0	IO			DIFFIO_RX_R8n	DIFFOUT_R8n	N1	DQ1R										
5B	VREFB5BN0	IO	CLK6p		DIFFIO_RX_R17p	DIFFOUT_R17p	L2											
5B	VREFB5BN0	IO	CLK6n		DIFFIO_RX_R17n	DIFFOUT_R17n	M2											
5B	VREFB5BN0	IO			DIFFIO_RX_R19p	DIFFOUT_R19p	K2											
5B	VREFB5BN0	IO	"FPLL_BR_CLKOUT0,FPLL_BR_CLKOUTp,FPLL_BR_FB"		DIFFIO_TX_R20p	DIFFOUT_R20p	M4											
5B	VREFB5BN0	IO			DIFFIO_RX_R19n	DIFFOUT_R19n	K1											
5B	VREFB5BN0	IO	"FPLL_BR_CLKOUT1,FPLL_BR_CLKOUTn"		DIFFIO_TX_R20n	DIFFOUT_R20n	L3											
5B	VREFB5BN0	IO			DIFFIO_RX_R21p	DIFFOUT_R21p	H1											
5B	VREFB5BN0	IO			DIFFIO_TX_R22p	DIFFOUT_R22p	J4											
5B	VREFB5BN0	IO			DIFFIO_RX_R21n	DIFFOUT_R21n	J1											
5B	VREFB5BN0	IO			DIFFIO_TX_R22n	DIFFOUT_R22n	J3											
5B	VREFB5BN0	IO			DIFFIO_RX_R23p	DIFFOUT_R23p	H2											
5B	VREFB5BN0	IO			DIFFIO_TX_R24p	DIFFOUT_R24p	H4											
5B	VREFB5BN0	IO			DIFFIO_RX_R23n	DIFFOUT_R23n	G1											
5B	VREFB5BN0	IO			DIFFIO_TX_R24n	DIFFOUT_R24n	H3											
		GND					F3											
7A	VREFB7AN0	IO			DIFFIO_RX_T17p	DIFFOUT_T17p	E1		GND	GND								
7A	VREFB7AN0	IO			DIFFIO_RX_T17n	DIFFOUT_T17n	D1		GND	GND								
7A	VREFB7AN0	IO			DIFFIO_RX_T19p	DIFFOUT_T19p	F2											
7A	VREFB7AN0	IO			DIFFIO_RX_T19n	DIFFOUT_T19n	E2											
7A	VREFB7AN0	IO			DIFFIO_TX_T22p	DIFFOUT_T22p	F4		T_RESET#	T_RESET#								
7A	VREFB7AN0	IO			DIFFIO_RX_T23p	DIFFOUT_T23p	E3											
7A	VREFB7AN0	IO			DIFFIO_RX_T23n	DIFFOUT_T23n	D3											
7A	VREFB7AN0	IO	CLK11p		DIFFIO_RX_T25p	DIFFOUT_T25p	C1											
7A	VREFB7AN0	IO			DIFFIO_TX_T26p	DIFFOUT_T26p	C7	DQ1T	T_DM_1	T_DM_1								
7A	VREFB7AN0	IO	CLK11n		DIFFIO_RX_T25n	DIFFOUT_T25n	B1											
7A	VREFB7AN0	IO			DIFFIO_TX_T26n	DIFFOUT_T26n	C6	DQ1T	T_DQ_15	T_DQ_15								
7A	VREFB7AN0	IO			DIFFIO_RX_T27p	DIFFOUT_T27p	C3	DQ1T	T_DQ_13	T_DQ_13								
7A	VREFB7AN0	IO			DIFFIO_TX_T28p	DIFFOUT_T28p	D4	DQ1T	T_DQ_14	T_DQ_14								
7A	VREFB7AN0	IO			DIFFIO_RX_T27n	DIFFOUT_T27n	C2	DQ1T	T_DQ_12	T_DQ_12								
7A	VREFB7AN0	IO			DIFFIO_TX_T28n	DIFFOUT_T28n	C4	DQ1T	T_CKE_0	T_CKE_0								
7A	VREFB7AN0	IO			DIFFIO_RX_T29p	DIFFOUT_T29p	B2	DQS1T	T_DQS_1	T_DQS_1								
7A	VREFB7AN0	IO			DIFFIO_TX_T30p	DIFFOUT_T30p	D8		T_CKE_1	T_CKE_1								
7A	VREFB7AN0	IO			DIFFIO_RX_T29n	DIFFOUT_T29n	A2	DQSn1T	T_DQS#_1	T_DQS#_1								
7A	VREFB7AN0	IO			DIFFIO_TX_T30n	DIFFOUT_T30n	C8	DQ1T	T_DQ_11	T_DQ_11								
7A	VREFB7AN0	IO			DIFFIO_RX_T31p	DIFFOUT_T31p	A4	DQ1T	T_DQ_9	T_DQ_9								
7A	VREFB7AN0	IO			DIFFIO_TX_T32p	DIFFOUT_T32p	B5	DQ1T	T_DQ_10	T_DQ_10								
7A	VREFB7AN0	IO			DIFFIO_RX_T31n	DIFFOUT_T31n	A3	DQ1T	T_DQ_8	T_DQ_8								
7A	VREFB7AN0	IO			DIFFIO_TX_T32n	DIFFOUT_T32n	B4		GND	GND								
7A	VREFB7AN0	IO	CLK10p		DIFFIO_RX_T33p	DIFFOUT_T33p	B6											
7A	VREFB7AN0	IO			DIFFIO_TX_T34p	DIFFOUT_T34p	E8	DQ2T	T_DM_0	T_DM_0								
7A	VREFB7AN0	IO	CLK10n		DIFFIO_RX_T33n	DIFFOUT_T33n	A5											
7A	VREFB7AN0	IO			DIFFIO_TX_T34n	DIFFOUT_T34n	D9	DQ2T	T_DQ_7	T_DQ_7								
7A	VREFB7AN0	IO			DIFFIO_RX_T35p	DIFFOUT_T35p	B7	DQ2T	T_DQ_5	T_DQ_5								
7A	VREFB7AN0	IO			DIFFIO_TX_T36p	DIFFOUT_T36p	E10	DQ2T	T_DQ_6	T_DQ_6								
7A	VREFB7AN0	IO			DIFFIO_RX_T35n	DIFFOUT_T35n	A7	DQ2T	T_DQ_4	T_DQ_4								
7A	VREFB7AN0	IO			DIFFIO_TX_T36n	DIFFOUT_T36n	D10	DQ2T	T_ODT_1	T_ODT_1								
7A	VREFB7AN0	IO			DIFFIO_RX_T37p	DIFFOUT_T37p	A9	DQS2T	T_DQS_0	T_DQS_0								
7A	VREFB7AN0	IO			DIFFIO_TX_T38p	DIFFOUT_T38p	E11		T_ODT_0	T_ODT_0								
7A	VREFB7AN0	IO			DIFFIO_RX_T37n	DIFFOUT_T37n	A8	DQSn2T	T_DQS#_0	T_DQS#_0								
7A	VREFB7AN0	IO			DIFFIO_TX_T38n	DIFFOUT_T38n	D11	DQ2T	T_DQ_3	T_DQ_3								
7A	VREFB7AN0	IO			DIFFIO_RX_T39p	DIFFOUT_T39p	B9	DQ2T	T_DQ_1	T_DQ_1								
7A	VREFB7AN0	IO			DIFFIO_TX_T40p	DIFFOUT_T40p	C11	DQ2T	T_DQ_2	T_DQ_2								
7A	VREFB7AN0	IO			DIFFIO_RX_T39n	DIFFOUT_T39n	A10	DQ2T	T_DQ_0	T_DQ_0								
7A	VREFB7AN0	IO	RZQ_2		DIFFIO_TX_T40n	DIFFOUT_T40n	B10											
8A	VREFB8AN0	IO	CLK9p		DIFFIO_RX_T41p	DIFFOUT_T41p	B12											
8A	VREFB8AN0	IO			DIFFIO_TX_T42p	DIFFOUT_T42p	E13	DQ3T	T_A_0	T_CA_0								
8A	VREFB8AN0	IO	CLK9n		DIFFIO_RX_T41n	DIFFOUT_T41n	A12											
8A	VREFB8AN0	IO			DIFFIO_TX_T42n	DIFFOUT_T42n	D14	DQ3T	T_A_1	T_CA_1								
8A	VREFB8AN0	IO			DIFFIO_RX_T43p	DIFFOUT_T43p	A14	DQ3T	T_A_4	T_CA_4								
8A	VREFB8AN0	IO	"FPLL_TL_CLKOUT0,FPLL_TL_CLKOUTp,FPLL_TL_FB"		DIFFIO_TX_T44p	DIFFOUT_T44p	E15	DQ3T	T_A_2	T_CA_2								
8A	VREFB8AN0	IO			DIFFIO_RX_T43n	DIFFOUT_T43n	A13	DQ3T	T_A_5	T_CA_5								
8A	VREFB8AN0	IO	"FPLL_TL_CLKOUT1,FPLL_TL_CLKOUTn"		DIFFIO_TX_T44n	DIFFOUT_T44n	D15	DQ3T	T_A_3	T_CA_3								
8A	VREFB8AN0	IO			DIFFIO_RX_T45p	DIFFOUT_T45p	C13	DQS3T	T_CK	T_CK								
8A	VREFB8AN0	IO			DIFFIO_TX_T46p	DIFFOUT_T46p	E17		T_A_6	T_CA_6								
8A	VREFB8AN0	IO			DIFFIO_RX_T45n	DIFFOUT_T45n	C12	DQSn3T	T_CK#	T_CK#								
8A	VREFB8AN0	IO			DIFFIO_TX_T46n	DIFFOUT_T46n	E16	DQ3T	T_A_7	T_CA_7								
8A	VREFB8AN0	IO			DIFFIO_RX_T47p	DIFFOUT_T47p	C14	DQ3T	T_BA_1									
8A	VREFB8AN0	IO			DIFFIO_TX_T48p	DIFFOUT_T48p	C16	DQ3T	T_BA_0									
8A	VREFB8AN0	IO			DIFFIO_RX_T47n	DIFFOUT_T47n	B14	DQ3T	T_BA_2									
8A	VREFB8AN0	IO			DIFFIO_TX_T48n	DIFFOUT_T48n	B15		GND	GND								
8A	VREFB8AN0	IO	"CLK8p,FPLL_TL_FBp"		DIFFIO_RX_T49p	DIFFOUT_T49p	B16											
8A	VREFB8AN0	IO			DIFFIO_TX_T50p	DIFFOUT_T50p	E18	DQ4T	T_CAS#									
8A	VREFB8AN0	IO	"CLK8n,FPLL_TL_FBn"		DIFFIO_RX_T49n	DIFFOUT_T49n	A15											
8A	VREFB8AN0	IO			DIFFIO_TX_T50n	DIFFOUT_T50n	D19	DQ4T	T_RAS#									
8A	VREFB8AN0	IO			DIFFIO_RX_T51p	DIFFOUT_T51p	B17	DQ4T	T_A_8	T_CA_8								
8A	VREFB8AN0	IO			DIFFIO_TX_T52p	DIFFOUT_T52p	C19	DQ4T	T_A_10									
8A	VREFB8AN0	IO			DIFFIO_RX_T51n	DIFFOUT_T51n	A17	DQ4T	T_A_9	T_CA_9								
8A	VREFB8AN0	IO			DIFFIO_TX_T52n	DIFFOUT_T52n	C18	DQ4T	T_A_11									
8A	VREFB8AN0	IO			DIFFIO_RX_T53p	DIFFOUT_T53p	A19	DQS4T	T_CS#_0	T_CS#_0								
8A	VREFB8AN0	IO			DIFFIO_TX_T54p	DIFFOUT_T54p	C21		T_A_12									
8A	VREFB8AN0	IO			DIFFIO_RX_T53n	DIFFOUT_T53n	A18	DQSn4T	T_CS#_1	T_CS#_1								
8A	VREFB8AN0	IO			DIFFIO_TX_T54n	DIFFOUT_T54n	B20	DQ4T	T_A_13									
8A	VREFB8AN0	IO			DIFFIO_RX_T55p	DIFFOUT_T55p	B19	DQ4T	T_A_14									
8A	VREFB8AN0	IO			DIFFIO_TX_T56p	DIFFOUT_T56p	D21	DQ4T	T_WE#									
8A	VREFB8AN0	IO			DIFFIO_RX_T55n	DIFFOUT_T55n	A20	DQ4T	T_A_15									
9A		MSEL0		MSEL0			A23											
9A		CONF_DONE		CONF_DONE			A22											
9A		MSEL1		MSEL1			A24											
9A		nSTATUS		nSTATUS			B22											
9A		nCE		nCE			A25											
9A		MSEL2		MSEL2			B25											
9A		MSEL3		MSEL3			B24											
9A		nCONFIG		nCONFIG			C23											
9A		MSEL4		MSEL4			C24											
		GND					C22											
		GND					A1											
		GND					A11											
		GND					AA1											
		GND					AA10											
		GND					AA15											
		GND					AA23											
		GND					AB13											
		GND					AB24											
		GND					AC10											
		GND					P25				GND							
		GND					AC25											
		GND					AC5											
		GND					AD17											
		GND					AD22											
		GND					AE14											
		GND					AE19											
		GND					AE4											
		GND					B13											
		GND					B18											
		GND					B23											
		GND					B8											
		GND					C25											
		GND					C5											
		GND					D12											
		GND					D17											
		GND					D2											
		GND					D22											
		GND					D7											
		GND					E14											
		GND					E23											
		GND					E25											
		GND					E4											
		GND					F24											
		GND					G3											
		GND					H25											
		GND					R23				DNU							
		GND					K4											
		GND					L1											
		GND					L12											
		GND					L14											
		GND					M11											
		GND					M13											
		GND					M15											
		GND					M23											
		GND					P11											
		GND					P13											
		GND					P15											
		GND					R12											
		GND					R14											
		GND					R24											
		GND					T22				GND							
		GND					T24				GND							
		GND					U23				DNU							
		GND					U25				GND							
		GND					V23				GND							
		GND					V24				GND							
		GND					Y23				GND							
		GND					Y25				GND							
		GND					AB22				GND							
		GND					F23				GND							
		GND					AA24				GND							
		GND					G22				GND							
		GND					G24				GND							
		GND					H23				GND							
		GND					J23				GND							
		GND					J24				GND							
		GND					K22				DNU							
		GND					K24				DNU							
		GND					L23				GND							
		GND					L25				GND							
		GND					M24				GND							
		GND					N22				GND							
		GND					N24				GND							
		GND					P23				GND							
		GND					T1											
		GND					U3											
		GND					W22											
		GND					W24											
		GND					Y4											
		GND					E22				GND							
		GND					F22				GND							
		GND					H22				GND							
		GND					J22				GND							
		GND					L22				GND							
		GND					M22				GND							
		GND					P22				DNU							
		GND					R22				GND							
		GND					U22				GND							
		GND					V22				GND							
		GND					Y22				GND							
		GND					AA22				GND							
		GND					G23				DNU							
		GND					H24				GND							
		GND					AC24				GND							
		GND					AC23				GND							
		VCC					L11											
		VCC					L13											
		VCC					L15											
		VCC					M12											
		VCC					M14											
		VCC					N11											
		VCC					N12											
		VCC					N13											
		VCC					N14											
		VCC					N15											
		VCC					P12											
		VCC					P14											
		VCC					R11											
		VCC					R13											
		VCC					R15											
		VCC					K23				VCC							
		VCC					T23				VCC							
		VCC					N23				VCC							
		VCC					P24				VCC							
		VCC					W23				VCC							
		VCC					Y24				VCC							
		DNU					D24											
		DNU					E24											
		DNU					G2											
		DNU					B11											
		VCCPGM					AC21											
		VCCPGM					T3											
		VCCPGM					D20											
		VCCBAT					B21											
		VCCIO3A					AB18											
		VCCIO3A					AC20											
		VCCIO3B					AC15											
		VCCIO3B					AD12											
		VCCIO3B					AE9											
		VCCIO4A					AB3											
		VCCIO4A					AB8											
		VCCIO4A					AD2											
		VCCIO4A					AD7											
		VCCIO4A					W2											
		VCCIO5A					P2											
		VCCIO5A					R4											
		VCCIO5B					J2											
		VCCIO5B					M3											
		VCCIO7A					A6											
		VCCIO7A					B3											
		VCCIO7A					C10											
		VCCIO7A					E9											
		VCCIO7A					F1											
		VCCIO8A					A16											
		VCCIO8A					A21											
		VCCIO8A					C15											
		VCCIO8A					C20											
		VCCPD3A					AB16											
		VCCPD3B4A					AB7											
		VCCPD3B4A					AC13											
		VCCPD5A					P4											
		VCCPD5B					L4											
		VCCPD7A8A					D13											
		VCCPD7A8A					D16											
		VCCPD7A8A					D6											
3A	VREFB3AN0	VREFB3AN0					AD20											
3B	VREFB3BN0	VREFB3BN0					AC11											
4A	VREFB4AN0	VREFB4AN0					AE7											
5A	VREFB5AN0	VREFB5AN0					V3											
5B	VREFB5BN0	VREFB5BN0					K3											
7A	VREFB7AN0	VREFB7AN0					C9											
8A	VREFB8AN0	VREFB8AN0					C17											
		NC					F25				DNU							
		NC					G25				DNU							
		NC					J25				DNU							
		NC					K25				DNU							
		NC					M25				DNU							
		NC					N25				DNU							
		NC					R25				DNU							
		NC					T25				DNU							
		NC					V25				DNU							
		NC					W25				DNU							
		NC					AA25				DNU							
		NC					AB25				DNU							
		RREF_TL					D25											
		VCCA_FPLL					AB23											
		VCCA_FPLL					D23											
		VCCA_FPLL					U4											
		VCCA_FPLL					G4											
		VCCA_FPLL					L24											
		VCCA_FPLL					U24											
		VCC_AUX					AA13											
		VCC_AUX					AA18											
		VCC_AUX					AB6											
		VCC_AUX					D18											
		VCC_AUX					D5											
		VCC_AUX					E12											
Notes:																		
"(1) For more information about pin definition and pin connection guidelines, refer to the"												
Cyclone V Device Family Pin Connection Guidelines.																	
(2) RESET pin is only applicable for DDR3 device.																	
	
"Pin Information for the Cyclone® V 5CEFA5 Device 
Version 1.1 
Note (1)"																		
