[{"vid": "bG9kSO85rb4", "cid": "UgyyveEoDBiBY42GSrR4AaABAg", "comment": "\u2764\u2764\u2764", "votes": "0", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "UgwuZ4tDwOHh974c9X14AaABAg", "comment": "thank you so much continue please", "votes": "0", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "Ugwn9UfjJWcMZkoS6gd4AaABAg", "comment": "WHETHER YOU ASSUME THAT IT IS PARALLEL ORGANIZATION OR LEVEL WISE ORGANIZATION,THE FORMULA WE USE TAHT CONCLUDE FROM THE GIVEN CONTEXT IN THE QUESTION IS THE SAME,Hit Rate\u00d7Hit Time+Miss Rate\u00d7Miss Penalty. AND THE EXPLAIN IS THAT: THE PENALTY IS THE TIME CACHE IN PARALLEL ORGANIZATION, IS THE(TIME CACHE+TIME MAIN MEMORY) IN LEVEL WISE ORGANIZATION", "votes": "0", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "Ugwh4GYNGzKXHqAc1gx4AaABAg", "comment": "please upload the notes too.", "votes": "0", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "Ugwn4jK-597W4iwAWv14AaABAg", "comment": "you are not teaching as from the base!!!", "votes": "1", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "Ugx6QV3oZy5IZn1xTc14AaABAg", "comment": "This channel is a blessing", "votes": "9", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "UgyTTcLg0pZL9grrk3x4AaABAg", "comment": "chacheeeeeeeeeeeeeeee", "votes": "0", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "UgzL6Bxo9_i4sDRAAE14AaABAg", "comment": "LoL I made mistake too! XD thanks for correcting me :)", "votes": "0", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "UgwU_Sq3z8LpGiNShdp4AaABAg", "comment": "Why Tmm can't be 50 ns and Tcache=5ns, and parallel organization?", "votes": "5", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "Ugx_VQ6kEj0jcw7cTaF4AaABAg", "comment": "In the first question going by the first method is utter absurdity , processor never checks cache and mm simultaneously.", "votes": "2", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "UgyVO7sU6m1wR3m3_u94AaABAg", "comment": "In Q1 how do we know whether hit ratio 0.80 is for cache and not main memory? In Q2 how did you conclude access time T(cache) and T(MM) is 50 ns? I assumed T(MM) alone to be 50 ns cuz that's how the question specified.. :/", "votes": "2", "replies": "4", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "Ugwq0nrx0Fal3DEfZOV4AaABAg", "comment": "What if the exam has no options?", "votes": "0", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "UgxEvhvgW0IlFwKq5Z54AaABAg", "comment": "Should it be 14.5 in the second example in the second way as the sum of time of cache and time of memory =55?", "votes": "0", "replies": "2", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "Ugy8bvgXVpoXgYWAic54AaABAg", "comment": "really makes me do the sums very easy on this method thank you so much need more ways to solve the problems for other topics thanks for sharing your ideas to us", "votes": "5", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "Ugw3yHbeWNar9W85LPd4AaABAg", "comment": "Thanks", "votes": "1", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "UgwKQ0-X1tNEOA4m6hJ4AaABAg", "comment": "Thank You \ud83d\ude4f\ud83c\udffb", "votes": "1", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "Ugz_VkEOYfOXJTXCrEB4AaABAg", "comment": "\ud83d\ude4f", "votes": "0", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "UgwTC2xoDJWX4mnrJZB4AaABAg", "comment": "I'd love more examples like this.", "votes": "5", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "UgyBRhigq-dnB3hdZtl4AaABAg", "comment": "Thank You", "votes": "0", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "Ugy0kgvnLra-DOtf6e94AaABAg", "comment": "Please upload the new videos soon .", "votes": "1", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "UgyVO7sU6m1wR3m3_u94AaABAg.9ctml4OUPWQ9dsHw0ehWxb", "comment": "Hit ratios are given only for cache Bruh \ud83d\ude12", "votes": "0", "replies": "", "reply": true}, {"vid": "bG9kSO85rb4", "cid": "UgyVO7sU6m1wR3m3_u94AaABAg.9ctml4OUPWQ9dsIifyQcW7", "comment": "For the second question it specifies cache miss which means the processor checks the whole cache and when it miss goes to MM , in MM it will definitely find the word hence Tc+Tm=5+45=50ns.", "votes": "0", "replies": "", "reply": true}, {"vid": "bG9kSO85rb4", "cid": "UgyVO7sU6m1wR3m3_u94AaABAg.9ctml4OUPWQ9ewCLDDGnlB", "comment": "\u00a0@perioguatexgaming1333\u00a0  On parallel organization cache miss means the same, but why are you summing that Tm is 45, it can be 50 too...", "votes": "0", "replies": "", "reply": true}, {"vid": "bG9kSO85rb4", "cid": "UgyVO7sU6m1wR3m3_u94AaABAg.9ctml4OUPWQ9sadKIML_F-", "comment": "I can explain the first question, it is absolute that the data is present in the last level of the memory i.e. we can conclude the hit ratio to be a 100% or 1 in this case. Since, cache comes before Main Memory which implies that only when the data is a miss in the cache it moves to the MM, for the question the MM is the last level of memory so we are bound to assume its hit ratio to be 1. This may not be a practical approach but is a good demonstration of working of memories.", "votes": "0", "replies": "", "reply": true}, {"vid": "bG9kSO85rb4", "cid": "UgxEvhvgW0IlFwKq5Z54AaABAg.9VMvoISmoRE9V_DxaAsC4d", "comment": "15 then.. did you understand when we use sum and where just Tmm?", "votes": "0", "replies": "", "reply": true}, {"vid": "bG9kSO85rb4", "cid": "UgxEvhvgW0IlFwKq5Z54AaABAg.9VMvoISmoRE9ZvMqtCnGfB", "comment": "No, Total time for a cache miss  = 50 ns  (this means 45 ns of main memory after 5 ns of miss from cache)", "votes": "2", "replies": "", "reply": true}, {"vid": "bG9kSO85rb4", "cid": "UgxoFmXRaTXqUSGxj7x4AaABAg", "comment": "best", "votes": "1", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "Ugz0oq5PAMQJLMrlp-Z4AaABAg", "comment": "\ud83e\udd1f", "votes": "0", "replies": "", "reply": false}, {"vid": "bG9kSO85rb4", "cid": "Ugyk4cWrimgFDLNO3ux4AaABAg", "comment": "Neso Academy is LOVE", "votes": "2", "replies": "", "reply": false}]