# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ug3-seeg.gen/sources_1/bd/tb_seeg_top/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../src/clock_divider.v" \
"../../../../src/rhd_2048.v" \
"../../../../src/rhd_diff_to_single.v" \
"../../../../src/rhd_spi_master.v" \
"../../../../src/rhd_spi_slave.v" \
"../../../../src/rhs_256.v" \
"../../../../src/rhs_spi_master.v" \
"../../../../src/rhs_spi_slave.v" \
"../../../../src/seeg.v" \
"../../../../src/seeg_top.v" \

sv xil_defaultlib  --include "../../../../ug3-seeg.gen/sources_1/bd/tb_seeg_top/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../ug3-seeg.ip_user_files/bd/tb_seeg_top/ip/tb_seeg_top_axi_vip_0_0/sim/tb_seeg_top_axi_vip_0_0_pkg.sv" \
"../../../../ug3-seeg.ip_user_files/bd/tb_seeg_top/ip/tb_seeg_top_axi_vip_0_0/sim/tb_seeg_top_axi_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../ug3-seeg.gen/sources_1/bd/tb_seeg_top/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../ug3-seeg.ip_user_files/bd/tb_seeg_top/ip/tb_seeg_top_seeg_top_0_0/sim/tb_seeg_top_seeg_top_0_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/tb_seeg_top/sim/tb_seeg_top.v" \
"../../../../ug3-seeg.gen/sources_1/bd/tb_seeg_top/hdl/tb_seeg_top_wrapper.v" \

sv xil_defaultlib  --include "../../../../ug3-seeg.gen/sources_1/bd/tb_seeg_top/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../src/tb_seeg_top_axi.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
