
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-zWLHjG/yosys-0.7=. -fstack-protector-strong -fPIC -Os)


-- Executing script file `yosys.ys' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `PCIE_trans.v' to AST representation.
Generating RTLIL representation for module `\dual_port_memory'.
Generating RTLIL representation for module `\fifo'.
Generating RTLIL representation for module `\fsmControl'.
Generating RTLIL representation for module `\mux'.
Generating RTLIL representation for module `\Demux_D0_D1'.
Generating RTLIL representation for module `\demux'.
Generating RTLIL representation for module `\PCIE_trans'.
Warning: Identifier `\push_D0' is implicitly declared at PCIE_trans.v:153.
Warning: Identifier `\push_D1' is implicitly declared at PCIE_trans.v:154.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     \fifo
Used module:         \dual_port_memory
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     \demux

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Generating RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \M = 2
Parameter \ADDR_WIDTH = 4
Generating RTLIL representation for module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \M = 4
Parameter \ADDR_WIDTH = 4
Generating RTLIL representation for module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 4
Parameter \M = 2
Parameter \ADDR_WIDTH = 16
Generating RTLIL representation for module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 4
Parameter \M = 2
Parameter \ADDR_WIDTH = 16
Found cached RTLIL representation for module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \ADDR_WIDTH = 4
Generating RTLIL representation for module `$paramod\fifo\N=2\ADDR_WIDTH=4'.

2.8. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\M=2\ADDR_WIDTH=4
Used module:         \dual_port_memory
Used module:     $paramod\fifo\N=2\M=4\ADDR_WIDTH=4
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\M=2\ADDR_WIDTH=16
Used module:     \demux
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.13. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\M=2\ADDR_WIDTH=4
Used module:         $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3
Used module:     $paramod\fifo\N=2\M=4\ADDR_WIDTH=4
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\M=2\ADDR_WIDTH=16
Used module:     \demux
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4

2.14. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\M=2\ADDR_WIDTH=4
Used module:         $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3
Used module:     $paramod\fifo\N=2\M=4\ADDR_WIDTH=4
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\M=2\ADDR_WIDTH=16
Used module:     \demux
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4
Removing unused module `\fifo'.
Removing unused module `\dual_port_memory'.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$158'.
Found and cleaned up 4 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$130'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$120'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$96'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$226'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$202'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$192'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$168'.
Cleaned up 15 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).

3.4. Executing PROC_ARST pass (detect async resets in processes).

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$158'.
     1/1: $0\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$147'.
     1/3: $1\num_mem[4:0]
     2/3: $0\rd_ptr[1:0]
     3/3: $0\wr_ptr[1:0]
Creating decoders for process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$130'.
     1/7: $0\num_mem[4:0]
     2/7: $0\Fifo_Full[0:0]
     3/7: $0\Fifo_Empty[0:0]
     4/7: $0\Pausa[0:0]
     5/7: $0\Umbral[2:0]
     6/7: $0\Almost_Full[0:0]
     7/7: $0\Almost_Empty[0:0]
Creating decoders for process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$128'.
     1/5: $0\Fifo_Data_in_int[5:0]
     2/5: $0\pop_int[0:0]
     3/5: $0\push_int[0:0]
     4/5: $0\wr_ptr_int[1:0]
     5/5: $0\rd_ptr_int[1:0]
Creating decoders for process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$120'.
     1/1: $0\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$109'.
     1/3: $1\num_mem[2:0]
     2/3: $0\rd_ptr[1:0]
     3/3: $0\wr_ptr[1:0]
Creating decoders for process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$96'.
     1/7: $0\num_mem[2:0]
     2/7: $0\Fifo_Full[0:0]
     3/7: $0\Fifo_Empty[0:0]
     4/7: $0\Pausa[0:0]
     5/7: $0\Umbral[2:0]
     6/7: $0\Almost_Full[0:0]
     7/7: $0\Almost_Empty[0:0]
Creating decoders for process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$94'.
     1/5: $0\Fifo_Data_in_int[5:0]
     2/5: $0\pop_int[0:0]
     3/5: $0\push_int[0:0]
     4/5: $0\wr_ptr_int[1:0]
     5/5: $0\rd_ptr_int[1:0]
Creating decoders for process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$91'.
     1/2: $1\oDataOut[5:0]
     2/2: $0\oDataOut[5:0]
Creating decoders for process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$87'.
     1/3: $0$memwr$\Ram$dual_port_memory.v:18$86_EN[5:0]$90
     2/3: $0$memwr$\Ram$dual_port_memory.v:18$86_DATA[5:0]$89
     3/3: $0$memwr$\Ram$dual_port_memory.v:18$86_ADDR[1:0]$88
Creating decoders for process `\PCIE_trans.$proc$PCIE_trans.v:239$76'.
     1/6: $1\pop_vc1[0:0]
     2/6: $1\pop_vc0[0:0]
     3/6: $1\pausaD0D1[0:0]
     4/6: $0\pop_vc1[0:0]
     5/6: $0\pop_vc0[0:0]
     6/6: $0\pausaD0D1[0:0]
Creating decoders for process `\PCIE_trans.$proc$PCIE_trans.v:214$69'.
     1/2: $0\pop_MF[0:0]
     2/2: $0\Pausa_VC_id[0:0]
Creating decoders for process `\demux.$proc$demux.v:43$67'.
     1/4: $0\valid_1[0:0]
     2/4: $0\valid_0[0:0]
     3/4: $0\dataout1[5:0]
     4/4: $0\dataout0[5:0]
Creating decoders for process `\demux.$proc$demux.v:32$65'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\Demux_D0_D1.$proc$Demux_D0_D1.v:43$63'.
     1/4: $0\valid_1[0:0]
     2/4: $0\valid_0[0:0]
     3/4: $0\dataout1[5:0]
     4/4: $0\dataout0[5:0]
Creating decoders for process `\Demux_D0_D1.$proc$Demux_D0_D1.v:32$61'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\mux.$proc$mux.v:38$56'.
     1/2: $0\valid_out[0:0]
     2/2: $0\dataout[5:0]
Creating decoders for process `\mux.$proc$mux.v:26$53'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\fsmControl.$proc$fsm_Control.v:40$43'.
     1/6: $0\nxt_state[4:0]
     2/6: $0\state[4:0]
     3/6: $0\error_out[0:0]
     4/6: $0\idle_out[0:0]
     5/6: $0\active_out[0:0]
     6/6: $0\Umbrales_I[13:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$226'.
     1/1: $0\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$215'.
     1/3: $1\num_mem[2:0]
     2/3: $0\rd_ptr[1:0]
     3/3: $0\wr_ptr[1:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$202'.
     1/7: $0\num_mem[2:0]
     2/7: $0\Fifo_Full[0:0]
     3/7: $0\Fifo_Empty[0:0]
     4/7: $0\Pausa[0:0]
     5/7: $0\Umbral[2:0]
     6/7: $0\Almost_Full[0:0]
     7/7: $0\Almost_Empty[0:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$200'.
     1/5: $0\Fifo_Data_in_int[5:0]
     2/5: $0\pop_int[0:0]
     3/5: $0\push_int[0:0]
     4/5: $0\wr_ptr_int[1:0]
     5/5: $0\rd_ptr_int[1:0]
Creating decoders for process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$192'.
     1/1: $0\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$181'.
     1/3: $1\num_mem[2:0]
     2/3: $0\rd_ptr[3:0]
     3/3: $0\wr_ptr[3:0]
Creating decoders for process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$168'.
     1/7: $0\num_mem[2:0]
     2/7: $0\Fifo_Full[0:0]
     3/7: $0\Fifo_Empty[0:0]
     4/7: $0\Pausa[0:0]
     5/7: $0\Umbral[4:0]
     6/7: $0\Almost_Full[0:0]
     7/7: $0\Almost_Empty[0:0]
Creating decoders for process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$166'.
     1/5: $0\Fifo_Data_in_int[5:0]
     2/5: $0\pop_int[0:0]
     3/5: $0\push_int[0:0]
     4/5: $0\wr_ptr_int[3:0]
     5/5: $0\rd_ptr_int[3:0]

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.\oDataOut' from process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$91'.
No latch inferred for signal `\PCIE_trans.\pausaD0D1' from process `\PCIE_trans.$proc$PCIE_trans.v:239$76'.
No latch inferred for signal `\PCIE_trans.\pop_vc0' from process `\PCIE_trans.$proc$PCIE_trans.v:239$76'.
No latch inferred for signal `\PCIE_trans.\pop_vc1' from process `\PCIE_trans.$proc$PCIE_trans.v:239$76'.
No latch inferred for signal `\PCIE_trans.\Pausa_VC_id' from process `\PCIE_trans.$proc$PCIE_trans.v:214$69'.
No latch inferred for signal `\PCIE_trans.\pop_MF' from process `\PCIE_trans.$proc$PCIE_trans.v:214$69'.
No latch inferred for signal `\demux.\selectorL1' from process `\demux.$proc$demux.v:32$65'.
No latch inferred for signal `\Demux_D0_D1.\selectorL1' from process `\Demux_D0_D1.$proc$Demux_D0_D1.v:32$61'.
No latch inferred for signal `\mux.\selectorL1' from process `\mux.$proc$mux.v:26$53'.

3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Error_Fifo' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$158'.
  created $dff cell `$procdff$1658' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\wr_ptr' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$147'.
  created $dff cell `$procdff$1659' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\rd_ptr' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$147'.
  created $dff cell `$procdff$1660' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$147'.
  created $dff cell `$procdff$1661' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Almost_Empty' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$130'.
  created $dff cell `$procdff$1662' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Almost_Full' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$130'.
  created $dff cell `$procdff$1663' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Umbral' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$130'.
  created $dff cell `$procdff$1664' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Pausa' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$130'.
  created $dff cell `$procdff$1665' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Fifo_Empty' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$130'.
  created $dff cell `$procdff$1666' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Fifo_Full' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$130'.
  created $dff cell `$procdff$1667' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$130'.
  created $dff cell `$procdff$1668' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\rd_ptr_int' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$128'.
  created $dff cell `$procdff$1669' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\wr_ptr_int' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$128'.
  created $dff cell `$procdff$1670' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\push_int' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$128'.
  created $dff cell `$procdff$1671' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\pop_int' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$128'.
  created $dff cell `$procdff$1672' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Fifo_Data_in_int' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$128'.
  created $dff cell `$procdff$1673' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Error_Fifo' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$120'.
  created $dff cell `$procdff$1674' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\wr_ptr' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$109'.
  created $dff cell `$procdff$1675' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\rd_ptr' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$109'.
  created $dff cell `$procdff$1676' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$109'.
  created $dff cell `$procdff$1677' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Almost_Empty' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$96'.
  created $dff cell `$procdff$1678' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Almost_Full' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$96'.
  created $dff cell `$procdff$1679' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Umbral' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$96'.
  created $dff cell `$procdff$1680' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Pausa' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$96'.
  created $dff cell `$procdff$1681' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Fifo_Empty' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$96'.
  created $dff cell `$procdff$1682' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Fifo_Full' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$96'.
  created $dff cell `$procdff$1683' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$96'.
  created $dff cell `$procdff$1684' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\rd_ptr_int' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$94'.
  created $dff cell `$procdff$1685' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\wr_ptr_int' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$94'.
  created $dff cell `$procdff$1686' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\push_int' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$94'.
  created $dff cell `$procdff$1687' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\pop_int' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$94'.
  created $dff cell `$procdff$1688' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Fifo_Data_in_int' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$94'.
  created $dff cell `$procdff$1689' with positive edge clock.
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$86_ADDR' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$87'.
  created $dff cell `$procdff$1690' with positive edge clock.
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$86_DATA' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$87'.
  created $dff cell `$procdff$1691' with positive edge clock.
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$86_EN' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$87'.
  created $dff cell `$procdff$1692' with positive edge clock.
Creating register for signal `\demux.\dataout0' using process `\demux.$proc$demux.v:43$67'.
  created $dff cell `$procdff$1693' with positive edge clock.
Creating register for signal `\demux.\dataout1' using process `\demux.$proc$demux.v:43$67'.
  created $dff cell `$procdff$1694' with positive edge clock.
Creating register for signal `\demux.\valid_0' using process `\demux.$proc$demux.v:43$67'.
  created $dff cell `$procdff$1695' with positive edge clock.
Creating register for signal `\demux.\valid_1' using process `\demux.$proc$demux.v:43$67'.
  created $dff cell `$procdff$1696' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\dataout0' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:43$63'.
  created $dff cell `$procdff$1697' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\dataout1' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:43$63'.
  created $dff cell `$procdff$1698' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\valid_0' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:43$63'.
  created $dff cell `$procdff$1699' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\valid_1' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:43$63'.
  created $dff cell `$procdff$1700' with positive edge clock.
Creating register for signal `\mux.\dataout' using process `\mux.$proc$mux.v:38$56'.
  created $dff cell `$procdff$1701' with positive edge clock.
Creating register for signal `\mux.\valid_out' using process `\mux.$proc$mux.v:38$56'.
  created $dff cell `$procdff$1702' with positive edge clock.
Creating register for signal `\fsmControl.\Umbrales_I' using process `\fsmControl.$proc$fsm_Control.v:40$43'.
  created $dff cell `$procdff$1703' with positive edge clock.
Creating register for signal `\fsmControl.\active_out' using process `\fsmControl.$proc$fsm_Control.v:40$43'.
  created $dff cell `$procdff$1704' with positive edge clock.
Creating register for signal `\fsmControl.\idle_out' using process `\fsmControl.$proc$fsm_Control.v:40$43'.
  created $dff cell `$procdff$1705' with positive edge clock.
Creating register for signal `\fsmControl.\error_out' using process `\fsmControl.$proc$fsm_Control.v:40$43'.
  created $dff cell `$procdff$1706' with positive edge clock.
Creating register for signal `\fsmControl.\state' using process `\fsmControl.$proc$fsm_Control.v:40$43'.
  created $dff cell `$procdff$1707' with positive edge clock.
Creating register for signal `\fsmControl.\nxt_state' using process `\fsmControl.$proc$fsm_Control.v:40$43'.
  created $dff cell `$procdff$1708' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Error_Fifo' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$226'.
  created $dff cell `$procdff$1709' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\wr_ptr' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$215'.
  created $dff cell `$procdff$1710' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\rd_ptr' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$215'.
  created $dff cell `$procdff$1711' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$215'.
  created $dff cell `$procdff$1712' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Almost_Empty' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$202'.
  created $dff cell `$procdff$1713' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Almost_Full' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$202'.
  created $dff cell `$procdff$1714' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Umbral' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$202'.
  created $dff cell `$procdff$1715' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Pausa' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$202'.
  created $dff cell `$procdff$1716' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Fifo_Empty' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$202'.
  created $dff cell `$procdff$1717' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Fifo_Full' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$202'.
  created $dff cell `$procdff$1718' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$202'.
  created $dff cell `$procdff$1719' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\rd_ptr_int' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$200'.
  created $dff cell `$procdff$1720' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\wr_ptr_int' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$200'.
  created $dff cell `$procdff$1721' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\push_int' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$200'.
  created $dff cell `$procdff$1722' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\pop_int' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$200'.
  created $dff cell `$procdff$1723' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Fifo_Data_in_int' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$200'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Error_Fifo' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$192'.
  created $dff cell `$procdff$1725' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\wr_ptr' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$181'.
  created $dff cell `$procdff$1726' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\rd_ptr' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$181'.
  created $dff cell `$procdff$1727' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\num_mem' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$181'.
  created $dff cell `$procdff$1728' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Almost_Empty' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$168'.
  created $dff cell `$procdff$1729' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Almost_Full' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$168'.
  created $dff cell `$procdff$1730' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Umbral' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$168'.
  created $dff cell `$procdff$1731' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Pausa' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$168'.
  created $dff cell `$procdff$1732' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Fifo_Empty' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$168'.
  created $dff cell `$procdff$1733' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Fifo_Full' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$168'.
  created $dff cell `$procdff$1734' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\num_mem' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$168'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\rd_ptr_int' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$166'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\wr_ptr_int' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$166'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\push_int' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$166'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\pop_int' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$166'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Fifo_Data_in_int' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$166'.
  created $dff cell `$procdff$1740' with positive edge clock.

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$158'.
Removing empty process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$158'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$147'.
Removing empty process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$147'.
Found and cleaned up 18 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$130'.
Removing empty process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$130'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$128'.
Removing empty process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$128'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$120'.
Removing empty process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$120'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$109'.
Removing empty process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$109'.
Found and cleaned up 14 empty switches in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$96'.
Removing empty process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$96'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$94'.
Removing empty process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$94'.
Found and cleaned up 1 empty switch in `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$91'.
Removing empty process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$91'.
Found and cleaned up 1 empty switch in `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$87'.
Removing empty process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$87'.
Found and cleaned up 1 empty switch in `\PCIE_trans.$proc$PCIE_trans.v:239$76'.
Removing empty process `PCIE_trans.$proc$PCIE_trans.v:239$76'.
Removing empty process `PCIE_trans.$proc$PCIE_trans.v:214$69'.
Found and cleaned up 3 empty switches in `\demux.$proc$demux.v:43$67'.
Removing empty process `demux.$proc$demux.v:43$67'.
Found and cleaned up 1 empty switch in `\demux.$proc$demux.v:32$65'.
Removing empty process `demux.$proc$demux.v:32$65'.
Found and cleaned up 3 empty switches in `\Demux_D0_D1.$proc$Demux_D0_D1.v:43$63'.
Removing empty process `Demux_D0_D1.$proc$Demux_D0_D1.v:43$63'.
Found and cleaned up 1 empty switch in `\Demux_D0_D1.$proc$Demux_D0_D1.v:32$61'.
Removing empty process `Demux_D0_D1.$proc$Demux_D0_D1.v:32$61'.
Found and cleaned up 3 empty switches in `\mux.$proc$mux.v:38$56'.
Removing empty process `mux.$proc$mux.v:38$56'.
Found and cleaned up 1 empty switch in `\mux.$proc$mux.v:26$53'.
Removing empty process `mux.$proc$mux.v:26$53'.
Found and cleaned up 11 empty switches in `\fsmControl.$proc$fsm_Control.v:40$43'.
Removing empty process `fsmControl.$proc$fsm_Control.v:40$43'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$226'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$226'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$215'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$215'.
Found and cleaned up 14 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$202'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$202'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$200'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$200'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$192'.
Removing empty process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$192'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$181'.
Removing empty process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$181'.
Found and cleaned up 14 empty switches in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$168'.
Removing empty process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$168'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$166'.
Removing empty process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$166'.
Cleaned up 122 empty switches.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$eq$fifo.v:376$161' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:376$162' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$eq$fifo.v:376$162_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:376$164' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with inverter.
Replacing $eq cell `$eq$fifo.v:344$155' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:245$139' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$271' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$256' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$285' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $eq cell `$eq$fifo.v:135$132' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$344' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$383' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$434' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$474' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$523' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$564' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$567' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$570' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$573' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$576' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$579' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $eq cell `$eq$fifo.v:77$98' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:203$104' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:344$117' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$123' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$124' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$eq$fifo.v:365$124_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:365$126' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with inverter.
Optimizing away select inverter for $mux cell `$procmux$603' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$618' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$632' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$679' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$710' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$748' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$780' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$818' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$851' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$854' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$857' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$860' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$863' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$866' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$ternary$PCIE_trans.v:215$72' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$881' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$884' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$887' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$926' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$896' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$905' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$914' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$923' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$965' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$935' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$944' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$953' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$962' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$974' in module `mux'.
Optimizing away select inverter for $mux cell `$procmux$983' in module `mux'.
Replacing $ne cell `$ne$fsm_Control.v:73$45' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:84$46' in module `fsmControl' with $logic_not.
Replacing $eq cell `$eq$fsm_Control.v:87$47' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:90$48' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:98$49' in module `fsmControl' with $logic_not.
Replacing $eq cell `$eq$fsm_Control.v:101$50' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:111$51' in module `fsmControl' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$992' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$996' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1029' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1032' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1043' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1059' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1075' in module `fsmControl'.
Replacing $eq cell `$eq$fifo.v:77$204' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:203$210' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:344$223' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$229' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$230' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$eq$fifo.v:365$230_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:365$232' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with inverter.
Optimizing away select inverter for $mux cell `$procmux$1106' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1121' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1135' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1182' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1213' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1251' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1283' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1321' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1354' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1357' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1360' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1363' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1366' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1369' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $eq cell `$eq$fifo.v:77$170' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:203$176' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:344$189' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$195' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$196' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$eq$fifo.v:365$196_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:365$198' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with inverter.
Optimizing away select inverter for $mux cell `$procmux$1393' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1408' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1422' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1469' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1500' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1538' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1570' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1608' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1641' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1644' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1647' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1650' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1653' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1656' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:344$155' is identical to cell `$eq$fifo.v:376$161'.
    Redirecting output \Y: $eq$fifo.v:344$155_Y = $eq$fifo.v:376$161_Y
    Removing $logic_not cell `$eq$fifo.v:344$155' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:332$151' is identical to cell `$add$fifo.v:349$157'.
    Redirecting output \Y: $add$fifo.v:332$151_Y = $add$fifo.v:349$157_Y
    Removing $add cell `$add$fifo.v:332$151' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:331$150' is identical to cell `$add$fifo.v:340$154'.
    Redirecting output \Y: $add$fifo.v:331$150_Y = $add$fifo.v:340$154_Y
    Removing $add cell `$add$fifo.v:331$150' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$logic_and$fifo.v:311$146' is identical to cell `$logic_and$fifo.v:329$149'.
    Redirecting output \Y: $logic_and$fifo.v:311$146_Y = $logic_and$fifo.v:329$149_Y
    Removing $logic_and cell `$logic_and$fifo.v:311$146' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:293$145' is identical to cell `$eq$fifo.v:373$159'.
    Redirecting output \Y: $eq$fifo.v:293$145_Y = $eq$fifo.v:373$159_Y
    Removing $eq cell `$eq$fifo.v:293$145' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:253$140' is identical to cell `$eq$fifo.v:335$152'.
    Redirecting output \Y: $eq$fifo.v:253$140_Y = $eq$fifo.v:335$152_Y
    Removing $eq cell `$eq$fifo.v:253$140' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:245$139' is identical to cell `$eq$fifo.v:376$161'.
    Redirecting output \Y: $eq$fifo.v:245$139_Y = $eq$fifo.v:376$161_Y
    Removing $logic_not cell `$eq$fifo.v:245$139' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:183$138' is identical to cell `$eq$fifo.v:373$159'.
    Redirecting output \Y: $eq$fifo.v:183$138_Y = $eq$fifo.v:373$159_Y
    Removing $eq cell `$eq$fifo.v:183$138' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:175$137' is identical to cell `$eq$fifo.v:285$144'.
    Redirecting output \Y: $eq$fifo.v:175$137_Y = $eq$fifo.v:285$144_Y
    Removing $eq cell `$eq$fifo.v:175$137' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:167$136' is identical to cell `$eq$fifo.v:277$143'.
    Redirecting output \Y: $eq$fifo.v:167$136_Y = $eq$fifo.v:277$143_Y
    Removing $eq cell `$eq$fifo.v:167$136' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:159$135' is identical to cell `$eq$fifo.v:269$142'.
    Redirecting output \Y: $eq$fifo.v:159$135_Y = $eq$fifo.v:269$142_Y
    Removing $eq cell `$eq$fifo.v:159$135' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:151$134' is identical to cell `$eq$fifo.v:261$141'.
    Redirecting output \Y: $eq$fifo.v:151$134_Y = $eq$fifo.v:261$141_Y
    Removing $eq cell `$eq$fifo.v:151$134' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:143$133' is identical to cell `$eq$fifo.v:335$152'.
    Redirecting output \Y: $eq$fifo.v:143$133_Y = $eq$fifo.v:335$152_Y
    Removing $eq cell `$eq$fifo.v:143$133' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:135$132' is identical to cell `$eq$fifo.v:376$161'.
    Redirecting output \Y: $eq$fifo.v:135$132_Y = $eq$fifo.v:376$161_Y
    Removing $logic_not cell `$eq$fifo.v:135$132' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:66$131' is identical to cell `$logic_not$fifo.v:324$148'.
    Redirecting output \Y: $logic_not$fifo.v:66$131_Y = $logic_not$fifo.v:324$148_Y
    Removing $logic_not cell `$logic_not$fifo.v:66$131' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:47$129' is identical to cell `$logic_not$fifo.v:324$148'.
    Redirecting output \Y: $logic_not$fifo.v:47$129_Y = $logic_not$fifo.v:324$148_Y
    Removing $logic_not cell `$logic_not$fifo.v:47$129' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:344$117' is identical to cell `$eq$fifo.v:365$123'.
    Redirecting output \Y: $eq$fifo.v:344$117_Y = $eq$fifo.v:365$123_Y
    Removing $logic_not cell `$eq$fifo.v:344$117' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:335$114' is identical to cell `$eq$fifo.v:362$121'.
    Redirecting output \Y: $eq$fifo.v:335$114_Y = $eq$fifo.v:362$121_Y
    Removing $eq cell `$eq$fifo.v:335$114' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:332$113' is identical to cell `$add$fifo.v:349$119'.
    Redirecting output \Y: $add$fifo.v:332$113_Y = $add$fifo.v:349$119_Y
    Removing $add cell `$add$fifo.v:332$113' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:331$112' is identical to cell `$add$fifo.v:340$116'.
    Redirecting output \Y: $add$fifo.v:331$112_Y = $add$fifo.v:340$116_Y
    Removing $add cell `$add$fifo.v:331$112' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$logic_and$fifo.v:311$108' is identical to cell `$logic_and$fifo.v:329$111'.
    Redirecting output \Y: $logic_and$fifo.v:311$108_Y = $logic_and$fifo.v:329$111_Y
    Removing $logic_and cell `$logic_and$fifo.v:311$108' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:228$107' is identical to cell `$eq$fifo.v:362$121'.
    Redirecting output \Y: $eq$fifo.v:228$107_Y = $eq$fifo.v:362$121_Y
    Removing $eq cell `$eq$fifo.v:228$107' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:203$104' is identical to cell `$eq$fifo.v:365$123'.
    Redirecting output \Y: $eq$fifo.v:203$104_Y = $eq$fifo.v:365$123_Y
    Removing $logic_not cell `$eq$fifo.v:203$104' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:109$102' is identical to cell `$eq$fifo.v:362$121'.
    Redirecting output \Y: $eq$fifo.v:109$102_Y = $eq$fifo.v:362$121_Y
    Removing $eq cell `$eq$fifo.v:109$102' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:101$101' is identical to cell `$eq$fifo.v:220$106'.
    Redirecting output \Y: $eq$fifo.v:101$101_Y = $eq$fifo.v:220$106_Y
    Removing $eq cell `$eq$fifo.v:101$101' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:85$99' is identical to cell `$eq$fifo.v:212$105'.
    Redirecting output \Y: $eq$fifo.v:85$99_Y = $eq$fifo.v:212$105_Y
    Removing $eq cell `$eq$fifo.v:85$99' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:77$98' is identical to cell `$eq$fifo.v:365$123'.
    Redirecting output \Y: $eq$fifo.v:77$98_Y = $eq$fifo.v:365$123_Y
    Removing $logic_not cell `$eq$fifo.v:77$98' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:66$97' is identical to cell `$logic_not$fifo.v:324$110'.
    Redirecting output \Y: $logic_not$fifo.v:66$97_Y = $logic_not$fifo.v:324$110_Y
    Removing $logic_not cell `$logic_not$fifo.v:66$97' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:47$95' is identical to cell `$logic_not$fifo.v:324$110'.
    Redirecting output \Y: $logic_not$fifo.v:47$95_Y = $logic_not$fifo.v:324$110_Y
    Removing $logic_not cell `$logic_not$fifo.v:47$95' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `\PCIE_trans'.
  Cell `$not$PCIE_trans.v:247$80' is identical to cell `$not$PCIE_trans.v:248$82'.
    Redirecting output \Y: $not$PCIE_trans.v:247$80_Y = $not$PCIE_trans.v:248$82_Y
    Removing $not cell `$not$PCIE_trans.v:247$80' from module `\PCIE_trans'.
Finding identical cells in module `\demux'.
  Cell `$logic_not$demux.v:33$66' is identical to cell `$logic_not$demux.v:44$68'.
    Redirecting output \Y: $logic_not$demux.v:33$66_Y = $logic_not$demux.v:44$68_Y
    Removing $logic_not cell `$logic_not$demux.v:33$66' from module `\demux'.
Finding identical cells in module `\Demux_D0_D1'.
  Cell `$logic_not$Demux_D0_D1.v:33$62' is identical to cell `$logic_not$Demux_D0_D1.v:44$64'.
    Redirecting output \Y: $logic_not$Demux_D0_D1.v:33$62_Y = $logic_not$Demux_D0_D1.v:44$64_Y
    Removing $logic_not cell `$logic_not$Demux_D0_D1.v:33$62' from module `\Demux_D0_D1'.
Finding identical cells in module `\mux'.
Finding identical cells in module `\fsmControl'.
  Cell `$procmux$1073_CMP0' is identical to cell `$procmux$1083_CMP0'.
    Redirecting output \Y: $procmux$1073_CMP = $procmux$1083_CMP
    Removing $eq cell `$procmux$1073_CMP0' from module `\fsmControl'.
  Cell `$procmux$1072_CMP0' is identical to cell `$procmux$1082_CMP0'.
    Redirecting output \Y: $procmux$1072_CMP = $procmux$1082_CMP
    Removing $eq cell `$procmux$1072_CMP0' from module `\fsmControl'.
  Cell `$procmux$1057_CMP0' is identical to cell `$procmux$1083_CMP0'.
    Redirecting output \Y: $procmux$1057_CMP = $procmux$1083_CMP
    Removing $eq cell `$procmux$1057_CMP0' from module `\fsmControl'.
  Cell `$procmux$1056_CMP0' is identical to cell `$procmux$1082_CMP0'.
    Redirecting output \Y: $procmux$1056_CMP = $procmux$1082_CMP
    Removing $eq cell `$procmux$1056_CMP0' from module `\fsmControl'.
  Cell `$procmux$1055_CMP0' is identical to cell `$procmux$1071_CMP0'.
    Redirecting output \Y: $procmux$1055_CMP = $procmux$1071_CMP
    Removing $eq cell `$procmux$1055_CMP0' from module `\fsmControl'.
  Cell `$procmux$1048_CMP0' is identical to cell `$procmux$1070_CMP0'.
    Redirecting output \Y: $procmux$1048_CMP = $procmux$1070_CMP
    Removing $eq cell `$procmux$1048_CMP0' from module `\fsmControl'.
  Cell `$procmux$1047_CMP0' is identical to cell `$procmux$1063_CMP0'.
    Redirecting output \Y: $procmux$1047_CMP = $procmux$1063_CMP
    Removing $eq cell `$procmux$1047_CMP0' from module `\fsmControl'.
  Cell `$procmux$1041_CMP0' is identical to cell `$procmux$1083_CMP0'.
    Redirecting output \Y: $procmux$1041_CMP = $procmux$1083_CMP
    Removing $eq cell `$procmux$1041_CMP0' from module `\fsmControl'.
  Cell `$procmux$1040_CMP0' is identical to cell `$procmux$1082_CMP0'.
    Redirecting output \Y: $procmux$1040_CMP = $procmux$1082_CMP
    Removing $eq cell `$procmux$1040_CMP0' from module `\fsmControl'.
  Cell `$procmux$1039_CMP0' is identical to cell `$procmux$1063_CMP0'.
    Redirecting output \Y: $procmux$1039_CMP = $procmux$1063_CMP
    Removing $eq cell `$procmux$1039_CMP0' from module `\fsmControl'.
  Cell `$procmux$1024_CMP0' is identical to cell `$procmux$1083_CMP0'.
    Redirecting output \Y: $procmux$1024_CMP = $procmux$1083_CMP
    Removing $eq cell `$procmux$1024_CMP0' from module `\fsmControl'.
  Cell `$procmux$1023_CMP0' is identical to cell `$procmux$1082_CMP0'.
    Redirecting output \Y: $procmux$1023_CMP = $procmux$1082_CMP
    Removing $eq cell `$procmux$1023_CMP0' from module `\fsmControl'.
  Cell `$procmux$1019_CMP0' is identical to cell `$procmux$1071_CMP0'.
    Redirecting output \Y: $procmux$1019_CMP = $procmux$1071_CMP
    Removing $eq cell `$procmux$1019_CMP0' from module `\fsmControl'.
  Cell `$procmux$1009_CMP0' is identical to cell `$procmux$1070_CMP0'.
    Redirecting output \Y: $procmux$1009_CMP = $procmux$1070_CMP
    Removing $eq cell `$procmux$1009_CMP0' from module `\fsmControl'.
  Cell `$procmux$1002_CMP0' is identical to cell `$procmux$1063_CMP0'.
    Redirecting output \Y: $procmux$1002_CMP = $procmux$1063_CMP
    Removing $eq cell `$procmux$1002_CMP0' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:98$49' is identical to cell `$ne$fsm_Control.v:111$51'.
    Redirecting output \Y: $ne$fsm_Control.v:98$49_Y = $ne$fsm_Control.v:111$51_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:98$49' from module `\fsmControl'.
  Cell `$eq$fsm_Control.v:87$47' is identical to cell `$eq$fsm_Control.v:101$50'.
    Redirecting output \Y: $eq$fsm_Control.v:87$47_Y = $eq$fsm_Control.v:101$50_Y
    Removing $logic_not cell `$eq$fsm_Control.v:87$47' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:84$46' is identical to cell `$ne$fsm_Control.v:111$51'.
    Redirecting output \Y: $ne$fsm_Control.v:84$46_Y = $ne$fsm_Control.v:111$51_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:84$46' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:73$45' is identical to cell `$ne$fsm_Control.v:111$51'.
    Redirecting output \Y: $ne$fsm_Control.v:73$45_Y = $ne$fsm_Control.v:111$51_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:73$45' from module `\fsmControl'.
  Cell `$not$fsm_Control.v:41$44' is identical to cell `$not$fsm_Control.v:114$52'.
    Redirecting output \Y: $not$fsm_Control.v:41$44_Y = $not$fsm_Control.v:114$52_Y
    Removing $not cell `$not$fsm_Control.v:41$44' from module `\fsmControl'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:344$223' is identical to cell `$eq$fifo.v:365$229'.
    Redirecting output \Y: $eq$fifo.v:344$223_Y = $eq$fifo.v:365$229_Y
    Removing $logic_not cell `$eq$fifo.v:344$223' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:335$220' is identical to cell `$eq$fifo.v:362$227'.
    Redirecting output \Y: $eq$fifo.v:335$220_Y = $eq$fifo.v:362$227_Y
    Removing $eq cell `$eq$fifo.v:335$220' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:332$219' is identical to cell `$add$fifo.v:349$225'.
    Redirecting output \Y: $add$fifo.v:332$219_Y = $add$fifo.v:349$225_Y
    Removing $add cell `$add$fifo.v:332$219' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:331$218' is identical to cell `$add$fifo.v:340$222'.
    Redirecting output \Y: $add$fifo.v:331$218_Y = $add$fifo.v:340$222_Y
    Removing $add cell `$add$fifo.v:331$218' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$logic_and$fifo.v:311$214' is identical to cell `$logic_and$fifo.v:329$217'.
    Redirecting output \Y: $logic_and$fifo.v:311$214_Y = $logic_and$fifo.v:329$217_Y
    Removing $logic_and cell `$logic_and$fifo.v:311$214' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:228$213' is identical to cell `$eq$fifo.v:362$227'.
    Redirecting output \Y: $eq$fifo.v:228$213_Y = $eq$fifo.v:362$227_Y
    Removing $eq cell `$eq$fifo.v:228$213' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:203$210' is identical to cell `$eq$fifo.v:365$229'.
    Redirecting output \Y: $eq$fifo.v:203$210_Y = $eq$fifo.v:365$229_Y
    Removing $logic_not cell `$eq$fifo.v:203$210' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:109$208' is identical to cell `$eq$fifo.v:362$227'.
    Redirecting output \Y: $eq$fifo.v:109$208_Y = $eq$fifo.v:362$227_Y
    Removing $eq cell `$eq$fifo.v:109$208' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:101$207' is identical to cell `$eq$fifo.v:220$212'.
    Redirecting output \Y: $eq$fifo.v:101$207_Y = $eq$fifo.v:220$212_Y
    Removing $eq cell `$eq$fifo.v:101$207' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:85$205' is identical to cell `$eq$fifo.v:212$211'.
    Redirecting output \Y: $eq$fifo.v:85$205_Y = $eq$fifo.v:212$211_Y
    Removing $eq cell `$eq$fifo.v:85$205' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:77$204' is identical to cell `$eq$fifo.v:365$229'.
    Redirecting output \Y: $eq$fifo.v:77$204_Y = $eq$fifo.v:365$229_Y
    Removing $logic_not cell `$eq$fifo.v:77$204' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:66$203' is identical to cell `$logic_not$fifo.v:324$216'.
    Redirecting output \Y: $logic_not$fifo.v:66$203_Y = $logic_not$fifo.v:324$216_Y
    Removing $logic_not cell `$logic_not$fifo.v:66$203' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:47$201' is identical to cell `$logic_not$fifo.v:324$216'.
    Redirecting output \Y: $logic_not$fifo.v:47$201_Y = $logic_not$fifo.v:324$216_Y
    Removing $logic_not cell `$logic_not$fifo.v:47$201' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:344$189' is identical to cell `$eq$fifo.v:365$195'.
    Redirecting output \Y: $eq$fifo.v:344$189_Y = $eq$fifo.v:365$195_Y
    Removing $logic_not cell `$eq$fifo.v:344$189' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:335$186' is identical to cell `$eq$fifo.v:362$193'.
    Redirecting output \Y: $eq$fifo.v:335$186_Y = $eq$fifo.v:362$193_Y
    Removing $eq cell `$eq$fifo.v:335$186' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:332$185' is identical to cell `$add$fifo.v:349$191'.
    Redirecting output \Y: $add$fifo.v:332$185_Y = $add$fifo.v:349$191_Y
    Removing $add cell `$add$fifo.v:332$185' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:331$184' is identical to cell `$add$fifo.v:340$188'.
    Redirecting output \Y: $add$fifo.v:331$184_Y = $add$fifo.v:340$188_Y
    Removing $add cell `$add$fifo.v:331$184' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$logic_and$fifo.v:311$180' is identical to cell `$logic_and$fifo.v:329$183'.
    Redirecting output \Y: $logic_and$fifo.v:311$180_Y = $logic_and$fifo.v:329$183_Y
    Removing $logic_and cell `$logic_and$fifo.v:311$180' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:228$179' is identical to cell `$eq$fifo.v:362$193'.
    Redirecting output \Y: $eq$fifo.v:228$179_Y = $eq$fifo.v:362$193_Y
    Removing $eq cell `$eq$fifo.v:228$179' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:203$176' is identical to cell `$eq$fifo.v:365$195'.
    Redirecting output \Y: $eq$fifo.v:203$176_Y = $eq$fifo.v:365$195_Y
    Removing $logic_not cell `$eq$fifo.v:203$176' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:109$174' is identical to cell `$eq$fifo.v:362$193'.
    Redirecting output \Y: $eq$fifo.v:109$174_Y = $eq$fifo.v:362$193_Y
    Removing $eq cell `$eq$fifo.v:109$174' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:101$173' is identical to cell `$eq$fifo.v:220$178'.
    Redirecting output \Y: $eq$fifo.v:101$173_Y = $eq$fifo.v:220$178_Y
    Removing $eq cell `$eq$fifo.v:101$173' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:85$171' is identical to cell `$eq$fifo.v:212$177'.
    Redirecting output \Y: $eq$fifo.v:85$171_Y = $eq$fifo.v:212$177_Y
    Removing $eq cell `$eq$fifo.v:85$171' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:77$170' is identical to cell `$eq$fifo.v:365$195'.
    Redirecting output \Y: $eq$fifo.v:77$170_Y = $eq$fifo.v:365$195_Y
    Removing $logic_not cell `$eq$fifo.v:77$170' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$logic_not$fifo.v:66$169' is identical to cell `$logic_not$fifo.v:324$182'.
    Redirecting output \Y: $logic_not$fifo.v:66$169_Y = $logic_not$fifo.v:324$182_Y
    Removing $logic_not cell `$logic_not$fifo.v:66$169' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$logic_not$fifo.v:47$167' is identical to cell `$logic_not$fifo.v:324$182'.
    Redirecting output \Y: $logic_not$fifo.v:47$167_Y = $logic_not$fifo.v:324$182_Y
    Removing $logic_not cell `$logic_not$fifo.v:47$167' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Removed a total of 78 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $procmux$573 (pure)
    Root of a mux tree: $procmux$570 (pure)
    Root of a mux tree: $procmux$567 (pure)
    Root of a mux tree: $procmux$564 (pure)
    Root of a mux tree: $procmux$523 (pure)
    Root of a mux tree: $procmux$474 (pure)
    Root of a mux tree: $procmux$434 (pure)
    Root of a mux tree: $procmux$383 (pure)
    Root of a mux tree: $procmux$344 (pure)
    Root of a mux tree: $procmux$285 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$256 (pure)
    Root of a mux tree: $procmux$238 (pure)
    Root of a mux tree: $procmux$579 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$866 (pure)
    Root of a mux tree: $procmux$863 (pure)
    Root of a mux tree: $procmux$860 (pure)
    Root of a mux tree: $procmux$857 (pure)
    Root of a mux tree: $procmux$854 (pure)
    Root of a mux tree: $procmux$851 (pure)
    Root of a mux tree: $procmux$818 (pure)
    Root of a mux tree: $procmux$780 (pure)
    Root of a mux tree: $procmux$748 (pure)
    Root of a mux tree: $procmux$710 (pure)
    Root of a mux tree: $procmux$679 (pure)
    Root of a mux tree: $procmux$632 (pure)
    Root of a mux tree: $procmux$618 (pure)
    Root of a mux tree: $procmux$603 (pure)
    Root of a mux tree: $procmux$585 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$878 (pure)
    Root of a mux tree: $procmux$875 (pure)
    Root of a mux tree: $procmux$872 (pure)
    Root of a mux tree: $procmux$869 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$884 (pure)
    Root of a mux tree: $procmux$881 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:216$75 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:215$72 (pure)
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$887.
    dead port 2/2 on $mux $procmux$887.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$926 (pure)
    Root of a mux tree: $procmux$923 (pure)
    Root of a mux tree: $procmux$914 (pure)
    Root of a mux tree: $procmux$905 (pure)
    Root of a mux tree: $procmux$896 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$965 (pure)
    Root of a mux tree: $procmux$962 (pure)
    Root of a mux tree: $procmux$953 (pure)
    Root of a mux tree: $procmux$944 (pure)
    Root of a mux tree: $procmux$935 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$986 (pure)
    Root of a mux tree: $procmux$983 (pure)
    Root of a mux tree: $procmux$974 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1046 (pure)
    Root of a mux tree: $procmux$1043
    Root of a mux tree: $procmux$1081 (pure)
    Root of a mux tree: $procmux$1038 (pure)
    Root of a mux tree: $procmux$1032
    Root of a mux tree: $procmux$1029 (pure)
    Root of a mux tree: $procmux$1001 (pure)
    Root of a mux tree: $procmux$992
    Root of a mux tree: $procmux$1062 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1369 (pure)
    Root of a mux tree: $procmux$1366 (pure)
    Root of a mux tree: $procmux$1363 (pure)
    Root of a mux tree: $procmux$1360 (pure)
    Root of a mux tree: $procmux$1357 (pure)
    Root of a mux tree: $procmux$1354 (pure)
    Root of a mux tree: $procmux$1321 (pure)
    Root of a mux tree: $procmux$1283 (pure)
    Root of a mux tree: $procmux$1251 (pure)
    Root of a mux tree: $procmux$1213 (pure)
    Root of a mux tree: $procmux$1182 (pure)
    Root of a mux tree: $procmux$1135 (pure)
    Root of a mux tree: $procmux$1121 (pure)
    Root of a mux tree: $procmux$1106 (pure)
    Root of a mux tree: $procmux$1088 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1656 (pure)
    Root of a mux tree: $procmux$1653 (pure)
    Root of a mux tree: $procmux$1650 (pure)
    Root of a mux tree: $procmux$1647 (pure)
    Root of a mux tree: $procmux$1644 (pure)
    Root of a mux tree: $procmux$1641 (pure)
    Root of a mux tree: $procmux$1608 (pure)
    Root of a mux tree: $procmux$1570 (pure)
    Root of a mux tree: $procmux$1538 (pure)
    Root of a mux tree: $procmux$1500 (pure)
    Root of a mux tree: $procmux$1469 (pure)
    Root of a mux tree: $procmux$1422 (pure)
    Root of a mux tree: $procmux$1408 (pure)
    Root of a mux tree: $procmux$1393 (pure)
    Root of a mux tree: $procmux$1375 (pure)
  Analyzing evaluation results.
Removed 2 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
    Consolidated identical input bits for $mux cell $procmux$872:
      Old ports: A=6'000000, B=6'111111, Y=$procmux$872_Y
      New ports: A=1'0, B=1'1, Y=$procmux$872_Y [0]
      New connections: $procmux$872_Y [5:1] = { $procmux$872_Y [0] $procmux$872_Y [0] $procmux$872_Y [0] $procmux$872_Y [0] $procmux$872_Y [0] }
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \mux.
  Optimizing cells in module \fsmControl.
    New ctrl vector for $pmux cell $procmux$1046: { $procmux$1071_CMP $auto$opt_reduce.cc:132:opt_mux$1742 }
    New ctrl vector for $pmux cell $procmux$1038: { $auto$opt_reduce.cc:132:opt_mux$1744 $procmux$1063_CMP }
    New ctrl vector for $pmux cell $procmux$1062: { $procmux$1070_CMP $auto$opt_reduce.cc:132:opt_mux$1746 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1741: { $procmux$1063_CMP $procmux$1070_CMP $procmux$1082_CMP $procmux$1083_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1743: { $procmux$1082_CMP $procmux$1083_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1745: { $procmux$1063_CMP $procmux$1071_CMP $procmux$1082_CMP $procmux$1083_CMP }
  Optimizing cells in module \fsmControl.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
Performed a total of 7 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$537' is identical to cell `$procmux$556'.
    Redirecting output \Y: $procmux$537_Y = $procmux$556_Y
    Removing $mux cell `$procmux$537' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$480' is identical to cell `$procmux$503'.
    Redirecting output \Y: $procmux$480_Y = $procmux$503_Y
    Removing $mux cell `$procmux$480' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$387' is identical to cell `$procmux$411'.
    Redirecting output \Y: $procmux$387_Y = $procmux$411_Y
    Removing $mux cell `$procmux$387' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$360' is identical to cell `$procmux$378'.
    Redirecting output \Y: $procmux$360_Y = $procmux$378_Y
    Removing $mux cell `$procmux$360' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$321' is identical to cell `$procmux$411'.
    Redirecting output \Y: $procmux$321_Y = $procmux$411_Y
    Removing $mux cell `$procmux$321' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$297' is identical to cell `$procmux$411'.
    Redirecting output \Y: $procmux$297_Y = $procmux$411_Y
    Removing $mux cell `$procmux$297' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$540' is identical to cell `$procmux$559'.
    Redirecting output \Y: $procmux$540_Y = $procmux$559_Y
    Removing $mux cell `$procmux$540' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$483' is identical to cell `$procmux$506'.
    Redirecting output \Y: $procmux$483_Y = $procmux$506_Y
    Removing $mux cell `$procmux$483' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$390' is identical to cell `$procmux$414'.
    Redirecting output \Y: $procmux$390_Y = $procmux$414_Y
    Removing $mux cell `$procmux$390' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$300' is identical to cell `$procmux$324'.
    Redirecting output \Y: $procmux$300_Y = $procmux$324_Y
    Removing $mux cell `$procmux$300' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$486' is identical to cell `$procmux$509'.
    Redirecting output \Y: $procmux$486_Y = $procmux$509_Y
    Removing $mux cell `$procmux$486' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$393' is identical to cell `$procmux$417'.
    Redirecting output \Y: $procmux$393_Y = $procmux$417_Y
    Removing $mux cell `$procmux$393' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$303' is identical to cell `$procmux$327'.
    Redirecting output \Y: $procmux$303_Y = $procmux$327_Y
    Removing $mux cell `$procmux$303' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$489' is identical to cell `$procmux$512'.
    Redirecting output \Y: $procmux$489_Y = $procmux$512_Y
    Removing $mux cell `$procmux$489' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$396' is identical to cell `$procmux$420'.
    Redirecting output \Y: $procmux$396_Y = $procmux$420_Y
    Removing $mux cell `$procmux$396' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$306' is identical to cell `$procmux$330'.
    Redirecting output \Y: $procmux$306_Y = $procmux$330_Y
    Removing $mux cell `$procmux$306' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$399' is identical to cell `$procmux$423'.
    Redirecting output \Y: $procmux$399_Y = $procmux$423_Y
    Removing $mux cell `$procmux$399' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$515' is identical to cell `$procmux$492'.
    Redirecting output \Y: $procmux$515_Y = $procmux$492_Y
    Removing $mux cell `$procmux$515' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$309' is identical to cell `$procmux$333'.
    Redirecting output \Y: $procmux$309_Y = $procmux$333_Y
    Removing $mux cell `$procmux$309' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$518' is identical to cell `$procmux$495'.
    Redirecting output \Y: $procmux$518_Y = $procmux$495_Y
    Removing $mux cell `$procmux$518' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$402' is identical to cell `$procmux$426'.
    Redirecting output \Y: $procmux$402_Y = $procmux$426_Y
    Removing $mux cell `$procmux$402' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$312' is identical to cell `$procmux$336'.
    Redirecting output \Y: $procmux$312_Y = $procmux$336_Y
    Removing $mux cell `$procmux$312' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$405' is identical to cell `$procmux$429'.
    Redirecting output \Y: $procmux$405_Y = $procmux$429_Y
    Removing $mux cell `$procmux$405' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$315' is identical to cell `$procmux$339'.
    Redirecting output \Y: $procmux$315_Y = $procmux$339_Y
    Removing $mux cell `$procmux$315' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$826' is identical to cell `$procmux$843'.
    Redirecting output \Y: $procmux$826_Y = $procmux$843_Y
    Removing $mux cell `$procmux$826' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$716' is identical to cell `$procmux$786'.
    Redirecting output \Y: $procmux$716_Y = $procmux$786_Y
    Removing $mux cell `$procmux$716' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$689' is identical to cell `$procmux$705'.
    Redirecting output \Y: $procmux$689_Y = $procmux$705_Y
    Removing $mux cell `$procmux$689' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$659' is identical to cell `$procmux$728'.
    Redirecting output \Y: $procmux$659_Y = $procmux$728_Y
    Removing $mux cell `$procmux$659' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$829' is identical to cell `$procmux$846'.
    Redirecting output \Y: $procmux$829_Y = $procmux$846_Y
    Removing $mux cell `$procmux$829' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$719' is identical to cell `$procmux$789'.
    Redirecting output \Y: $procmux$719_Y = $procmux$789_Y
    Removing $mux cell `$procmux$719' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$662' is identical to cell `$procmux$731'.
    Redirecting output \Y: $procmux$662_Y = $procmux$731_Y
    Removing $mux cell `$procmux$662' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$722' is identical to cell `$procmux$792'.
    Redirecting output \Y: $procmux$722_Y = $procmux$792_Y
    Removing $mux cell `$procmux$722' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$665' is identical to cell `$procmux$734'.
    Redirecting output \Y: $procmux$665_Y = $procmux$734_Y
    Removing $mux cell `$procmux$665' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\mux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1329' is identical to cell `$procmux$1346'.
    Redirecting output \Y: $procmux$1329_Y = $procmux$1346_Y
    Removing $mux cell `$procmux$1329' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1219' is identical to cell `$procmux$1289'.
    Redirecting output \Y: $procmux$1219_Y = $procmux$1289_Y
    Removing $mux cell `$procmux$1219' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1192' is identical to cell `$procmux$1208'.
    Redirecting output \Y: $procmux$1192_Y = $procmux$1208_Y
    Removing $mux cell `$procmux$1192' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1162' is identical to cell `$procmux$1231'.
    Redirecting output \Y: $procmux$1162_Y = $procmux$1231_Y
    Removing $mux cell `$procmux$1162' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1332' is identical to cell `$procmux$1349'.
    Redirecting output \Y: $procmux$1332_Y = $procmux$1349_Y
    Removing $mux cell `$procmux$1332' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1222' is identical to cell `$procmux$1292'.
    Redirecting output \Y: $procmux$1222_Y = $procmux$1292_Y
    Removing $mux cell `$procmux$1222' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1165' is identical to cell `$procmux$1234'.
    Redirecting output \Y: $procmux$1165_Y = $procmux$1234_Y
    Removing $mux cell `$procmux$1165' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1225' is identical to cell `$procmux$1295'.
    Redirecting output \Y: $procmux$1225_Y = $procmux$1295_Y
    Removing $mux cell `$procmux$1225' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1168' is identical to cell `$procmux$1237'.
    Redirecting output \Y: $procmux$1168_Y = $procmux$1237_Y
    Removing $mux cell `$procmux$1168' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1616' is identical to cell `$procmux$1633'.
    Redirecting output \Y: $procmux$1616_Y = $procmux$1633_Y
    Removing $mux cell `$procmux$1616' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1506' is identical to cell `$procmux$1576'.
    Redirecting output \Y: $procmux$1506_Y = $procmux$1576_Y
    Removing $mux cell `$procmux$1506' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1479' is identical to cell `$procmux$1495'.
    Redirecting output \Y: $procmux$1479_Y = $procmux$1495_Y
    Removing $mux cell `$procmux$1479' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1449' is identical to cell `$procmux$1518'.
    Redirecting output \Y: $procmux$1449_Y = $procmux$1518_Y
    Removing $mux cell `$procmux$1449' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1619' is identical to cell `$procmux$1636'.
    Redirecting output \Y: $procmux$1619_Y = $procmux$1636_Y
    Removing $mux cell `$procmux$1619' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1509' is identical to cell `$procmux$1579'.
    Redirecting output \Y: $procmux$1509_Y = $procmux$1579_Y
    Removing $mux cell `$procmux$1509' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1452' is identical to cell `$procmux$1521'.
    Redirecting output \Y: $procmux$1452_Y = $procmux$1521_Y
    Removing $mux cell `$procmux$1452' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1512' is identical to cell `$procmux$1582'.
    Redirecting output \Y: $procmux$1512_Y = $procmux$1582_Y
    Removing $mux cell `$procmux$1512' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1455' is identical to cell `$procmux$1524'.
    Redirecting output \Y: $procmux$1455_Y = $procmux$1524_Y
    Removing $mux cell `$procmux$1455' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Removed a total of 51 cells.

4.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$1668 ($dff) from module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
Removing $procdff$1684 ($dff) from module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
Removing $procdff$1719 ($dff) from module $paramod\fifo\N=2\ADDR_WIDTH=4.
Removing $procdff$1735 ($dff) from module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
Replaced 4 DFF cells.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  removing unused `$logic_not' cell `$logic_not$fifo.v:324$148'.
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  removing unused `$logic_not' cell `$logic_not$fifo.v:324$110'.
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module \PCIE_trans..
  removing unused `$not' cell `$not$PCIE_trans.v:215$71'.
  removing unused `$logic_not' cell `$logic_not$PCIE_trans.v:240$77'.
  removing unused non-port wire \FIFO_empty.
  removing unused non-port wire \FIFO_error.
  removing unused non-port wire \pausaD0D1.
  removing unused non-port wire \valid_out_D1.
  removing unused non-port wire \valid_out_D0.
  removing unused non-port wire \valid_out_VC1.
  removing unused non-port wire \valid_out_VC0.
  removing unused non-port wire \valid_out_MF.
  removed 8 unused temporary wires.
Finding unused cells or wires in module \demux..
  removing unused `$logic_not' cell `$logic_not$demux.v:44$68'.
Finding unused cells or wires in module \Demux_D0_D1..
  removing unused `$logic_not' cell `$logic_not$Demux_D0_D1.v:44$64'.
Finding unused cells or wires in module \mux..
  removing unused `$logic_not' cell `$logic_not$mux.v:39$57'.
Finding unused cells or wires in module \fsmControl..
  removing unused `$not' cell `$not$fsm_Control.v:114$52'.
  removing unused non-port wire \nxt_umbral_VC1.
  removing unused non-port wire \nxt_umbral_VC0.
  removed 2 unused temporary wires.
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
  removing unused `$logic_not' cell `$logic_not$fifo.v:324$216'.
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  removing unused `$logic_not' cell `$logic_not$fifo.v:324$182'.

4.8. Executing OPT_EXPR pass (perform const folding).

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$869 (pure)
    Root of a mux tree: $procmux$872 (pure)
    Root of a mux tree: $procmux$875 (pure)
    Root of a mux tree: $procmux$878 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1088 (pure)
    Root of a mux tree: $procmux$1106 (pure)
    Root of a mux tree: $procmux$1121 (pure)
    Root of a mux tree: $procmux$1135 (pure)
    Root of a mux tree: $procmux$1182 (pure)
    Root of a mux tree: $procmux$1208
    Root of a mux tree: $procmux$1213 (pure)
    Root of a mux tree: $procmux$1237
    Root of a mux tree: $procmux$1251 (pure)
    Root of a mux tree: $procmux$1283 (pure)
    Root of a mux tree: $procmux$1295
    Root of a mux tree: $procmux$1321 (pure)
    Root of a mux tree: $procmux$1349
    Root of a mux tree: $procmux$1354 (pure)
    Root of a mux tree: $procmux$1357 (pure)
    Root of a mux tree: $procmux$1360 (pure)
    Root of a mux tree: $procmux$1363 (pure)
    Root of a mux tree: $procmux$1366 (pure)
    Root of a mux tree: $procmux$1369 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$585 (pure)
    Root of a mux tree: $procmux$603 (pure)
    Root of a mux tree: $procmux$618 (pure)
    Root of a mux tree: $procmux$632 (pure)
    Root of a mux tree: $procmux$679 (pure)
    Root of a mux tree: $procmux$705
    Root of a mux tree: $procmux$710 (pure)
    Root of a mux tree: $procmux$734
    Root of a mux tree: $procmux$748 (pure)
    Root of a mux tree: $procmux$780 (pure)
    Root of a mux tree: $procmux$792
    Root of a mux tree: $procmux$818 (pure)
    Root of a mux tree: $procmux$846
    Root of a mux tree: $procmux$851 (pure)
    Root of a mux tree: $procmux$854 (pure)
    Root of a mux tree: $procmux$857 (pure)
    Root of a mux tree: $procmux$860 (pure)
    Root of a mux tree: $procmux$863 (pure)
    Root of a mux tree: $procmux$866 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$238 (pure)
    Root of a mux tree: $procmux$256 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$285 (pure)
    Root of a mux tree: $procmux$339
    Root of a mux tree: $procmux$344 (pure)
    Root of a mux tree: $procmux$378
    Root of a mux tree: $procmux$383 (pure)
    Root of a mux tree: $procmux$411
    Root of a mux tree: $procmux$429
    Root of a mux tree: $procmux$434 (pure)
    Root of a mux tree: $procmux$474 (pure)
    Root of a mux tree: $procmux$495
    Root of a mux tree: $procmux$523 (pure)
    Root of a mux tree: $procmux$559
    Root of a mux tree: $procmux$564 (pure)
    Root of a mux tree: $procmux$567 (pure)
    Root of a mux tree: $procmux$570 (pure)
    Root of a mux tree: $procmux$573 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $procmux$579 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1375 (pure)
    Root of a mux tree: $procmux$1393 (pure)
    Root of a mux tree: $procmux$1408 (pure)
    Root of a mux tree: $procmux$1422 (pure)
    Root of a mux tree: $procmux$1469 (pure)
    Root of a mux tree: $procmux$1495
    Root of a mux tree: $procmux$1500 (pure)
    Root of a mux tree: $procmux$1524
    Root of a mux tree: $procmux$1538 (pure)
    Root of a mux tree: $procmux$1570 (pure)
    Root of a mux tree: $procmux$1582
    Root of a mux tree: $procmux$1608 (pure)
    Root of a mux tree: $procmux$1636
    Root of a mux tree: $procmux$1641 (pure)
    Root of a mux tree: $procmux$1644 (pure)
    Root of a mux tree: $procmux$1647 (pure)
    Root of a mux tree: $procmux$1650 (pure)
    Root of a mux tree: $procmux$1653 (pure)
    Root of a mux tree: $procmux$1656 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$935 (pure)
    Root of a mux tree: $procmux$944 (pure)
    Root of a mux tree: $procmux$953 (pure)
    Root of a mux tree: $procmux$962 (pure)
    Root of a mux tree: $procmux$965 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$881 (pure)
    Root of a mux tree: $procmux$884 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:215$72 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:216$75 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$896 (pure)
    Root of a mux tree: $procmux$905 (pure)
    Root of a mux tree: $procmux$914 (pure)
    Root of a mux tree: $procmux$923 (pure)
    Root of a mux tree: $procmux$926 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1001 (pure)
    Root of a mux tree: $procmux$1029 (pure)
    Root of a mux tree: $procmux$1032
    Root of a mux tree: $procmux$1038 (pure)
    Root of a mux tree: $procmux$1043
    Root of a mux tree: $procmux$1046 (pure)
    Root of a mux tree: $procmux$1062 (pure)
    Root of a mux tree: $procmux$1081 (pure)
    Root of a mux tree: $procmux$992
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$974 (pure)
    Root of a mux tree: $procmux$983 (pure)
    Root of a mux tree: $procmux$986 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

4.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

4.15. Executing OPT_EXPR pass (perform const folding).

4.16. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$86_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking fsmControl.nxt_state as FSM state register:
    Users of register don't seem to benefit from recoding.

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$869 (pure)
    Root of a mux tree: $procmux$872 (pure)
    Root of a mux tree: $procmux$875 (pure)
    Root of a mux tree: $procmux$878 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1088 (pure)
    Root of a mux tree: $procmux$1106 (pure)
    Root of a mux tree: $procmux$1121 (pure)
    Root of a mux tree: $procmux$1135 (pure)
    Root of a mux tree: $procmux$1182 (pure)
    Root of a mux tree: $procmux$1208
    Root of a mux tree: $procmux$1213 (pure)
    Root of a mux tree: $procmux$1237
    Root of a mux tree: $procmux$1251 (pure)
    Root of a mux tree: $procmux$1283 (pure)
    Root of a mux tree: $procmux$1295
    Root of a mux tree: $procmux$1321 (pure)
    Root of a mux tree: $procmux$1349
    Root of a mux tree: $procmux$1354 (pure)
    Root of a mux tree: $procmux$1357 (pure)
    Root of a mux tree: $procmux$1360 (pure)
    Root of a mux tree: $procmux$1363 (pure)
    Root of a mux tree: $procmux$1366 (pure)
    Root of a mux tree: $procmux$1369 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$585 (pure)
    Root of a mux tree: $procmux$603 (pure)
    Root of a mux tree: $procmux$618 (pure)
    Root of a mux tree: $procmux$632 (pure)
    Root of a mux tree: $procmux$679 (pure)
    Root of a mux tree: $procmux$705
    Root of a mux tree: $procmux$710 (pure)
    Root of a mux tree: $procmux$734
    Root of a mux tree: $procmux$748 (pure)
    Root of a mux tree: $procmux$780 (pure)
    Root of a mux tree: $procmux$792
    Root of a mux tree: $procmux$818 (pure)
    Root of a mux tree: $procmux$846
    Root of a mux tree: $procmux$851 (pure)
    Root of a mux tree: $procmux$854 (pure)
    Root of a mux tree: $procmux$857 (pure)
    Root of a mux tree: $procmux$860 (pure)
    Root of a mux tree: $procmux$863 (pure)
    Root of a mux tree: $procmux$866 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$238 (pure)
    Root of a mux tree: $procmux$256 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$285 (pure)
    Root of a mux tree: $procmux$339
    Root of a mux tree: $procmux$344 (pure)
    Root of a mux tree: $procmux$378
    Root of a mux tree: $procmux$383 (pure)
    Root of a mux tree: $procmux$411
    Root of a mux tree: $procmux$429
    Root of a mux tree: $procmux$434 (pure)
    Root of a mux tree: $procmux$474 (pure)
    Root of a mux tree: $procmux$495
    Root of a mux tree: $procmux$523 (pure)
    Root of a mux tree: $procmux$559
    Root of a mux tree: $procmux$564 (pure)
    Root of a mux tree: $procmux$567 (pure)
    Root of a mux tree: $procmux$570 (pure)
    Root of a mux tree: $procmux$573 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $procmux$579 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1375 (pure)
    Root of a mux tree: $procmux$1393 (pure)
    Root of a mux tree: $procmux$1408 (pure)
    Root of a mux tree: $procmux$1422 (pure)
    Root of a mux tree: $procmux$1469 (pure)
    Root of a mux tree: $procmux$1495
    Root of a mux tree: $procmux$1500 (pure)
    Root of a mux tree: $procmux$1524
    Root of a mux tree: $procmux$1538 (pure)
    Root of a mux tree: $procmux$1570 (pure)
    Root of a mux tree: $procmux$1582
    Root of a mux tree: $procmux$1608 (pure)
    Root of a mux tree: $procmux$1636
    Root of a mux tree: $procmux$1641 (pure)
    Root of a mux tree: $procmux$1644 (pure)
    Root of a mux tree: $procmux$1647 (pure)
    Root of a mux tree: $procmux$1650 (pure)
    Root of a mux tree: $procmux$1653 (pure)
    Root of a mux tree: $procmux$1656 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$935 (pure)
    Root of a mux tree: $procmux$944 (pure)
    Root of a mux tree: $procmux$953 (pure)
    Root of a mux tree: $procmux$962 (pure)
    Root of a mux tree: $procmux$965 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$881 (pure)
    Root of a mux tree: $procmux$884 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:215$72 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:216$75 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$896 (pure)
    Root of a mux tree: $procmux$905 (pure)
    Root of a mux tree: $procmux$914 (pure)
    Root of a mux tree: $procmux$923 (pure)
    Root of a mux tree: $procmux$926 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1001 (pure)
    Root of a mux tree: $procmux$1029 (pure)
    Root of a mux tree: $procmux$1032
    Root of a mux tree: $procmux$1038 (pure)
    Root of a mux tree: $procmux$1043
    Root of a mux tree: $procmux$1046 (pure)
    Root of a mux tree: $procmux$1062 (pure)
    Root of a mux tree: $procmux$1081 (pure)
    Root of a mux tree: $procmux$992
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$974 (pure)
    Root of a mux tree: $procmux$983 (pure)
    Root of a mux tree: $procmux$986 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

6.8. Executing OPT_EXPR pass (perform const folding).

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\Ram$dual_port_memory.v:18$93' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3': merged $dff to cell.
Checking cell `$memrd$\Ram$dual_port_memory.v:24$92' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3': no (compatible) $dff found.

7.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  removing unused `$dff' cell `$procdff$1690'.
  removing unused `$dff' cell `$procdff$1691'.
  removing unused `$dff' cell `$procdff$1692'.
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

7.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

7.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\Ram' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3':
  $memwr$\Ram$dual_port_memory.v:18$93 ($memwr)
  $memrd$\Ram$dual_port_memory.v:24$92 ($memrd)

7.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \Ram in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3:
  created 4 $dff cells and 0 static cells of width 6.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1783' (1) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$auto$rtlil.cc:1641:Eq$1784 = $0$memwr$\Ram$dual_port_memory.v:18$86_ADDR[1:0]$88 [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1775' (1) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$auto$rtlil.cc:1641:Eq$1776 = $0$memwr$\Ram$dual_port_memory.v:18$86_ADDR[1:0]$88 [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1765' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1767' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with inverter.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $memory\Ram$wrmux[2][0][0]$1789 (pure)
    Root of a mux tree: $memory\Ram$wrmux[1][0][0]$1781 (pure)
    Root of a mux tree: $memory\Ram$wrmux[0][0][0]$1773 (pure)
    Root of a mux tree: $memory\Ram$wrmux[3][0][0]$1795 (pure)
    Root of a mux tree: $procmux$869 (pure)
    Root of a mux tree: $procmux$872 (pure)
    Root of a mux tree: $procmux$875
    Root of a mux tree: $procmux$878 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1088 (pure)
    Root of a mux tree: $procmux$1106 (pure)
    Root of a mux tree: $procmux$1121 (pure)
    Root of a mux tree: $procmux$1135 (pure)
    Root of a mux tree: $procmux$1182 (pure)
    Root of a mux tree: $procmux$1208
    Root of a mux tree: $procmux$1213 (pure)
    Root of a mux tree: $procmux$1237
    Root of a mux tree: $procmux$1251 (pure)
    Root of a mux tree: $procmux$1283 (pure)
    Root of a mux tree: $procmux$1295
    Root of a mux tree: $procmux$1321 (pure)
    Root of a mux tree: $procmux$1349
    Root of a mux tree: $procmux$1354 (pure)
    Root of a mux tree: $procmux$1357 (pure)
    Root of a mux tree: $procmux$1360 (pure)
    Root of a mux tree: $procmux$1363 (pure)
    Root of a mux tree: $procmux$1366 (pure)
    Root of a mux tree: $procmux$1369 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$585 (pure)
    Root of a mux tree: $procmux$603 (pure)
    Root of a mux tree: $procmux$618 (pure)
    Root of a mux tree: $procmux$632 (pure)
    Root of a mux tree: $procmux$679 (pure)
    Root of a mux tree: $procmux$705
    Root of a mux tree: $procmux$710 (pure)
    Root of a mux tree: $procmux$734
    Root of a mux tree: $procmux$748 (pure)
    Root of a mux tree: $procmux$780 (pure)
    Root of a mux tree: $procmux$792
    Root of a mux tree: $procmux$818 (pure)
    Root of a mux tree: $procmux$846
    Root of a mux tree: $procmux$851 (pure)
    Root of a mux tree: $procmux$854 (pure)
    Root of a mux tree: $procmux$857 (pure)
    Root of a mux tree: $procmux$860 (pure)
    Root of a mux tree: $procmux$863 (pure)
    Root of a mux tree: $procmux$866 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$238 (pure)
    Root of a mux tree: $procmux$256 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$285 (pure)
    Root of a mux tree: $procmux$339
    Root of a mux tree: $procmux$344 (pure)
    Root of a mux tree: $procmux$378
    Root of a mux tree: $procmux$383 (pure)
    Root of a mux tree: $procmux$411
    Root of a mux tree: $procmux$429
    Root of a mux tree: $procmux$434 (pure)
    Root of a mux tree: $procmux$474 (pure)
    Root of a mux tree: $procmux$495
    Root of a mux tree: $procmux$523 (pure)
    Root of a mux tree: $procmux$559
    Root of a mux tree: $procmux$564 (pure)
    Root of a mux tree: $procmux$567 (pure)
    Root of a mux tree: $procmux$570 (pure)
    Root of a mux tree: $procmux$573 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $procmux$579 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1375 (pure)
    Root of a mux tree: $procmux$1393 (pure)
    Root of a mux tree: $procmux$1408 (pure)
    Root of a mux tree: $procmux$1422 (pure)
    Root of a mux tree: $procmux$1469 (pure)
    Root of a mux tree: $procmux$1495
    Root of a mux tree: $procmux$1500 (pure)
    Root of a mux tree: $procmux$1524
    Root of a mux tree: $procmux$1538 (pure)
    Root of a mux tree: $procmux$1570 (pure)
    Root of a mux tree: $procmux$1582
    Root of a mux tree: $procmux$1608 (pure)
    Root of a mux tree: $procmux$1636
    Root of a mux tree: $procmux$1641 (pure)
    Root of a mux tree: $procmux$1644 (pure)
    Root of a mux tree: $procmux$1647 (pure)
    Root of a mux tree: $procmux$1650 (pure)
    Root of a mux tree: $procmux$1653 (pure)
    Root of a mux tree: $procmux$1656 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$935 (pure)
    Root of a mux tree: $procmux$944 (pure)
    Root of a mux tree: $procmux$953 (pure)
    Root of a mux tree: $procmux$962 (pure)
    Root of a mux tree: $procmux$965 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$881 (pure)
    Root of a mux tree: $procmux$884 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:215$72 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:216$75 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$896 (pure)
    Root of a mux tree: $procmux$905 (pure)
    Root of a mux tree: $procmux$914 (pure)
    Root of a mux tree: $procmux$923 (pure)
    Root of a mux tree: $procmux$926 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1001 (pure)
    Root of a mux tree: $procmux$1029 (pure)
    Root of a mux tree: $procmux$1032
    Root of a mux tree: $procmux$1038 (pure)
    Root of a mux tree: $procmux$1043
    Root of a mux tree: $procmux$1046 (pure)
    Root of a mux tree: $procmux$1062 (pure)
    Root of a mux tree: $procmux$1081 (pure)
    Root of a mux tree: $procmux$992
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$974 (pure)
    Root of a mux tree: $procmux$983 (pure)
    Root of a mux tree: $procmux$986 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

8.8. Executing OPT_EXPR pass (perform const folding).

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping fsmControl.$ne$fsm_Control.v:90$48 ($reduce_bool) with simplemap.
Mapping fsmControl.$eq$fsm_Control.v:101$50 ($logic_not) with simplemap.
Mapping fsmControl.$ne$fsm_Control.v:111$51 ($reduce_bool) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$1743 ($reduce_or) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$1745 ($reduce_or) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$1741 ($reduce_or) with simplemap.
Mapping fsmControl.$procmux$989 ($mux) with simplemap.
Mapping fsmControl.$procmux$992 ($mux) with simplemap.
Mapping fsmControl.$procmux$996 ($mux) with simplemap.
Mapping fsmControl.$procmux$999 ($mux) with simplemap.

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 5
Parameter \S_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=5\S_WIDTH=5'.

9.3. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$1001 using $paramod\_90_pmux\WIDTH=5\S_WIDTH=5.
Mapping fsmControl.$procmux$1004 ($mux) with simplemap.
Mapping fsmControl.$procmux$1007 ($mux) with simplemap.
Mapping fsmControl.$procmux$1011 ($mux) with simplemap.
Mapping fsmControl.$procmux$1014 ($mux) with simplemap.
Mapping fsmControl.$procmux$1017 ($mux) with simplemap.
Mapping fsmControl.$procmux$1021 ($mux) with simplemap.
Mapping fsmControl.$procmux$1026 ($mux) with simplemap.
Mapping fsmControl.$procmux$1029 ($mux) with simplemap.
Mapping fsmControl.$procmux$1032 ($mux) with simplemap.
Mapping fsmControl.$procmux$1036 ($mux) with simplemap.

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=2'.

9.5. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$1038 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$1043 ($mux) with simplemap.
Mapping fsmControl.$procmux$1046 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$1050 ($mux) with simplemap.
Mapping fsmControl.$procmux$1053 ($mux) with simplemap.
Mapping fsmControl.$procmux$1059 ($mux) with simplemap.
Mapping fsmControl.$procmux$1063_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$1062 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$1065 ($mux) with simplemap.
Mapping fsmControl.$procmux$1068 ($mux) with simplemap.
Mapping fsmControl.$procmux$1070_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$1071_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$1075 ($mux) with simplemap.
Mapping fsmControl.$procmux$1082_CMP0 ($eq) with simplemap.

9.6. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 14
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=14\S_WIDTH=2'.

9.7. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$1081 using $paramod\_90_pmux\WIDTH=14\S_WIDTH=2.
Mapping fsmControl.$procmux$1083_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procdff$1703 ($dff) with simplemap.
Mapping fsmControl.$procdff$1704 ($dff) with simplemap.
Mapping fsmControl.$procdff$1705 ($dff) with simplemap.
Mapping fsmControl.$procdff$1706 ($dff) with simplemap.
Mapping fsmControl.$procdff$1707 ($dff) with simplemap.
Mapping fsmControl.$procdff$1708 ($dff) with simplemap.
Mapping fsmControl.$techmap$procmux$1046.$reduce_or$<techmap.v>:441$1953 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1046.$and$<techmap.v>:434$1952 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1001.$and$<techmap.v>:434$1900 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1001.$and$<techmap.v>:434$1901 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1001.$reduce_or$<techmap.v>:441$1902 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1001.$reduce_or$<techmap.v>:441$1903 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1001.$reduce_or$<techmap.v>:441$1904 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1001.$reduce_or$<techmap.v>:441$1906 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1001.$reduce_or$<techmap.v>:441$1905 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1001.$and$<techmap.v>:434$1899 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1038.$reduce_or$<techmap.v>:445$1949 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1038.$ternary$<techmap.v>:445$1950 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$1038.$and$<techmap.v>:434$1951 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1038.$reduce_or$<techmap.v>:441$1953 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1038.$and$<techmap.v>:434$1952 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1046.$ternary$<techmap.v>:445$1950 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$1046.$and$<techmap.v>:434$1951 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:445$2046 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$ternary$<techmap.v>:445$2047 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$and$<techmap.v>:434$2048 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$and$<techmap.v>:434$2049 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2050 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2051 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2052 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2054 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2053 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2055 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2056 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2057 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2059 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2058 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2060 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2061 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2063 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2062 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1062.$reduce_or$<techmap.v>:445$1949 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1062.$and$<techmap.v>:434$1951 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1062.$ternary$<techmap.v>:445$1950 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$1062.$reduce_or$<techmap.v>:441$1953 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1062.$and$<techmap.v>:434$1952 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1046.$reduce_or$<techmap.v>:445$1949 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1001.$reduce_or$<techmap.v>:445$1895 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1001.$ternary$<techmap.v>:445$1896 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$1001.$and$<techmap.v>:434$1898 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1001.$and$<techmap.v>:434$1897 ($and) with simplemap.
Mapping mux.$logic_not$mux.v:27$54 ($logic_not) with simplemap.
Mapping mux.$logic_and$mux.v:27$55 ($logic_and) with simplemap.
Mapping mux.$logic_not$mux.v:43$58 ($logic_not) with simplemap.
Mapping mux.$logic_and$mux.v:43$59 ($logic_and) with simplemap.
Mapping mux.$logic_and$mux.v:47$60 ($logic_and) with simplemap.
Mapping mux.$procmux$968 ($mux) with simplemap.
Mapping mux.$procmux$971 ($mux) with simplemap.
Mapping mux.$procmux$974 ($mux) with simplemap.
Mapping mux.$procmux$977 ($mux) with simplemap.
Mapping mux.$procmux$980 ($mux) with simplemap.
Mapping mux.$procmux$983 ($mux) with simplemap.
Mapping mux.$procmux$986 ($mux) with simplemap.
Mapping mux.$procdff$1701 ($dff) with simplemap.
Mapping mux.$procdff$1702 ($dff) with simplemap.
Mapping Demux_D0_D1.$procmux$930 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$932 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$935 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$939 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$941 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$944 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$948 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$950 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$953 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$957 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$959 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$962 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$965 ($mux) with simplemap.
Mapping Demux_D0_D1.$procdff$1697 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$1698 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$1699 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$1700 ($dff) with simplemap.
Mapping demux.$procmux$891 ($mux) with simplemap.
Mapping demux.$procmux$893 ($mux) with simplemap.
Mapping demux.$procmux$896 ($mux) with simplemap.
Mapping demux.$procmux$900 ($mux) with simplemap.
Mapping demux.$procmux$902 ($mux) with simplemap.
Mapping demux.$procmux$905 ($mux) with simplemap.
Mapping demux.$procmux$909 ($mux) with simplemap.
Mapping demux.$procmux$911 ($mux) with simplemap.
Mapping demux.$procmux$914 ($mux) with simplemap.
Mapping demux.$procmux$918 ($mux) with simplemap.
Mapping demux.$procmux$920 ($mux) with simplemap.
Mapping demux.$procmux$923 ($mux) with simplemap.
Mapping demux.$procmux$926 ($mux) with simplemap.
Mapping demux.$procdff$1693 ($dff) with simplemap.
Mapping demux.$procdff$1694 ($dff) with simplemap.
Mapping demux.$procdff$1695 ($dff) with simplemap.
Mapping demux.$procdff$1696 ($dff) with simplemap.
Mapping PCIE_trans.$or$PCIE_trans.v:215$70 ($or) with simplemap.
Mapping PCIE_trans.$ternary$PCIE_trans.v:215$72 ($mux) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:216$73 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:216$74 ($and) with simplemap.
Mapping PCIE_trans.$ternary$PCIE_trans.v:216$75 ($mux) with simplemap.
Mapping PCIE_trans.$or$PCIE_trans.v:246$78 ($or) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:247$79 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:247$81 ($and) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:248$82 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:248$83 ($and) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:248$84 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:248$85 ($and) with simplemap.
Mapping PCIE_trans.$procmux$881 ($mux) with simplemap.
Mapping PCIE_trans.$procmux$884 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[0]$1748 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[1]$1750 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$869 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$872 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$875 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$878 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[3][0][0]$1795 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[3][0][0]$1793 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1791 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[2][0][0]$1789 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[2][0][0]$1787 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1785 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[1][0][0]$1781 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[1][0][0]$1779 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1777 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[0][0][0]$1773 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[0][0][0]$1771 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1769 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:65:addr_decode$1767 ($not) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:65:addr_decode$1765 ($not) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][1][1]$1762 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][1][0]$1759 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][0][0]$1756 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[3]$1754 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[2]$1752 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:93$100 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:118$103 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:212$105 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:220$106 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$logic_and$fifo.v:329$111 ($logic_and) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$2642
  created 1 $alu and 0 $macc cells.

9.9. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$add$fifo.v:339$115 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.10. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$2645
  created 1 $alu and 0 $macc cells.

9.11. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$add$fifo.v:340$116 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $sub ($sub).
  creating $alu model for $macc $sub.
  creating $alu cell for $sub: $auto$alumacc.cc:470:replace_alu$2648
  created 1 $alu and 0 $macc cells.

9.13. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$sub$fifo.v:348$118 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$add$fifo.v:349$119 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:362$121 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$logic_and$fifo.v:362$122 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:365$123 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$logic_and$fifo.v:365$125 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:365$126 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$logic_and$fifo.v:365$127 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$582 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$585 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$589 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$591 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$595 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$597 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$600 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$603 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$607 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$609 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$612 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$615 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$618 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$624 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$626 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$629 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$632 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$644 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$647 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$650 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$653 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$655 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$668 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$671 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$674 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$676 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$679 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$691 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$705 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$707 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$710 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$724 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$728 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$731 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$734 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$737 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$740 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$743 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$745 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$748 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$751 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$762 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$777 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$780 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$786 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$789 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$792 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$794 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$798 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$801 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$804 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$807 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$810 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$813 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$815 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$818 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$831 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$843 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$846 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$848 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$851 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$854 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$857 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$860 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$863 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$866 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1674 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1675 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1676 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1677 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1678 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1679 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1680 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1681 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1682 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1683 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1685 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1686 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1687 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1688 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1689 ($dff) with simplemap.

9.14. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 3
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32'.

9.15. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.

9.16. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 2
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32'.

9.17. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805 ($and) with simplemap.

9.18. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=32'.

9.19. Executing PROC pass (convert processes to netlists).

9.19.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.19.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.19.3. Executing PROC_INIT pass (extract init attributes).

9.19.4. Executing PROC_ARST pass (detect async resets in processes).

9.19.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$2977'.
     1/64: $0\p[31:0] [30]
     2/64: $0\g[31:0] [30]
     3/64: $0\p[31:0] [28]
     4/64: $0\g[31:0] [28]
     5/64: $0\p[31:0] [26]
     6/64: $0\g[31:0] [26]
     7/64: $0\p[31:0] [24]
     8/64: $0\g[31:0] [24]
     9/64: $0\p[31:0] [22]
    10/64: $0\g[31:0] [22]
    11/64: $0\p[31:0] [20]
    12/64: $0\g[31:0] [20]
    13/64: $0\p[31:0] [18]
    14/64: $0\g[31:0] [18]
    15/64: $0\p[31:0] [16]
    16/64: $0\g[31:0] [16]
    17/64: $0\p[31:0] [14]
    18/64: $0\g[31:0] [14]
    19/64: $0\p[31:0] [12]
    20/64: $0\g[31:0] [12]
    21/64: $0\p[31:0] [10]
    22/64: $0\g[31:0] [10]
    23/64: $0\p[31:0] [8]
    24/64: $0\g[31:0] [8]
    25/64: $0\p[31:0] [6]
    26/64: $0\g[31:0] [6]
    27/64: $0\p[31:0] [4]
    28/64: $0\g[31:0] [4]
    29/64: $0\p[31:0] [2]
    30/64: $0\g[31:0] [2]
    31/64: $0\p[31:0] [29]
    32/64: $0\g[31:0] [29]
    33/64: $0\p[31:0] [25]
    34/64: $0\g[31:0] [25]
    35/64: $0\p[31:0] [21]
    36/64: $0\g[31:0] [21]
    37/64: $0\p[31:0] [17]
    38/64: $0\g[31:0] [17]
    39/64: $0\p[31:0] [13]
    40/64: $0\g[31:0] [13]
    41/64: $0\p[31:0] [9]
    42/64: $0\g[31:0] [9]
    43/64: $0\p[31:0] [5]
    44/64: $0\g[31:0] [5]
    45/64: $0\p[31:0] [27]
    46/64: $0\g[31:0] [27]
    47/64: $0\p[31:0] [19]
    48/64: $0\g[31:0] [19]
    49/64: $0\p[31:0] [11]
    50/64: $0\g[31:0] [11]
    51/64: $0\p[31:0] [23]
    52/64: $0\g[31:0] [23]
    53/64: $0\p[31:0] [31]
    54/64: $0\g[31:0] [31]
    55/64: $0\p[31:0] [15]
    56/64: $0\g[31:0] [15]
    57/64: $0\p[31:0] [7]
    58/64: $0\g[31:0] [7]
    59/64: $0\p[31:0] [3]
    60/64: $0\g[31:0] [3]
    61/64: $0\p[31:0] [1]
    62/64: $0\g[31:0] [1]
    63/64: $0\g[31:0] [0]
    64/64: $0\p[31:0] [0]

9.19.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\g' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$2977'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\p' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$2977'.

9.19.7. Executing PROC_DFF pass (convert process syncs to FFs).

9.19.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$2977'.
Cleaned up 0 empty switches.

9.20. Executing OPT pass (performing simple optimizations).

9.20.1. Executing OPT_EXPR pass (perform const folding).

9.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=32'.
Removed a total of 0 cells.

9.20.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=32..
  removing unused `$and' cell `$and$<techmap.v>:222$2982'.
  removing unused `$and' cell `$and$<techmap.v>:222$3030'.
  removing unused `$and' cell `$and$<techmap.v>:222$3054'.
  removing unused `$and' cell `$and$<techmap.v>:222$3066'.
  removing unused `$and' cell `$and$<techmap.v>:222$3072'.
  removing unused `$and' cell `$and$<techmap.v>:230$3075'.
  removing unused `$and' cell `$and$<techmap.v>:230$3078'.
  removing unused `$and' cell `$and$<techmap.v>:230$3081'.
  removing unused `$and' cell `$and$<techmap.v>:230$3084'.
  removing unused `$and' cell `$and$<techmap.v>:230$3087'.
  removing unused `$and' cell `$and$<techmap.v>:230$3090'.
  removing unused `$and' cell `$and$<techmap.v>:230$3093'.
  removing unused `$and' cell `$and$<techmap.v>:230$3096'.
  removing unused `$and' cell `$and$<techmap.v>:230$3099'.
  removing unused `$and' cell `$and$<techmap.v>:230$3102'.
  removing unused `$and' cell `$and$<techmap.v>:230$3105'.
  removing unused `$and' cell `$and$<techmap.v>:230$3108'.
  removing unused `$and' cell `$and$<techmap.v>:230$3111'.
  removing unused `$and' cell `$and$<techmap.v>:230$3114'.
  removing unused `$and' cell `$and$<techmap.v>:230$3117'.
  removing unused `$and' cell `$and$<techmap.v>:230$3120'.
  removing unused `$and' cell `$and$<techmap.v>:230$3123'.
  removing unused `$and' cell `$and$<techmap.v>:230$3126'.
  removing unused `$and' cell `$and$<techmap.v>:230$3129'.
  removing unused `$and' cell `$and$<techmap.v>:230$3132'.
  removing unused `$and' cell `$and$<techmap.v>:230$3135'.
  removing unused `$and' cell `$and$<techmap.v>:230$3138'.
  removing unused `$and' cell `$and$<techmap.v>:230$3141'.
  removing unused `$and' cell `$and$<techmap.v>:230$3144'.
  removing unused `$and' cell `$and$<techmap.v>:230$3147'.
  removing unused `$and' cell `$and$<techmap.v>:230$3150'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

9.20.5. Finished fast OPT passes.

9.21. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$238 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$244 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$235 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$242 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$277 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$271 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$268 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$265 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$262 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$317 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$260 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$256 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$285 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$253 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$282 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$250 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$279 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$248 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:261$141 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:269$142 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:277$143 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:285$144 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$logic_and$fifo.v:329$149 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:335$152 ($eq) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$4408
  created 1 $alu and 0 $macc cells.

9.23. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$add$fifo.v:339$153 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$add$fifo.v:340$154 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $sub ($sub).
  creating $alu model for $macc $sub.
  creating $alu cell for $sub: $auto$alumacc.cc:470:replace_alu$4411
  created 1 $alu and 0 $macc cells.

9.25. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$sub$fifo.v:348$156 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$add$fifo.v:349$157 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:373$159 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$logic_and$fifo.v:373$160 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:376$161 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$logic_and$fifo.v:376$163 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:376$164 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$logic_and$fifo.v:376$165 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$324 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$327 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$330 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$333 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$336 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$339 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$341 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$344 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$362 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$378 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$380 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$383 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$407 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$411 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$414 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$417 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$420 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$423 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$426 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$429 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$431 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$434 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$437 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$454 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$471 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$474 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$492 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$495 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$497 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$503 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$506 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$509 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$512 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$520 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$523 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$542 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$556 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$559 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$561 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$564 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$567 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$570 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$573 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$576 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$579 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1659 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1658 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1660 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1661 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1662 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1663 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1664 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1665 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1666 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1667 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1669 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1670 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1671 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1672 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1673 ($dff) with simplemap.

9.26. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 5
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32'.

9.27. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:93$172 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:118$175 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:212$177 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:220$178 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$logic_and$fifo.v:329$183 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$add$fifo.v:339$187 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$5804
  created 1 $alu and 0 $macc cells.

9.29. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$add$fifo.v:340$188 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$sub$fifo.v:348$190 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$add$fifo.v:349$191 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:362$193 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$logic_and$fifo.v:362$194 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:365$195 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$logic_and$fifo.v:365$197 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:365$198 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$logic_and$fifo.v:365$199 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1372 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1375 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1379 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1381 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1385 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1387 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1390 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1393 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1397 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1399 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1402 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1405 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1408 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1414 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1416 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1419 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1422 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1434 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1437 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1440 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1443 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1445 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1458 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1461 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1464 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1466 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1469 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1481 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1495 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1497 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1500 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1514 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1518 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1521 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1524 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1527 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1530 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1533 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1535 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1538 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1541 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1552 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1567 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1570 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1576 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1579 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1582 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1584 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1588 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1591 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1594 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1597 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1600 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1603 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1605 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1608 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1621 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1633 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1636 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1638 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1641 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1644 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1647 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1650 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1653 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1656 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1725 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1726 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1727 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1728 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1729 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1730 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1731 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1732 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1733 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1734 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1736 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1737 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1738 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1739 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1740 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.

9.30. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32'.

9.31. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:93$206 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:118$209 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:212$211 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:220$212 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:329$217 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:339$221 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:340$222 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$sub$fifo.v:348$224 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:349$225 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:362$227 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:362$228 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:365$229 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:365$231 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:365$232 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:365$233 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1085 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1088 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1092 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1094 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1098 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1100 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1103 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1106 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1110 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1112 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1115 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1118 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1121 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1127 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1129 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1132 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1135 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1147 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1150 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1153 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1156 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1158 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1171 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1174 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1177 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1179 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1182 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1194 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1208 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1210 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1213 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1227 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1231 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1234 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1237 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1240 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1243 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1246 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1248 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1251 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1254 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1265 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1280 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1283 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1289 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1292 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1295 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1297 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1301 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1304 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1307 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1310 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1313 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1316 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1318 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1321 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1334 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1346 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1349 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1351 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1354 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1357 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1360 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1363 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1366 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1369 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1709 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1710 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1711 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1712 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1713 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1714 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1715 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1716 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1717 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1718 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1720 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1721 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1722 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1723 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1724 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:212$2978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3037 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3040 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3043 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3046 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3049 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3052 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3055 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3058 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3061 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3067 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3070 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2985 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2988 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2991 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2994 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2997 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3000 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3003 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3006 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3009 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3012 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3015 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3018 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3021 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3024 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3027 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3033 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3036 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3039 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3042 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3045 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3048 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3051 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3057 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3060 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3063 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3073 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3076 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3079 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3082 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3085 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3091 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3094 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3097 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3100 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3103 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3106 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3109 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3112 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3115 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3118 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3121 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3124 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3127 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3130 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3133 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3136 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3139 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3142 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3145 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3148 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:212$2979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3038 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3041 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3044 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3047 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3050 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3053 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3056 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3059 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3062 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3068 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3071 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3074 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3077 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3080 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3083 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3086 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3089 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3092 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3095 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3098 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3101 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3104 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3107 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3110 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3113 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3116 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3119 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3122 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3125 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3128 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3131 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3134 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3137 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3140 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3143 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3146 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:229$3149 ($or) with simplemap.
No more expansions possible.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2516' (01?) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$0$memwr$\Ram$dual_port_memory.v:18$86_EN[5:0]$90 [5] = \iWriteEnable'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7218' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7216 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7220' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7216 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7232' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7229 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7245' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7242 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7246' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7242 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7259' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7255 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7271' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7269 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7272' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7269 [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7776' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7808' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7775' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7807' (101) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7743' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7839' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8349' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:212$2978_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8433' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7294' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7291' (01?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$procmux$1085_Y = $logic_and$fifo.v:365$233_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7293' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7777' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7809' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7744' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7295' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7454' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7486' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7518' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7453' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7485' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7421' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8065' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:212$2978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8149' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7300' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7549' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [0] = $techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7299' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7455' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7487' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7519' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7422' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8150' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [1] = $techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2980_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7301' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7937' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7969' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8001' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7936' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7968' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7904' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8491' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:212$2978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8575' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [0] = \rd_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7312' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8032' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [0] = $techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7311' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7615' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7647' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7679' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7614' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7646' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7582' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8207' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:212$2978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8291' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [0] = \wr_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7322' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7710' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [0] = $techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7321' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7329' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7330' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7331' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7332' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7344' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7345' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7346' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7334' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7335' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7336' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7340' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7364' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7365' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7366' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7347' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7348' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7349' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7368' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7369' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7370' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7371' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7372' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7373' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7377' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7378' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7423' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7456' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7488' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7424' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7457' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7489' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7425' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7458' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7490' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7426' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7459' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7491' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7427' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7460' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7492' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7428' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7461' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7493' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7429' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7462' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7494' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7430' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7463' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7495' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7431' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7464' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7496' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7432' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7465' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7497' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7433' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7466' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7498' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7434' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7467' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7499' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7435' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7468' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7500' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7436' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7469' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7501' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7437' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7470' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7502' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7438' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7471' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7503' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7439' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7472' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7504' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7440' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7473' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7505' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7441' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7474' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7506' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7442' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7475' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7507' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7443' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7476' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7508' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7444' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7477' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7509' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7445' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7478' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7510' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7446' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7479' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7511' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7447' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7480' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7512' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7448' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7481' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7513' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7449' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7482' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7514' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7450' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7483' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7515' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7451' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7484' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7516' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7452' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7520' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7521' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7522' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7523' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7524' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7525' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7526' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7527' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7528' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7529' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7530' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7531' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7532' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7533' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7534' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7535' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7536' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7537' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7538' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7539' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7540' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7541' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7542' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7543' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7544' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7545' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7546' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7547' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7548' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8192' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [2] = $techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3106_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7552' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [3] = $techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3106_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8097' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2985_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8082' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3028_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8067' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8151' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8166' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7553' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8135' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8193' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7554' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8098' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8127' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3085_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8068' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8152' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8185' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7555' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8136' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8194' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7556' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8099' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2991_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8112' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3033_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8090' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3052_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8083' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8069' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8153' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8167' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8174' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7557' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8137' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3115_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8195' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7558' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8100' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8128' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3088_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8070' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8154' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8186' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7559' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8138' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8196' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7560' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8101' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8113' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3036_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8124' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3076_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8084' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8071' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8155' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8168' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8182' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7561' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8139' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8197' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7562' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8102' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8129' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3091_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8072' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8156' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8187' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7563' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8140' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8198' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7564' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8103' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8114' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3039_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8119' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3057_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8094' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3064_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8091' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8085' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8073' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8157' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8169' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8175' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8178' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7565' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8141' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8199' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7566' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8104' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8130' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3094_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8074' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8158' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8188' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7567' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8142' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8200' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7568' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8105' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3009_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8115' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3042_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8125' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3079_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8086' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8075' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8159' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8170' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8183' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7569' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8143' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8201' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7570' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8106' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3012_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8131' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3097_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8076' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8160' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8189' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7571' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8144' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8202' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7572' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8107' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8116' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3045_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8120' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3060_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8123' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3073_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8092' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8087' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8077' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8161' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8171' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8176' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8181' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7573' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8145' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3139_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8203' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7574' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8108' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8132' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3100_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8078' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8162' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8190' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7575' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8146' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8204' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7576' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8109' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3021_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8117' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3048_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8126' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3082_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8088' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8079' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8163' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8172' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8184' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7577' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8147' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8205' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7578' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8110' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8133' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3103_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8080' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8164' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8191' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7579' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8148' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8206' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7580' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8111' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3027_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8118' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3051_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8121' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3063_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8122' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3069_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8096' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8095' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8093' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8089' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8081' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8165' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8173' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8177' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8179' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8180' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$221.$auto$alumacc.cc:484:replace_alu$2644 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7581' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7583' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7616' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7648' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7584' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7617' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7649' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7585' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7618' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7650' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7586' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7619' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7651' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7587' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7620' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7652' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7588' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7621' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7653' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7589' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7622' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7654' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7590' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7623' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7655' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7591' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7624' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7656' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7592' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7625' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7657' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7593' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7626' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7658' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7594' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7627' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7659' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7595' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7628' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7660' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7596' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7629' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7661' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7597' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7630' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7662' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7598' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7631' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7663' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7599' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7632' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7664' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7600' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7633' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7665' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7601' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7634' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7666' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7602' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7635' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7667' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7603' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7636' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7668' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7604' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7637' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7669' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7605' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7638' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7670' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7606' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7639' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7671' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7607' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7640' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7672' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7608' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7641' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7673' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7609' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7642' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7674' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7610' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7643' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7675' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7611' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7644' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7676' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7612' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7645' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7677' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7613' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7680' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7681' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7682' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7683' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7684' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7685' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7686' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7687' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7688' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7689' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7690' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7691' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7692' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7693' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7694' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7695' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7696' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7697' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7698' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7699' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7700' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7701' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7702' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7703' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7704' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7705' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7706' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7707' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7708' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7709' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8292' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [1] = $techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7712' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [2] = $techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8276' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8334' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7713' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8239' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2985_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8224' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3028_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8209' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8293' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8308' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7714' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8277' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8335' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7715' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8240' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8269' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3085_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8210' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8294' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8327' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7716' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8278' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8336' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7717' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8241' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2991_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8254' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3033_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8232' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3052_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8225' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8211' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8295' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8309' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8316' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7718' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8279' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3115_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8337' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7719' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8242' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8270' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3088_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8212' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8296' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8328' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7720' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8280' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8338' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7721' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8243' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8255' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3036_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8266' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3076_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8226' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8213' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8297' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8310' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8324' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7722' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8281' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8339' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7723' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8244' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8271' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3091_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8214' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8298' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8329' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7724' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8282' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8340' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7725' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8245' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8256' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3039_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8261' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3057_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8236' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3064_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8233' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8227' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8215' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8299' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8311' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8317' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8320' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7726' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8283' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8341' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7727' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8246' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8272' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3094_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8216' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8300' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8330' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7728' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8284' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8342' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7729' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8247' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3009_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8257' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3042_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8267' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3079_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8228' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8217' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8301' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8312' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8325' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7730' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8285' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8343' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7731' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8248' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3012_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8273' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3097_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8218' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8302' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8331' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7732' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8286' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8344' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7733' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8249' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8258' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3045_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8262' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3060_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8265' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3073_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8234' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8229' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8219' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8303' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8313' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8318' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8323' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7734' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8287' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3139_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8345' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7735' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8250' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8274' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3100_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8220' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8304' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8332' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7736' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8288' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8346' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7737' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8251' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3021_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8259' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3048_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8268' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3082_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8230' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8221' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8305' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8314' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8326' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7738' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8289' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8347' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7739' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8252' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8275' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3103_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8222' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8306' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8333' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7740' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8290' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8348' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7741' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8253' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3027_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8260' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3051_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8263' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3063_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8264' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3069_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8238' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8237' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8235' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8231' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8223' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8307' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8315' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8319' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8321' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8322' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$222.$auto$alumacc.cc:484:replace_alu$2647 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7742' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$222.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7745' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [2] = \num_mem [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7778' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7810' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7746' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7779' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7811' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7747' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7780' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7812' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7748' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7781' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7813' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7749' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7782' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7814' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7750' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7783' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7815' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7751' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7784' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7816' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7752' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7785' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7817' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7753' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7786' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7818' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7754' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7787' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7819' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7755' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7788' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7820' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7756' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7789' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7821' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7757' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7790' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7822' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7758' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7791' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7823' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [16] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7759' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7792' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7824' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7760' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7793' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7825' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [18] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7761' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7794' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7826' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7762' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7795' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7827' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [20] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7763' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7796' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7828' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7764' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7797' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7829' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [22] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7765' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7798' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7830' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7766' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7799' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7831' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [24] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7767' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7800' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7832' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7768' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7801' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7833' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [26] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7769' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7802' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7834' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7770' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7803' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7835' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [28] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7771' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7804' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7836' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7772' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7805' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7837' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [30] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7773' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7806' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7838' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7774' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7842' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7843' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7844' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7845' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7846' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7847' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7848' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7849' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7850' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7851' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7852' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7853' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7854' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7855' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7856' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7857' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7858' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7859' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7860' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7861' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7862' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7863' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7864' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7865' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7866' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7867' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7868' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7869' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7870' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8381' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2985_Y = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8351' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2983_Y = \num_mem [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8435' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2984_Y = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8419' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3109_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8477' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [4] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8382' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2988_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8411' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3085_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8352' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8436' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8469' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [5] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8420' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3112_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8478' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [6] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8383' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2991_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8396' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3033_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8374' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3052_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8367' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8353' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8437' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8451' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8458' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [7] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8421' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3115_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8479' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [8] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8384' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2994_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8412' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3088_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8354' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8438' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8470' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [9] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8422' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3118_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8480' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [10] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8385' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2997_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8397' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3036_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8408' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3076_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8368' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8355' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8439' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8452' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8466' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [11] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8423' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3121_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8481' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [12] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8386' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3000_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8413' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3091_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8356' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8440' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8471' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [13] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8424' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3124_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8482' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [14] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8387' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3003_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8398' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3039_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8403' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3057_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8378' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3064_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8375' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8369' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8357' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8441' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8453' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8459' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8462' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [15] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8425' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3127_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8483' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [16] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8388' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3006_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8414' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3094_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8358' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8442' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8472' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [17] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8426' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3130_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8484' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [18] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8389' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3009_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8399' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3042_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8409' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3079_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8370' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8359' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8443' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8454' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8467' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [19] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8427' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3133_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8485' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [20] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8390' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3012_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8415' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3097_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8360' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8444' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8473' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [21] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8428' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3136_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8486' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [22] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8391' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3015_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8400' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3045_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8404' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3060_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8407' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3073_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8376' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8371' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8361' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8445' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8455' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8460' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8465' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [23] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8429' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3139_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8487' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [24] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8392' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3018_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8416' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3100_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8362' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8446' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8474' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [25] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8430' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3142_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8488' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [26] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8393' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3021_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8401' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3048_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8410' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3082_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8372' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8363' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8447' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8456' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8468' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [27] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8431' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3145_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8489' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [28] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8394' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3024_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8417' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3103_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8364' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8448' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8475' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [29] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8432' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3148_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8490' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [30] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8395' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3027_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8402' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3051_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8405' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3063_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8406' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3069_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8380' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3070_Y = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8379' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8377' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8373' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8365' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8449' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8457' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8461' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8463' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8464' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [31] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7903' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [32] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7905' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7938' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7970' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7906' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7939' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7971' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7907' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7940' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7972' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7908' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7941' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7973' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7909' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7942' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7974' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7910' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7943' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7975' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7911' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7944' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7976' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7912' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7945' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7977' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7913' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7946' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7978' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7914' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7947' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7979' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7915' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7948' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7980' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7916' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7949' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7981' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7917' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7950' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7982' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7918' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7951' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7983' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7919' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7952' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7984' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7920' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7953' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7985' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7921' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7954' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7986' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7922' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7955' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7987' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7923' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7956' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7988' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7924' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7957' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7989' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7925' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7958' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7990' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7926' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7959' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7991' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7927' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7960' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7992' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7928' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7961' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7993' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7929' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7962' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7994' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7930' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7963' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7995' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7931' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7964' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7996' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7932' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7965' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7997' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7933' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7966' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7998' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7934' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7967' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7999' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7935' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8002' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8003' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8004' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8005' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8006' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8007' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8008' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8009' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8010' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8011' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8012' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8013' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8014' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8015' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8016' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8017' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8018' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8019' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8020' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8021' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8022' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8023' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8024' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8025' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8026' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8027' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8028' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8029' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8030' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8031' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8576' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [1] = $techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8034' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [2] = $techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8560' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8618' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8035' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8523' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2985_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8508' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3028_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8493' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8577' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8592' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8036' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8561' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8619' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8037' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8524' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8553' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3085_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8494' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8578' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8611' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8038' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8562' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8620' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8039' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8525' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2991_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8538' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3033_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8516' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3052_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8509' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8495' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8579' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8593' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8600' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8040' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8563' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3115_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8621' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8041' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8526' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8554' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3088_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8496' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8580' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8612' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8042' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8564' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8622' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8043' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8527' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8539' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3036_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8550' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3076_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8510' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8497' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8581' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8594' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8608' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8044' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8565' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8623' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8045' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8528' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8555' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3091_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8498' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8582' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8613' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8046' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8566' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8624' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8047' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8529' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8540' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3039_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8545' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3057_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8520' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3064_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8517' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8511' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8499' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8583' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8595' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8601' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8604' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8048' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8567' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8625' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8049' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8530' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8556' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3094_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8500' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8584' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8614' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8050' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8568' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8626' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8051' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8531' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3009_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8541' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3042_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8551' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3079_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8512' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8501' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8585' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8596' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8609' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8052' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8569' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8627' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8053' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8532' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3012_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8557' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3097_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8502' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8586' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8615' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8054' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8570' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8628' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8055' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8533' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8542' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3045_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8546' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3060_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8549' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3073_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8518' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8513' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8503' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8587' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8597' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8602' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8607' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8056' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8571' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3139_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8629' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8057' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8534' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8558' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3100_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8504' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8588' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8616' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8058' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8572' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8630' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8059' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8535' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3021_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8543' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3048_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8552' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3082_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8514' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8505' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8589' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8598' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8610' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8060' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8573' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8631' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8061' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8536' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8559' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3103_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8506' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8590' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8617' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8062' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8574' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8632' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8063' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8537' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3027_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8544' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3051_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8547' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3063_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8548' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3069_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8522' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8521' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8519' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8515' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8507' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8591' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8599' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8603' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8605' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8606' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$225.$auto$alumacc.cc:484:replace_alu$2647 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8064' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$225.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3351' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3319' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3222' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3350' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3318' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3221' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3349' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3317' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3220' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3348' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3316' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3219' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3347' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3315' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3218' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3346' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3314' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3217' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3344' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3312' (100) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [0] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3345' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3313' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3216' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3362' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3330' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3233' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3361' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3329' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3232' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3360' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3328' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3231' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3879' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3006_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3353' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3321' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3224' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3352' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3320' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3223' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3875' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2994_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3355' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3323' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3226' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3354' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3322' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3225' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3876' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3888' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3036_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3357' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3325' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3228' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3356' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3324' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3227' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3877' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3000_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3359' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3327' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3230' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3358' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3326' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3229' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3878' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3889' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3039_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3894' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3057_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3873' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3874' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2991_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3887' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3033_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3872' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2985_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3281' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3280' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3840' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:212$2978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3924' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [0] = \wr_ptr [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3925' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [1] = $techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3857' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3028_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3283' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3282' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3842' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3926' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3941' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3865' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3052_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3285' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3284' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3843' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3927' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3858' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3287' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3286' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3844' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3928' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3942' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3949' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3869' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3064_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3289' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3288' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3845' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3929' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3859' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3291' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3290' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3846' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3930' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3943' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3866' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3293' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3292' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3847' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3931' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3860' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3295' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3294' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3848' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3932' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3944' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3950' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3953' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3905' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3094_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3297' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3296' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3849' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3933' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3963' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3265' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3214' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3916' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3974' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3264' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3263' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3213' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3209' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3177' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3208' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3176' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3207' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3175' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3206' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3174' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3205' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3173' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3212' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3211' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3210' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3899' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3957' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3904' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3962' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3915' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3973' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3262' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3261' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3914' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3972' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3260' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3204' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3203' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3202' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3201' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3200' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3199' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3198' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3197' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3196' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3195' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3194' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3193' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3192' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3191' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3190' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3189' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3188' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3187' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3186' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3185' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3183' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3184' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3182' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3163' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3162' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3161' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3160' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3159' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3158' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3157' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3156' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3155' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3172' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3171' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3170' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3169' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3168' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3181' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3180' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3167' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3179' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3178' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3166' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3259' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3903' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3961' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3913' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3971' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3258' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3257' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3912' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3115_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3970' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3256' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3255' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3902' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3960' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3911' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3969' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3254' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3253' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3910' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3968' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3252' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3251' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3909' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3967' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3250' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3249' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [2] = $techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3247' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [0] = $techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3375' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3343' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3246' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [31] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3374' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3342' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3245' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3373' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3341' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3244' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3372' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3340' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3243' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3371' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3339' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3242' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3370' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3338' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3241' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3369' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3337' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3240' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3368' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3336' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3239' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3367' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3335' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3238' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3366' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3334' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3237' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3365' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3333' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3236' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3364' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3332' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3235' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3363' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3331' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3234' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3152' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3151' (100) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3153' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3154' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3165' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3164' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2591' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2589 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2593' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2589 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2605' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2602 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2618' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2615 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2619' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2615 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2632' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2628 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2653' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2651 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2654' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2651 [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3506' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3474' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3505' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3473' (101) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3441' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3376' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3982' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:212$2978_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4066' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2676' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2673' (01?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$procmux$582_Y = $logic_and$fifo.v:365$127_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2675' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3507' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3475' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3442' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2677' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2814' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [1] = \num_mem [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2878' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3789' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:212$2978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3825' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2682' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2845' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [0] = $techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2681' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2815' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2879' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3824' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [1] = $techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2980_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2683' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3667' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3635' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3538' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3666' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3634' (100) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3602' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4124' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:212$2978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4208' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [0] = \rd_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2694' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3569' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [0] = $techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2693' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2704' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2703' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2711' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2712' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2713' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2714' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2726' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2727' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2728' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2716' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2717' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2718' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2722' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2746' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2747' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2748' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2729' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2730' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2731' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2750' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2751' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2752' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2753' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2754' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2755' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2759' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2760' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2816' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2817' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2818' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2819' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2820' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2821' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2822' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2823' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2824' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2825' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2826' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2827' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2828' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2829' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2830' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2831' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2832' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2833' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2834' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2835' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2836' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2837' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2838' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2839' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2840' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2841' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2842' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2843' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2844' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2880' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3802' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [2] = $techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3106_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2848' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [3] = $techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3106_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3757' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2985_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3772' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3028_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2881' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3787' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3823' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3699' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2849' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2882' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3719' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3801' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2850' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3756' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3727' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3085_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2883' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3786' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3822' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3832' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2851' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2884' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3718' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3800' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2852' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3755' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2991_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3771' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2885' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3785' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3821' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3698' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3742' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3033_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3764' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3052_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3707' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2853' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2886' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3717' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3115_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3799' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2854' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3754' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3726' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3088_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2887' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3784' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3820' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3808' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2855' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2888' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3716' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3798' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2856' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3753' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3741' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3036_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3730' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3076_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3770' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2889' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3783' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3819' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3795' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3835' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2857' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2890' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3715' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3797' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2858' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3752' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3725' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3091_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2891' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3782' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3818' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3807' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2859' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2892' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3714' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3796' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2860' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3751' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3740' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3039_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3763' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3769' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2893' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3781' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3817' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3794' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3706' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3735' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3057_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3760' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3703' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2861' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2894' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3713' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3839' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2862' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3750' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3724' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3094_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2895' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3780' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3816' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3806' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2863' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2896' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3712' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3838' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2864' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3749' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3009_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3768' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2897' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3779' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3815' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3711' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3739' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3042_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3729' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3834' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2865' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2898' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3831' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3837' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2866' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3748' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3012_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3723' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3097_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2899' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3778' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3814' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3805' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2867' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2900' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3830' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3836' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2868' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3747' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3767' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2901' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3777' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3813' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3710' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3738' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3045_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3762' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3705' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3734' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3060_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3731' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3700' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2869' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2902' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3829' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3139_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3812' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2870' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3746' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3722' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3100_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2903' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3776' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3793' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3804' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2871' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2904' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3828' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3811' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2872' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3745' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3021_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3766' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2905' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3775' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3792' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3709' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3737' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3048_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3728' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3833' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2873' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2906' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3827' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3810' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2874' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3744' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3721' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3103_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2907' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3774' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3791' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3803' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2875' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2908' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3826' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3809' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2876' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3743' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3027_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3765' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2909' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3773' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3790' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3708' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3736' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3051_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3761' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3704' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3733' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3063_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3759' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3702' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3732' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3069_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3758' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3701' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$115.$auto$alumacc.cc:484:replace_alu$2644 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2877' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3298' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3917' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3975' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3266' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3880' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3009_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3890' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3042_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3900' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3079_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3861' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3299' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3850' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3934' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3945' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3958' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3267' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3300' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3918' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3976' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3268' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3881' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3012_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3906' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3097_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3301' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3851' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3935' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3964' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3269' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3302' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3919' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3977' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3270' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3882' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3891' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3045_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3895' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3060_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3898' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3073_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3867' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3862' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3303' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3852' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3936' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3946' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3951' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3956' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3271' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3304' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3920' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3139_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3978' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3272' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3883' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3907' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3100_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3305' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3853' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3937' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3965' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3273' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3306' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3921' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3979' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3274' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3884' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3021_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3892' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3048_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3901' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3082_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3863' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3307' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3854' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3938' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3947' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3959' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3275' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3308' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3922' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3980' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3276' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3885' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3908' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3103_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3309' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3855' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3939' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3966' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3277' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3310' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3923' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3981' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3278' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3886' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3027_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3893' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3051_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3896' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3063_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3897' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3069_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3871' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3870' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3868' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3864' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3311' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3856' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3940' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3948' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3952' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3954' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3955' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$116.$auto$alumacc.cc:484:replace_alu$2647 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3279' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$116.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3508' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3476' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3379' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3509' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3477' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3380' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3510' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3478' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3381' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3511' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3479' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3382' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3512' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3480' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3383' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3513' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3481' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3384' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3514' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3482' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3385' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3515' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3483' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3386' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3516' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3484' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3387' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3517' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3485' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3388' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3518' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3486' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3389' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3519' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3487' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3390' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3520' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3488' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3391' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3521' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3489' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3392' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3522' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3490' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3393' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3523' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3491' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3394' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3524' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3492' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3395' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3525' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3493' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3396' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3526' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3494' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3397' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3527' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3495' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3398' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3528' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3496' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3399' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [23] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3529' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3497' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3400' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3530' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3498' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3401' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [25] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3531' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3499' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3402' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3532' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3500' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3403' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [27] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3533' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3501' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3404' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3534' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3502' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3405' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3535' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3503' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3406' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3536' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3504' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3407' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3443' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4014' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2985_Y = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3444' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3984' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2983_Y = \num_mem [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4068' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2984_Y = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3445' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4052' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3109_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4110' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [4] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4015' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2988_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4044' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3085_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3446' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3985' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4069' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4102' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [5] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3447' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4053' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3112_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4111' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [6] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4016' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2991_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4029' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3033_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4007' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3052_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4000' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3448' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3986' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4070' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4084' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4091' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [7] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3449' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4054' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3115_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4112' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [8] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4017' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2994_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4045' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3088_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3450' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3987' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4071' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4103' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [9] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3451' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4055' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3118_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4113' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [10] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4018' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2997_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4030' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3036_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4041' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3076_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4001' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3452' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3988' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4072' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4085' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4099' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [11] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3453' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4056' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3121_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4114' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [12] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4019' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3000_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4046' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3091_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3454' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3989' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4073' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4104' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [13] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3455' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4057' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3124_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4115' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [14] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4020' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3003_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4031' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3039_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4036' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3057_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4011' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3064_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4008' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4002' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3456' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3990' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4074' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4086' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4092' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4095' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [15] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3457' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4058' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3127_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4116' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [16] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4021' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3006_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4047' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3094_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3458' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3991' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4075' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4105' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [17] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3459' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4059' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3130_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4117' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [18] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4022' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3009_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4032' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3042_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4042' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3079_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4003' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3460' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3992' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4076' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4087' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4100' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [19] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3461' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4060' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3133_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4118' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [20] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4023' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3012_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4048' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3097_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3462' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3993' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4077' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4106' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [21] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3463' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4061' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3136_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4119' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [22] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4024' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3015_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4033' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3045_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4037' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3060_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4040' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3073_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4009' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4004' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3464' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3994' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4078' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4088' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4093' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4098' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [23] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3465' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4062' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3139_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4120' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [24] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4025' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3018_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4049' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3100_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3466' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3995' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4079' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4107' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [25] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3467' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4063' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3142_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4121' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [26] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4026' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3021_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4034' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3048_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4043' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3082_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4005' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3468' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3996' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4080' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4089' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4101' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [27] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3469' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4064' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3145_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4122' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [28] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4027' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3024_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4050' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3103_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3470' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3997' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4081' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4108' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [29] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3471' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4065' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3148_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4123' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [30] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4028' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3027_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4035' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3051_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4038' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3063_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4039' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3069_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4013' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3070_Y = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4012' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4010' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4006' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3472' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3998' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4082' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4090' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4094' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4096' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4097' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [31] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3440' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [32] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3668' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3636' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3539' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3669' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3637' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3540' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3670' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3638' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3541' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3671' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3639' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3542' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3672' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3640' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3543' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3673' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3641' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3544' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3674' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3642' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3545' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3675' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3643' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3546' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3676' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3644' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3547' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3677' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3645' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3548' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3678' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3646' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3549' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3679' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3647' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3550' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3680' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3648' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3551' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3681' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3649' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3552' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3682' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3650' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3553' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3683' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3651' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3554' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3684' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3652' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3555' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3685' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3653' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3556' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3686' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3654' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3557' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3687' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3655' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3558' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3688' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3656' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3559' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3689' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3657' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3560' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3690' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3658' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3561' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3691' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3659' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3562' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3692' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3660' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3563' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3693' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3661' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3564' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3694' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3662' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3565' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3695' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3663' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3566' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3696' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3664' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3567' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3697' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3665' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3568' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3603' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4209' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [1] = $techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3571' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [2] = $techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3604' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4193' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4251' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3572' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4156' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2985_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4141' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3028_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3605' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4126' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4210' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4225' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3573' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3606' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4194' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4252' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3574' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4157' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4186' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3085_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3607' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4127' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4211' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4244' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3575' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3608' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4195' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4253' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3576' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4158' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2991_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4171' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3033_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4149' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3052_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4142' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3609' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4128' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4212' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4226' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4233' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3577' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3610' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4196' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3115_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4254' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3578' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4159' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4187' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3088_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3611' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4129' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4213' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4245' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3579' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3612' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4197' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4255' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3580' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4160' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4172' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3036_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4183' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3076_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4143' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3613' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4130' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4214' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4227' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4241' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3581' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3614' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4198' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4256' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3582' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4161' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4188' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3091_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3615' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4131' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4215' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4246' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3583' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3616' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4199' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4257' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3584' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4162' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4173' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3039_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4178' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3057_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4153' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3064_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4150' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4144' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3617' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4132' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4216' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4228' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4234' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4237' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3585' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3618' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4200' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4258' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3586' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4163' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4189' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3094_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3619' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4133' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4217' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4247' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3587' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3620' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4201' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4259' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3588' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4164' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3009_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4174' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3042_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4184' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3079_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4145' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3621' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4134' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4218' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4229' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4242' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3589' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3622' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4202' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4260' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3590' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4165' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3012_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4190' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3097_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3623' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4135' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4219' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4248' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3591' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3624' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4203' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4261' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3592' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4166' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4175' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3045_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4179' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3060_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4182' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3073_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4151' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4146' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3625' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4136' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4220' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4230' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4235' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4240' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3593' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3626' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4204' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3139_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4262' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3594' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4167' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4191' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3100_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3627' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4137' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4221' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4249' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3595' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3628' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4205' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4263' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3596' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4168' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3021_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4176' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3048_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4185' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3082_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4147' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3629' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4138' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4222' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4231' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4243' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3597' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3630' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4206' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4264' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3598' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4169' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4192' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3103_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3631' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4139' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4223' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4250' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3599' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3632' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4207' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4265' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3600' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4170' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3027_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4177' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3051_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4180' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3063_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4181' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3069_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4155' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4154' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4152' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4148' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3633' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4140' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4224' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4232' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4236' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4238' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4239' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$119.$auto$alumacc.cc:484:replace_alu$2647 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3601' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$119.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4991' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4959' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4990' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4958' (101) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4926' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4894' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5467' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:212$2978_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5551' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4274' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4272' (01?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$procmux$235_Y = $logic_and$fifo.v:376$165_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4416' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4414 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4417' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4414 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4418' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4414 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4419' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4414 [3] = \num_mem [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4273' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4992' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4960' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4927' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4275' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4993' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4961' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4928' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [2] = \num_mem [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4276' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4994' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4962' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4929' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [3] = \num_mem [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4277' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4396' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4390 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4392' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4390 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4393' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4390 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4395' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4390 [3] = \num_mem [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4733' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4765' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4797' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4732' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4764' (100) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4700' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5325' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:212$2978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5409' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [0] = \wr_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4279' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4828' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [0] = $techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4278' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5055' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5087' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5119' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5054' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5086' (100) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5022' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5609' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:212$2978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5693' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [0] = \rd_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4290' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5150' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [0] = $techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4289' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4323' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4317 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4319' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4317 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4320' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4317 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4341' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4335 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4338' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4335 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4359' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4353 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4355' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4353 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4377' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4371 [4] = \num_mem [4]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4457' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4444' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4445' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4446' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4447' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4448' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4449' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4669' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4637' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4573' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4668' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4636' (100) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4604' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5183' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:212$2978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5267' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4313' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4539' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [0] = $techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4312' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4670' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4638' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4574' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4605' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5268' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [1] = $techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2980_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4314' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4671' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4639' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4575' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [3] = \num_mem [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4606' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5310' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [2] = $techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3106_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4315' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4672' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4640' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4576' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [4] = \num_mem [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4607' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5185' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5269' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$2984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5284' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [3] = $techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3028_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4316' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4453' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4458' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4459' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4460' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4461' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4462' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4463' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4481' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4482' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4483' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4484' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4478' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4479' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4488' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4489' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4673' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4641' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4577' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4608' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5311' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [4] = $techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3109_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4544' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [5] = $techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3109_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4674' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4642' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4578' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5216' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$2988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5245' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3085_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4609' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5186' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5270' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5303' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4545' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4675' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4643' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4579' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4610' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5254' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5312' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4546' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4676' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4644' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4580' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5217' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$2991_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5230' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3033_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5208' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3052_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5201' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4611' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5187' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5271' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5285' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5292' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4547' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4677' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4645' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4581' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4612' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5255' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3115_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5313' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4548' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4678' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4646' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4582' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5218' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$2994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5246' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3088_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4613' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5188' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5272' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5304' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4549' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4679' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4647' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4583' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4614' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5256' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5314' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4550' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4680' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4648' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4584' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5219' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$2997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5231' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3036_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5242' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3076_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5202' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4615' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5189' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5273' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5286' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5300' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4551' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4681' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4649' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4585' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4616' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5257' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5315' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4552' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4682' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4650' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4586' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5220' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5247' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3091_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4617' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5190' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5274' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5305' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4553' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4683' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4651' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4587' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4618' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5258' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5316' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4554' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4684' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4652' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4588' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5221' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5232' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3039_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5237' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3057_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5212' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3064_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5209' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5203' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4619' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5191' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5275' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5287' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5293' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5296' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4555' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4685' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4653' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4589' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4620' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5259' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5317' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4556' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4686' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4654' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4590' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5222' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5248' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3094_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4621' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5192' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5276' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5306' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4557' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4687' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4655' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4591' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4622' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5260' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5318' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4558' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4688' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4656' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4592' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5223' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3009_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5233' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3042_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5243' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3079_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5204' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4623' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5193' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5277' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5288' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5301' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4559' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4689' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4657' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4593' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4624' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5261' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5319' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4560' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4690' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4658' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4594' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5224' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3012_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5249' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3097_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4625' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5194' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5278' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5307' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4561' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4691' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4659' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4595' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4626' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5262' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5320' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4562' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4692' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4660' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4596' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5225' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5234' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3045_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5238' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3060_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5241' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3073_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5210' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5205' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4627' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5195' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5279' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5289' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5294' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5299' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4563' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4693' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4661' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4597' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4628' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5263' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3139_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5321' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4564' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4694' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4662' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4598' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5226' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5250' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3100_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4629' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5196' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5280' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5308' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4565' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4695' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4663' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4599' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4630' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5264' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5322' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4566' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4696' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4664' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4600' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5227' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3021_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5235' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3048_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5244' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3082_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5206' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4631' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5197' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5281' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5290' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5302' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4567' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4697' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4665' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4601' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4632' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5265' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5323' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4568' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4698' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4666' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4602' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5228' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5251' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3103_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4633' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5198' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5282' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5309' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4569' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4699' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$not$<techmap.v>:258$4534_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4667' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$ternary$<techmap.v>:258$4535_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4603' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4634' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5266' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:229$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5324' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4570' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5229' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3027_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5236' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3051_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5239' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3063_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5240' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:222$3069_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5214' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5213' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5211' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5207' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4635' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$and$<techmap.v>:260$4536_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5199' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5283' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5291' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5295' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5297' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5298' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$153.$auto$alumacc.cc:484:replace_alu$4410 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4571' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:263$4538_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4701' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4734' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4766' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4702' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4735' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4767' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4703' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4736' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4768' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4704' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4737' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4769' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4705' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4738' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4770' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4706' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4739' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4771' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4707' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4740' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4772' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4708' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4741' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4773' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4709' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4742' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4774' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4710' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4743' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4775' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4711' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4744' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4776' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4712' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4745' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4777' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4713' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4746' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4778' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4714' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4747' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4779' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4715' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4748' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4780' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4716' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4749' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4781' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4717' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4750' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4782' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4718' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4751' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4783' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4719' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4752' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4784' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4720' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4753' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4785' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4721' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4754' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4786' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4722' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4755' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4787' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4723' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4756' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4788' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4724' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4757' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4789' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4725' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4758' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4790' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4726' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4759' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4791' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4727' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4760' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4792' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4728' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4761' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4793' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4729' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4762' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4794' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4730' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4763' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4795' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4731' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4798' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4799' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4800' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4801' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4802' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4803' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4804' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4805' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4806' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4807' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4808' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4809' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4810' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4811' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4812' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4813' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4814' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4815' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4816' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4817' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4818' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4819' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4820' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4821' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4822' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4823' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4824' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4825' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4826' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4827' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5410' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [1] = $techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4830' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [2] = $techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5394' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5452' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4831' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5357' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2985_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5342' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3028_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5327' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5411' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5426' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4832' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5395' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5453' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4833' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5358' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5387' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3085_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5328' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5412' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5445' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4834' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5396' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5454' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4835' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5359' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2991_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5372' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3033_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5350' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3052_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5343' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5329' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5413' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5427' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5434' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4836' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5397' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3115_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5455' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4837' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5360' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5388' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3088_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5330' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5414' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5446' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4838' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5398' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5456' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4839' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5361' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5373' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3036_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5384' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3076_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5344' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5331' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5415' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5428' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5442' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4840' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5399' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5457' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4841' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5362' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5389' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3091_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5332' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5416' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5447' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4842' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5400' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5458' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4843' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5363' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5374' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3039_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5379' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3057_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5354' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3064_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5351' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5345' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5333' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5417' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5429' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5435' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5438' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4844' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5401' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5459' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4845' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5364' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5390' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3094_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5334' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5418' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5448' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4846' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5402' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5460' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4847' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5365' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3009_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5375' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3042_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5385' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3079_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5346' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5335' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5419' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5430' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5443' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4848' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5403' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5461' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4849' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5366' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3012_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5391' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3097_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5336' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5420' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5449' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4850' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5404' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5462' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4851' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5367' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5376' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3045_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5380' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3060_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5383' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3073_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5352' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5347' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5337' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5421' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5431' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5436' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5441' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4852' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5405' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3139_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5463' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4853' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5368' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5392' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3100_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5338' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5422' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5450' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4854' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5406' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5464' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4855' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5369' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3021_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5377' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3048_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5386' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3082_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5348' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5339' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5423' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5432' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5444' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4856' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5407' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5465' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4857' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5370' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5393' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3103_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5340' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5424' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5451' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4858' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5408' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5466' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4859' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5371' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3027_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5378' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3051_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5381' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3063_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5382' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3069_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5356' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5355' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5353' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5349' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5341' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5425' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5433' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5437' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5439' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5440' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$154.$auto$alumacc.cc:484:replace_alu$2647 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4860' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$154.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4995' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4963' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4899' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4930' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [4] = \num_mem [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4996' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4964' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4900' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5500' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$2988_Y = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4931' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5470' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$2986_Y = \num_mem [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5554' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$2987_Y = \num_mem [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4997' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4965' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4901' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4932' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5538' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3112_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5596' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [6] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4998' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4966' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4902' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5501' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$2991_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5514' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3033_Y = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5485' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3031_Y = \num_mem [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4933' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5471' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5555' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5569' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3032_Y = \num_mem [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4999' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4967' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4903' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4934' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5539' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3115_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5597' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [8] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5000' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4968' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4904' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5502' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$2994_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5530' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3088_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4935' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5472' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5556' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5588' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [9] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5001' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4969' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4905' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4936' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5540' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3118_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5598' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [10] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5002' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4970' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4906' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5503' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$2997_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5515' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3036_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5526' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3076_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5486' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4937' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5473' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5557' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5570' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5584' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [11] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5003' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4971' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4907' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4938' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5541' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3121_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5599' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [12] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5004' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4972' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4908' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5504' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3000_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5531' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3091_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4939' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5474' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5558' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5589' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [13] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5005' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4973' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4909' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4940' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5542' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3124_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5600' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [14] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5006' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4974' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4910' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [16] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5505' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3003_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5516' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3039_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5521' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3057_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5496' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3064_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5493' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5487' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4941' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5475' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5559' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5571' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5577' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5580' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [15] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5007' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4975' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4911' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4942' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5543' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3127_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5601' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [16] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5008' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4976' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4912' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [18] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5506' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3006_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5532' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3094_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4943' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5476' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5560' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5590' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [17] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5009' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4977' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4913' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4944' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5544' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3130_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5602' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [18] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5010' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4978' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4914' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [20] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5507' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3009_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5517' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3042_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5527' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3079_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5488' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4945' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5477' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5561' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5572' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5585' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [19] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5011' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4979' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4915' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4946' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5545' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3133_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5603' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [20] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5012' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4980' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4916' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [22] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5508' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3012_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5533' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3097_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4947' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5478' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5562' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5591' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [21] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5013' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4981' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4917' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4948' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5546' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3136_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5604' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [22] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5014' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4982' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4918' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [24] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5509' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3015_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5518' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3045_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5522' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3060_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5525' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3073_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5494' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5489' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4949' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5479' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5563' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5573' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5578' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5583' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [23] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5015' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4983' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4919' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4950' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5547' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3139_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5605' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [24] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5016' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4984' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4920' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [26] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5510' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3018_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5534' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3100_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4951' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5480' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5564' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5592' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [25] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5017' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4985' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4921' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4952' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5548' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3142_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5606' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [26] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5018' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4986' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4922' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [28] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5511' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3021_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5519' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3048_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5528' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3082_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5490' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4953' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5481' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5565' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5574' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5586' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [27] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5019' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4987' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4923' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4954' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5549' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3145_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5607' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [28] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5020' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4988' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4924' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [30] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5512' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3024_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5535' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3103_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4955' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5482' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5566' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5593' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [29] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5021' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$not$<techmap.v>:258$4534_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4989' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$ternary$<techmap.v>:258$4535_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4925' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4956' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5550' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3148_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5608' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [30] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5513' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3027_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5520' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3051_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5523' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3063_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5524' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:222$3069_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5498' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3070_Y = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5497' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5495' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5491' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4957' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$and$<techmap.v>:260$4536_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5483' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5567' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5575' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5579' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5581' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5582' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [31] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4893' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [32] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5023' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5056' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5088' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5024' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5057' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5089' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5025' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5058' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5090' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5026' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5059' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5091' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5027' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5060' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5092' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5028' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5061' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5093' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5029' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5062' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5094' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5030' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5063' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5095' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5031' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5064' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5096' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5032' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5065' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5097' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5033' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5066' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5098' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5034' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5067' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5099' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5035' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5068' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5100' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5036' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5069' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5101' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5037' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5070' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5102' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5038' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5071' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5103' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5039' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5072' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5104' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5040' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5073' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5105' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5041' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5074' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5106' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5042' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5075' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5107' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5043' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5076' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5108' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5044' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5077' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5109' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5045' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5078' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5110' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5046' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5079' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5111' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5047' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5080' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5112' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5048' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5081' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5113' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5049' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5082' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5114' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5050' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5083' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5115' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5051' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5084' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5116' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5052' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5085' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$not$<techmap.v>:258$2808_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5117' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$ternary$<techmap.v>:258$2809_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5053' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$and$<techmap.v>:260$2810_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5120' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5121' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5122' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5123' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5124' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5125' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5126' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5127' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5128' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5129' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5130' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5131' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5132' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5133' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5134' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5135' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5136' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5137' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5138' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5139' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5140' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5141' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5142' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5143' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5144' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5145' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5146' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5147' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5148' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5149' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:262$2811_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5694' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [1] = $techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5152' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [2] = $techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2980_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5678' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5736' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5153' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5641' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2985_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5626' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3028_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5611' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5695' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5710' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5154' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5679' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5737' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5155' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5642' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5671' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3085_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5612' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5696' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5729' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5156' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5680' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5738' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5157' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5643' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2991_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5656' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3033_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5634' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3052_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5627' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5613' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5697' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5711' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5718' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5158' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5681' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3115_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5739' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5159' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5644' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5672' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3088_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5614' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5698' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5730' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5160' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5682' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5740' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5161' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5645' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$2997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5657' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3036_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5668' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3076_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5628' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5615' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5699' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5712' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5726' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5162' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5683' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5741' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5163' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5646' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5673' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3091_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5616' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5700' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5731' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5164' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5684' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5742' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5165' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5647' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5658' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3039_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5663' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3057_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5638' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3064_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5635' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5629' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5617' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5701' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5713' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5719' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5722' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5166' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5685' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5743' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5167' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5648' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5674' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3094_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5618' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5702' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5732' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5168' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5686' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5744' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5169' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5649' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3009_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5659' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3042_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5669' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3079_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5630' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5619' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5703' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5714' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5727' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5170' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5687' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5745' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5171' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5650' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3012_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5675' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3097_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5620' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5704' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5733' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5172' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5688' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5746' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5173' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5651' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5660' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3045_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5664' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3060_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5667' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3073_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5636' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5631' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5621' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5705' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5715' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5720' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5725' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5174' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5689' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3139_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5747' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5175' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5652' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5676' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3100_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5622' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5706' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5734' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5176' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5690' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5748' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5177' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5653' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3021_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5661' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3048_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5670' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3082_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5632' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5623' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5707' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5716' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5728' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5178' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5691' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5749' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5179' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5654' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5677' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3103_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5624' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5708' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5735' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5180' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5692' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:229$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5750' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5181' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5655' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3027_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5662' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3051_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5665' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3063_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5666' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:222$3069_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5640' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5639' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5637' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5633' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5625' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5709' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5717' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5721' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5723' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5724' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$157.$auto$alumacc.cc:484:replace_alu$2647 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5182' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$157.$auto$alumacc.cc:470:replace_alu$2645.$xor$<techmap.v>:263$2812_Y [32] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5753' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5751 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5755' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5751 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5767' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5764 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5780' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5777 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5781' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5777 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5794' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5790 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5809' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5807 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5810' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5807 [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6359' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6391' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6358' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6390' (101) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6326' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6422' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6932' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:212$2978_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7016' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5832' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5829' (01?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$procmux$1372_Y = $logic_and$fifo.v:365$199_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5831' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6360' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6392' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6327' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5833' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6037' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6069' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6101' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6036' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6068' (100) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6004' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6648' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:212$2978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6732' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5838' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6132' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [0] = $techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5837' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6038' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6070' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6102' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6005' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6733' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [1] = $techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2980_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5839' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6617' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6585' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6521' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6616' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6584' (100) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6552' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7074' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:212$2978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7158' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [0] = \rd_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5850' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6487' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [0] = $techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5849' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6618' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6586' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6522' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [2] = \rd_ptr [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6553' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7159' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [1] = $techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2980_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5851' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6619' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6587' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6523' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [3] = \rd_ptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6554' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7201' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [2] = $techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3106_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5852' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6295' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6263' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6199' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6294' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6262' (100) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6230' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6790' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:212$2978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6874' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [0] = \wr_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5870' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6165' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [0] = $techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5869' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6296' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6264' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6200' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [2] = \wr_ptr [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6231' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6875' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [1] = $techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2980_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5871' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6297' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6265' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6201' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [3] = \wr_ptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6232' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6917' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [2] = $techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3106_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5872' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5885' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5886' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5887' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5888' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5900' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5901' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5902' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5890' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5891' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5892' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5896' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5928' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5929' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5930' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5903' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5904' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5905' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5932' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5933' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5934' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5935' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5936' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5937' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5941' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5942' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6006' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6039' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6071' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6007' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6040' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6072' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6008' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6041' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6073' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6009' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6042' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6074' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6010' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6043' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6075' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6011' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6044' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6076' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6012' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6045' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6077' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6013' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6046' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6078' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6014' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6047' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6079' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6015' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6048' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6080' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6016' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6049' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6081' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6017' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6050' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6082' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6018' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6051' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6083' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6019' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6052' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6084' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6020' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6053' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6085' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6021' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6054' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6086' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6022' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6055' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6087' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6023' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6056' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6088' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6024' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6057' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6089' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6025' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6058' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6090' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6026' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6059' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6091' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6027' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6060' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6092' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6028' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6061' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6093' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6029' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6062' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6094' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6030' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6063' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6095' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6031' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6064' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6096' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6032' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6065' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6097' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6033' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6066' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6098' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6034' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6067' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$not$<techmap.v>:258$2803_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6099' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$ternary$<techmap.v>:258$2804_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6035' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$and$<techmap.v>:260$2805_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6103' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6104' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6105' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6106' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6107' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6108' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6109' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6110' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6111' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6112' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6113' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6114' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6115' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6116' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6117' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6118' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6119' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6120' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6121' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6122' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6123' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6124' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6125' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6126' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6127' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6128' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6129' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6130' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6131' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6775' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [2] = $techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3106_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6135' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [3] = $techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3106_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6680' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2985_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6665' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3028_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6650' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6734' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6749' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6136' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6718' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6776' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6137' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6681' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6710' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3085_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6651' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6735' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6768' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6138' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6719' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6777' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6139' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6682' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2991_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6695' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3033_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6673' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3052_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6666' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6652' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6736' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6750' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6757' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6140' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6720' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3115_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6778' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6141' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6683' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6711' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3088_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6653' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6737' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6769' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6142' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6721' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6779' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6143' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6684' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$2997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6696' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3036_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6707' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3076_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6667' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6654' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6738' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6751' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6765' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6144' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6722' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6780' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6145' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6685' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6712' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3091_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6655' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6739' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6770' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6146' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6723' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6781' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6147' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6686' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6697' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3039_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6702' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3057_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6677' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3064_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6674' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6668' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6656' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6740' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6752' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6758' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6761' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6148' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6724' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6782' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6149' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6687' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6713' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3094_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6657' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6741' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6771' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6150' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6725' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6783' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6151' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6688' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3009_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6698' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3042_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6708' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3079_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6669' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6658' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6742' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6753' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6766' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6152' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6726' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6784' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6153' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6689' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3012_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6714' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3097_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6659' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6743' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6772' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6154' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6727' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6785' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6155' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6690' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6699' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3045_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6703' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3060_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6706' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3073_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6675' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6670' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6660' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6744' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6754' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6759' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6764' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6156' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6728' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3139_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6786' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6157' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6691' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6715' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3100_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6661' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6745' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6773' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6158' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6729' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6787' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6159' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6692' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3021_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6700' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3048_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6709' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3082_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6671' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6662' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6746' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6755' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6767' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6160' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6730' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6788' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6161' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6693' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6716' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3103_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6663' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6747' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6774' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6162' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6731' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:229$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6789' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6163' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6694' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3027_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6701' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3051_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6704' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3063_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6705' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:222$3069_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6679' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6678' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6676' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6672' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6664' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6748' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6756' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6760' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6762' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6763' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$187.$auto$alumacc.cc:484:replace_alu$2644 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6164' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:263$2807_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6298' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6266' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6202' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6233' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6792' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6876' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6891' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [3] = $techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3028_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6169' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [4] = $techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3028_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6299' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6267' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6203' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6234' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6860' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6918' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6170' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6300' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6268' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6204' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6823' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6852' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3085_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6235' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6793' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6877' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6910' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6171' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6301' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6269' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6205' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6236' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6861' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6919' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6172' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6302' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6270' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6206' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6824' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2991_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6837' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3033_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6815' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3052_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6808' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6237' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6794' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6878' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6892' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6899' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6173' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6303' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6271' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6207' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6238' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6862' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3115_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6920' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6174' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6304' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6272' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6208' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6825' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6853' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3088_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6239' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6795' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6879' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6911' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6175' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6305' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6273' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6209' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6240' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6863' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6921' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6176' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6306' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6274' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6210' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6826' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6838' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3036_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6849' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3076_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6809' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6241' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6796' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6880' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6893' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6907' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6177' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6307' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6275' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6211' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6242' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6864' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6922' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6178' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6308' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6276' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6212' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6827' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6854' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3091_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6243' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6797' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6881' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6912' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6179' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6309' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6277' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6213' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6244' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6865' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6923' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6180' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6310' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6278' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6214' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6828' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6839' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3039_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6844' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3057_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6819' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3064_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6816' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6810' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6245' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6798' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6882' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6894' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6900' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6903' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6181' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6311' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6279' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6215' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6246' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6866' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6924' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6182' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6312' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6280' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6216' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6829' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6855' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3094_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6247' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6799' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6883' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6913' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6183' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6313' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6281' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6217' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6248' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6867' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6925' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6184' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6314' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6282' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6218' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6830' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3009_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6840' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3042_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6850' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3079_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6811' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6249' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6800' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6884' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6895' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6908' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6185' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6315' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6283' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6219' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6250' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6868' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6926' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6186' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6316' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6284' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6220' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6831' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3012_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6856' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3097_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6251' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6801' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6885' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6914' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6187' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6317' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6285' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6221' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6252' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6869' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6927' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6188' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6318' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6286' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6222' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6832' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6841' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3045_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6845' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3060_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6848' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3073_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6817' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6812' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6253' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6802' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6886' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6896' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6901' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6906' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6189' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6319' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6287' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6223' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6254' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6870' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3139_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6928' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6190' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6320' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6288' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6224' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6833' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6857' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3100_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6255' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6803' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6887' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6915' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6191' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6321' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6289' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6225' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6256' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6871' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6929' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6192' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6322' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6290' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6226' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6834' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3021_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6842' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3048_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6851' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3082_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6813' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6257' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6804' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6888' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6897' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6909' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6193' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6323' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6291' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6227' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6258' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6872' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6930' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6194' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6324' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6292' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6228' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6835' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6858' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3103_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6259' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6805' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6889' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6916' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6195' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6325' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6293' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6229' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6260' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6873' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6931' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6196' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6836' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3027_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6843' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3051_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6846' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3063_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6847' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3069_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6821' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6820' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6818' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6814' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6261' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6806' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6890' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6898' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6902' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6904' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6905' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$188.$auto$alumacc.cc:484:replace_alu$5806 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6197' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$188.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6328' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [2] = \num_mem [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6361' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6393' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6329' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6362' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6394' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6330' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6363' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6395' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6331' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6364' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6396' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6332' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6365' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6397' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6333' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6366' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6398' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6334' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6367' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6399' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6335' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6368' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6400' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6336' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6369' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6401' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6337' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6370' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6402' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6338' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6371' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6403' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6339' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6372' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6404' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6340' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6373' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6405' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6341' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6374' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6406' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [16] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6342' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6375' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6407' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6343' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6376' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6408' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [18] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6344' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6377' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6409' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6345' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6378' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6410' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [20] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6346' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6379' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6411' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6347' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6380' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6412' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [22] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6348' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6381' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6413' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6349' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6382' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6414' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [24] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6350' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6383' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6415' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6351' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6384' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6416' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [26] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6352' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6385' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6417' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6353' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6386' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6418' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [28] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6354' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6387' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6419' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6355' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6388' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6420' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [30] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6356' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6389' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$not$<techmap.v>:258$2803_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6421' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$ternary$<techmap.v>:258$2804_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6357' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$and$<techmap.v>:260$2805_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6425' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6426' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6427' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6428' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6429' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6430' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6431' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6432' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6433' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6434' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6435' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6436' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6437' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6438' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6439' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6440' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6441' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6442' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6443' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6444' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6445' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6446' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6447' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6448' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6449' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6450' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6451' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6452' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6453' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6964' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2985_Y = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6934' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2983_Y = \num_mem [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7018' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2984_Y = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7002' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3109_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7060' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [4] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6965' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2988_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6994' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3085_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6935' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7019' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7052' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [5] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7003' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3112_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7061' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [6] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6966' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2991_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6979' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3033_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6957' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3052_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6950' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6936' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7020' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7034' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7041' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [7] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7004' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3115_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7062' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [8] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6967' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2994_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6995' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3088_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6937' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7021' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7053' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [9] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7005' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3118_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7063' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [10] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6968' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$2997_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6980' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3036_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6991' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3076_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6951' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6938' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7022' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7035' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7049' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [11] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7006' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3121_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7064' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [12] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6969' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3000_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6996' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3091_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6939' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7023' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7054' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [13] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7007' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3124_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7065' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [14] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6970' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3003_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6981' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3039_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6986' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3057_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6961' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3064_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6958' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6952' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6940' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7024' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7036' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7042' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7045' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [15] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7008' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3127_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7066' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [16] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6971' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3006_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6997' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3094_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6941' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7025' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7055' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [17] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7009' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3130_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7067' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [18] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6972' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3009_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6982' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3042_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6992' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3079_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6953' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6942' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7026' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7037' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7050' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [19] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7010' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3133_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7068' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [20] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6973' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3012_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6998' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3097_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6943' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7027' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7056' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [21] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7011' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3136_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7069' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [22] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6974' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3015_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6983' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3045_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6987' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3060_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6990' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3073_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6959' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6954' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6944' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7028' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7038' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7043' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7048' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [23] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7012' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3139_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7070' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [24] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6975' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3018_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6999' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3100_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6945' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7029' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7057' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [25] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7013' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3142_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7071' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [26] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6976' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3021_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6984' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3048_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6993' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3082_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6955' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6946' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7030' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7039' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7051' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [27] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7014' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3145_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7072' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [28] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6977' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3024_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7000' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3103_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6947' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7031' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7058' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [29] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7015' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3148_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7073' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [30] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6978' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3027_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6985' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3051_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6988' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3063_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6989' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:222$3069_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6963' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3070_Y = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6962' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6960' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6956' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6948' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7032' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7040' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7044' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7046' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7047' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [31] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6486' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [32] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6620' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6588' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6524' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6555' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7076' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7160' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7175' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [3] = $techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3028_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6491' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [4] = $techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3028_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6621' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6589' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6525' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6556' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7144' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7202' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6492' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6622' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6590' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6526' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7107' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7136' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3085_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6557' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7077' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7161' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7194' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6493' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6623' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6591' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6527' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6558' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7145' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7203' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6494' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6624' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6592' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6528' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7108' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2991_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7121' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3033_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7099' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3052_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7092' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3031_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6559' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7078' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7162' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7176' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3032_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7183' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6495' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6625' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6593' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6529' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6560' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7146' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3115_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7204' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6496' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6626' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6594' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6530' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7109' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7137' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3088_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6561' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7079' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7163' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2993_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7195' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6497' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6627' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6595' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6531' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6562' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7147' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7205' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6498' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6628' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6596' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6532' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7110' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$2997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7122' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3036_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7133' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3076_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7093' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3034_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6563' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7080' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7164' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2996_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7177' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3035_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7191' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6499' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6629' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6597' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6533' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6564' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7148' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7206' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6500' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6630' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6598' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6534' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7111' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7138' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3091_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6565' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7081' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7165' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$2999_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7196' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6501' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6631' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6599' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6535' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6566' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7149' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7207' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6502' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6632' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6600' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6536' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7112' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7123' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3039_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7128' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3057_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7103' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3064_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7100' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3055_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7094' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3037_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6567' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7082' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7166' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3002_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7178' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3038_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7184' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3056_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7187' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6503' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6633' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6601' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6537' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6568' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7150' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7208' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6504' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6634' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6602' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6538' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7113' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7139' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3094_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6569' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7083' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7167' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3005_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7197' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6505' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6635' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6603' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6539' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6570' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7151' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7209' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6506' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6636' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6604' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6540' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7114' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3009_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7124' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3042_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7134' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3079_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7095' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3040_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6571' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7084' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7168' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3008_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7179' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3041_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7192' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6507' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6637' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6605' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6541' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6572' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7152' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7210' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6508' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6638' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6606' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6542' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7115' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3012_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7140' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3097_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6573' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7085' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7169' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3011_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7198' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6509' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6639' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6607' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6543' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6574' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7153' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7211' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6510' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6640' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6608' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6544' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7116' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7125' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3045_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7129' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3060_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7132' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3073_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7101' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3058_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7096' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3043_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6575' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7086' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7170' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7180' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3044_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7185' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3059_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7190' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6511' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6641' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6609' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6545' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6576' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7154' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3139_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7212' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6512' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6642' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6610' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6546' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7117' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7141' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3100_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6577' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7087' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7171' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3017_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7199' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6513' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6643' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6611' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6547' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6578' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7155' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7213' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6514' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6644' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6612' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6548' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7118' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3021_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7126' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3048_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7135' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3082_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7097' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3046_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6579' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7088' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7172' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3020_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7181' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3047_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7193' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6515' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6645' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6613' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6549' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6580' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7156' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7214' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6516' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6646' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6614' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6550' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7119' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7142' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3103_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6581' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7089' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7173' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3023_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7200' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6517' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6647' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$not$<techmap.v>:258$5999_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6615' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$ternary$<techmap.v>:258$6000_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6551' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:262$6002_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6582' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7157' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:229$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7215' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6518' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7120' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3027_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7127' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3051_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7130' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3063_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7131' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:222$3069_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7105' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7104' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3067_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7102' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3061_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7098' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3049_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6583' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$and$<techmap.v>:260$6001_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7090' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$and$<techmap.v>:221$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7174' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3026_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7182' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3050_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7186' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3062_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7188' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.lcu.$or$<techmap.v>:221$3068_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7189' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$191.$auto$alumacc.cc:484:replace_alu$5806 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6519' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$191.$auto$alumacc.cc:470:replace_alu$5804.$xor$<techmap.v>:263$6003_Y [32] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2308' (01?) in module `\Demux_D0_D1' with constant driver `$procmux$930_Y = \selectorL1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2424' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2425' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2426' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2427' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2428' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2429' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2430' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2431' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2432' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2433' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2434' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2435' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2436' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2437' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2438' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2439' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2440' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2441' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2442' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2443' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2444' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2445' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2446' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2447' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2448' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2449' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2450' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2451' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2452' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2453' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2454' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$72_Y [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2458' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2457' (01?) in module `\PCIE_trans' with constant driver `\pop_MF = $and$PCIE_trans.v:216$74_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2459' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2460' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2461' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2462' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2463' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2464' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2465' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2466' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2467' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2468' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2469' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2470' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2471' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2472' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2473' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2474' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2475' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2476' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2477' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2478' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2479' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2480' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2481' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2482' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2483' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2484' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2485' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2486' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2487' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2488' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$75_Y [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2365' (01?) in module `\demux' with constant driver `$procmux$891_Y = \selectorL1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2001' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1996 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1999' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1996 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1998' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1996 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2002' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1996 [4] = \state [4]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1955' in module `fsmControl'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1982' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1978 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1981' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1978 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1980' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1978 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1984' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1978 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1963' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1958 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1962' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1958 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1961' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1958 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1960' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1958 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2069' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2064 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2068' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2064 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2067' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2064 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2070' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2064 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2033' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2028 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2032' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2028 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2030' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2028 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2034' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2028 [4] = \state [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2170' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1046.$and$<techmap.v>:434$1951_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2110' (0?) in module `\fsmControl' with constant driver `$techmap$procmux$1046.$reduce_or$<techmap.v>:441$1953_Y = $techmap$procmux$1046.$and$<techmap.v>:434$1952_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1933' (00?) in module `\fsmControl' with constant driver `$procmux$1021_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2113' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$and$<techmap.v>:434$1900_Y [1] = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1922' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1925' in module `fsmControl'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2168' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1038.$and$<techmap.v>:434$1952_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2204' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2224' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2053_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1909' in module `fsmControl'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2203' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2205' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2206' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2207' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [6] = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1908' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1910' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1911' in module `fsmControl'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1886' (00?) in module `\fsmControl' with constant driver `$procmux$996_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1891' (00?) in module `\fsmControl' with constant driver `$procmux$999_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2270' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$and$<techmap.v>:434$1897_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1887' (00?) in module `\fsmControl' with constant driver `$procmux$996_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1892' (00?) in module `\fsmControl' with constant driver `$procmux$999_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2271' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$and$<techmap.v>:434$1897_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1888' (00?) in module `\fsmControl' with constant driver `$procmux$996_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1893' (00?) in module `\fsmControl' with constant driver `$procmux$999_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2272' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$and$<techmap.v>:434$1897_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1889' (01?) in module `\fsmControl' with constant driver `$procmux$996_Y [4] = \reset_L'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2226' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2055_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2228' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2056_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2208' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2230' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2057_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2210' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2232' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2059_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2209' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2234' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2058_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2211' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2236' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2060_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2212' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2238' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2061_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2214' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2240' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2063_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2130' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2129 [0] = $techmap$procmux$1001.$and$<techmap.v>:434$1898_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1932' (00?) in module `\fsmControl' with constant driver `$procmux$1021_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2112' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$and$<techmap.v>:434$1900_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2124' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2122 [1] = $techmap$procmux$1001.$and$<techmap.v>:434$1899_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1907' in module `fsmControl'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2117' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$and$<techmap.v>:434$1901_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2128' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$reduce_or$<techmap.v>:441$1902_Y = $auto$simplemap.cc:127:simplemap_reduce$2125'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2213' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2242' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2062_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2245' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1062.$and$<techmap.v>:434$1951_Y = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1976' in module `fsmControl'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2248' (0?) in module `\fsmControl' with constant driver `$techmap$procmux$1062.$reduce_or$<techmap.v>:441$1953_Y = $techmap$procmux$1062.$and$<techmap.v>:434$1952_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2121' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$and$<techmap.v>:434$1901_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2120' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$and$<techmap.v>:434$1901_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2119' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$and$<techmap.v>:434$1901_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2118' (1?) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$and$<techmap.v>:434$1901_Y [1] = $procmux$1024_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1936' (01?) in module `\fsmControl' with constant driver `$procmux$1021_Y [4] = $ne$fsm_Control.v:111$51_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1935' (00?) in module `\fsmControl' with constant driver `$procmux$1021_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2115' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$and$<techmap.v>:434$1900_Y [3] = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1923' in module `fsmControl'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2131' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2129 [1] = $techmap$procmux$1001.$and$<techmap.v>:434$1899_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2137' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2136 [0] = $techmap$procmux$1001.$and$<techmap.v>:434$1898_Y [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1924' in module `fsmControl'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2142' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$reduce_or$<techmap.v>:441$1904_Y = $auto$simplemap.cc:127:simplemap_reduce$2139'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2152' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2150 [1] = $techmap$procmux$1001.$and$<techmap.v>:434$1899_Y [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2151' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2150 [0] = $techmap$procmux$1001.$and$<techmap.v>:434$1898_Y [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2156' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$reduce_or$<techmap.v>:441$1905_Y = $auto$simplemap.cc:127:simplemap_reduce$2153'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1926' in module `fsmControl'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2149' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1001.$reduce_or$<techmap.v>:441$1906_Y = $auto$simplemap.cc:127:simplemap_reduce$2146'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2202' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2201' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$and$<techmap.v>:434$2049_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2222' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2054_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2218' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2051_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2167' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1038.$reduce_or$<techmap.v>:441$1953_Y = $techmap$procmux$1038.$and$<techmap.v>:434$1951_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2216' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2050_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2220' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1081.$reduce_or$<techmap.v>:441$2052_Y = $techmap$procmux$1081.$and$<techmap.v>:434$2048_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1976' (01?) in module `\fsmControl' with constant driver `$procmux$1065_Y = $auto$simplemap.cc:168:logic_reduce$1853'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2300' (01?) in module `\mux' with constant driver `\selectorL1 = $logic_and$mux.v:27$55_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2279' (01?) in module `\mux' with constant driver `$procmux$968_Y = $logic_and$mux.v:47$60_Y'.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7900' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [29] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7900' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7885' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [14] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7885' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7888' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7888' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7882' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [11] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7882' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7899' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [28] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7899' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7890' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [19] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7890' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7875' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [4] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7875' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7887' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [16] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7887' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7883' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [12] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7883' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7901' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [30] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7901' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7902' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [31] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7902' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7876' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [5] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7876' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7871' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7517'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [0] = $techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7871' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7877' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7877' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7897' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [26] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7897' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7880' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [9] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7880' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7891' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [20] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7891' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7889' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [18] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7889' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7881' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [10] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7881' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7895' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [24] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7895' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8418' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8366'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3106_Y = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3028_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8418' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7893' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [22] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7893' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7879' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [8] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7879' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7277' is identical to cell `$auto$simplemap.cc:177:logic_reduce$7284'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7276 = $auto$simplemap.cc:168:logic_reduce$7283
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7277' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7884' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [13] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7884' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7273' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7841'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7269 [2] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7273' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7258' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7840'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7255 [1] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7258' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7257' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7517'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7255 [0] = $techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7257' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7898' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [27] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7898' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7244' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7517'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7242 [0] = $techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7244' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7231' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7517'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7229 [0] = $techmap$techmap$add$fifo.v:339$221.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7231' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7233' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7841'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7229 [2] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7233' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7219' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7840'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7216 [1] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7219' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8476' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8450'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [2] = $techmap$sub$fifo.v:348$224.$auto$alumacc.cc:484:replace_alu$2650 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8476' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7878' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [7] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7878' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7894' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [23] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7894' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7886' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [15] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7886' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7329' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7281'.
    Redirecting output \Y: $procmux$1147_Y = $eq$fifo.v:109$208_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7329' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7340' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7287'.
    Redirecting output \Y: $procmux$1192_Y = $eq$fifo.v:203$210_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7340' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7344' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7241'.
    Redirecting output \Y: $procmux$1162_Y = $eq$fifo.v:118$209_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7344' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7364' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7267'.
    Redirecting output \Y: $procmux$1219_Y = $eq$fifo.v:101$207_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7364' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7377' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7254'.
    Redirecting output \Y: $procmux$1329_Y = $eq$fifo.v:212$211_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7377' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7896' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [25] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7896' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7874' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [3] = $techmap$techmap$sub$fifo.v:348$224.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7874' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7237' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7250'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7236 = $auto$simplemap.cc:127:simplemap_reduce$7249
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7237' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3419' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [11] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3419' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3425' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3425' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3439' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [31] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3439' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3417' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [9] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3417' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3418' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [10] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3418' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3437' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [29] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3437' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3431' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [23] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3431' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3433' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [25] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3433' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3415' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [7] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3415' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3429' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3429' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3421' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [13] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3421' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3422' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [14] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3422' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3436' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [28] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3436' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3427' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [19] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3427' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3428' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [20] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3428' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3430' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [22] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3430' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3432' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [24] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3432' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3408' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2813'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [0] = $techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3408' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3416' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [8] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3416' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3424' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [16] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3424' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3413' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [5] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3413' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3438' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [30] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3438' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2659' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2666'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2658 = $auto$simplemap.cc:168:logic_reduce$2665
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2659' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2655' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3378'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2651 [2] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2655' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2631' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3377'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2628 [1] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2631' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2630' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2813'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2628 [0] = $techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2630' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4051' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3999'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3106_Y = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3028_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4051' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2617' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2813'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2615 [0] = $techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2617' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3426' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [18] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3426' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2604' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2813'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2602 [0] = $techmap$techmap$add$fifo.v:339$115.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2604' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2606' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3378'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2602 [2] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2606' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2592' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3377'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2589 [1] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2592' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3423' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [15] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3423' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3435' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [27] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3435' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3412' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [4] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3412' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3420' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [12] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3420' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2711' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2663'.
    Redirecting output \Y: $procmux$644_Y = $eq$fifo.v:109$102_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2711' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2722' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2669'.
    Redirecting output \Y: $procmux$689_Y = $eq$fifo.v:203$104_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2722' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2726' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2614'.
    Redirecting output \Y: $procmux$659_Y = $eq$fifo.v:118$103_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2726' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2746' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2640'.
    Redirecting output \Y: $procmux$716_Y = $eq$fifo.v:101$101_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2746' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2759' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2627'.
    Redirecting output \Y: $procmux$826_Y = $eq$fifo.v:212$105_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2759' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3434' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [26] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3434' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2610' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2623'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2609 = $auto$simplemap.cc:127:simplemap_reduce$2622
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2610' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4109' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4083'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [2] = $techmap$sub$fifo.v:348$118.$auto$alumacc.cc:484:replace_alu$2650 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4109' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3411' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [3] = $techmap$techmap$sub$fifo.v:348$118.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3411' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4877' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [16] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4877' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4884' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [23] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4884' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4892' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [31] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4892' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4876' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [15] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4876' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4870' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [9] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4870' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4872' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [11] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4872' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4869' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [8] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4869' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4881' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [20] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4881' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4880' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [19] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4880' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4885' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [24] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4885' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4868' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4867'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [7] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4868' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4875' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [14] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4875' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4891' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [30] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4891' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4874' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [13] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4874' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4425' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4435'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4423 [1] = $auto$simplemap.cc:168:logic_reduce$4433 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4425' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4424' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4434'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4423 [0] = $auto$simplemap.cc:168:logic_reduce$4433 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4424' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4882' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [21] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4882' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4879' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [18] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4879' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4420' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4898'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4414 [4] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4420' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4400' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4434'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4399 [0] = $auto$simplemap.cc:168:logic_reduce$4433 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4400' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4886' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [25] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4886' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4394' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4896'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4390 [2] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4394' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5492' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5529'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:221$3052_Y = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3085_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5492' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4873' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [12] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4873' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4889' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [28] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4889' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4376' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4897'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4371 [3] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4376' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4375' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4896'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4371 [2] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4375' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4374' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4895'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4371 [1] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4374' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4373' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4861'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4371 [0] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4373' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4358' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4897'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4353 [3] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4358' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4357' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4896'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4353 [2] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4357' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4356' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4895'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4353 [1] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4356' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4883' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [22] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4883' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4572' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4861'.
    Redirecting output \Y: $techmap$techmap$add$fifo.v:339$153.$auto$alumacc.cc:470:replace_alu$4408.$xor$<techmap.v>:262$4537_Y [0] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4572' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4340' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4897'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4335 [3] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4340' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4339' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4896'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4335 [2] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4339' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4337' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4861'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4335 [0] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4337' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4327' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4434'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4326 [0] = $auto$simplemap.cc:168:logic_reduce$4433 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4327' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4322' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4897'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4317 [3] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4322' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4321' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4896'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4317 [2] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:262$4537_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4321' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4871' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [10] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4871' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4887' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [26] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4887' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4878' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [17] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4878' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5537' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5529'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3109_Y = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.lcu.$and$<techmap.v>:229$3085_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5537' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4453' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$4440'.
    Redirecting output \Y: $procmux$360_Y = $eq$fifo.v:135$132_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$4453' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4457' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$4431'.
    Redirecting output \Y: $procmux$297_Y = $eq$fifo.v:183$138_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$4457' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4481' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$4388'.
    Redirecting output \Y: $procmux$480_Y = $eq$fifo.v:175$137_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$4481' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4488' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$4407'.
    Redirecting output \Y: $procmux$537_Y = $eq$fifo.v:143$133_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$4488' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4890' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4888'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [29] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4890' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4427' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4437'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4426 = $auto$simplemap.cc:168:logic_reduce$4436
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4427' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4364' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4382'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4362 [1] = $auto$simplemap.cc:127:simplemap_reduce$4380 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4364' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4346' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4382'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4344 [1] = $auto$simplemap.cc:127:simplemap_reduce$4380 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4346' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5576' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5587'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [7] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5576' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5595' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5587'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [4] = $techmap$sub$fifo.v:348$156.$auto$alumacc.cc:484:replace_alu$4413 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5595' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4328' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4382'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4326 [1] = $auto$simplemap.cc:127:simplemap_reduce$4380 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4328' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4866' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4867'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [5] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4866' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4888' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4867'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [27] = $techmap$techmap$sub$fifo.v:348$156.$auto$alumacc.cc:470:replace_alu$4411.$xor$<techmap.v>:263$4538_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4888' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6458' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [4] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6458' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6465' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [11] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6465' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6459' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [5] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6459' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6461' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [7] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6461' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6474' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [20] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6474' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6470' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [16] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6470' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6468' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [14] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6468' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6478' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [24] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6478' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6477' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [23] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6477' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6460' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [6] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6460' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6467' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [13] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6467' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6484' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [30] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6484' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6485' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [31] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6485' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6100' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6454'.
    Redirecting output \Y: $techmap$techmap$add$fifo.v:339$187.$auto$alumacc.cc:470:replace_alu$2642.$xor$<techmap.v>:262$2806_Y [0] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6100' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7001' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6949'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:229$3106_Y = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.lcu.$and$<techmap.v>:221$3028_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7001' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6464' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [10] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6464' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6463' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [9] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6463' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6473' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [19] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6473' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6472' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [18] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6472' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6462' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [8] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6462' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6483' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [29] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6483' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6475' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [21] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6475' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6480' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [26] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6480' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5815' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5822'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5814 = $auto$simplemap.cc:168:logic_reduce$5821
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5815' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6469' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [15] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6469' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5811' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6424'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5807 [2] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5811' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5793' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6423'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5790 [1] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5793' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5792' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6454'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5790 [0] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5792' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5779' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6454'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5777 [0] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5779' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6481' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [27] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6481' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6476' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [22] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6476' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5766' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6454'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5764 [0] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5766' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5768' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6424'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5764 [2] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5768' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5754' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6423'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5751 [1] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:262$2806_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5754' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6466' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [12] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6466' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6479' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [25] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6479' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6482' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [28] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6482' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$5885' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5819'.
    Redirecting output \Y: $procmux$1434_Y = $eq$fifo.v:109$174_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$5885' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$5896' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5825'.
    Redirecting output \Y: $procmux$1479_Y = $eq$fifo.v:203$176_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$5896' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$5900' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5776'.
    Redirecting output \Y: $procmux$1449_Y = $eq$fifo.v:118$175_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$5900' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$5928' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5802'.
    Redirecting output \Y: $procmux$1506_Y = $eq$fifo.v:101$173_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$5928' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$5941' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5789'.
    Redirecting output \Y: $procmux$1616_Y = $eq$fifo.v:212$177_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$5941' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5772' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5785'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5771 = $auto$simplemap.cc:127:simplemap_reduce$5784
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5772' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7033' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7059'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [3] = $techmap$sub$fifo.v:348$190.$auto$alumacc.cc:484:replace_alu$2650 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7033' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6457' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [3] = $techmap$techmap$sub$fifo.v:348$190.$auto$alumacc.cc:470:replace_alu$2648.$xor$<techmap.v>:263$2807_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6457' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2039' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2075'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2037 [1] = $auto$simplemap.cc:127:simplemap_reduce$2073 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2039' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1988' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2006'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1987 [0] = $auto$simplemap.cc:127:simplemap_reduce$2005 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1988' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1969' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2075'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1967 [1] = $auto$simplemap.cc:127:simplemap_reduce$2073 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1969' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1968' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2006'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1967 [0] = $auto$simplemap.cc:127:simplemap_reduce$2005 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1968' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1878' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1940'.
    Redirecting output \Y: $procmux$989_Y [3] = $procmux$1026_Y [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1878' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1875' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1937'.
    Redirecting output \Y: $procmux$989_Y [0] = $procmux$1026_Y [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1875' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1872' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2253'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1870 [1] = $auto$simplemap.cc:127:simplemap_reduce$2252 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1872' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1866' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1871'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1865 [0] = $auto$simplemap.cc:127:simplemap_reduce$1870 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1866' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1843' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1841 [1] = $auto$simplemap.cc:168:logic_reduce$1848 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1843' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1842' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1849'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1841 [0] = $auto$simplemap.cc:168:logic_reduce$1848 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1842' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1864' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1871'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$1744 = $auto$simplemap.cc:127:simplemap_reduce$1870 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1864' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2172' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1871'.
    Redirecting output \Y: $techmap$procmux$1081.$reduce_or$<techmap.v>:445$2046_Y = $auto$simplemap.cc:127:simplemap_reduce$1870 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2172' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1879' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1941'.
    Redirecting output \Y: $procmux$989_Y [4] = $procmux$1026_Y [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1879' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1845' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1852'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1844 = $auto$simplemap.cc:168:logic_reduce$1851
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1845' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1847' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1854'.
    Redirecting output \Y: $ne$fsm_Control.v:90$48_Y = $auto$simplemap.cc:168:logic_reduce$1853
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1847' from module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 207 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$7228'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7892'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8134'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8208'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8366'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8450'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8492'.
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2601'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3414'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3720'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3841'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3999'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4083'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4125'.
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4334'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4352'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4370'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4867'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5253'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5326'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5529'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5587'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5610'.
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$5763'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6471'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6717'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6807'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6822'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6949'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7059'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7091'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7106'.
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1855'.
Finding unused cells or wires in module \mux..

10.8. Executing OPT_EXPR pass (perform const folding).

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

10.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

10.15. Executing OPT_EXPR pass (perform const folding).

10.16. Finished OPT passes. (There is nothing left to do.)

11. Executing FLATTEN pass (flatten design).
Mapping PCIE_trans.MainFifo using $paramod\fifo\N=2\ADDR_WIDTH=4.
Mapping PCIE_trans.demux1 using demux.
Mapping PCIE_trans.VC0Fifo using $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
Mapping PCIE_trans.VC1Fifo using $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
Mapping PCIE_trans.mux1 using mux.
Mapping PCIE_trans.Demux_D0_D1 using Demux_D0_D1.
Mapping PCIE_trans.D0Fifo using $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
Mapping PCIE_trans.D1Fifo using $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
Mapping PCIE_trans.fsm_Control1 using fsmControl.
Mapping PCIE_trans.D1Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.D0Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.VC1Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.VC0Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.MainFifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
No more expansions possible.
Deleting now unused module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Deleting now unused module $paramod\fifo\N=2\ADDR_WIDTH=4.
Deleting now unused module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
Deleting now unused module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
Deleting now unused module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
Deleting now unused module Demux_D0_D1.
Deleting now unused module demux.
Deleting now unused module fsmControl.
Deleting now unused module mux.

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PCIE_trans.
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.6. Executing OPT_RMDFF pass (remove dff with constant values).

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..
  removing unused `$_NOT_' cell `$techmap\D0Fifo.$auto$simplemap.cc:206:simplemap_lognot$4407'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2739'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2740'.
  removing unused `$_NOT_' cell `$techmap\MainFifo.$auto$simplemap.cc:206:simplemap_lognot$7254'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2741'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2742'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2743'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2744'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2745'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2749'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2750'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2751'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2752'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2753'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2754'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2755'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2756'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2757'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2758'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2760'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2761'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2762'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2783'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2784'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2785'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2786'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2787'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2790'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2737'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2738'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2736'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2735'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2734'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2720'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2719'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2718'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2717'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2716'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2715'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2714'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2713'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2712'.
  removing unused `$_NOT_' cell `$techmap\D1Fifo.$auto$simplemap.cc:206:simplemap_lognot$2627'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$4521'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$4518'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$4517'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$4516'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$4515'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$4514'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4491'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4490'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4489'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4487'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4486'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4485'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4484'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4483'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4482'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4480'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4479'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4478'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4477'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4476'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4475'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4474'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4473'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4472'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4471'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4470'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4469'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4468'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4467'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4466'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4451'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4450'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4449'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4448'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4447'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4446'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4445'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4444'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4288'.
  removing unused `$_NOT_' cell `$techmap\D0Fifo.$auto$simplemap.cc:206:simplemap_lognot$4388'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$7143'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$7075'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$6859'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$6791'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$6490'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$6489'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$6168'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$6167'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5990'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5989'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5986'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5985'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5982'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5979'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5978'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5977'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5976'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5975'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5974'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5973'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5969'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5968'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5965'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$5964'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5960'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5959'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5956'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5955'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5944'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5943'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5942'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5940'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5939'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5938'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5937'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5936'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5935'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5934'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5933'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5932'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5931'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5927'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5926'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5925'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5924'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5923'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5922'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5921'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5920'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5919'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5918'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5917'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5916'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5915'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5914'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5913'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5912'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5911'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5910'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5909'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5908'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5894'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5893'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5892'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5891'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5890'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5889'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5888'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5887'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5886'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5884'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5883'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5880'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5879'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5876'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5875'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5872'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5871'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5868'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5867'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5864'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5863'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5860'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5859'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5856'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5855'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5852'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5851'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:206:simplemap_lognot$5789'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$7143'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$7075'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$6859'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$6791'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$6490'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$6489'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$6168'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$6167'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5990'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5989'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5986'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5977'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5985'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5978'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5976'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5975'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5982'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5974'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5973'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5979'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5969'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5968'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5960'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5959'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5965'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$5964'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5956'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5955'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5944'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5943'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5942'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5940'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5939'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5938'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5937'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5936'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5935'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5934'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5933'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5932'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5931'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5927'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5926'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5925'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5924'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5923'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5922'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5921'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5920'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5919'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5918'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5917'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5916'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5915'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5914'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5913'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5912'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5911'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5910'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5909'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5908'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5894'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5893'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5892'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5891'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5890'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5889'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5888'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5887'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5886'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5884'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5883'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5880'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5879'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5876'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5875'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5872'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5871'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5868'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5867'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5864'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5863'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5860'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5859'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5856'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5855'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5852'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5851'.
  removing unused `$_NOT_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:206:simplemap_lognot$5789'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$7408'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$7405'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$7404'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$7403'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$7402'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$7401'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7380'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7379'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7378'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7376'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7375'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7374'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7373'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7372'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7371'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7370'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7369'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7368'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7367'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7363'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7362'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7361'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7360'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7359'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7358'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7357'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7356'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7355'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7354'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7353'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7352'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7338'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7337'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7336'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7335'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7334'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7333'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7332'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7331'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7330'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2200'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2199'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2198'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2197'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2196'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2195'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2194'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2193'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2192'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2191'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2190'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2189'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2188'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2187'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2095'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2094'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2093'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2092'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2091'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2090'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2089'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2088'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2087'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2086'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2085'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2084'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2083'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2082'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2186'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2185'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2184'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2183'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2182'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2181'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2180'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2179'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2178'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2177'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2176'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2175'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2174'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2173'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2027'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2026'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2025'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2024'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2023'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2022'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2021'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2020'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2019'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2018'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2017'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2016'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2015'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2014'.
  removing unused non-port wire \fsm_Control1.Umbrales_I.
  removing unused non-port wire \fsm_Control1.Umbral_VC1.
  removing unused non-port wire \fsm_Control1.Umbral_VC0.
  removing unused non-port wire \fsm_Control1.Umbral_MF.
  removing unused non-port wire \fsm_Control1.Umbral_D1.
  removing unused non-port wire \fsm_Control1.Umbral_D0.
  removing unused non-port wire \D1Fifo.Umbral.
  removing unused non-port wire \D1Fifo.Fifo_Full.
  removing unused non-port wire \D1Fifo.Almost_Full.
  removing unused non-port wire \D1Fifo.Almost_Empty.
  removing unused non-port wire \D0Fifo.Umbral.
  removing unused non-port wire \D0Fifo.Fifo_Full.
  removing unused non-port wire \D0Fifo.Almost_Full.
  removing unused non-port wire \D0Fifo.Almost_Empty.
  removing unused non-port wire \VC1Fifo.Umbral.
  removing unused non-port wire \VC1Fifo.Fifo_Full.
  removing unused non-port wire \VC1Fifo.Almost_Full.
  removing unused non-port wire \VC1Fifo.Almost_Empty.
  removing unused non-port wire \VC0Fifo.Umbral.
  removing unused non-port wire \VC0Fifo.Fifo_Full.
  removing unused non-port wire \VC0Fifo.Almost_Full.
  removing unused non-port wire \VC0Fifo.Almost_Empty.
  removing unused non-port wire \MainFifo.Umbral.
  removing unused non-port wire \MainFifo.Fifo_Full.
  removing unused non-port wire \MainFifo.Almost_Full.
  removing unused non-port wire \MainFifo.Almost_Empty.
  removing unused non-port wire \Almost_Empty_D0.
  removing unused non-port wire \Almost_Empty_D1.
  removing unused non-port wire \Almost_Empty_MF.
  removing unused non-port wire \Almost_Empty_VC0.
  removing unused non-port wire \Almost_Empty_VC1.
  removing unused non-port wire \Almost_Full_D0.
  removing unused non-port wire \Almost_Full_D1.
  removing unused non-port wire \Almost_Full_MF.
  removing unused non-port wire \Almost_Full_VC0.
  removing unused non-port wire \Almost_Full_VC1.
  removing unused non-port wire \Fifo_Full_D0.
  removing unused non-port wire \Fifo_Full_D1.
  removing unused non-port wire \Fifo_Full_MF.
  removing unused non-port wire \Fifo_Full_VC0.
  removing unused non-port wire \Fifo_Full_VC1.
  removing unused non-port wire \Umbral_D0.
  removing unused non-port wire \Umbral_D1.
  removing unused non-port wire \Umbral_MF.
  removing unused non-port wire \Umbral_VC0.
  removing unused non-port wire \Umbral_VC1.
  removing unused non-port wire \Umbrales_I.
  removed 47 unused temporary wires.

12.8. Executing OPT_EXPR pass (perform const folding).

12.9. Rerunning OPT passes. (Maybe there is more to do..)

12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PCIE_trans.
Performed a total of 0 changes.

12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.13. Executing OPT_RMDFF pass (remove dff with constant values).

12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..

12.15. Executing OPT_EXPR pass (perform const folding).

12.16. Finished OPT passes. (There is nothing left to do.)

13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..
  removing unused non-port wire \D0Fifo.Fifo_Data_out.
  removing unused non-port wire \D0Fifo.clk.
  removing unused non-port wire \D0Fifo.memoria.Clock.
  removing unused non-port wire \D0Fifo.memoria.iDataIn.
  removing unused non-port wire \D0Fifo.memoria.oDataOut.
  removing unused non-port wire \D0Fifo.pop.
  removing unused non-port wire \D0Fifo.pop_int.
  removing unused non-port wire \D0Fifo.push_int.
  removing unused non-port wire \D0Fifo.rd_ptr_int.
  removing unused non-port wire \D0Fifo.reset_L.
  removing unused non-port wire \D0Fifo.wr_ptr_int.
  removing unused non-port wire \D1Fifo.Fifo_Data_out.
  removing unused non-port wire \D1Fifo.clk.
  removing unused non-port wire \D1Fifo.memoria.Clock.
  removing unused non-port wire \D1Fifo.memoria.iDataIn.
  removing unused non-port wire \D1Fifo.memoria.oDataOut.
  removing unused non-port wire \D1Fifo.pop.
  removing unused non-port wire \D1Fifo.pop_int.
  removing unused non-port wire \D1Fifo.push_int.
  removing unused non-port wire \D1Fifo.rd_ptr_int.
  removing unused non-port wire \D1Fifo.reset_L.
  removing unused non-port wire \D1Fifo.wr_ptr_int.
  removing unused non-port wire \Demux_D0_D1.clk.
  removing unused non-port wire \Demux_D0_D1.dataout0.
  removing unused non-port wire \Demux_D0_D1.dataout1.
  removing unused non-port wire \Demux_D0_D1.reset_L.
  removing unused non-port wire \Demux_D0_D1.valid_0.
  removing unused non-port wire \Demux_D0_D1.valid_1.
  removing unused non-port wire \Error_Fifo_D0.
  removing unused non-port wire \Error_Fifo_D1.
  removing unused non-port wire \Fifo_Empty_D0.
  removing unused non-port wire \Fifo_Empty_D1.
  removing unused non-port wire \MainFifo.Error_Fifo.
  removing unused non-port wire \MainFifo.Fifo_Data_in.
  removing unused non-port wire \MainFifo.Fifo_Data_out.
  removing unused non-port wire \MainFifo.Fifo_Empty.
  removing unused non-port wire \MainFifo.Pausa.
  removing unused non-port wire \MainFifo.clk.
  removing unused non-port wire \MainFifo.memoria.Clock.
  removing unused non-port wire \MainFifo.memoria.iDataIn.
  removing unused non-port wire \MainFifo.memoria.oDataOut.
  removing unused non-port wire \MainFifo.pop_int.
  removing unused non-port wire \MainFifo.push.
  removing unused non-port wire \MainFifo.push_int.
  removing unused non-port wire \MainFifo.rd_ptr_int.
  removing unused non-port wire \MainFifo.reset_L.
  removing unused non-port wire \MainFifo.wr_ptr_int.
  removing unused non-port wire \Pausa_D0.
  removing unused non-port wire \Pausa_D1.
  removing unused non-port wire \VC0Fifo.Error_Fifo.
  removing unused non-port wire \VC0Fifo.Fifo_Data_out.
  removing unused non-port wire \VC0Fifo.Fifo_Empty.
  removing unused non-port wire \VC0Fifo.Pausa.
  removing unused non-port wire \VC0Fifo.clk.
  removing unused non-port wire \VC0Fifo.memoria.Clock.
  removing unused non-port wire \VC0Fifo.memoria.iDataIn.
  removing unused non-port wire \VC0Fifo.memoria.oDataOut.
  removing unused non-port wire \VC0Fifo.pop_int.
  removing unused non-port wire \VC0Fifo.push_int.
  removing unused non-port wire \VC0Fifo.rd_ptr_int.
  removing unused non-port wire \VC0Fifo.reset_L.
  removing unused non-port wire \VC0Fifo.wr_ptr_int.
  removing unused non-port wire \VC1Fifo.Error_Fifo.
  removing unused non-port wire \VC1Fifo.Fifo_Data_out.
  removing unused non-port wire \VC1Fifo.Fifo_Empty.
  removing unused non-port wire \VC1Fifo.Pausa.
  removing unused non-port wire \VC1Fifo.clk.
  removing unused non-port wire \VC1Fifo.memoria.Clock.
  removing unused non-port wire \VC1Fifo.memoria.iDataIn.
  removing unused non-port wire \VC1Fifo.memoria.oDataOut.
  removing unused non-port wire \VC1Fifo.pop_int.
  removing unused non-port wire \VC1Fifo.push_int.
  removing unused non-port wire \VC1Fifo.rd_ptr_int.
  removing unused non-port wire \VC1Fifo.reset_L.
  removing unused non-port wire \VC1Fifo.wr_ptr_int.
  removing unused non-port wire \data_in_D0.
  removing unused non-port wire \data_in_D1.
  removing unused non-port wire \data_in_VC0.
  removing unused non-port wire \data_in_VC1.
  removing unused non-port wire \dataout_VCs.
  removing unused non-port wire \demux1.clk.
  removing unused non-port wire \demux1.data_in.
  removing unused non-port wire \demux1.dataout0.
  removing unused non-port wire \demux1.dataout1.
  removing unused non-port wire \demux1.reset_L.
  removing unused non-port wire \demux1.valid_0.
  removing unused non-port wire \demux1.valid_1.
  removing unused non-port wire \demux1.valid_in.
  removing unused non-port wire \fsm_Control1.FIFO_empty.
  removing unused non-port wire \fsm_Control1.FIFO_error.
  removing unused non-port wire \fsm_Control1.active_out.
  removing unused non-port wire \fsm_Control1.clk.
  removing unused non-port wire \fsm_Control1.error_out.
  removing unused non-port wire \fsm_Control1.idle_out.
  removing unused non-port wire \fsm_Control1.init.
  removing unused non-port wire \fsm_Control1.reset_L.
  removing unused non-port wire \mux1.clk.
  removing unused non-port wire \mux1.data_in_VC0.
  removing unused non-port wire \mux1.data_in_VC1.
  removing unused non-port wire \mux1.dataout.
  removing unused non-port wire \mux1.reset_L.
  removing unused non-port wire \mux1.valid_in_VC0.
  removing unused non-port wire \mux1.valid_in_VC1.
  removing unused non-port wire \mux1.valid_out.
  removing unused non-port wire \pop_MF.
  removing unused non-port wire \pop_vc0.
  removing unused non-port wire \pop_vc1.
  removing unused non-port wire \push_D0.
  removing unused non-port wire \push_D1.
  removing unused non-port wire \push_Demux.
  removing unused non-port wire \push_vc0.
  removing unused non-port wire \push_vc1.
  removed 112 unused temporary wires.

14. Executing ABC pass (technology mapping using ABC).

14.1. Extracting gate netlist of module `\PCIE_trans' to `<abc-temp-dir>/input.blif'..
Extracted 1095 gates and 1389 wires to a netlist network with 291 inputs and 292 outputs.

14.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/cesar/Desktop/DigitalesII/Proyecto2/Proyecto2/LogicaMasterPrueba3-Inestable/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/cesar/Desktop/DigitalesII/Proyecto2/Proyecto2/LogicaMasterPrueba3-Inestable/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:      895
ABC RESULTS:               NOR cells:      468
ABC RESULTS:               NOT cells:      250
ABC RESULTS:        internal signals:      806
ABC RESULTS:           input signals:      291
ABC RESULTS:          output signals:      292
Removing temp directory.

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=18.00) is a direct match for cell type $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNN_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFF _DFF_N_ (.C(~C), .D( D), .Q( Q));
    DFF _DFF_P_ (.C( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_NN1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_NP0_ (.C(~C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_NP1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFF_PN0_ (.C( C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_PN1_ (.C( C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_PP0_ (.C( C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_PP1_ (.C( C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFFSR_NNN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_NNP_ (.C(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPP_ (.C(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNN_ (.C( C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNP_ (.C( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPN_ (.C( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPP_ (.C( C), .D( D), .Q( Q), .R( R), .S( S));
Mapping DFF cells in module `\PCIE_trans':
  mapped 280 $_DFF_P_ cells to \DFF cells.
Removed 0 unused cells and 850 unused wires.

16. Executing Verilog backend.
Dumping module `\PCIE_trans'.

End of script. Logfile hash: 1212ace4ae
CPU: user 4.64s system 0.05s, MEM: 25.11 MB total, 20.27 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-zWLHjG/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 21% 14x opt_expr (0 sec), 19% 14x opt_merge (0 sec), ...
