package xiangshan.backend.fu.NewCSR

import chisel3._
import chisel3.util.Mux1H
import xiangshan.backend.fu.NewCSR.CSRDefines._
import xiangshan.backend.fu.NewCSR.CSRBundles._
import chisel3.experimental.BundleLiterals.AddBundleLiteralConstructor
import org.chipsalliance.cde.config.Parameters

class CSRModule[T <: CSRBundle](
  val modName: String,
  val bundle: T = new OneFieldBundle,
)(implicit val p: Parameters) extends Module {

  override def desiredName: String = modName + "Module"

  val w = IO(Input(new CSRAddrWriteBundle(bundle)))

  // read data with mask, the same as the value of CSRR
  val rdata = IO(Output(UInt(bundle.len.W)))
  // read data without mask
  val regOut = IO(Output(bundle))

  val reg = (if (bundle.needReset) RegInit(bundle, bundle.init) else Reg(bundle))

  protected val wen = w.wen
  protected val wdata = w.wdataFields

  reg.elements.foreach { case (str, field: CSREnumType) =>
    val wfield = wdata.elements(str).asInstanceOf[CSREnumType]
    field.rwType match {
      case WARLType(wfn, _) =>
        when(wen && wfield.isLegal)(field := wdata.elements(str))
      case WLRLType(wfn, _) =>
        when(wen && wfield.isLegal)(field := wdata.elements(str))
      case RWType() =>
        when(wen)(field := wdata.elements(str))
      case ROType(_) =>
      case RefROType(ref, rfn) =>
      case RefRWType(ref) =>
      case RefWARLType(ref, wfn, rfn) =>
      case RefWLRLType(ref, wfn, rfn) =>
      case _ =>
    }
  }

  protected val rdataFields = Wire(bundle)
  rdataFields :|= regOut

  rdata := rdataFields.asUInt
  regOut := reg

  def wfnField(field: CSREnumType, str: String)(wAliasSeq: Seq[CSRAddrWriteBundle[_]]) = {
    val wfield: CSREnumType = wdata.elements(str).asInstanceOf[CSREnumType]

    when(wen && wfield.isLegal | wAliasSeq.map(x => x.wen && x.wdataFields.asInstanceOf[CSRBundle].elements(str).asInstanceOf[CSREnumType].isLegal).fold(false.B)(_ | _)) {
      field := Mux1H(
        wAliasSeq.map(wAlias => wAlias.wen -> wAlias.wdataFields.asInstanceOf[CSRBundle].elements(str)) :+
        wen -> wdata.elements(str)
      )
    }
  }

  def wfn(reg: T)(wAliasSeq: Seq[CSRAddrWriteBundle[_]]) = {
    reg.elements.foreach { case (str, field: CSREnumType) =>
      if (!field.isRef) {
        val fieldWAliasSeq = wAliasSeq.filter(_.wdataFields.asInstanceOf[CSRBundle].elements.contains(str))
        wfnField(field, str)(fieldWAliasSeq)
      }
    }
  }

  def dumpFields: String = {
    this.reg.getFields.map(_.dumpName).mkString("\n")
  }

  var addr = 0

  def setAddr(addr_ : Int): this.type = {
    this.addr = addr_
    this
  }
}

class CSRAddrWriteBundle[T <: CSRBundle](bundle: T) extends Bundle {
  val wen = Bool()
  val wdata = UInt(64.W)

  def wdataFields: T = {
    val wdataField = (Wire(bundle))
    wdataField := wdata
    wdataField
  }
}

// Interrupt Controller
class CSRIRCBundle extends Bundle {
  val sip = Input(Bool())
  val tip = Input(Bool())
  val eip = Input(Bool())
}
