Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Tue Nov 24 15:16:11 2015
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CONTROLLOR_VHDL_timing_summary_routed.rpt -rpx CONTROLLOR_VHDL_timing_summary_routed.rpx
| Design       : CONTROLLOR_VHDL
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -81.005   -10634.440                    551                  989        0.195        0.000                      0                  989        0.500        0.000                       0                   530  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -81.005   -10634.440                    551                  989        0.195        0.000                      0                  989        0.500        0.000                       0                   530  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          551  Failing Endpoints,  Worst Slack      -81.005ns,  Total Violation   -10634.441ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -81.005ns  (required time - arrival time)
  Source:                 BYTE/count_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        88.962ns  (logic 32.237ns (36.237%)  route 56.725ns (63.763%))
  Logic Levels:           149  (CARRY4=91 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=27)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 12.762 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.752     5.204    BYTE/CLK_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  BYTE/count_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  BYTE/count_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.852     6.512    TEXT_INPUT/count_out_reg_reg[31]_0[1]
    SLICE_X36Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.636 r  TEXT_INPUT/count_out_reg[0]_i_362/O
                         net (fo=1, routed)           0.000     6.636    BYTE/S[0]
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  BYTE/count_out_reg_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000     7.168    BYTE/count_out_reg_reg[0]_i_270_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  BYTE/count_out_reg_reg[0]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.282    BYTE/count_out_reg_reg[0]_i_172_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  BYTE/count_out_reg_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.396    BYTE/count_out_reg_reg[0]_i_73_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  BYTE/count_out_reg_reg[0]_i_23/CO[3]
                         net (fo=86, routed)          1.284     8.794    BYTE/count_out_reg_reg[0]_i_23_n_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.918 r  BYTE/count_out_reg[0]_i_353/O
                         net (fo=1, routed)           0.000     8.918    BYTE/count_out_reg[0]_i_353_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.468 r  BYTE/count_out_reg_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.468    BYTE/count_out_reg_reg[0]_i_265_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  BYTE/count_out_reg_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.582    BYTE/count_out_reg_reg[0]_i_167_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  BYTE/count_out_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.696    BYTE/count_out_reg_reg[0]_i_67_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  BYTE/count_out_reg_reg[0]_i_22/CO[3]
                         net (fo=68, routed)          1.770    11.580    BYTE/count_out_reg_reg[0]_i_22_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.732 r  BYTE/count_out_reg[21]_i_2/O
                         net (fo=8, routed)           0.628    12.359    SET/COUNT_OUT_reg[21]
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.326    12.685 r  SET/count_out_reg[30]_i_16/O
                         net (fo=1, routed)           0.465    13.150    SET/count_out_reg[30]_i_16_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.548 r  SET/count_out_reg_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.548    SET/count_out_reg_reg[30]_i_5_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  SET/count_out_reg_reg[30]_i_4/CO[3]
                         net (fo=128, routed)         1.139    14.802    BYTE/count_out_reg_reg[31]_6[0]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  BYTE/count_out_reg[0]_i_5/O
                         net (fo=26, routed)          0.803    15.729    BYTE/count_out_reg_reg[0]_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    15.853 r  BYTE/count_out_reg[0]_i_373/O
                         net (fo=1, routed)           0.000    15.853    SET/count_out_reg_reg[0]_32[0]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.385 r  SET/count_out_reg_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.385    SET/count_out_reg_reg[0]_i_299_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.499 r  SET/count_out_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    16.499    SET/count_out_reg_reg[0]_i_212_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.613 r  SET/count_out_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    16.613    SET/count_out_reg_reg[0]_i_110_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.727 r  SET/count_out_reg_reg[0]_i_43/CO[3]
                         net (fo=111, routed)         1.281    18.008    SET/count_out_reg_reg[1]_0[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.132 r  SET/count_out_reg[0]_i_382/O
                         net (fo=1, routed)           0.000    18.132    SET/count_out_reg[0]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.665 r  SET/count_out_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.665    SET/count_out_reg_reg[0]_i_311_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  SET/count_out_reg_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.009    18.791    SET/count_out_reg_reg[0]_i_225_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.908 r  SET/count_out_reg_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    18.908    SET/count_out_reg_reg[0]_i_122_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.025 r  SET/count_out_reg_reg[0]_i_45/CO[3]
                         net (fo=93, routed)          1.373    20.398    BYTE/count_out_reg_reg[30]_8[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    20.522 r  BYTE/count_out_reg[0]_i_378/O
                         net (fo=1, routed)           0.000    20.522    SET/count_out_reg_reg[0]_35[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.054 r  SET/count_out_reg_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    21.054    SET/count_out_reg_reg[0]_i_304_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.168 r  SET/count_out_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    21.168    SET/count_out_reg_reg[0]_i_217_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.282 r  SET/count_out_reg_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.282    SET/count_out_reg_reg[0]_i_116_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.396 r  SET/count_out_reg_reg[0]_i_44/CO[3]
                         net (fo=75, routed)          1.320    22.717    SET/count_out_reg_reg[0]_i_44_n_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124    22.841 r  SET/count_out_reg[0]_i_388/O
                         net (fo=1, routed)           0.000    22.841    SET/count_out_reg[0]_i_388_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.373 r  SET/count_out_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    23.373    SET/count_out_reg_reg[0]_i_316_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  SET/count_out_reg_reg[0]_i_230/CO[3]
                         net (fo=1, routed)           0.009    23.496    SET/count_out_reg_reg[0]_i_230_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.610 r  SET/count_out_reg_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    23.610    SET/count_out_reg_reg[0]_i_128_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.724 f  SET/count_out_reg_reg[0]_i_46/CO[3]
                         net (fo=83, routed)          1.284    25.007    SET/count_out_reg_reg[0]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.131 r  SET/count_out_reg[0]_i_389/O
                         net (fo=1, routed)           0.190    25.321    SET/count_out_reg[0]_i_389_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.847 r  SET/count_out_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.009    25.856    SET/count_out_reg_reg[0]_i_321_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  SET/count_out_reg_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    25.970    SET/count_out_reg_reg[0]_i_236_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.084 r  SET/count_out_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.084    SET/count_out_reg_reg[0]_i_134_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.198 r  SET/count_out_reg_reg[0]_i_47/CO[3]
                         net (fo=65, routed)          0.732    26.931    SET/count_out_reg_reg[0]_i_47_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124    27.055 r  SET/count_out_reg[0]_i_166/O
                         net (fo=4, routed)           0.837    27.891    SET/count_out_reg[0]_i_166_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124    28.015 r  SET/count_out_reg[0]_i_398/O
                         net (fo=1, routed)           0.000    28.015    SET/count_out_reg[0]_i_398_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.528 r  SET/count_out_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    28.528    SET/count_out_reg_reg[0]_i_326_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.645 r  SET/count_out_reg_reg[0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    28.645    SET/count_out_reg_reg[0]_i_241_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.762 r  SET/count_out_reg_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    28.762    SET/count_out_reg_reg[0]_i_140_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.879 f  SET/count_out_reg_reg[0]_i_48/CO[3]
                         net (fo=50, routed)          0.978    29.857    SET/count_out_reg_reg[0]_i_48_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124    29.981 f  SET/count_out_reg[0]_i_151/O
                         net (fo=3, routed)           0.191    30.172    SET/count_out_reg[0]_i_151_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124    30.296 r  SET/count_out_reg[0]_i_345/O
                         net (fo=1, routed)           0.565    30.861    SET/count_out_reg[0]_i_345_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.387 r  SET/count_out_reg_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.387    SET/count_out_reg_reg[0]_i_260_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  SET/count_out_reg_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.501    SET/count_out_reg_reg[0]_i_161_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  SET/count_out_reg_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.615    SET/count_out_reg_reg[0]_i_61_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.729 f  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=49, routed)          0.972    32.701    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    32.825 r  SET/count_out_reg[0]_i_331/O
                         net (fo=1, routed)           0.537    33.362    SET/count_out_reg[0]_i_331_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.888 r  SET/count_out_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    33.888    SET/count_out_reg_reg[0]_i_246_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  SET/count_out_reg_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.002    SET/count_out_reg_reg[0]_i_146_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  SET/count_out_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.116    SET/count_out_reg_reg[0]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  SET/count_out_reg_reg[0]_i_19/CO[3]
                         net (fo=31, routed)          1.367    35.596    SET/count_out_reg_reg[0]_i_19_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    35.720 r  SET/count_out_reg[0]_i_344/O
                         net (fo=1, routed)           0.000    35.720    SET/count_out_reg[0]_i_344_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.233 r  SET/count_out_reg_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.233    SET/count_out_reg_reg[0]_i_255_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.350 r  SET/count_out_reg_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.350    SET/count_out_reg_reg[0]_i_156_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.467 r  SET/count_out_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    36.467    SET/count_out_reg_reg[0]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.584 f  SET/count_out_reg_reg[0]_i_20/CO[3]
                         net (fo=13, routed)          0.963    37.547    SET/count_out_reg_reg[0]_i_20_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.124    37.671 r  SET/count_out_reg[0]_i_203/O
                         net (fo=1, routed)           0.472    38.144    SET/count_out_reg[0]_i_203_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.694 r  SET/count_out_reg_reg[0]_i_103/CO[3]
                         net (fo=1, routed)           0.000    38.694    SET/count_out_reg_reg[0]_i_103_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  SET/count_out_reg_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.811    SET/count_out_reg_reg[0]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.928 r  SET/count_out_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.928    SET/count_out_reg_reg[0]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.045 f  SET/count_out_reg_reg[0]_i_3/CO[3]
                         net (fo=15, routed)          1.166    40.210    SET/count_out_reg_reg[31]_0[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I4_O)        0.124    40.334 r  SET/count_out_reg[30]_i_2/O
                         net (fo=78, routed)          0.755    41.089    SET/count_out_reg[30]_i_2_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124    41.213 r  SET/count_out_reg[0]_i_293/O
                         net (fo=2, routed)           0.688    41.901    SET/count_out_reg_reg[0]_23
    SLICE_X34Y21         LUT4 (Prop_lut4_I0_O)        0.124    42.025 r  SET/count_out_reg[0]_i_189/O
                         net (fo=1, routed)           0.000    42.025    RSET/count_out_reg_reg[14]_0[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.538 r  RSET/count_out_reg_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.538    RSET/count_out_reg_reg[0]_i_82_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.655 r  RSET/count_out_reg_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.655    SET/count_out_reg_reg[22]_0[0]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.772 r  SET/count_out_reg_reg[0]_i_6/CO[3]
                         net (fo=59, routed)          1.050    43.823    SET/count_out_reg_reg[0]_i_6_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.124    43.947 f  SET/count_out_reg[1]_i_1/O
                         net (fo=3, routed)           0.670    44.617    SET/count_out_reg[1]_i_1_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I5_O)        0.124    44.741 r  SET/count_out_reg[0]_i_198/O
                         net (fo=1, routed)           0.336    45.077    SET/count_out_reg[0]_i_198_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.603 r  SET/count_out_reg_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.603    SET/count_out_reg_reg[0]_i_98_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.717 r  SET/count_out_reg_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.717    SET/count_out_reg_reg[0]_i_33_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.831 r  SET/count_out_reg_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.831    SET/count_out_reg_reg[0]_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=187, routed)         1.292    47.237    SET/count_out_reg_reg[0]_0[0]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.124    47.361 r  SET/str_line_no_var[31]_i_51/O
                         net (fo=2, routed)           0.490    47.851    SET/count[1]
    SLICE_X34Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    48.371 r  SET/str_line_no_var_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.371    SET/str_line_no_var_reg[31]_i_20_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.488 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.488    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.605 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.605    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.722 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.722    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.839 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.839    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.956 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.956    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.073 r  SET/COUNT_OUT_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.073    SET/COUNT_OUT_reg[27]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.292 f  SET/COUNT_OUT_reg[31]_i_9/O[0]
                         net (fo=3, routed)           0.736    50.028    TEXT_INPUT/data1[28]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.295    50.323 r  TEXT_INPUT/str_line_no_var[31]_i_299/O
                         net (fo=1, routed)           0.000    50.323    TEXT_INPUT/str_line_no_var[31]_i_299_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    50.893 r  TEXT_INPUT/str_line_no_var_reg[31]_i_208/CO[2]
                         net (fo=364, routed)         1.241    52.134    TEXT_INPUT/str_line_no_var_reg[31]_0[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.313    52.447 r  TEXT_INPUT/string_line_no[2]_i_125/O
                         net (fo=19, routed)          0.865    53.312    TEXT_INPUT/string_line_no[2]_i_125_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    53.436 f  TEXT_INPUT/str_line_no_var[31]_i_554/O
                         net (fo=1, routed)           0.848    54.284    TEXT_INPUT/str_line_no_var[31]_i_554_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.124    54.408 r  TEXT_INPUT/str_line_no_var[31]_i_402/O
                         net (fo=1, routed)           0.579    54.987    TEXT_INPUT/str_line_no_var[31]_i_402_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I2_O)        0.124    55.111 f  TEXT_INPUT/str_line_no_var[31]_i_267/O
                         net (fo=2, routed)           0.739    55.850    TEXT_INPUT/str_line_no_var[31]_i_267_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.974 r  TEXT_INPUT/str_line_no_var[31]_i_293/O
                         net (fo=120, routed)         0.853    56.827    SET/string_line_no_reg[0]
    SLICE_X17Y26         LUT6 (Prop_lut6_I3_O)        0.124    56.951 r  SET/str_line_no_var[31]_i_508/O
                         net (fo=1, routed)           0.801    57.752    SET/str_line_no_var[31]_i_508_n_0
    SLICE_X16Y29         LUT3 (Prop_lut3_I0_O)        0.124    57.876 r  SET/str_line_no_var[31]_i_373/O
                         net (fo=1, routed)           0.000    57.876    SET/str_line_no_var[31]_i_373_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.409 r  SET/str_line_no_var_reg[31]_i_250/CO[3]
                         net (fo=1, routed)           0.000    58.409    SET/str_line_no_var_reg[31]_i_250_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.526 r  SET/str_line_no_var_reg[31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.526    SET/str_line_no_var_reg[31]_i_195_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.755 f  SET/str_line_no_var_reg[31]_i_136/CO[2]
                         net (fo=224, routed)         0.929    59.684    TEXT_INPUT/string_line_no_reg[0]_3[0]
    SLICE_X17Y33         LUT2 (Prop_lut2_I0_O)        0.310    59.994 f  TEXT_INPUT/str_line_no_var[31]_i_450/O
                         net (fo=3, routed)           0.161    60.155    TEXT_INPUT/str_line_no_var[31]_i_450_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I0_O)        0.124    60.279 r  TEXT_INPUT/str_line_no_var[31]_i_303/O
                         net (fo=7, routed)           0.477    60.756    TEXT_INPUT/str_line_no_var[31]_i_303_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I2_O)        0.124    60.880 r  TEXT_INPUT/str_line_no_var[31]_i_447/O
                         net (fo=1, routed)           0.875    61.755    TEXT_INPUT/str_line_no_var[31]_i_447_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.879 f  TEXT_INPUT/str_line_no_var[31]_i_301/O
                         net (fo=8, routed)           1.053    62.932    TEXT_INPUT/str_line_no_var[31]_i_301_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    63.056 f  TEXT_INPUT/str_line_no_var[31]_i_209/O
                         net (fo=70, routed)          0.449    63.505    TEXT_INPUT/str_line_no_var[31]_i_209_n_0
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.124    63.629 f  TEXT_INPUT/str_line_no_var[31]_i_139/O
                         net (fo=121, routed)         0.883    64.511    TEXT_INPUT/str_line_no_var[31]_i_139_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    64.635 f  TEXT_INPUT/COUNT_OUT[19]_i_76/O
                         net (fo=4, routed)           0.910    65.545    TEXT_INPUT/COUNT_OUT[19]_i_76_n_0
    SLICE_X17Y28         LUT3 (Prop_lut3_I2_O)        0.124    65.669 r  TEXT_INPUT/str_line_no_var[31]_i_324/O
                         net (fo=1, routed)           0.000    65.669    TEXT_INPUT/str_line_no_var[31]_i_324_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.219 r  TEXT_INPUT/str_line_no_var_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000    66.219    TEXT_INPUT/str_line_no_var_reg[31]_i_219_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.447 r  TEXT_INPUT/str_line_no_var_reg[31]_i_155/CO[2]
                         net (fo=103, routed)         1.281    67.728    TEXT_INPUT/str_line_no_var_reg[31]_i_155_n_1
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.313    68.041 r  TEXT_INPUT/COUNT_OUT[23]_i_208/O
                         net (fo=1, routed)           0.781    68.822    TEXT_INPUT/COUNT_OUT[23]_i_208_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124    68.946 f  TEXT_INPUT/COUNT_OUT[23]_i_143/O
                         net (fo=1, routed)           0.800    69.746    TEXT_INPUT/COUNT_OUT[23]_i_143_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    69.870 f  TEXT_INPUT/COUNT_OUT[23]_i_91/O
                         net (fo=2, routed)           0.806    70.676    TEXT_INPUT/COUNT_OUT[23]_i_91_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I3_O)        0.124    70.800 r  TEXT_INPUT/COUNT_OUT[23]_i_49/O
                         net (fo=58, routed)          1.098    71.898    TEXT_INPUT/COUNT_OUT[23]_i_49_n_0
    SLICE_X19Y22         LUT5 (Prop_lut5_I2_O)        0.152    72.050 f  TEXT_INPUT/COUNT_OUT[7]_i_42/O
                         net (fo=4, routed)           1.200    73.250    TEXT_INPUT/COUNT_OUT[7]_i_42_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I0_O)        0.332    73.582 r  TEXT_INPUT/str_line_no_var[31]_i_317/O
                         net (fo=1, routed)           0.000    73.582    TEXT_INPUT/str_line_no_var[31]_i_317_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.980 r  TEXT_INPUT/str_line_no_var_reg[31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    73.980    TEXT_INPUT/str_line_no_var_reg[31]_i_214_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.094 r  TEXT_INPUT/str_line_no_var_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    74.094    TEXT_INPUT/str_line_no_var_reg[31]_i_144_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.322 r  TEXT_INPUT/str_line_no_var_reg[31]_i_87/CO[2]
                         net (fo=205, routed)         0.967    75.289    TEXT_INPUT/str_line_no_var_reg[31]_i_87_n_1
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    75.602 r  TEXT_INPUT/COUNT_OUT[3]_i_99/O
                         net (fo=9, routed)           0.872    76.474    TEXT_INPUT/COUNT_OUT[3]_i_99_n_0
    SLICE_X23Y16         LUT5 (Prop_lut5_I4_O)        0.150    76.624 r  TEXT_INPUT/COUNT_OUT[3]_i_173/O
                         net (fo=2, routed)           0.875    77.499    TEXT_INPUT/COUNT_OUT[3]_i_173_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I4_O)        0.326    77.825 f  TEXT_INPUT/COUNT_OUT[31]_i_212/O
                         net (fo=1, routed)           0.689    78.514    TEXT_INPUT/COUNT_OUT[31]_i_212_n_0
    SLICE_X23Y16         LUT6 (Prop_lut6_I5_O)        0.124    78.638 r  TEXT_INPUT/COUNT_OUT[31]_i_105/O
                         net (fo=4, routed)           1.197    79.835    TEXT_INPUT/COUNT_OUT[31]_i_105_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    79.959 r  TEXT_INPUT/str_line_no_var[31]_i_134/O
                         net (fo=31, routed)          0.767    80.726    TEXT_INPUT/str_line_no_var[31]_i_134_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.124    80.850 r  TEXT_INPUT/str_line_no_var[31]_i_129/O
                         net (fo=30, routed)          0.781    81.631    TEXT_INPUT/str_line_no_var[31]_i_129_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    81.755 f  TEXT_INPUT/string_line_no[4]_i_26/O
                         net (fo=2, routed)           0.991    82.746    TEXT_INPUT/string_line_no[4]_i_26_n_0
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124    82.870 r  TEXT_INPUT/string_line_no[4]_i_41/O
                         net (fo=1, routed)           0.000    82.870    TEXT_INPUT/string_line_no[4]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.420 r  TEXT_INPUT/string_line_no_reg[4]_i_23/CO[3]
                         net (fo=1, routed)           0.009    83.429    TEXT_INPUT/string_line_no_reg[4]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.543 r  TEXT_INPUT/string_line_no_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.543    TEXT_INPUT/string_line_no_reg[8]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.657 r  TEXT_INPUT/string_line_no_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.657    TEXT_INPUT/string_line_no_reg[12]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.771 r  TEXT_INPUT/string_line_no_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.771    TEXT_INPUT/string_line_no_reg[16]_i_23_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.885 r  TEXT_INPUT/string_line_no_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.885    TEXT_INPUT/string_line_no_reg[20]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.124 f  TEXT_INPUT/str_line_no_var_reg[31]_i_104/O[2]
                         net (fo=2, routed)           1.094    85.218    TEXT_INPUT/str_line_no_var_reg[31]_i_104_n_5
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.302    85.520 r  TEXT_INPUT/COUNT_OUT[31]_i_85/O
                         net (fo=1, routed)           0.000    85.520    TEXT_INPUT/COUNT_OUT[31]_i_85_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.070 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_34/CO[3]
                         net (fo=23, routed)          1.253    87.324    TEXT_INPUT/COUNT_OUT_reg[31]_i_34_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.448 r  TEXT_INPUT/string_line_no[2]_i_7/O
                         net (fo=1, routed)           0.000    87.448    TEXT_INPUT/string_line_no[2]_i_7_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    87.980 r  TEXT_INPUT/string_line_no_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.980    TEXT_INPUT/string_line_no_reg[2]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.293 f  TEXT_INPUT/string_line_no_reg[4]_i_2/O[3]
                         net (fo=3, routed)           1.000    89.293    TEXT_INPUT/string_line_no_reg[4]_i_2_n_4
    SLICE_X42Y15         LUT3 (Prop_lut3_I2_O)        0.306    89.599 r  TEXT_INPUT/COUNT_OUT[15]_i_53/O
                         net (fo=1, routed)           0.000    89.599    TEXT_INPUT/COUNT_OUT[15]_i_53_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    89.979 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.979    TEXT_INPUT/COUNT_OUT_reg[15]_i_35_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.302 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_36/O[1]
                         net (fo=3, routed)           0.662    90.964    TEXT_INPUT/COUNT_OUT3[10]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.306    91.270 r  TEXT_INPUT/COUNT_OUT[15]_i_38/O
                         net (fo=1, routed)           0.000    91.270    TEXT_INPUT/COUNT_OUT[15]_i_38_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.803 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    TEXT_INPUT/COUNT_OUT_reg[15]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.920 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.920    TEXT_INPUT/COUNT_OUT_reg[19]_i_18_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.159 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_19/O[2]
                         net (fo=1, routed)           0.725    92.885    TEXT_INPUT/COUNT_OUT2[20]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.301    93.186 r  TEXT_INPUT/COUNT_OUT[23]_i_9/O
                         net (fo=1, routed)           0.000    93.186    TEXT_INPUT/COUNT_OUT[23]_i_9_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.718 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.718    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.832 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.832    TEXT_INPUT/COUNT_OUT_reg[27]_i_1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    94.166 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    94.166    TEXT_INPUT/COUNT_OUT_reg[31]_i_1_n_6
    SLICE_X37Y20         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.567    12.762    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[29]/C
                         clock pessimism              0.372    13.134    
                         clock uncertainty           -0.035    13.099    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.062    13.161    TEXT_INPUT/COUNT_OUT_reg[29]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                         -94.166    
  -------------------------------------------------------------------
                         slack                                -81.005    

Slack (VIOLATED) :        -80.984ns  (required time - arrival time)
  Source:                 BYTE/count_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        88.941ns  (logic 32.216ns (36.222%)  route 56.725ns (63.778%))
  Logic Levels:           149  (CARRY4=91 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=27)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 12.762 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.752     5.204    BYTE/CLK_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  BYTE/count_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  BYTE/count_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.852     6.512    TEXT_INPUT/count_out_reg_reg[31]_0[1]
    SLICE_X36Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.636 r  TEXT_INPUT/count_out_reg[0]_i_362/O
                         net (fo=1, routed)           0.000     6.636    BYTE/S[0]
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  BYTE/count_out_reg_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000     7.168    BYTE/count_out_reg_reg[0]_i_270_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  BYTE/count_out_reg_reg[0]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.282    BYTE/count_out_reg_reg[0]_i_172_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  BYTE/count_out_reg_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.396    BYTE/count_out_reg_reg[0]_i_73_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  BYTE/count_out_reg_reg[0]_i_23/CO[3]
                         net (fo=86, routed)          1.284     8.794    BYTE/count_out_reg_reg[0]_i_23_n_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.918 r  BYTE/count_out_reg[0]_i_353/O
                         net (fo=1, routed)           0.000     8.918    BYTE/count_out_reg[0]_i_353_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.468 r  BYTE/count_out_reg_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.468    BYTE/count_out_reg_reg[0]_i_265_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  BYTE/count_out_reg_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.582    BYTE/count_out_reg_reg[0]_i_167_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  BYTE/count_out_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.696    BYTE/count_out_reg_reg[0]_i_67_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  BYTE/count_out_reg_reg[0]_i_22/CO[3]
                         net (fo=68, routed)          1.770    11.580    BYTE/count_out_reg_reg[0]_i_22_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.732 r  BYTE/count_out_reg[21]_i_2/O
                         net (fo=8, routed)           0.628    12.359    SET/COUNT_OUT_reg[21]
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.326    12.685 r  SET/count_out_reg[30]_i_16/O
                         net (fo=1, routed)           0.465    13.150    SET/count_out_reg[30]_i_16_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.548 r  SET/count_out_reg_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.548    SET/count_out_reg_reg[30]_i_5_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  SET/count_out_reg_reg[30]_i_4/CO[3]
                         net (fo=128, routed)         1.139    14.802    BYTE/count_out_reg_reg[31]_6[0]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  BYTE/count_out_reg[0]_i_5/O
                         net (fo=26, routed)          0.803    15.729    BYTE/count_out_reg_reg[0]_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    15.853 r  BYTE/count_out_reg[0]_i_373/O
                         net (fo=1, routed)           0.000    15.853    SET/count_out_reg_reg[0]_32[0]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.385 r  SET/count_out_reg_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.385    SET/count_out_reg_reg[0]_i_299_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.499 r  SET/count_out_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    16.499    SET/count_out_reg_reg[0]_i_212_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.613 r  SET/count_out_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    16.613    SET/count_out_reg_reg[0]_i_110_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.727 r  SET/count_out_reg_reg[0]_i_43/CO[3]
                         net (fo=111, routed)         1.281    18.008    SET/count_out_reg_reg[1]_0[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.132 r  SET/count_out_reg[0]_i_382/O
                         net (fo=1, routed)           0.000    18.132    SET/count_out_reg[0]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.665 r  SET/count_out_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.665    SET/count_out_reg_reg[0]_i_311_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  SET/count_out_reg_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.009    18.791    SET/count_out_reg_reg[0]_i_225_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.908 r  SET/count_out_reg_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    18.908    SET/count_out_reg_reg[0]_i_122_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.025 r  SET/count_out_reg_reg[0]_i_45/CO[3]
                         net (fo=93, routed)          1.373    20.398    BYTE/count_out_reg_reg[30]_8[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    20.522 r  BYTE/count_out_reg[0]_i_378/O
                         net (fo=1, routed)           0.000    20.522    SET/count_out_reg_reg[0]_35[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.054 r  SET/count_out_reg_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    21.054    SET/count_out_reg_reg[0]_i_304_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.168 r  SET/count_out_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    21.168    SET/count_out_reg_reg[0]_i_217_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.282 r  SET/count_out_reg_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.282    SET/count_out_reg_reg[0]_i_116_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.396 r  SET/count_out_reg_reg[0]_i_44/CO[3]
                         net (fo=75, routed)          1.320    22.717    SET/count_out_reg_reg[0]_i_44_n_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124    22.841 r  SET/count_out_reg[0]_i_388/O
                         net (fo=1, routed)           0.000    22.841    SET/count_out_reg[0]_i_388_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.373 r  SET/count_out_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    23.373    SET/count_out_reg_reg[0]_i_316_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  SET/count_out_reg_reg[0]_i_230/CO[3]
                         net (fo=1, routed)           0.009    23.496    SET/count_out_reg_reg[0]_i_230_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.610 r  SET/count_out_reg_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    23.610    SET/count_out_reg_reg[0]_i_128_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.724 f  SET/count_out_reg_reg[0]_i_46/CO[3]
                         net (fo=83, routed)          1.284    25.007    SET/count_out_reg_reg[0]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.131 r  SET/count_out_reg[0]_i_389/O
                         net (fo=1, routed)           0.190    25.321    SET/count_out_reg[0]_i_389_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.847 r  SET/count_out_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.009    25.856    SET/count_out_reg_reg[0]_i_321_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  SET/count_out_reg_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    25.970    SET/count_out_reg_reg[0]_i_236_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.084 r  SET/count_out_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.084    SET/count_out_reg_reg[0]_i_134_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.198 r  SET/count_out_reg_reg[0]_i_47/CO[3]
                         net (fo=65, routed)          0.732    26.931    SET/count_out_reg_reg[0]_i_47_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124    27.055 r  SET/count_out_reg[0]_i_166/O
                         net (fo=4, routed)           0.837    27.891    SET/count_out_reg[0]_i_166_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124    28.015 r  SET/count_out_reg[0]_i_398/O
                         net (fo=1, routed)           0.000    28.015    SET/count_out_reg[0]_i_398_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.528 r  SET/count_out_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    28.528    SET/count_out_reg_reg[0]_i_326_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.645 r  SET/count_out_reg_reg[0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    28.645    SET/count_out_reg_reg[0]_i_241_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.762 r  SET/count_out_reg_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    28.762    SET/count_out_reg_reg[0]_i_140_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.879 f  SET/count_out_reg_reg[0]_i_48/CO[3]
                         net (fo=50, routed)          0.978    29.857    SET/count_out_reg_reg[0]_i_48_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124    29.981 f  SET/count_out_reg[0]_i_151/O
                         net (fo=3, routed)           0.191    30.172    SET/count_out_reg[0]_i_151_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124    30.296 r  SET/count_out_reg[0]_i_345/O
                         net (fo=1, routed)           0.565    30.861    SET/count_out_reg[0]_i_345_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.387 r  SET/count_out_reg_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.387    SET/count_out_reg_reg[0]_i_260_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  SET/count_out_reg_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.501    SET/count_out_reg_reg[0]_i_161_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  SET/count_out_reg_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.615    SET/count_out_reg_reg[0]_i_61_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.729 f  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=49, routed)          0.972    32.701    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    32.825 r  SET/count_out_reg[0]_i_331/O
                         net (fo=1, routed)           0.537    33.362    SET/count_out_reg[0]_i_331_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.888 r  SET/count_out_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    33.888    SET/count_out_reg_reg[0]_i_246_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  SET/count_out_reg_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.002    SET/count_out_reg_reg[0]_i_146_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  SET/count_out_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.116    SET/count_out_reg_reg[0]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  SET/count_out_reg_reg[0]_i_19/CO[3]
                         net (fo=31, routed)          1.367    35.596    SET/count_out_reg_reg[0]_i_19_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    35.720 r  SET/count_out_reg[0]_i_344/O
                         net (fo=1, routed)           0.000    35.720    SET/count_out_reg[0]_i_344_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.233 r  SET/count_out_reg_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.233    SET/count_out_reg_reg[0]_i_255_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.350 r  SET/count_out_reg_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.350    SET/count_out_reg_reg[0]_i_156_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.467 r  SET/count_out_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    36.467    SET/count_out_reg_reg[0]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.584 f  SET/count_out_reg_reg[0]_i_20/CO[3]
                         net (fo=13, routed)          0.963    37.547    SET/count_out_reg_reg[0]_i_20_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.124    37.671 r  SET/count_out_reg[0]_i_203/O
                         net (fo=1, routed)           0.472    38.144    SET/count_out_reg[0]_i_203_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.694 r  SET/count_out_reg_reg[0]_i_103/CO[3]
                         net (fo=1, routed)           0.000    38.694    SET/count_out_reg_reg[0]_i_103_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  SET/count_out_reg_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.811    SET/count_out_reg_reg[0]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.928 r  SET/count_out_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.928    SET/count_out_reg_reg[0]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.045 f  SET/count_out_reg_reg[0]_i_3/CO[3]
                         net (fo=15, routed)          1.166    40.210    SET/count_out_reg_reg[31]_0[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I4_O)        0.124    40.334 r  SET/count_out_reg[30]_i_2/O
                         net (fo=78, routed)          0.755    41.089    SET/count_out_reg[30]_i_2_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124    41.213 r  SET/count_out_reg[0]_i_293/O
                         net (fo=2, routed)           0.688    41.901    SET/count_out_reg_reg[0]_23
    SLICE_X34Y21         LUT4 (Prop_lut4_I0_O)        0.124    42.025 r  SET/count_out_reg[0]_i_189/O
                         net (fo=1, routed)           0.000    42.025    RSET/count_out_reg_reg[14]_0[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.538 r  RSET/count_out_reg_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.538    RSET/count_out_reg_reg[0]_i_82_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.655 r  RSET/count_out_reg_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.655    SET/count_out_reg_reg[22]_0[0]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.772 r  SET/count_out_reg_reg[0]_i_6/CO[3]
                         net (fo=59, routed)          1.050    43.823    SET/count_out_reg_reg[0]_i_6_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.124    43.947 f  SET/count_out_reg[1]_i_1/O
                         net (fo=3, routed)           0.670    44.617    SET/count_out_reg[1]_i_1_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I5_O)        0.124    44.741 r  SET/count_out_reg[0]_i_198/O
                         net (fo=1, routed)           0.336    45.077    SET/count_out_reg[0]_i_198_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.603 r  SET/count_out_reg_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.603    SET/count_out_reg_reg[0]_i_98_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.717 r  SET/count_out_reg_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.717    SET/count_out_reg_reg[0]_i_33_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.831 r  SET/count_out_reg_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.831    SET/count_out_reg_reg[0]_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=187, routed)         1.292    47.237    SET/count_out_reg_reg[0]_0[0]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.124    47.361 r  SET/str_line_no_var[31]_i_51/O
                         net (fo=2, routed)           0.490    47.851    SET/count[1]
    SLICE_X34Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    48.371 r  SET/str_line_no_var_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.371    SET/str_line_no_var_reg[31]_i_20_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.488 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.488    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.605 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.605    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.722 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.722    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.839 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.839    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.956 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.956    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.073 r  SET/COUNT_OUT_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.073    SET/COUNT_OUT_reg[27]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.292 f  SET/COUNT_OUT_reg[31]_i_9/O[0]
                         net (fo=3, routed)           0.736    50.028    TEXT_INPUT/data1[28]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.295    50.323 r  TEXT_INPUT/str_line_no_var[31]_i_299/O
                         net (fo=1, routed)           0.000    50.323    TEXT_INPUT/str_line_no_var[31]_i_299_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    50.893 r  TEXT_INPUT/str_line_no_var_reg[31]_i_208/CO[2]
                         net (fo=364, routed)         1.241    52.134    TEXT_INPUT/str_line_no_var_reg[31]_0[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.313    52.447 r  TEXT_INPUT/string_line_no[2]_i_125/O
                         net (fo=19, routed)          0.865    53.312    TEXT_INPUT/string_line_no[2]_i_125_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    53.436 f  TEXT_INPUT/str_line_no_var[31]_i_554/O
                         net (fo=1, routed)           0.848    54.284    TEXT_INPUT/str_line_no_var[31]_i_554_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.124    54.408 r  TEXT_INPUT/str_line_no_var[31]_i_402/O
                         net (fo=1, routed)           0.579    54.987    TEXT_INPUT/str_line_no_var[31]_i_402_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I2_O)        0.124    55.111 f  TEXT_INPUT/str_line_no_var[31]_i_267/O
                         net (fo=2, routed)           0.739    55.850    TEXT_INPUT/str_line_no_var[31]_i_267_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.974 r  TEXT_INPUT/str_line_no_var[31]_i_293/O
                         net (fo=120, routed)         0.853    56.827    SET/string_line_no_reg[0]
    SLICE_X17Y26         LUT6 (Prop_lut6_I3_O)        0.124    56.951 r  SET/str_line_no_var[31]_i_508/O
                         net (fo=1, routed)           0.801    57.752    SET/str_line_no_var[31]_i_508_n_0
    SLICE_X16Y29         LUT3 (Prop_lut3_I0_O)        0.124    57.876 r  SET/str_line_no_var[31]_i_373/O
                         net (fo=1, routed)           0.000    57.876    SET/str_line_no_var[31]_i_373_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.409 r  SET/str_line_no_var_reg[31]_i_250/CO[3]
                         net (fo=1, routed)           0.000    58.409    SET/str_line_no_var_reg[31]_i_250_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.526 r  SET/str_line_no_var_reg[31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.526    SET/str_line_no_var_reg[31]_i_195_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.755 f  SET/str_line_no_var_reg[31]_i_136/CO[2]
                         net (fo=224, routed)         0.929    59.684    TEXT_INPUT/string_line_no_reg[0]_3[0]
    SLICE_X17Y33         LUT2 (Prop_lut2_I0_O)        0.310    59.994 f  TEXT_INPUT/str_line_no_var[31]_i_450/O
                         net (fo=3, routed)           0.161    60.155    TEXT_INPUT/str_line_no_var[31]_i_450_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I0_O)        0.124    60.279 r  TEXT_INPUT/str_line_no_var[31]_i_303/O
                         net (fo=7, routed)           0.477    60.756    TEXT_INPUT/str_line_no_var[31]_i_303_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I2_O)        0.124    60.880 r  TEXT_INPUT/str_line_no_var[31]_i_447/O
                         net (fo=1, routed)           0.875    61.755    TEXT_INPUT/str_line_no_var[31]_i_447_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.879 f  TEXT_INPUT/str_line_no_var[31]_i_301/O
                         net (fo=8, routed)           1.053    62.932    TEXT_INPUT/str_line_no_var[31]_i_301_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    63.056 f  TEXT_INPUT/str_line_no_var[31]_i_209/O
                         net (fo=70, routed)          0.449    63.505    TEXT_INPUT/str_line_no_var[31]_i_209_n_0
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.124    63.629 f  TEXT_INPUT/str_line_no_var[31]_i_139/O
                         net (fo=121, routed)         0.883    64.511    TEXT_INPUT/str_line_no_var[31]_i_139_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    64.635 f  TEXT_INPUT/COUNT_OUT[19]_i_76/O
                         net (fo=4, routed)           0.910    65.545    TEXT_INPUT/COUNT_OUT[19]_i_76_n_0
    SLICE_X17Y28         LUT3 (Prop_lut3_I2_O)        0.124    65.669 r  TEXT_INPUT/str_line_no_var[31]_i_324/O
                         net (fo=1, routed)           0.000    65.669    TEXT_INPUT/str_line_no_var[31]_i_324_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.219 r  TEXT_INPUT/str_line_no_var_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000    66.219    TEXT_INPUT/str_line_no_var_reg[31]_i_219_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.447 r  TEXT_INPUT/str_line_no_var_reg[31]_i_155/CO[2]
                         net (fo=103, routed)         1.281    67.728    TEXT_INPUT/str_line_no_var_reg[31]_i_155_n_1
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.313    68.041 r  TEXT_INPUT/COUNT_OUT[23]_i_208/O
                         net (fo=1, routed)           0.781    68.822    TEXT_INPUT/COUNT_OUT[23]_i_208_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124    68.946 f  TEXT_INPUT/COUNT_OUT[23]_i_143/O
                         net (fo=1, routed)           0.800    69.746    TEXT_INPUT/COUNT_OUT[23]_i_143_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    69.870 f  TEXT_INPUT/COUNT_OUT[23]_i_91/O
                         net (fo=2, routed)           0.806    70.676    TEXT_INPUT/COUNT_OUT[23]_i_91_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I3_O)        0.124    70.800 r  TEXT_INPUT/COUNT_OUT[23]_i_49/O
                         net (fo=58, routed)          1.098    71.898    TEXT_INPUT/COUNT_OUT[23]_i_49_n_0
    SLICE_X19Y22         LUT5 (Prop_lut5_I2_O)        0.152    72.050 f  TEXT_INPUT/COUNT_OUT[7]_i_42/O
                         net (fo=4, routed)           1.200    73.250    TEXT_INPUT/COUNT_OUT[7]_i_42_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I0_O)        0.332    73.582 r  TEXT_INPUT/str_line_no_var[31]_i_317/O
                         net (fo=1, routed)           0.000    73.582    TEXT_INPUT/str_line_no_var[31]_i_317_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.980 r  TEXT_INPUT/str_line_no_var_reg[31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    73.980    TEXT_INPUT/str_line_no_var_reg[31]_i_214_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.094 r  TEXT_INPUT/str_line_no_var_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    74.094    TEXT_INPUT/str_line_no_var_reg[31]_i_144_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.322 r  TEXT_INPUT/str_line_no_var_reg[31]_i_87/CO[2]
                         net (fo=205, routed)         0.967    75.289    TEXT_INPUT/str_line_no_var_reg[31]_i_87_n_1
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    75.602 r  TEXT_INPUT/COUNT_OUT[3]_i_99/O
                         net (fo=9, routed)           0.872    76.474    TEXT_INPUT/COUNT_OUT[3]_i_99_n_0
    SLICE_X23Y16         LUT5 (Prop_lut5_I4_O)        0.150    76.624 r  TEXT_INPUT/COUNT_OUT[3]_i_173/O
                         net (fo=2, routed)           0.875    77.499    TEXT_INPUT/COUNT_OUT[3]_i_173_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I4_O)        0.326    77.825 f  TEXT_INPUT/COUNT_OUT[31]_i_212/O
                         net (fo=1, routed)           0.689    78.514    TEXT_INPUT/COUNT_OUT[31]_i_212_n_0
    SLICE_X23Y16         LUT6 (Prop_lut6_I5_O)        0.124    78.638 r  TEXT_INPUT/COUNT_OUT[31]_i_105/O
                         net (fo=4, routed)           1.197    79.835    TEXT_INPUT/COUNT_OUT[31]_i_105_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    79.959 r  TEXT_INPUT/str_line_no_var[31]_i_134/O
                         net (fo=31, routed)          0.767    80.726    TEXT_INPUT/str_line_no_var[31]_i_134_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.124    80.850 r  TEXT_INPUT/str_line_no_var[31]_i_129/O
                         net (fo=30, routed)          0.781    81.631    TEXT_INPUT/str_line_no_var[31]_i_129_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    81.755 f  TEXT_INPUT/string_line_no[4]_i_26/O
                         net (fo=2, routed)           0.991    82.746    TEXT_INPUT/string_line_no[4]_i_26_n_0
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124    82.870 r  TEXT_INPUT/string_line_no[4]_i_41/O
                         net (fo=1, routed)           0.000    82.870    TEXT_INPUT/string_line_no[4]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.420 r  TEXT_INPUT/string_line_no_reg[4]_i_23/CO[3]
                         net (fo=1, routed)           0.009    83.429    TEXT_INPUT/string_line_no_reg[4]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.543 r  TEXT_INPUT/string_line_no_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.543    TEXT_INPUT/string_line_no_reg[8]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.657 r  TEXT_INPUT/string_line_no_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.657    TEXT_INPUT/string_line_no_reg[12]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.771 r  TEXT_INPUT/string_line_no_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.771    TEXT_INPUT/string_line_no_reg[16]_i_23_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.885 r  TEXT_INPUT/string_line_no_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.885    TEXT_INPUT/string_line_no_reg[20]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.124 f  TEXT_INPUT/str_line_no_var_reg[31]_i_104/O[2]
                         net (fo=2, routed)           1.094    85.218    TEXT_INPUT/str_line_no_var_reg[31]_i_104_n_5
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.302    85.520 r  TEXT_INPUT/COUNT_OUT[31]_i_85/O
                         net (fo=1, routed)           0.000    85.520    TEXT_INPUT/COUNT_OUT[31]_i_85_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.070 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_34/CO[3]
                         net (fo=23, routed)          1.253    87.324    TEXT_INPUT/COUNT_OUT_reg[31]_i_34_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.448 r  TEXT_INPUT/string_line_no[2]_i_7/O
                         net (fo=1, routed)           0.000    87.448    TEXT_INPUT/string_line_no[2]_i_7_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    87.980 r  TEXT_INPUT/string_line_no_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.980    TEXT_INPUT/string_line_no_reg[2]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.293 f  TEXT_INPUT/string_line_no_reg[4]_i_2/O[3]
                         net (fo=3, routed)           1.000    89.293    TEXT_INPUT/string_line_no_reg[4]_i_2_n_4
    SLICE_X42Y15         LUT3 (Prop_lut3_I2_O)        0.306    89.599 r  TEXT_INPUT/COUNT_OUT[15]_i_53/O
                         net (fo=1, routed)           0.000    89.599    TEXT_INPUT/COUNT_OUT[15]_i_53_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    89.979 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.979    TEXT_INPUT/COUNT_OUT_reg[15]_i_35_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.302 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_36/O[1]
                         net (fo=3, routed)           0.662    90.964    TEXT_INPUT/COUNT_OUT3[10]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.306    91.270 r  TEXT_INPUT/COUNT_OUT[15]_i_38/O
                         net (fo=1, routed)           0.000    91.270    TEXT_INPUT/COUNT_OUT[15]_i_38_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.803 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    TEXT_INPUT/COUNT_OUT_reg[15]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.920 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.920    TEXT_INPUT/COUNT_OUT_reg[19]_i_18_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.159 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_19/O[2]
                         net (fo=1, routed)           0.725    92.885    TEXT_INPUT/COUNT_OUT2[20]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.301    93.186 r  TEXT_INPUT/COUNT_OUT[23]_i_9/O
                         net (fo=1, routed)           0.000    93.186    TEXT_INPUT/COUNT_OUT[23]_i_9_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.718 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.718    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.832 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.832    TEXT_INPUT/COUNT_OUT_reg[27]_i_1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    94.145 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    94.145    TEXT_INPUT/COUNT_OUT_reg[31]_i_1_n_4
    SLICE_X37Y20         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.567    12.762    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[31]/C
                         clock pessimism              0.372    13.134    
                         clock uncertainty           -0.035    13.099    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.062    13.161    TEXT_INPUT/COUNT_OUT_reg[31]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                         -94.145    
  -------------------------------------------------------------------
                         slack                                -80.984    

Slack (VIOLATED) :        -80.910ns  (required time - arrival time)
  Source:                 BYTE/count_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        88.867ns  (logic 32.142ns (36.169%)  route 56.725ns (63.831%))
  Logic Levels:           149  (CARRY4=91 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=27)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 12.762 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.752     5.204    BYTE/CLK_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  BYTE/count_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  BYTE/count_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.852     6.512    TEXT_INPUT/count_out_reg_reg[31]_0[1]
    SLICE_X36Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.636 r  TEXT_INPUT/count_out_reg[0]_i_362/O
                         net (fo=1, routed)           0.000     6.636    BYTE/S[0]
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  BYTE/count_out_reg_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000     7.168    BYTE/count_out_reg_reg[0]_i_270_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  BYTE/count_out_reg_reg[0]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.282    BYTE/count_out_reg_reg[0]_i_172_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  BYTE/count_out_reg_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.396    BYTE/count_out_reg_reg[0]_i_73_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  BYTE/count_out_reg_reg[0]_i_23/CO[3]
                         net (fo=86, routed)          1.284     8.794    BYTE/count_out_reg_reg[0]_i_23_n_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.918 r  BYTE/count_out_reg[0]_i_353/O
                         net (fo=1, routed)           0.000     8.918    BYTE/count_out_reg[0]_i_353_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.468 r  BYTE/count_out_reg_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.468    BYTE/count_out_reg_reg[0]_i_265_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  BYTE/count_out_reg_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.582    BYTE/count_out_reg_reg[0]_i_167_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  BYTE/count_out_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.696    BYTE/count_out_reg_reg[0]_i_67_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  BYTE/count_out_reg_reg[0]_i_22/CO[3]
                         net (fo=68, routed)          1.770    11.580    BYTE/count_out_reg_reg[0]_i_22_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.732 r  BYTE/count_out_reg[21]_i_2/O
                         net (fo=8, routed)           0.628    12.359    SET/COUNT_OUT_reg[21]
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.326    12.685 r  SET/count_out_reg[30]_i_16/O
                         net (fo=1, routed)           0.465    13.150    SET/count_out_reg[30]_i_16_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.548 r  SET/count_out_reg_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.548    SET/count_out_reg_reg[30]_i_5_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  SET/count_out_reg_reg[30]_i_4/CO[3]
                         net (fo=128, routed)         1.139    14.802    BYTE/count_out_reg_reg[31]_6[0]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  BYTE/count_out_reg[0]_i_5/O
                         net (fo=26, routed)          0.803    15.729    BYTE/count_out_reg_reg[0]_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    15.853 r  BYTE/count_out_reg[0]_i_373/O
                         net (fo=1, routed)           0.000    15.853    SET/count_out_reg_reg[0]_32[0]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.385 r  SET/count_out_reg_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.385    SET/count_out_reg_reg[0]_i_299_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.499 r  SET/count_out_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    16.499    SET/count_out_reg_reg[0]_i_212_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.613 r  SET/count_out_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    16.613    SET/count_out_reg_reg[0]_i_110_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.727 r  SET/count_out_reg_reg[0]_i_43/CO[3]
                         net (fo=111, routed)         1.281    18.008    SET/count_out_reg_reg[1]_0[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.132 r  SET/count_out_reg[0]_i_382/O
                         net (fo=1, routed)           0.000    18.132    SET/count_out_reg[0]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.665 r  SET/count_out_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.665    SET/count_out_reg_reg[0]_i_311_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  SET/count_out_reg_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.009    18.791    SET/count_out_reg_reg[0]_i_225_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.908 r  SET/count_out_reg_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    18.908    SET/count_out_reg_reg[0]_i_122_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.025 r  SET/count_out_reg_reg[0]_i_45/CO[3]
                         net (fo=93, routed)          1.373    20.398    BYTE/count_out_reg_reg[30]_8[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    20.522 r  BYTE/count_out_reg[0]_i_378/O
                         net (fo=1, routed)           0.000    20.522    SET/count_out_reg_reg[0]_35[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.054 r  SET/count_out_reg_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    21.054    SET/count_out_reg_reg[0]_i_304_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.168 r  SET/count_out_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    21.168    SET/count_out_reg_reg[0]_i_217_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.282 r  SET/count_out_reg_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.282    SET/count_out_reg_reg[0]_i_116_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.396 r  SET/count_out_reg_reg[0]_i_44/CO[3]
                         net (fo=75, routed)          1.320    22.717    SET/count_out_reg_reg[0]_i_44_n_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124    22.841 r  SET/count_out_reg[0]_i_388/O
                         net (fo=1, routed)           0.000    22.841    SET/count_out_reg[0]_i_388_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.373 r  SET/count_out_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    23.373    SET/count_out_reg_reg[0]_i_316_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  SET/count_out_reg_reg[0]_i_230/CO[3]
                         net (fo=1, routed)           0.009    23.496    SET/count_out_reg_reg[0]_i_230_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.610 r  SET/count_out_reg_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    23.610    SET/count_out_reg_reg[0]_i_128_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.724 f  SET/count_out_reg_reg[0]_i_46/CO[3]
                         net (fo=83, routed)          1.284    25.007    SET/count_out_reg_reg[0]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.131 r  SET/count_out_reg[0]_i_389/O
                         net (fo=1, routed)           0.190    25.321    SET/count_out_reg[0]_i_389_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.847 r  SET/count_out_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.009    25.856    SET/count_out_reg_reg[0]_i_321_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  SET/count_out_reg_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    25.970    SET/count_out_reg_reg[0]_i_236_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.084 r  SET/count_out_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.084    SET/count_out_reg_reg[0]_i_134_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.198 r  SET/count_out_reg_reg[0]_i_47/CO[3]
                         net (fo=65, routed)          0.732    26.931    SET/count_out_reg_reg[0]_i_47_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124    27.055 r  SET/count_out_reg[0]_i_166/O
                         net (fo=4, routed)           0.837    27.891    SET/count_out_reg[0]_i_166_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124    28.015 r  SET/count_out_reg[0]_i_398/O
                         net (fo=1, routed)           0.000    28.015    SET/count_out_reg[0]_i_398_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.528 r  SET/count_out_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    28.528    SET/count_out_reg_reg[0]_i_326_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.645 r  SET/count_out_reg_reg[0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    28.645    SET/count_out_reg_reg[0]_i_241_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.762 r  SET/count_out_reg_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    28.762    SET/count_out_reg_reg[0]_i_140_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.879 f  SET/count_out_reg_reg[0]_i_48/CO[3]
                         net (fo=50, routed)          0.978    29.857    SET/count_out_reg_reg[0]_i_48_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124    29.981 f  SET/count_out_reg[0]_i_151/O
                         net (fo=3, routed)           0.191    30.172    SET/count_out_reg[0]_i_151_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124    30.296 r  SET/count_out_reg[0]_i_345/O
                         net (fo=1, routed)           0.565    30.861    SET/count_out_reg[0]_i_345_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.387 r  SET/count_out_reg_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.387    SET/count_out_reg_reg[0]_i_260_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  SET/count_out_reg_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.501    SET/count_out_reg_reg[0]_i_161_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  SET/count_out_reg_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.615    SET/count_out_reg_reg[0]_i_61_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.729 f  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=49, routed)          0.972    32.701    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    32.825 r  SET/count_out_reg[0]_i_331/O
                         net (fo=1, routed)           0.537    33.362    SET/count_out_reg[0]_i_331_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.888 r  SET/count_out_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    33.888    SET/count_out_reg_reg[0]_i_246_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  SET/count_out_reg_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.002    SET/count_out_reg_reg[0]_i_146_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  SET/count_out_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.116    SET/count_out_reg_reg[0]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  SET/count_out_reg_reg[0]_i_19/CO[3]
                         net (fo=31, routed)          1.367    35.596    SET/count_out_reg_reg[0]_i_19_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    35.720 r  SET/count_out_reg[0]_i_344/O
                         net (fo=1, routed)           0.000    35.720    SET/count_out_reg[0]_i_344_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.233 r  SET/count_out_reg_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.233    SET/count_out_reg_reg[0]_i_255_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.350 r  SET/count_out_reg_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.350    SET/count_out_reg_reg[0]_i_156_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.467 r  SET/count_out_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    36.467    SET/count_out_reg_reg[0]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.584 f  SET/count_out_reg_reg[0]_i_20/CO[3]
                         net (fo=13, routed)          0.963    37.547    SET/count_out_reg_reg[0]_i_20_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.124    37.671 r  SET/count_out_reg[0]_i_203/O
                         net (fo=1, routed)           0.472    38.144    SET/count_out_reg[0]_i_203_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.694 r  SET/count_out_reg_reg[0]_i_103/CO[3]
                         net (fo=1, routed)           0.000    38.694    SET/count_out_reg_reg[0]_i_103_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  SET/count_out_reg_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.811    SET/count_out_reg_reg[0]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.928 r  SET/count_out_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.928    SET/count_out_reg_reg[0]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.045 f  SET/count_out_reg_reg[0]_i_3/CO[3]
                         net (fo=15, routed)          1.166    40.210    SET/count_out_reg_reg[31]_0[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I4_O)        0.124    40.334 r  SET/count_out_reg[30]_i_2/O
                         net (fo=78, routed)          0.755    41.089    SET/count_out_reg[30]_i_2_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124    41.213 r  SET/count_out_reg[0]_i_293/O
                         net (fo=2, routed)           0.688    41.901    SET/count_out_reg_reg[0]_23
    SLICE_X34Y21         LUT4 (Prop_lut4_I0_O)        0.124    42.025 r  SET/count_out_reg[0]_i_189/O
                         net (fo=1, routed)           0.000    42.025    RSET/count_out_reg_reg[14]_0[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.538 r  RSET/count_out_reg_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.538    RSET/count_out_reg_reg[0]_i_82_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.655 r  RSET/count_out_reg_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.655    SET/count_out_reg_reg[22]_0[0]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.772 r  SET/count_out_reg_reg[0]_i_6/CO[3]
                         net (fo=59, routed)          1.050    43.823    SET/count_out_reg_reg[0]_i_6_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.124    43.947 f  SET/count_out_reg[1]_i_1/O
                         net (fo=3, routed)           0.670    44.617    SET/count_out_reg[1]_i_1_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I5_O)        0.124    44.741 r  SET/count_out_reg[0]_i_198/O
                         net (fo=1, routed)           0.336    45.077    SET/count_out_reg[0]_i_198_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.603 r  SET/count_out_reg_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.603    SET/count_out_reg_reg[0]_i_98_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.717 r  SET/count_out_reg_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.717    SET/count_out_reg_reg[0]_i_33_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.831 r  SET/count_out_reg_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.831    SET/count_out_reg_reg[0]_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=187, routed)         1.292    47.237    SET/count_out_reg_reg[0]_0[0]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.124    47.361 r  SET/str_line_no_var[31]_i_51/O
                         net (fo=2, routed)           0.490    47.851    SET/count[1]
    SLICE_X34Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    48.371 r  SET/str_line_no_var_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.371    SET/str_line_no_var_reg[31]_i_20_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.488 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.488    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.605 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.605    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.722 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.722    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.839 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.839    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.956 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.956    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.073 r  SET/COUNT_OUT_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.073    SET/COUNT_OUT_reg[27]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.292 f  SET/COUNT_OUT_reg[31]_i_9/O[0]
                         net (fo=3, routed)           0.736    50.028    TEXT_INPUT/data1[28]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.295    50.323 r  TEXT_INPUT/str_line_no_var[31]_i_299/O
                         net (fo=1, routed)           0.000    50.323    TEXT_INPUT/str_line_no_var[31]_i_299_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    50.893 r  TEXT_INPUT/str_line_no_var_reg[31]_i_208/CO[2]
                         net (fo=364, routed)         1.241    52.134    TEXT_INPUT/str_line_no_var_reg[31]_0[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.313    52.447 r  TEXT_INPUT/string_line_no[2]_i_125/O
                         net (fo=19, routed)          0.865    53.312    TEXT_INPUT/string_line_no[2]_i_125_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    53.436 f  TEXT_INPUT/str_line_no_var[31]_i_554/O
                         net (fo=1, routed)           0.848    54.284    TEXT_INPUT/str_line_no_var[31]_i_554_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.124    54.408 r  TEXT_INPUT/str_line_no_var[31]_i_402/O
                         net (fo=1, routed)           0.579    54.987    TEXT_INPUT/str_line_no_var[31]_i_402_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I2_O)        0.124    55.111 f  TEXT_INPUT/str_line_no_var[31]_i_267/O
                         net (fo=2, routed)           0.739    55.850    TEXT_INPUT/str_line_no_var[31]_i_267_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.974 r  TEXT_INPUT/str_line_no_var[31]_i_293/O
                         net (fo=120, routed)         0.853    56.827    SET/string_line_no_reg[0]
    SLICE_X17Y26         LUT6 (Prop_lut6_I3_O)        0.124    56.951 r  SET/str_line_no_var[31]_i_508/O
                         net (fo=1, routed)           0.801    57.752    SET/str_line_no_var[31]_i_508_n_0
    SLICE_X16Y29         LUT3 (Prop_lut3_I0_O)        0.124    57.876 r  SET/str_line_no_var[31]_i_373/O
                         net (fo=1, routed)           0.000    57.876    SET/str_line_no_var[31]_i_373_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.409 r  SET/str_line_no_var_reg[31]_i_250/CO[3]
                         net (fo=1, routed)           0.000    58.409    SET/str_line_no_var_reg[31]_i_250_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.526 r  SET/str_line_no_var_reg[31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.526    SET/str_line_no_var_reg[31]_i_195_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.755 f  SET/str_line_no_var_reg[31]_i_136/CO[2]
                         net (fo=224, routed)         0.929    59.684    TEXT_INPUT/string_line_no_reg[0]_3[0]
    SLICE_X17Y33         LUT2 (Prop_lut2_I0_O)        0.310    59.994 f  TEXT_INPUT/str_line_no_var[31]_i_450/O
                         net (fo=3, routed)           0.161    60.155    TEXT_INPUT/str_line_no_var[31]_i_450_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I0_O)        0.124    60.279 r  TEXT_INPUT/str_line_no_var[31]_i_303/O
                         net (fo=7, routed)           0.477    60.756    TEXT_INPUT/str_line_no_var[31]_i_303_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I2_O)        0.124    60.880 r  TEXT_INPUT/str_line_no_var[31]_i_447/O
                         net (fo=1, routed)           0.875    61.755    TEXT_INPUT/str_line_no_var[31]_i_447_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.879 f  TEXT_INPUT/str_line_no_var[31]_i_301/O
                         net (fo=8, routed)           1.053    62.932    TEXT_INPUT/str_line_no_var[31]_i_301_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    63.056 f  TEXT_INPUT/str_line_no_var[31]_i_209/O
                         net (fo=70, routed)          0.449    63.505    TEXT_INPUT/str_line_no_var[31]_i_209_n_0
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.124    63.629 f  TEXT_INPUT/str_line_no_var[31]_i_139/O
                         net (fo=121, routed)         0.883    64.511    TEXT_INPUT/str_line_no_var[31]_i_139_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    64.635 f  TEXT_INPUT/COUNT_OUT[19]_i_76/O
                         net (fo=4, routed)           0.910    65.545    TEXT_INPUT/COUNT_OUT[19]_i_76_n_0
    SLICE_X17Y28         LUT3 (Prop_lut3_I2_O)        0.124    65.669 r  TEXT_INPUT/str_line_no_var[31]_i_324/O
                         net (fo=1, routed)           0.000    65.669    TEXT_INPUT/str_line_no_var[31]_i_324_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.219 r  TEXT_INPUT/str_line_no_var_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000    66.219    TEXT_INPUT/str_line_no_var_reg[31]_i_219_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.447 r  TEXT_INPUT/str_line_no_var_reg[31]_i_155/CO[2]
                         net (fo=103, routed)         1.281    67.728    TEXT_INPUT/str_line_no_var_reg[31]_i_155_n_1
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.313    68.041 r  TEXT_INPUT/COUNT_OUT[23]_i_208/O
                         net (fo=1, routed)           0.781    68.822    TEXT_INPUT/COUNT_OUT[23]_i_208_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124    68.946 f  TEXT_INPUT/COUNT_OUT[23]_i_143/O
                         net (fo=1, routed)           0.800    69.746    TEXT_INPUT/COUNT_OUT[23]_i_143_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    69.870 f  TEXT_INPUT/COUNT_OUT[23]_i_91/O
                         net (fo=2, routed)           0.806    70.676    TEXT_INPUT/COUNT_OUT[23]_i_91_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I3_O)        0.124    70.800 r  TEXT_INPUT/COUNT_OUT[23]_i_49/O
                         net (fo=58, routed)          1.098    71.898    TEXT_INPUT/COUNT_OUT[23]_i_49_n_0
    SLICE_X19Y22         LUT5 (Prop_lut5_I2_O)        0.152    72.050 f  TEXT_INPUT/COUNT_OUT[7]_i_42/O
                         net (fo=4, routed)           1.200    73.250    TEXT_INPUT/COUNT_OUT[7]_i_42_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I0_O)        0.332    73.582 r  TEXT_INPUT/str_line_no_var[31]_i_317/O
                         net (fo=1, routed)           0.000    73.582    TEXT_INPUT/str_line_no_var[31]_i_317_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.980 r  TEXT_INPUT/str_line_no_var_reg[31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    73.980    TEXT_INPUT/str_line_no_var_reg[31]_i_214_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.094 r  TEXT_INPUT/str_line_no_var_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    74.094    TEXT_INPUT/str_line_no_var_reg[31]_i_144_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.322 r  TEXT_INPUT/str_line_no_var_reg[31]_i_87/CO[2]
                         net (fo=205, routed)         0.967    75.289    TEXT_INPUT/str_line_no_var_reg[31]_i_87_n_1
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    75.602 r  TEXT_INPUT/COUNT_OUT[3]_i_99/O
                         net (fo=9, routed)           0.872    76.474    TEXT_INPUT/COUNT_OUT[3]_i_99_n_0
    SLICE_X23Y16         LUT5 (Prop_lut5_I4_O)        0.150    76.624 r  TEXT_INPUT/COUNT_OUT[3]_i_173/O
                         net (fo=2, routed)           0.875    77.499    TEXT_INPUT/COUNT_OUT[3]_i_173_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I4_O)        0.326    77.825 f  TEXT_INPUT/COUNT_OUT[31]_i_212/O
                         net (fo=1, routed)           0.689    78.514    TEXT_INPUT/COUNT_OUT[31]_i_212_n_0
    SLICE_X23Y16         LUT6 (Prop_lut6_I5_O)        0.124    78.638 r  TEXT_INPUT/COUNT_OUT[31]_i_105/O
                         net (fo=4, routed)           1.197    79.835    TEXT_INPUT/COUNT_OUT[31]_i_105_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    79.959 r  TEXT_INPUT/str_line_no_var[31]_i_134/O
                         net (fo=31, routed)          0.767    80.726    TEXT_INPUT/str_line_no_var[31]_i_134_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.124    80.850 r  TEXT_INPUT/str_line_no_var[31]_i_129/O
                         net (fo=30, routed)          0.781    81.631    TEXT_INPUT/str_line_no_var[31]_i_129_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    81.755 f  TEXT_INPUT/string_line_no[4]_i_26/O
                         net (fo=2, routed)           0.991    82.746    TEXT_INPUT/string_line_no[4]_i_26_n_0
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124    82.870 r  TEXT_INPUT/string_line_no[4]_i_41/O
                         net (fo=1, routed)           0.000    82.870    TEXT_INPUT/string_line_no[4]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.420 r  TEXT_INPUT/string_line_no_reg[4]_i_23/CO[3]
                         net (fo=1, routed)           0.009    83.429    TEXT_INPUT/string_line_no_reg[4]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.543 r  TEXT_INPUT/string_line_no_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.543    TEXT_INPUT/string_line_no_reg[8]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.657 r  TEXT_INPUT/string_line_no_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.657    TEXT_INPUT/string_line_no_reg[12]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.771 r  TEXT_INPUT/string_line_no_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.771    TEXT_INPUT/string_line_no_reg[16]_i_23_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.885 r  TEXT_INPUT/string_line_no_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.885    TEXT_INPUT/string_line_no_reg[20]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.124 f  TEXT_INPUT/str_line_no_var_reg[31]_i_104/O[2]
                         net (fo=2, routed)           1.094    85.218    TEXT_INPUT/str_line_no_var_reg[31]_i_104_n_5
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.302    85.520 r  TEXT_INPUT/COUNT_OUT[31]_i_85/O
                         net (fo=1, routed)           0.000    85.520    TEXT_INPUT/COUNT_OUT[31]_i_85_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.070 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_34/CO[3]
                         net (fo=23, routed)          1.253    87.324    TEXT_INPUT/COUNT_OUT_reg[31]_i_34_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.448 r  TEXT_INPUT/string_line_no[2]_i_7/O
                         net (fo=1, routed)           0.000    87.448    TEXT_INPUT/string_line_no[2]_i_7_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    87.980 r  TEXT_INPUT/string_line_no_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.980    TEXT_INPUT/string_line_no_reg[2]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.293 f  TEXT_INPUT/string_line_no_reg[4]_i_2/O[3]
                         net (fo=3, routed)           1.000    89.293    TEXT_INPUT/string_line_no_reg[4]_i_2_n_4
    SLICE_X42Y15         LUT3 (Prop_lut3_I2_O)        0.306    89.599 r  TEXT_INPUT/COUNT_OUT[15]_i_53/O
                         net (fo=1, routed)           0.000    89.599    TEXT_INPUT/COUNT_OUT[15]_i_53_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    89.979 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.979    TEXT_INPUT/COUNT_OUT_reg[15]_i_35_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.302 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_36/O[1]
                         net (fo=3, routed)           0.662    90.964    TEXT_INPUT/COUNT_OUT3[10]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.306    91.270 r  TEXT_INPUT/COUNT_OUT[15]_i_38/O
                         net (fo=1, routed)           0.000    91.270    TEXT_INPUT/COUNT_OUT[15]_i_38_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.803 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    TEXT_INPUT/COUNT_OUT_reg[15]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.920 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.920    TEXT_INPUT/COUNT_OUT_reg[19]_i_18_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.159 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_19/O[2]
                         net (fo=1, routed)           0.725    92.885    TEXT_INPUT/COUNT_OUT2[20]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.301    93.186 r  TEXT_INPUT/COUNT_OUT[23]_i_9/O
                         net (fo=1, routed)           0.000    93.186    TEXT_INPUT/COUNT_OUT[23]_i_9_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.718 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.718    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.832 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.832    TEXT_INPUT/COUNT_OUT_reg[27]_i_1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    94.071 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    94.071    TEXT_INPUT/COUNT_OUT_reg[31]_i_1_n_5
    SLICE_X37Y20         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.567    12.762    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[30]/C
                         clock pessimism              0.372    13.134    
                         clock uncertainty           -0.035    13.099    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.062    13.161    TEXT_INPUT/COUNT_OUT_reg[30]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                         -94.071    
  -------------------------------------------------------------------
                         slack                                -80.910    

Slack (VIOLATED) :        -80.894ns  (required time - arrival time)
  Source:                 BYTE/count_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        88.851ns  (logic 32.126ns (36.157%)  route 56.725ns (63.843%))
  Logic Levels:           149  (CARRY4=91 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=27)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 12.762 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.752     5.204    BYTE/CLK_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  BYTE/count_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  BYTE/count_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.852     6.512    TEXT_INPUT/count_out_reg_reg[31]_0[1]
    SLICE_X36Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.636 r  TEXT_INPUT/count_out_reg[0]_i_362/O
                         net (fo=1, routed)           0.000     6.636    BYTE/S[0]
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  BYTE/count_out_reg_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000     7.168    BYTE/count_out_reg_reg[0]_i_270_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  BYTE/count_out_reg_reg[0]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.282    BYTE/count_out_reg_reg[0]_i_172_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  BYTE/count_out_reg_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.396    BYTE/count_out_reg_reg[0]_i_73_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  BYTE/count_out_reg_reg[0]_i_23/CO[3]
                         net (fo=86, routed)          1.284     8.794    BYTE/count_out_reg_reg[0]_i_23_n_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.918 r  BYTE/count_out_reg[0]_i_353/O
                         net (fo=1, routed)           0.000     8.918    BYTE/count_out_reg[0]_i_353_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.468 r  BYTE/count_out_reg_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.468    BYTE/count_out_reg_reg[0]_i_265_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  BYTE/count_out_reg_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.582    BYTE/count_out_reg_reg[0]_i_167_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  BYTE/count_out_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.696    BYTE/count_out_reg_reg[0]_i_67_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  BYTE/count_out_reg_reg[0]_i_22/CO[3]
                         net (fo=68, routed)          1.770    11.580    BYTE/count_out_reg_reg[0]_i_22_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.732 r  BYTE/count_out_reg[21]_i_2/O
                         net (fo=8, routed)           0.628    12.359    SET/COUNT_OUT_reg[21]
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.326    12.685 r  SET/count_out_reg[30]_i_16/O
                         net (fo=1, routed)           0.465    13.150    SET/count_out_reg[30]_i_16_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.548 r  SET/count_out_reg_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.548    SET/count_out_reg_reg[30]_i_5_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  SET/count_out_reg_reg[30]_i_4/CO[3]
                         net (fo=128, routed)         1.139    14.802    BYTE/count_out_reg_reg[31]_6[0]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  BYTE/count_out_reg[0]_i_5/O
                         net (fo=26, routed)          0.803    15.729    BYTE/count_out_reg_reg[0]_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    15.853 r  BYTE/count_out_reg[0]_i_373/O
                         net (fo=1, routed)           0.000    15.853    SET/count_out_reg_reg[0]_32[0]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.385 r  SET/count_out_reg_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.385    SET/count_out_reg_reg[0]_i_299_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.499 r  SET/count_out_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    16.499    SET/count_out_reg_reg[0]_i_212_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.613 r  SET/count_out_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    16.613    SET/count_out_reg_reg[0]_i_110_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.727 r  SET/count_out_reg_reg[0]_i_43/CO[3]
                         net (fo=111, routed)         1.281    18.008    SET/count_out_reg_reg[1]_0[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.132 r  SET/count_out_reg[0]_i_382/O
                         net (fo=1, routed)           0.000    18.132    SET/count_out_reg[0]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.665 r  SET/count_out_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.665    SET/count_out_reg_reg[0]_i_311_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  SET/count_out_reg_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.009    18.791    SET/count_out_reg_reg[0]_i_225_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.908 r  SET/count_out_reg_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    18.908    SET/count_out_reg_reg[0]_i_122_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.025 r  SET/count_out_reg_reg[0]_i_45/CO[3]
                         net (fo=93, routed)          1.373    20.398    BYTE/count_out_reg_reg[30]_8[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    20.522 r  BYTE/count_out_reg[0]_i_378/O
                         net (fo=1, routed)           0.000    20.522    SET/count_out_reg_reg[0]_35[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.054 r  SET/count_out_reg_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    21.054    SET/count_out_reg_reg[0]_i_304_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.168 r  SET/count_out_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    21.168    SET/count_out_reg_reg[0]_i_217_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.282 r  SET/count_out_reg_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.282    SET/count_out_reg_reg[0]_i_116_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.396 r  SET/count_out_reg_reg[0]_i_44/CO[3]
                         net (fo=75, routed)          1.320    22.717    SET/count_out_reg_reg[0]_i_44_n_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124    22.841 r  SET/count_out_reg[0]_i_388/O
                         net (fo=1, routed)           0.000    22.841    SET/count_out_reg[0]_i_388_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.373 r  SET/count_out_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    23.373    SET/count_out_reg_reg[0]_i_316_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  SET/count_out_reg_reg[0]_i_230/CO[3]
                         net (fo=1, routed)           0.009    23.496    SET/count_out_reg_reg[0]_i_230_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.610 r  SET/count_out_reg_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    23.610    SET/count_out_reg_reg[0]_i_128_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.724 f  SET/count_out_reg_reg[0]_i_46/CO[3]
                         net (fo=83, routed)          1.284    25.007    SET/count_out_reg_reg[0]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.131 r  SET/count_out_reg[0]_i_389/O
                         net (fo=1, routed)           0.190    25.321    SET/count_out_reg[0]_i_389_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.847 r  SET/count_out_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.009    25.856    SET/count_out_reg_reg[0]_i_321_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  SET/count_out_reg_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    25.970    SET/count_out_reg_reg[0]_i_236_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.084 r  SET/count_out_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.084    SET/count_out_reg_reg[0]_i_134_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.198 r  SET/count_out_reg_reg[0]_i_47/CO[3]
                         net (fo=65, routed)          0.732    26.931    SET/count_out_reg_reg[0]_i_47_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124    27.055 r  SET/count_out_reg[0]_i_166/O
                         net (fo=4, routed)           0.837    27.891    SET/count_out_reg[0]_i_166_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124    28.015 r  SET/count_out_reg[0]_i_398/O
                         net (fo=1, routed)           0.000    28.015    SET/count_out_reg[0]_i_398_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.528 r  SET/count_out_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    28.528    SET/count_out_reg_reg[0]_i_326_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.645 r  SET/count_out_reg_reg[0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    28.645    SET/count_out_reg_reg[0]_i_241_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.762 r  SET/count_out_reg_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    28.762    SET/count_out_reg_reg[0]_i_140_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.879 f  SET/count_out_reg_reg[0]_i_48/CO[3]
                         net (fo=50, routed)          0.978    29.857    SET/count_out_reg_reg[0]_i_48_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124    29.981 f  SET/count_out_reg[0]_i_151/O
                         net (fo=3, routed)           0.191    30.172    SET/count_out_reg[0]_i_151_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124    30.296 r  SET/count_out_reg[0]_i_345/O
                         net (fo=1, routed)           0.565    30.861    SET/count_out_reg[0]_i_345_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.387 r  SET/count_out_reg_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.387    SET/count_out_reg_reg[0]_i_260_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  SET/count_out_reg_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.501    SET/count_out_reg_reg[0]_i_161_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  SET/count_out_reg_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.615    SET/count_out_reg_reg[0]_i_61_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.729 f  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=49, routed)          0.972    32.701    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    32.825 r  SET/count_out_reg[0]_i_331/O
                         net (fo=1, routed)           0.537    33.362    SET/count_out_reg[0]_i_331_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.888 r  SET/count_out_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    33.888    SET/count_out_reg_reg[0]_i_246_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  SET/count_out_reg_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.002    SET/count_out_reg_reg[0]_i_146_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  SET/count_out_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.116    SET/count_out_reg_reg[0]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  SET/count_out_reg_reg[0]_i_19/CO[3]
                         net (fo=31, routed)          1.367    35.596    SET/count_out_reg_reg[0]_i_19_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    35.720 r  SET/count_out_reg[0]_i_344/O
                         net (fo=1, routed)           0.000    35.720    SET/count_out_reg[0]_i_344_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.233 r  SET/count_out_reg_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.233    SET/count_out_reg_reg[0]_i_255_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.350 r  SET/count_out_reg_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.350    SET/count_out_reg_reg[0]_i_156_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.467 r  SET/count_out_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    36.467    SET/count_out_reg_reg[0]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.584 f  SET/count_out_reg_reg[0]_i_20/CO[3]
                         net (fo=13, routed)          0.963    37.547    SET/count_out_reg_reg[0]_i_20_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.124    37.671 r  SET/count_out_reg[0]_i_203/O
                         net (fo=1, routed)           0.472    38.144    SET/count_out_reg[0]_i_203_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.694 r  SET/count_out_reg_reg[0]_i_103/CO[3]
                         net (fo=1, routed)           0.000    38.694    SET/count_out_reg_reg[0]_i_103_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  SET/count_out_reg_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.811    SET/count_out_reg_reg[0]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.928 r  SET/count_out_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.928    SET/count_out_reg_reg[0]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.045 f  SET/count_out_reg_reg[0]_i_3/CO[3]
                         net (fo=15, routed)          1.166    40.210    SET/count_out_reg_reg[31]_0[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I4_O)        0.124    40.334 r  SET/count_out_reg[30]_i_2/O
                         net (fo=78, routed)          0.755    41.089    SET/count_out_reg[30]_i_2_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124    41.213 r  SET/count_out_reg[0]_i_293/O
                         net (fo=2, routed)           0.688    41.901    SET/count_out_reg_reg[0]_23
    SLICE_X34Y21         LUT4 (Prop_lut4_I0_O)        0.124    42.025 r  SET/count_out_reg[0]_i_189/O
                         net (fo=1, routed)           0.000    42.025    RSET/count_out_reg_reg[14]_0[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.538 r  RSET/count_out_reg_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.538    RSET/count_out_reg_reg[0]_i_82_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.655 r  RSET/count_out_reg_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.655    SET/count_out_reg_reg[22]_0[0]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.772 r  SET/count_out_reg_reg[0]_i_6/CO[3]
                         net (fo=59, routed)          1.050    43.823    SET/count_out_reg_reg[0]_i_6_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.124    43.947 f  SET/count_out_reg[1]_i_1/O
                         net (fo=3, routed)           0.670    44.617    SET/count_out_reg[1]_i_1_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I5_O)        0.124    44.741 r  SET/count_out_reg[0]_i_198/O
                         net (fo=1, routed)           0.336    45.077    SET/count_out_reg[0]_i_198_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.603 r  SET/count_out_reg_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.603    SET/count_out_reg_reg[0]_i_98_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.717 r  SET/count_out_reg_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.717    SET/count_out_reg_reg[0]_i_33_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.831 r  SET/count_out_reg_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.831    SET/count_out_reg_reg[0]_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=187, routed)         1.292    47.237    SET/count_out_reg_reg[0]_0[0]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.124    47.361 r  SET/str_line_no_var[31]_i_51/O
                         net (fo=2, routed)           0.490    47.851    SET/count[1]
    SLICE_X34Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    48.371 r  SET/str_line_no_var_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.371    SET/str_line_no_var_reg[31]_i_20_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.488 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.488    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.605 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.605    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.722 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.722    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.839 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.839    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.956 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.956    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.073 r  SET/COUNT_OUT_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.073    SET/COUNT_OUT_reg[27]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.292 f  SET/COUNT_OUT_reg[31]_i_9/O[0]
                         net (fo=3, routed)           0.736    50.028    TEXT_INPUT/data1[28]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.295    50.323 r  TEXT_INPUT/str_line_no_var[31]_i_299/O
                         net (fo=1, routed)           0.000    50.323    TEXT_INPUT/str_line_no_var[31]_i_299_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    50.893 r  TEXT_INPUT/str_line_no_var_reg[31]_i_208/CO[2]
                         net (fo=364, routed)         1.241    52.134    TEXT_INPUT/str_line_no_var_reg[31]_0[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.313    52.447 r  TEXT_INPUT/string_line_no[2]_i_125/O
                         net (fo=19, routed)          0.865    53.312    TEXT_INPUT/string_line_no[2]_i_125_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    53.436 f  TEXT_INPUT/str_line_no_var[31]_i_554/O
                         net (fo=1, routed)           0.848    54.284    TEXT_INPUT/str_line_no_var[31]_i_554_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.124    54.408 r  TEXT_INPUT/str_line_no_var[31]_i_402/O
                         net (fo=1, routed)           0.579    54.987    TEXT_INPUT/str_line_no_var[31]_i_402_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I2_O)        0.124    55.111 f  TEXT_INPUT/str_line_no_var[31]_i_267/O
                         net (fo=2, routed)           0.739    55.850    TEXT_INPUT/str_line_no_var[31]_i_267_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.974 r  TEXT_INPUT/str_line_no_var[31]_i_293/O
                         net (fo=120, routed)         0.853    56.827    SET/string_line_no_reg[0]
    SLICE_X17Y26         LUT6 (Prop_lut6_I3_O)        0.124    56.951 r  SET/str_line_no_var[31]_i_508/O
                         net (fo=1, routed)           0.801    57.752    SET/str_line_no_var[31]_i_508_n_0
    SLICE_X16Y29         LUT3 (Prop_lut3_I0_O)        0.124    57.876 r  SET/str_line_no_var[31]_i_373/O
                         net (fo=1, routed)           0.000    57.876    SET/str_line_no_var[31]_i_373_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.409 r  SET/str_line_no_var_reg[31]_i_250/CO[3]
                         net (fo=1, routed)           0.000    58.409    SET/str_line_no_var_reg[31]_i_250_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.526 r  SET/str_line_no_var_reg[31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.526    SET/str_line_no_var_reg[31]_i_195_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.755 f  SET/str_line_no_var_reg[31]_i_136/CO[2]
                         net (fo=224, routed)         0.929    59.684    TEXT_INPUT/string_line_no_reg[0]_3[0]
    SLICE_X17Y33         LUT2 (Prop_lut2_I0_O)        0.310    59.994 f  TEXT_INPUT/str_line_no_var[31]_i_450/O
                         net (fo=3, routed)           0.161    60.155    TEXT_INPUT/str_line_no_var[31]_i_450_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I0_O)        0.124    60.279 r  TEXT_INPUT/str_line_no_var[31]_i_303/O
                         net (fo=7, routed)           0.477    60.756    TEXT_INPUT/str_line_no_var[31]_i_303_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I2_O)        0.124    60.880 r  TEXT_INPUT/str_line_no_var[31]_i_447/O
                         net (fo=1, routed)           0.875    61.755    TEXT_INPUT/str_line_no_var[31]_i_447_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.879 f  TEXT_INPUT/str_line_no_var[31]_i_301/O
                         net (fo=8, routed)           1.053    62.932    TEXT_INPUT/str_line_no_var[31]_i_301_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    63.056 f  TEXT_INPUT/str_line_no_var[31]_i_209/O
                         net (fo=70, routed)          0.449    63.505    TEXT_INPUT/str_line_no_var[31]_i_209_n_0
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.124    63.629 f  TEXT_INPUT/str_line_no_var[31]_i_139/O
                         net (fo=121, routed)         0.883    64.511    TEXT_INPUT/str_line_no_var[31]_i_139_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    64.635 f  TEXT_INPUT/COUNT_OUT[19]_i_76/O
                         net (fo=4, routed)           0.910    65.545    TEXT_INPUT/COUNT_OUT[19]_i_76_n_0
    SLICE_X17Y28         LUT3 (Prop_lut3_I2_O)        0.124    65.669 r  TEXT_INPUT/str_line_no_var[31]_i_324/O
                         net (fo=1, routed)           0.000    65.669    TEXT_INPUT/str_line_no_var[31]_i_324_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.219 r  TEXT_INPUT/str_line_no_var_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000    66.219    TEXT_INPUT/str_line_no_var_reg[31]_i_219_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.447 r  TEXT_INPUT/str_line_no_var_reg[31]_i_155/CO[2]
                         net (fo=103, routed)         1.281    67.728    TEXT_INPUT/str_line_no_var_reg[31]_i_155_n_1
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.313    68.041 r  TEXT_INPUT/COUNT_OUT[23]_i_208/O
                         net (fo=1, routed)           0.781    68.822    TEXT_INPUT/COUNT_OUT[23]_i_208_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124    68.946 f  TEXT_INPUT/COUNT_OUT[23]_i_143/O
                         net (fo=1, routed)           0.800    69.746    TEXT_INPUT/COUNT_OUT[23]_i_143_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    69.870 f  TEXT_INPUT/COUNT_OUT[23]_i_91/O
                         net (fo=2, routed)           0.806    70.676    TEXT_INPUT/COUNT_OUT[23]_i_91_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I3_O)        0.124    70.800 r  TEXT_INPUT/COUNT_OUT[23]_i_49/O
                         net (fo=58, routed)          1.098    71.898    TEXT_INPUT/COUNT_OUT[23]_i_49_n_0
    SLICE_X19Y22         LUT5 (Prop_lut5_I2_O)        0.152    72.050 f  TEXT_INPUT/COUNT_OUT[7]_i_42/O
                         net (fo=4, routed)           1.200    73.250    TEXT_INPUT/COUNT_OUT[7]_i_42_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I0_O)        0.332    73.582 r  TEXT_INPUT/str_line_no_var[31]_i_317/O
                         net (fo=1, routed)           0.000    73.582    TEXT_INPUT/str_line_no_var[31]_i_317_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.980 r  TEXT_INPUT/str_line_no_var_reg[31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    73.980    TEXT_INPUT/str_line_no_var_reg[31]_i_214_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.094 r  TEXT_INPUT/str_line_no_var_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    74.094    TEXT_INPUT/str_line_no_var_reg[31]_i_144_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.322 r  TEXT_INPUT/str_line_no_var_reg[31]_i_87/CO[2]
                         net (fo=205, routed)         0.967    75.289    TEXT_INPUT/str_line_no_var_reg[31]_i_87_n_1
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    75.602 r  TEXT_INPUT/COUNT_OUT[3]_i_99/O
                         net (fo=9, routed)           0.872    76.474    TEXT_INPUT/COUNT_OUT[3]_i_99_n_0
    SLICE_X23Y16         LUT5 (Prop_lut5_I4_O)        0.150    76.624 r  TEXT_INPUT/COUNT_OUT[3]_i_173/O
                         net (fo=2, routed)           0.875    77.499    TEXT_INPUT/COUNT_OUT[3]_i_173_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I4_O)        0.326    77.825 f  TEXT_INPUT/COUNT_OUT[31]_i_212/O
                         net (fo=1, routed)           0.689    78.514    TEXT_INPUT/COUNT_OUT[31]_i_212_n_0
    SLICE_X23Y16         LUT6 (Prop_lut6_I5_O)        0.124    78.638 r  TEXT_INPUT/COUNT_OUT[31]_i_105/O
                         net (fo=4, routed)           1.197    79.835    TEXT_INPUT/COUNT_OUT[31]_i_105_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    79.959 r  TEXT_INPUT/str_line_no_var[31]_i_134/O
                         net (fo=31, routed)          0.767    80.726    TEXT_INPUT/str_line_no_var[31]_i_134_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.124    80.850 r  TEXT_INPUT/str_line_no_var[31]_i_129/O
                         net (fo=30, routed)          0.781    81.631    TEXT_INPUT/str_line_no_var[31]_i_129_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    81.755 f  TEXT_INPUT/string_line_no[4]_i_26/O
                         net (fo=2, routed)           0.991    82.746    TEXT_INPUT/string_line_no[4]_i_26_n_0
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124    82.870 r  TEXT_INPUT/string_line_no[4]_i_41/O
                         net (fo=1, routed)           0.000    82.870    TEXT_INPUT/string_line_no[4]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.420 r  TEXT_INPUT/string_line_no_reg[4]_i_23/CO[3]
                         net (fo=1, routed)           0.009    83.429    TEXT_INPUT/string_line_no_reg[4]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.543 r  TEXT_INPUT/string_line_no_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.543    TEXT_INPUT/string_line_no_reg[8]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.657 r  TEXT_INPUT/string_line_no_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.657    TEXT_INPUT/string_line_no_reg[12]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.771 r  TEXT_INPUT/string_line_no_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.771    TEXT_INPUT/string_line_no_reg[16]_i_23_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.885 r  TEXT_INPUT/string_line_no_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.885    TEXT_INPUT/string_line_no_reg[20]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.124 f  TEXT_INPUT/str_line_no_var_reg[31]_i_104/O[2]
                         net (fo=2, routed)           1.094    85.218    TEXT_INPUT/str_line_no_var_reg[31]_i_104_n_5
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.302    85.520 r  TEXT_INPUT/COUNT_OUT[31]_i_85/O
                         net (fo=1, routed)           0.000    85.520    TEXT_INPUT/COUNT_OUT[31]_i_85_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.070 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_34/CO[3]
                         net (fo=23, routed)          1.253    87.324    TEXT_INPUT/COUNT_OUT_reg[31]_i_34_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.448 r  TEXT_INPUT/string_line_no[2]_i_7/O
                         net (fo=1, routed)           0.000    87.448    TEXT_INPUT/string_line_no[2]_i_7_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    87.980 r  TEXT_INPUT/string_line_no_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.980    TEXT_INPUT/string_line_no_reg[2]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.293 f  TEXT_INPUT/string_line_no_reg[4]_i_2/O[3]
                         net (fo=3, routed)           1.000    89.293    TEXT_INPUT/string_line_no_reg[4]_i_2_n_4
    SLICE_X42Y15         LUT3 (Prop_lut3_I2_O)        0.306    89.599 r  TEXT_INPUT/COUNT_OUT[15]_i_53/O
                         net (fo=1, routed)           0.000    89.599    TEXT_INPUT/COUNT_OUT[15]_i_53_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    89.979 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.979    TEXT_INPUT/COUNT_OUT_reg[15]_i_35_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.302 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_36/O[1]
                         net (fo=3, routed)           0.662    90.964    TEXT_INPUT/COUNT_OUT3[10]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.306    91.270 r  TEXT_INPUT/COUNT_OUT[15]_i_38/O
                         net (fo=1, routed)           0.000    91.270    TEXT_INPUT/COUNT_OUT[15]_i_38_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.803 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    TEXT_INPUT/COUNT_OUT_reg[15]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.920 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.920    TEXT_INPUT/COUNT_OUT_reg[19]_i_18_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.159 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_19/O[2]
                         net (fo=1, routed)           0.725    92.885    TEXT_INPUT/COUNT_OUT2[20]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.301    93.186 r  TEXT_INPUT/COUNT_OUT[23]_i_9/O
                         net (fo=1, routed)           0.000    93.186    TEXT_INPUT/COUNT_OUT[23]_i_9_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.718 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.718    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.832 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.832    TEXT_INPUT/COUNT_OUT_reg[27]_i_1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    94.055 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    94.055    TEXT_INPUT/COUNT_OUT_reg[31]_i_1_n_7
    SLICE_X37Y20         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.567    12.762    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[28]/C
                         clock pessimism              0.372    13.134    
                         clock uncertainty           -0.035    13.099    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.062    13.161    TEXT_INPUT/COUNT_OUT_reg[28]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                         -94.055    
  -------------------------------------------------------------------
                         slack                                -80.894    

Slack (VIOLATED) :        -80.891ns  (required time - arrival time)
  Source:                 BYTE/count_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        88.848ns  (logic 32.123ns (36.155%)  route 56.725ns (63.845%))
  Logic Levels:           148  (CARRY4=90 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=27)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 12.762 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.752     5.204    BYTE/CLK_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  BYTE/count_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  BYTE/count_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.852     6.512    TEXT_INPUT/count_out_reg_reg[31]_0[1]
    SLICE_X36Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.636 r  TEXT_INPUT/count_out_reg[0]_i_362/O
                         net (fo=1, routed)           0.000     6.636    BYTE/S[0]
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  BYTE/count_out_reg_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000     7.168    BYTE/count_out_reg_reg[0]_i_270_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  BYTE/count_out_reg_reg[0]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.282    BYTE/count_out_reg_reg[0]_i_172_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  BYTE/count_out_reg_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.396    BYTE/count_out_reg_reg[0]_i_73_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  BYTE/count_out_reg_reg[0]_i_23/CO[3]
                         net (fo=86, routed)          1.284     8.794    BYTE/count_out_reg_reg[0]_i_23_n_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.918 r  BYTE/count_out_reg[0]_i_353/O
                         net (fo=1, routed)           0.000     8.918    BYTE/count_out_reg[0]_i_353_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.468 r  BYTE/count_out_reg_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.468    BYTE/count_out_reg_reg[0]_i_265_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  BYTE/count_out_reg_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.582    BYTE/count_out_reg_reg[0]_i_167_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  BYTE/count_out_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.696    BYTE/count_out_reg_reg[0]_i_67_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  BYTE/count_out_reg_reg[0]_i_22/CO[3]
                         net (fo=68, routed)          1.770    11.580    BYTE/count_out_reg_reg[0]_i_22_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.732 r  BYTE/count_out_reg[21]_i_2/O
                         net (fo=8, routed)           0.628    12.359    SET/COUNT_OUT_reg[21]
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.326    12.685 r  SET/count_out_reg[30]_i_16/O
                         net (fo=1, routed)           0.465    13.150    SET/count_out_reg[30]_i_16_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.548 r  SET/count_out_reg_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.548    SET/count_out_reg_reg[30]_i_5_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  SET/count_out_reg_reg[30]_i_4/CO[3]
                         net (fo=128, routed)         1.139    14.802    BYTE/count_out_reg_reg[31]_6[0]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  BYTE/count_out_reg[0]_i_5/O
                         net (fo=26, routed)          0.803    15.729    BYTE/count_out_reg_reg[0]_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    15.853 r  BYTE/count_out_reg[0]_i_373/O
                         net (fo=1, routed)           0.000    15.853    SET/count_out_reg_reg[0]_32[0]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.385 r  SET/count_out_reg_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.385    SET/count_out_reg_reg[0]_i_299_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.499 r  SET/count_out_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    16.499    SET/count_out_reg_reg[0]_i_212_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.613 r  SET/count_out_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    16.613    SET/count_out_reg_reg[0]_i_110_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.727 r  SET/count_out_reg_reg[0]_i_43/CO[3]
                         net (fo=111, routed)         1.281    18.008    SET/count_out_reg_reg[1]_0[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.132 r  SET/count_out_reg[0]_i_382/O
                         net (fo=1, routed)           0.000    18.132    SET/count_out_reg[0]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.665 r  SET/count_out_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.665    SET/count_out_reg_reg[0]_i_311_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  SET/count_out_reg_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.009    18.791    SET/count_out_reg_reg[0]_i_225_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.908 r  SET/count_out_reg_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    18.908    SET/count_out_reg_reg[0]_i_122_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.025 r  SET/count_out_reg_reg[0]_i_45/CO[3]
                         net (fo=93, routed)          1.373    20.398    BYTE/count_out_reg_reg[30]_8[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    20.522 r  BYTE/count_out_reg[0]_i_378/O
                         net (fo=1, routed)           0.000    20.522    SET/count_out_reg_reg[0]_35[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.054 r  SET/count_out_reg_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    21.054    SET/count_out_reg_reg[0]_i_304_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.168 r  SET/count_out_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    21.168    SET/count_out_reg_reg[0]_i_217_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.282 r  SET/count_out_reg_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.282    SET/count_out_reg_reg[0]_i_116_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.396 r  SET/count_out_reg_reg[0]_i_44/CO[3]
                         net (fo=75, routed)          1.320    22.717    SET/count_out_reg_reg[0]_i_44_n_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124    22.841 r  SET/count_out_reg[0]_i_388/O
                         net (fo=1, routed)           0.000    22.841    SET/count_out_reg[0]_i_388_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.373 r  SET/count_out_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    23.373    SET/count_out_reg_reg[0]_i_316_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  SET/count_out_reg_reg[0]_i_230/CO[3]
                         net (fo=1, routed)           0.009    23.496    SET/count_out_reg_reg[0]_i_230_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.610 r  SET/count_out_reg_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    23.610    SET/count_out_reg_reg[0]_i_128_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.724 f  SET/count_out_reg_reg[0]_i_46/CO[3]
                         net (fo=83, routed)          1.284    25.007    SET/count_out_reg_reg[0]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.131 r  SET/count_out_reg[0]_i_389/O
                         net (fo=1, routed)           0.190    25.321    SET/count_out_reg[0]_i_389_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.847 r  SET/count_out_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.009    25.856    SET/count_out_reg_reg[0]_i_321_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  SET/count_out_reg_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    25.970    SET/count_out_reg_reg[0]_i_236_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.084 r  SET/count_out_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.084    SET/count_out_reg_reg[0]_i_134_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.198 r  SET/count_out_reg_reg[0]_i_47/CO[3]
                         net (fo=65, routed)          0.732    26.931    SET/count_out_reg_reg[0]_i_47_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124    27.055 r  SET/count_out_reg[0]_i_166/O
                         net (fo=4, routed)           0.837    27.891    SET/count_out_reg[0]_i_166_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124    28.015 r  SET/count_out_reg[0]_i_398/O
                         net (fo=1, routed)           0.000    28.015    SET/count_out_reg[0]_i_398_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.528 r  SET/count_out_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    28.528    SET/count_out_reg_reg[0]_i_326_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.645 r  SET/count_out_reg_reg[0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    28.645    SET/count_out_reg_reg[0]_i_241_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.762 r  SET/count_out_reg_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    28.762    SET/count_out_reg_reg[0]_i_140_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.879 f  SET/count_out_reg_reg[0]_i_48/CO[3]
                         net (fo=50, routed)          0.978    29.857    SET/count_out_reg_reg[0]_i_48_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124    29.981 f  SET/count_out_reg[0]_i_151/O
                         net (fo=3, routed)           0.191    30.172    SET/count_out_reg[0]_i_151_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124    30.296 r  SET/count_out_reg[0]_i_345/O
                         net (fo=1, routed)           0.565    30.861    SET/count_out_reg[0]_i_345_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.387 r  SET/count_out_reg_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.387    SET/count_out_reg_reg[0]_i_260_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  SET/count_out_reg_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.501    SET/count_out_reg_reg[0]_i_161_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  SET/count_out_reg_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.615    SET/count_out_reg_reg[0]_i_61_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.729 f  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=49, routed)          0.972    32.701    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    32.825 r  SET/count_out_reg[0]_i_331/O
                         net (fo=1, routed)           0.537    33.362    SET/count_out_reg[0]_i_331_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.888 r  SET/count_out_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    33.888    SET/count_out_reg_reg[0]_i_246_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  SET/count_out_reg_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.002    SET/count_out_reg_reg[0]_i_146_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  SET/count_out_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.116    SET/count_out_reg_reg[0]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  SET/count_out_reg_reg[0]_i_19/CO[3]
                         net (fo=31, routed)          1.367    35.596    SET/count_out_reg_reg[0]_i_19_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    35.720 r  SET/count_out_reg[0]_i_344/O
                         net (fo=1, routed)           0.000    35.720    SET/count_out_reg[0]_i_344_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.233 r  SET/count_out_reg_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.233    SET/count_out_reg_reg[0]_i_255_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.350 r  SET/count_out_reg_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.350    SET/count_out_reg_reg[0]_i_156_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.467 r  SET/count_out_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    36.467    SET/count_out_reg_reg[0]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.584 f  SET/count_out_reg_reg[0]_i_20/CO[3]
                         net (fo=13, routed)          0.963    37.547    SET/count_out_reg_reg[0]_i_20_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.124    37.671 r  SET/count_out_reg[0]_i_203/O
                         net (fo=1, routed)           0.472    38.144    SET/count_out_reg[0]_i_203_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.694 r  SET/count_out_reg_reg[0]_i_103/CO[3]
                         net (fo=1, routed)           0.000    38.694    SET/count_out_reg_reg[0]_i_103_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  SET/count_out_reg_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.811    SET/count_out_reg_reg[0]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.928 r  SET/count_out_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.928    SET/count_out_reg_reg[0]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.045 f  SET/count_out_reg_reg[0]_i_3/CO[3]
                         net (fo=15, routed)          1.166    40.210    SET/count_out_reg_reg[31]_0[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I4_O)        0.124    40.334 r  SET/count_out_reg[30]_i_2/O
                         net (fo=78, routed)          0.755    41.089    SET/count_out_reg[30]_i_2_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124    41.213 r  SET/count_out_reg[0]_i_293/O
                         net (fo=2, routed)           0.688    41.901    SET/count_out_reg_reg[0]_23
    SLICE_X34Y21         LUT4 (Prop_lut4_I0_O)        0.124    42.025 r  SET/count_out_reg[0]_i_189/O
                         net (fo=1, routed)           0.000    42.025    RSET/count_out_reg_reg[14]_0[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.538 r  RSET/count_out_reg_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.538    RSET/count_out_reg_reg[0]_i_82_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.655 r  RSET/count_out_reg_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.655    SET/count_out_reg_reg[22]_0[0]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.772 r  SET/count_out_reg_reg[0]_i_6/CO[3]
                         net (fo=59, routed)          1.050    43.823    SET/count_out_reg_reg[0]_i_6_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.124    43.947 f  SET/count_out_reg[1]_i_1/O
                         net (fo=3, routed)           0.670    44.617    SET/count_out_reg[1]_i_1_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I5_O)        0.124    44.741 r  SET/count_out_reg[0]_i_198/O
                         net (fo=1, routed)           0.336    45.077    SET/count_out_reg[0]_i_198_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.603 r  SET/count_out_reg_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.603    SET/count_out_reg_reg[0]_i_98_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.717 r  SET/count_out_reg_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.717    SET/count_out_reg_reg[0]_i_33_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.831 r  SET/count_out_reg_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.831    SET/count_out_reg_reg[0]_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=187, routed)         1.292    47.237    SET/count_out_reg_reg[0]_0[0]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.124    47.361 r  SET/str_line_no_var[31]_i_51/O
                         net (fo=2, routed)           0.490    47.851    SET/count[1]
    SLICE_X34Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    48.371 r  SET/str_line_no_var_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.371    SET/str_line_no_var_reg[31]_i_20_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.488 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.488    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.605 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.605    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.722 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.722    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.839 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.839    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.956 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.956    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.073 r  SET/COUNT_OUT_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.073    SET/COUNT_OUT_reg[27]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.292 f  SET/COUNT_OUT_reg[31]_i_9/O[0]
                         net (fo=3, routed)           0.736    50.028    TEXT_INPUT/data1[28]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.295    50.323 r  TEXT_INPUT/str_line_no_var[31]_i_299/O
                         net (fo=1, routed)           0.000    50.323    TEXT_INPUT/str_line_no_var[31]_i_299_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    50.893 r  TEXT_INPUT/str_line_no_var_reg[31]_i_208/CO[2]
                         net (fo=364, routed)         1.241    52.134    TEXT_INPUT/str_line_no_var_reg[31]_0[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.313    52.447 r  TEXT_INPUT/string_line_no[2]_i_125/O
                         net (fo=19, routed)          0.865    53.312    TEXT_INPUT/string_line_no[2]_i_125_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    53.436 f  TEXT_INPUT/str_line_no_var[31]_i_554/O
                         net (fo=1, routed)           0.848    54.284    TEXT_INPUT/str_line_no_var[31]_i_554_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.124    54.408 r  TEXT_INPUT/str_line_no_var[31]_i_402/O
                         net (fo=1, routed)           0.579    54.987    TEXT_INPUT/str_line_no_var[31]_i_402_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I2_O)        0.124    55.111 f  TEXT_INPUT/str_line_no_var[31]_i_267/O
                         net (fo=2, routed)           0.739    55.850    TEXT_INPUT/str_line_no_var[31]_i_267_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.974 r  TEXT_INPUT/str_line_no_var[31]_i_293/O
                         net (fo=120, routed)         0.853    56.827    SET/string_line_no_reg[0]
    SLICE_X17Y26         LUT6 (Prop_lut6_I3_O)        0.124    56.951 r  SET/str_line_no_var[31]_i_508/O
                         net (fo=1, routed)           0.801    57.752    SET/str_line_no_var[31]_i_508_n_0
    SLICE_X16Y29         LUT3 (Prop_lut3_I0_O)        0.124    57.876 r  SET/str_line_no_var[31]_i_373/O
                         net (fo=1, routed)           0.000    57.876    SET/str_line_no_var[31]_i_373_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.409 r  SET/str_line_no_var_reg[31]_i_250/CO[3]
                         net (fo=1, routed)           0.000    58.409    SET/str_line_no_var_reg[31]_i_250_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.526 r  SET/str_line_no_var_reg[31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.526    SET/str_line_no_var_reg[31]_i_195_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.755 f  SET/str_line_no_var_reg[31]_i_136/CO[2]
                         net (fo=224, routed)         0.929    59.684    TEXT_INPUT/string_line_no_reg[0]_3[0]
    SLICE_X17Y33         LUT2 (Prop_lut2_I0_O)        0.310    59.994 f  TEXT_INPUT/str_line_no_var[31]_i_450/O
                         net (fo=3, routed)           0.161    60.155    TEXT_INPUT/str_line_no_var[31]_i_450_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I0_O)        0.124    60.279 r  TEXT_INPUT/str_line_no_var[31]_i_303/O
                         net (fo=7, routed)           0.477    60.756    TEXT_INPUT/str_line_no_var[31]_i_303_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I2_O)        0.124    60.880 r  TEXT_INPUT/str_line_no_var[31]_i_447/O
                         net (fo=1, routed)           0.875    61.755    TEXT_INPUT/str_line_no_var[31]_i_447_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.879 f  TEXT_INPUT/str_line_no_var[31]_i_301/O
                         net (fo=8, routed)           1.053    62.932    TEXT_INPUT/str_line_no_var[31]_i_301_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    63.056 f  TEXT_INPUT/str_line_no_var[31]_i_209/O
                         net (fo=70, routed)          0.449    63.505    TEXT_INPUT/str_line_no_var[31]_i_209_n_0
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.124    63.629 f  TEXT_INPUT/str_line_no_var[31]_i_139/O
                         net (fo=121, routed)         0.883    64.511    TEXT_INPUT/str_line_no_var[31]_i_139_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    64.635 f  TEXT_INPUT/COUNT_OUT[19]_i_76/O
                         net (fo=4, routed)           0.910    65.545    TEXT_INPUT/COUNT_OUT[19]_i_76_n_0
    SLICE_X17Y28         LUT3 (Prop_lut3_I2_O)        0.124    65.669 r  TEXT_INPUT/str_line_no_var[31]_i_324/O
                         net (fo=1, routed)           0.000    65.669    TEXT_INPUT/str_line_no_var[31]_i_324_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.219 r  TEXT_INPUT/str_line_no_var_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000    66.219    TEXT_INPUT/str_line_no_var_reg[31]_i_219_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.447 r  TEXT_INPUT/str_line_no_var_reg[31]_i_155/CO[2]
                         net (fo=103, routed)         1.281    67.728    TEXT_INPUT/str_line_no_var_reg[31]_i_155_n_1
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.313    68.041 r  TEXT_INPUT/COUNT_OUT[23]_i_208/O
                         net (fo=1, routed)           0.781    68.822    TEXT_INPUT/COUNT_OUT[23]_i_208_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124    68.946 f  TEXT_INPUT/COUNT_OUT[23]_i_143/O
                         net (fo=1, routed)           0.800    69.746    TEXT_INPUT/COUNT_OUT[23]_i_143_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    69.870 f  TEXT_INPUT/COUNT_OUT[23]_i_91/O
                         net (fo=2, routed)           0.806    70.676    TEXT_INPUT/COUNT_OUT[23]_i_91_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I3_O)        0.124    70.800 r  TEXT_INPUT/COUNT_OUT[23]_i_49/O
                         net (fo=58, routed)          1.098    71.898    TEXT_INPUT/COUNT_OUT[23]_i_49_n_0
    SLICE_X19Y22         LUT5 (Prop_lut5_I2_O)        0.152    72.050 f  TEXT_INPUT/COUNT_OUT[7]_i_42/O
                         net (fo=4, routed)           1.200    73.250    TEXT_INPUT/COUNT_OUT[7]_i_42_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I0_O)        0.332    73.582 r  TEXT_INPUT/str_line_no_var[31]_i_317/O
                         net (fo=1, routed)           0.000    73.582    TEXT_INPUT/str_line_no_var[31]_i_317_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.980 r  TEXT_INPUT/str_line_no_var_reg[31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    73.980    TEXT_INPUT/str_line_no_var_reg[31]_i_214_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.094 r  TEXT_INPUT/str_line_no_var_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    74.094    TEXT_INPUT/str_line_no_var_reg[31]_i_144_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.322 r  TEXT_INPUT/str_line_no_var_reg[31]_i_87/CO[2]
                         net (fo=205, routed)         0.967    75.289    TEXT_INPUT/str_line_no_var_reg[31]_i_87_n_1
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    75.602 r  TEXT_INPUT/COUNT_OUT[3]_i_99/O
                         net (fo=9, routed)           0.872    76.474    TEXT_INPUT/COUNT_OUT[3]_i_99_n_0
    SLICE_X23Y16         LUT5 (Prop_lut5_I4_O)        0.150    76.624 r  TEXT_INPUT/COUNT_OUT[3]_i_173/O
                         net (fo=2, routed)           0.875    77.499    TEXT_INPUT/COUNT_OUT[3]_i_173_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I4_O)        0.326    77.825 f  TEXT_INPUT/COUNT_OUT[31]_i_212/O
                         net (fo=1, routed)           0.689    78.514    TEXT_INPUT/COUNT_OUT[31]_i_212_n_0
    SLICE_X23Y16         LUT6 (Prop_lut6_I5_O)        0.124    78.638 r  TEXT_INPUT/COUNT_OUT[31]_i_105/O
                         net (fo=4, routed)           1.197    79.835    TEXT_INPUT/COUNT_OUT[31]_i_105_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    79.959 r  TEXT_INPUT/str_line_no_var[31]_i_134/O
                         net (fo=31, routed)          0.767    80.726    TEXT_INPUT/str_line_no_var[31]_i_134_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.124    80.850 r  TEXT_INPUT/str_line_no_var[31]_i_129/O
                         net (fo=30, routed)          0.781    81.631    TEXT_INPUT/str_line_no_var[31]_i_129_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    81.755 f  TEXT_INPUT/string_line_no[4]_i_26/O
                         net (fo=2, routed)           0.991    82.746    TEXT_INPUT/string_line_no[4]_i_26_n_0
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124    82.870 r  TEXT_INPUT/string_line_no[4]_i_41/O
                         net (fo=1, routed)           0.000    82.870    TEXT_INPUT/string_line_no[4]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.420 r  TEXT_INPUT/string_line_no_reg[4]_i_23/CO[3]
                         net (fo=1, routed)           0.009    83.429    TEXT_INPUT/string_line_no_reg[4]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.543 r  TEXT_INPUT/string_line_no_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.543    TEXT_INPUT/string_line_no_reg[8]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.657 r  TEXT_INPUT/string_line_no_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.657    TEXT_INPUT/string_line_no_reg[12]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.771 r  TEXT_INPUT/string_line_no_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.771    TEXT_INPUT/string_line_no_reg[16]_i_23_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.885 r  TEXT_INPUT/string_line_no_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.885    TEXT_INPUT/string_line_no_reg[20]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.124 f  TEXT_INPUT/str_line_no_var_reg[31]_i_104/O[2]
                         net (fo=2, routed)           1.094    85.218    TEXT_INPUT/str_line_no_var_reg[31]_i_104_n_5
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.302    85.520 r  TEXT_INPUT/COUNT_OUT[31]_i_85/O
                         net (fo=1, routed)           0.000    85.520    TEXT_INPUT/COUNT_OUT[31]_i_85_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.070 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_34/CO[3]
                         net (fo=23, routed)          1.253    87.324    TEXT_INPUT/COUNT_OUT_reg[31]_i_34_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.448 r  TEXT_INPUT/string_line_no[2]_i_7/O
                         net (fo=1, routed)           0.000    87.448    TEXT_INPUT/string_line_no[2]_i_7_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    87.980 r  TEXT_INPUT/string_line_no_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.980    TEXT_INPUT/string_line_no_reg[2]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.293 f  TEXT_INPUT/string_line_no_reg[4]_i_2/O[3]
                         net (fo=3, routed)           1.000    89.293    TEXT_INPUT/string_line_no_reg[4]_i_2_n_4
    SLICE_X42Y15         LUT3 (Prop_lut3_I2_O)        0.306    89.599 r  TEXT_INPUT/COUNT_OUT[15]_i_53/O
                         net (fo=1, routed)           0.000    89.599    TEXT_INPUT/COUNT_OUT[15]_i_53_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    89.979 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.979    TEXT_INPUT/COUNT_OUT_reg[15]_i_35_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.302 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_36/O[1]
                         net (fo=3, routed)           0.662    90.964    TEXT_INPUT/COUNT_OUT3[10]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.306    91.270 r  TEXT_INPUT/COUNT_OUT[15]_i_38/O
                         net (fo=1, routed)           0.000    91.270    TEXT_INPUT/COUNT_OUT[15]_i_38_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.803 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    TEXT_INPUT/COUNT_OUT_reg[15]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.920 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.920    TEXT_INPUT/COUNT_OUT_reg[19]_i_18_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.159 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_19/O[2]
                         net (fo=1, routed)           0.725    92.885    TEXT_INPUT/COUNT_OUT2[20]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.301    93.186 r  TEXT_INPUT/COUNT_OUT[23]_i_9/O
                         net (fo=1, routed)           0.000    93.186    TEXT_INPUT/COUNT_OUT[23]_i_9_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.718 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.718    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    94.052 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    94.052    TEXT_INPUT/COUNT_OUT_reg[27]_i_1_n_6
    SLICE_X37Y19         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.567    12.762    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[25]/C
                         clock pessimism              0.372    13.134    
                         clock uncertainty           -0.035    13.099    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.062    13.161    TEXT_INPUT/COUNT_OUT_reg[25]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                         -94.052    
  -------------------------------------------------------------------
                         slack                                -80.891    

Slack (VIOLATED) :        -80.870ns  (required time - arrival time)
  Source:                 BYTE/count_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        88.827ns  (logic 32.102ns (36.140%)  route 56.725ns (63.860%))
  Logic Levels:           148  (CARRY4=90 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=27)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 12.762 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.752     5.204    BYTE/CLK_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  BYTE/count_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  BYTE/count_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.852     6.512    TEXT_INPUT/count_out_reg_reg[31]_0[1]
    SLICE_X36Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.636 r  TEXT_INPUT/count_out_reg[0]_i_362/O
                         net (fo=1, routed)           0.000     6.636    BYTE/S[0]
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  BYTE/count_out_reg_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000     7.168    BYTE/count_out_reg_reg[0]_i_270_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  BYTE/count_out_reg_reg[0]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.282    BYTE/count_out_reg_reg[0]_i_172_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  BYTE/count_out_reg_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.396    BYTE/count_out_reg_reg[0]_i_73_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  BYTE/count_out_reg_reg[0]_i_23/CO[3]
                         net (fo=86, routed)          1.284     8.794    BYTE/count_out_reg_reg[0]_i_23_n_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.918 r  BYTE/count_out_reg[0]_i_353/O
                         net (fo=1, routed)           0.000     8.918    BYTE/count_out_reg[0]_i_353_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.468 r  BYTE/count_out_reg_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.468    BYTE/count_out_reg_reg[0]_i_265_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  BYTE/count_out_reg_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.582    BYTE/count_out_reg_reg[0]_i_167_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  BYTE/count_out_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.696    BYTE/count_out_reg_reg[0]_i_67_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  BYTE/count_out_reg_reg[0]_i_22/CO[3]
                         net (fo=68, routed)          1.770    11.580    BYTE/count_out_reg_reg[0]_i_22_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.732 r  BYTE/count_out_reg[21]_i_2/O
                         net (fo=8, routed)           0.628    12.359    SET/COUNT_OUT_reg[21]
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.326    12.685 r  SET/count_out_reg[30]_i_16/O
                         net (fo=1, routed)           0.465    13.150    SET/count_out_reg[30]_i_16_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.548 r  SET/count_out_reg_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.548    SET/count_out_reg_reg[30]_i_5_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  SET/count_out_reg_reg[30]_i_4/CO[3]
                         net (fo=128, routed)         1.139    14.802    BYTE/count_out_reg_reg[31]_6[0]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  BYTE/count_out_reg[0]_i_5/O
                         net (fo=26, routed)          0.803    15.729    BYTE/count_out_reg_reg[0]_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    15.853 r  BYTE/count_out_reg[0]_i_373/O
                         net (fo=1, routed)           0.000    15.853    SET/count_out_reg_reg[0]_32[0]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.385 r  SET/count_out_reg_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.385    SET/count_out_reg_reg[0]_i_299_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.499 r  SET/count_out_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    16.499    SET/count_out_reg_reg[0]_i_212_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.613 r  SET/count_out_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    16.613    SET/count_out_reg_reg[0]_i_110_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.727 r  SET/count_out_reg_reg[0]_i_43/CO[3]
                         net (fo=111, routed)         1.281    18.008    SET/count_out_reg_reg[1]_0[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.132 r  SET/count_out_reg[0]_i_382/O
                         net (fo=1, routed)           0.000    18.132    SET/count_out_reg[0]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.665 r  SET/count_out_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.665    SET/count_out_reg_reg[0]_i_311_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  SET/count_out_reg_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.009    18.791    SET/count_out_reg_reg[0]_i_225_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.908 r  SET/count_out_reg_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    18.908    SET/count_out_reg_reg[0]_i_122_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.025 r  SET/count_out_reg_reg[0]_i_45/CO[3]
                         net (fo=93, routed)          1.373    20.398    BYTE/count_out_reg_reg[30]_8[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    20.522 r  BYTE/count_out_reg[0]_i_378/O
                         net (fo=1, routed)           0.000    20.522    SET/count_out_reg_reg[0]_35[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.054 r  SET/count_out_reg_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    21.054    SET/count_out_reg_reg[0]_i_304_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.168 r  SET/count_out_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    21.168    SET/count_out_reg_reg[0]_i_217_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.282 r  SET/count_out_reg_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.282    SET/count_out_reg_reg[0]_i_116_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.396 r  SET/count_out_reg_reg[0]_i_44/CO[3]
                         net (fo=75, routed)          1.320    22.717    SET/count_out_reg_reg[0]_i_44_n_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124    22.841 r  SET/count_out_reg[0]_i_388/O
                         net (fo=1, routed)           0.000    22.841    SET/count_out_reg[0]_i_388_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.373 r  SET/count_out_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    23.373    SET/count_out_reg_reg[0]_i_316_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  SET/count_out_reg_reg[0]_i_230/CO[3]
                         net (fo=1, routed)           0.009    23.496    SET/count_out_reg_reg[0]_i_230_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.610 r  SET/count_out_reg_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    23.610    SET/count_out_reg_reg[0]_i_128_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.724 f  SET/count_out_reg_reg[0]_i_46/CO[3]
                         net (fo=83, routed)          1.284    25.007    SET/count_out_reg_reg[0]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.131 r  SET/count_out_reg[0]_i_389/O
                         net (fo=1, routed)           0.190    25.321    SET/count_out_reg[0]_i_389_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.847 r  SET/count_out_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.009    25.856    SET/count_out_reg_reg[0]_i_321_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  SET/count_out_reg_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    25.970    SET/count_out_reg_reg[0]_i_236_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.084 r  SET/count_out_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.084    SET/count_out_reg_reg[0]_i_134_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.198 r  SET/count_out_reg_reg[0]_i_47/CO[3]
                         net (fo=65, routed)          0.732    26.931    SET/count_out_reg_reg[0]_i_47_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124    27.055 r  SET/count_out_reg[0]_i_166/O
                         net (fo=4, routed)           0.837    27.891    SET/count_out_reg[0]_i_166_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124    28.015 r  SET/count_out_reg[0]_i_398/O
                         net (fo=1, routed)           0.000    28.015    SET/count_out_reg[0]_i_398_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.528 r  SET/count_out_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    28.528    SET/count_out_reg_reg[0]_i_326_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.645 r  SET/count_out_reg_reg[0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    28.645    SET/count_out_reg_reg[0]_i_241_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.762 r  SET/count_out_reg_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    28.762    SET/count_out_reg_reg[0]_i_140_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.879 f  SET/count_out_reg_reg[0]_i_48/CO[3]
                         net (fo=50, routed)          0.978    29.857    SET/count_out_reg_reg[0]_i_48_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124    29.981 f  SET/count_out_reg[0]_i_151/O
                         net (fo=3, routed)           0.191    30.172    SET/count_out_reg[0]_i_151_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124    30.296 r  SET/count_out_reg[0]_i_345/O
                         net (fo=1, routed)           0.565    30.861    SET/count_out_reg[0]_i_345_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.387 r  SET/count_out_reg_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.387    SET/count_out_reg_reg[0]_i_260_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  SET/count_out_reg_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.501    SET/count_out_reg_reg[0]_i_161_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  SET/count_out_reg_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.615    SET/count_out_reg_reg[0]_i_61_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.729 f  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=49, routed)          0.972    32.701    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    32.825 r  SET/count_out_reg[0]_i_331/O
                         net (fo=1, routed)           0.537    33.362    SET/count_out_reg[0]_i_331_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.888 r  SET/count_out_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    33.888    SET/count_out_reg_reg[0]_i_246_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  SET/count_out_reg_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.002    SET/count_out_reg_reg[0]_i_146_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  SET/count_out_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.116    SET/count_out_reg_reg[0]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  SET/count_out_reg_reg[0]_i_19/CO[3]
                         net (fo=31, routed)          1.367    35.596    SET/count_out_reg_reg[0]_i_19_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    35.720 r  SET/count_out_reg[0]_i_344/O
                         net (fo=1, routed)           0.000    35.720    SET/count_out_reg[0]_i_344_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.233 r  SET/count_out_reg_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.233    SET/count_out_reg_reg[0]_i_255_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.350 r  SET/count_out_reg_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.350    SET/count_out_reg_reg[0]_i_156_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.467 r  SET/count_out_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    36.467    SET/count_out_reg_reg[0]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.584 f  SET/count_out_reg_reg[0]_i_20/CO[3]
                         net (fo=13, routed)          0.963    37.547    SET/count_out_reg_reg[0]_i_20_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.124    37.671 r  SET/count_out_reg[0]_i_203/O
                         net (fo=1, routed)           0.472    38.144    SET/count_out_reg[0]_i_203_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.694 r  SET/count_out_reg_reg[0]_i_103/CO[3]
                         net (fo=1, routed)           0.000    38.694    SET/count_out_reg_reg[0]_i_103_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  SET/count_out_reg_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.811    SET/count_out_reg_reg[0]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.928 r  SET/count_out_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.928    SET/count_out_reg_reg[0]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.045 f  SET/count_out_reg_reg[0]_i_3/CO[3]
                         net (fo=15, routed)          1.166    40.210    SET/count_out_reg_reg[31]_0[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I4_O)        0.124    40.334 r  SET/count_out_reg[30]_i_2/O
                         net (fo=78, routed)          0.755    41.089    SET/count_out_reg[30]_i_2_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124    41.213 r  SET/count_out_reg[0]_i_293/O
                         net (fo=2, routed)           0.688    41.901    SET/count_out_reg_reg[0]_23
    SLICE_X34Y21         LUT4 (Prop_lut4_I0_O)        0.124    42.025 r  SET/count_out_reg[0]_i_189/O
                         net (fo=1, routed)           0.000    42.025    RSET/count_out_reg_reg[14]_0[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.538 r  RSET/count_out_reg_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.538    RSET/count_out_reg_reg[0]_i_82_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.655 r  RSET/count_out_reg_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.655    SET/count_out_reg_reg[22]_0[0]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.772 r  SET/count_out_reg_reg[0]_i_6/CO[3]
                         net (fo=59, routed)          1.050    43.823    SET/count_out_reg_reg[0]_i_6_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.124    43.947 f  SET/count_out_reg[1]_i_1/O
                         net (fo=3, routed)           0.670    44.617    SET/count_out_reg[1]_i_1_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I5_O)        0.124    44.741 r  SET/count_out_reg[0]_i_198/O
                         net (fo=1, routed)           0.336    45.077    SET/count_out_reg[0]_i_198_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.603 r  SET/count_out_reg_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.603    SET/count_out_reg_reg[0]_i_98_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.717 r  SET/count_out_reg_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.717    SET/count_out_reg_reg[0]_i_33_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.831 r  SET/count_out_reg_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.831    SET/count_out_reg_reg[0]_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=187, routed)         1.292    47.237    SET/count_out_reg_reg[0]_0[0]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.124    47.361 r  SET/str_line_no_var[31]_i_51/O
                         net (fo=2, routed)           0.490    47.851    SET/count[1]
    SLICE_X34Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    48.371 r  SET/str_line_no_var_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.371    SET/str_line_no_var_reg[31]_i_20_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.488 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.488    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.605 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.605    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.722 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.722    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.839 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.839    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.956 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.956    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.073 r  SET/COUNT_OUT_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.073    SET/COUNT_OUT_reg[27]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.292 f  SET/COUNT_OUT_reg[31]_i_9/O[0]
                         net (fo=3, routed)           0.736    50.028    TEXT_INPUT/data1[28]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.295    50.323 r  TEXT_INPUT/str_line_no_var[31]_i_299/O
                         net (fo=1, routed)           0.000    50.323    TEXT_INPUT/str_line_no_var[31]_i_299_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    50.893 r  TEXT_INPUT/str_line_no_var_reg[31]_i_208/CO[2]
                         net (fo=364, routed)         1.241    52.134    TEXT_INPUT/str_line_no_var_reg[31]_0[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.313    52.447 r  TEXT_INPUT/string_line_no[2]_i_125/O
                         net (fo=19, routed)          0.865    53.312    TEXT_INPUT/string_line_no[2]_i_125_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    53.436 f  TEXT_INPUT/str_line_no_var[31]_i_554/O
                         net (fo=1, routed)           0.848    54.284    TEXT_INPUT/str_line_no_var[31]_i_554_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.124    54.408 r  TEXT_INPUT/str_line_no_var[31]_i_402/O
                         net (fo=1, routed)           0.579    54.987    TEXT_INPUT/str_line_no_var[31]_i_402_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I2_O)        0.124    55.111 f  TEXT_INPUT/str_line_no_var[31]_i_267/O
                         net (fo=2, routed)           0.739    55.850    TEXT_INPUT/str_line_no_var[31]_i_267_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.974 r  TEXT_INPUT/str_line_no_var[31]_i_293/O
                         net (fo=120, routed)         0.853    56.827    SET/string_line_no_reg[0]
    SLICE_X17Y26         LUT6 (Prop_lut6_I3_O)        0.124    56.951 r  SET/str_line_no_var[31]_i_508/O
                         net (fo=1, routed)           0.801    57.752    SET/str_line_no_var[31]_i_508_n_0
    SLICE_X16Y29         LUT3 (Prop_lut3_I0_O)        0.124    57.876 r  SET/str_line_no_var[31]_i_373/O
                         net (fo=1, routed)           0.000    57.876    SET/str_line_no_var[31]_i_373_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.409 r  SET/str_line_no_var_reg[31]_i_250/CO[3]
                         net (fo=1, routed)           0.000    58.409    SET/str_line_no_var_reg[31]_i_250_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.526 r  SET/str_line_no_var_reg[31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.526    SET/str_line_no_var_reg[31]_i_195_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.755 f  SET/str_line_no_var_reg[31]_i_136/CO[2]
                         net (fo=224, routed)         0.929    59.684    TEXT_INPUT/string_line_no_reg[0]_3[0]
    SLICE_X17Y33         LUT2 (Prop_lut2_I0_O)        0.310    59.994 f  TEXT_INPUT/str_line_no_var[31]_i_450/O
                         net (fo=3, routed)           0.161    60.155    TEXT_INPUT/str_line_no_var[31]_i_450_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I0_O)        0.124    60.279 r  TEXT_INPUT/str_line_no_var[31]_i_303/O
                         net (fo=7, routed)           0.477    60.756    TEXT_INPUT/str_line_no_var[31]_i_303_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I2_O)        0.124    60.880 r  TEXT_INPUT/str_line_no_var[31]_i_447/O
                         net (fo=1, routed)           0.875    61.755    TEXT_INPUT/str_line_no_var[31]_i_447_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.879 f  TEXT_INPUT/str_line_no_var[31]_i_301/O
                         net (fo=8, routed)           1.053    62.932    TEXT_INPUT/str_line_no_var[31]_i_301_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    63.056 f  TEXT_INPUT/str_line_no_var[31]_i_209/O
                         net (fo=70, routed)          0.449    63.505    TEXT_INPUT/str_line_no_var[31]_i_209_n_0
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.124    63.629 f  TEXT_INPUT/str_line_no_var[31]_i_139/O
                         net (fo=121, routed)         0.883    64.511    TEXT_INPUT/str_line_no_var[31]_i_139_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    64.635 f  TEXT_INPUT/COUNT_OUT[19]_i_76/O
                         net (fo=4, routed)           0.910    65.545    TEXT_INPUT/COUNT_OUT[19]_i_76_n_0
    SLICE_X17Y28         LUT3 (Prop_lut3_I2_O)        0.124    65.669 r  TEXT_INPUT/str_line_no_var[31]_i_324/O
                         net (fo=1, routed)           0.000    65.669    TEXT_INPUT/str_line_no_var[31]_i_324_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.219 r  TEXT_INPUT/str_line_no_var_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000    66.219    TEXT_INPUT/str_line_no_var_reg[31]_i_219_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.447 r  TEXT_INPUT/str_line_no_var_reg[31]_i_155/CO[2]
                         net (fo=103, routed)         1.281    67.728    TEXT_INPUT/str_line_no_var_reg[31]_i_155_n_1
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.313    68.041 r  TEXT_INPUT/COUNT_OUT[23]_i_208/O
                         net (fo=1, routed)           0.781    68.822    TEXT_INPUT/COUNT_OUT[23]_i_208_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124    68.946 f  TEXT_INPUT/COUNT_OUT[23]_i_143/O
                         net (fo=1, routed)           0.800    69.746    TEXT_INPUT/COUNT_OUT[23]_i_143_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    69.870 f  TEXT_INPUT/COUNT_OUT[23]_i_91/O
                         net (fo=2, routed)           0.806    70.676    TEXT_INPUT/COUNT_OUT[23]_i_91_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I3_O)        0.124    70.800 r  TEXT_INPUT/COUNT_OUT[23]_i_49/O
                         net (fo=58, routed)          1.098    71.898    TEXT_INPUT/COUNT_OUT[23]_i_49_n_0
    SLICE_X19Y22         LUT5 (Prop_lut5_I2_O)        0.152    72.050 f  TEXT_INPUT/COUNT_OUT[7]_i_42/O
                         net (fo=4, routed)           1.200    73.250    TEXT_INPUT/COUNT_OUT[7]_i_42_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I0_O)        0.332    73.582 r  TEXT_INPUT/str_line_no_var[31]_i_317/O
                         net (fo=1, routed)           0.000    73.582    TEXT_INPUT/str_line_no_var[31]_i_317_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.980 r  TEXT_INPUT/str_line_no_var_reg[31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    73.980    TEXT_INPUT/str_line_no_var_reg[31]_i_214_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.094 r  TEXT_INPUT/str_line_no_var_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    74.094    TEXT_INPUT/str_line_no_var_reg[31]_i_144_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.322 r  TEXT_INPUT/str_line_no_var_reg[31]_i_87/CO[2]
                         net (fo=205, routed)         0.967    75.289    TEXT_INPUT/str_line_no_var_reg[31]_i_87_n_1
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    75.602 r  TEXT_INPUT/COUNT_OUT[3]_i_99/O
                         net (fo=9, routed)           0.872    76.474    TEXT_INPUT/COUNT_OUT[3]_i_99_n_0
    SLICE_X23Y16         LUT5 (Prop_lut5_I4_O)        0.150    76.624 r  TEXT_INPUT/COUNT_OUT[3]_i_173/O
                         net (fo=2, routed)           0.875    77.499    TEXT_INPUT/COUNT_OUT[3]_i_173_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I4_O)        0.326    77.825 f  TEXT_INPUT/COUNT_OUT[31]_i_212/O
                         net (fo=1, routed)           0.689    78.514    TEXT_INPUT/COUNT_OUT[31]_i_212_n_0
    SLICE_X23Y16         LUT6 (Prop_lut6_I5_O)        0.124    78.638 r  TEXT_INPUT/COUNT_OUT[31]_i_105/O
                         net (fo=4, routed)           1.197    79.835    TEXT_INPUT/COUNT_OUT[31]_i_105_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    79.959 r  TEXT_INPUT/str_line_no_var[31]_i_134/O
                         net (fo=31, routed)          0.767    80.726    TEXT_INPUT/str_line_no_var[31]_i_134_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.124    80.850 r  TEXT_INPUT/str_line_no_var[31]_i_129/O
                         net (fo=30, routed)          0.781    81.631    TEXT_INPUT/str_line_no_var[31]_i_129_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    81.755 f  TEXT_INPUT/string_line_no[4]_i_26/O
                         net (fo=2, routed)           0.991    82.746    TEXT_INPUT/string_line_no[4]_i_26_n_0
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124    82.870 r  TEXT_INPUT/string_line_no[4]_i_41/O
                         net (fo=1, routed)           0.000    82.870    TEXT_INPUT/string_line_no[4]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.420 r  TEXT_INPUT/string_line_no_reg[4]_i_23/CO[3]
                         net (fo=1, routed)           0.009    83.429    TEXT_INPUT/string_line_no_reg[4]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.543 r  TEXT_INPUT/string_line_no_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.543    TEXT_INPUT/string_line_no_reg[8]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.657 r  TEXT_INPUT/string_line_no_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.657    TEXT_INPUT/string_line_no_reg[12]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.771 r  TEXT_INPUT/string_line_no_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.771    TEXT_INPUT/string_line_no_reg[16]_i_23_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.885 r  TEXT_INPUT/string_line_no_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.885    TEXT_INPUT/string_line_no_reg[20]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.124 f  TEXT_INPUT/str_line_no_var_reg[31]_i_104/O[2]
                         net (fo=2, routed)           1.094    85.218    TEXT_INPUT/str_line_no_var_reg[31]_i_104_n_5
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.302    85.520 r  TEXT_INPUT/COUNT_OUT[31]_i_85/O
                         net (fo=1, routed)           0.000    85.520    TEXT_INPUT/COUNT_OUT[31]_i_85_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.070 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_34/CO[3]
                         net (fo=23, routed)          1.253    87.324    TEXT_INPUT/COUNT_OUT_reg[31]_i_34_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.448 r  TEXT_INPUT/string_line_no[2]_i_7/O
                         net (fo=1, routed)           0.000    87.448    TEXT_INPUT/string_line_no[2]_i_7_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    87.980 r  TEXT_INPUT/string_line_no_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.980    TEXT_INPUT/string_line_no_reg[2]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.293 f  TEXT_INPUT/string_line_no_reg[4]_i_2/O[3]
                         net (fo=3, routed)           1.000    89.293    TEXT_INPUT/string_line_no_reg[4]_i_2_n_4
    SLICE_X42Y15         LUT3 (Prop_lut3_I2_O)        0.306    89.599 r  TEXT_INPUT/COUNT_OUT[15]_i_53/O
                         net (fo=1, routed)           0.000    89.599    TEXT_INPUT/COUNT_OUT[15]_i_53_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    89.979 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.979    TEXT_INPUT/COUNT_OUT_reg[15]_i_35_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.302 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_36/O[1]
                         net (fo=3, routed)           0.662    90.964    TEXT_INPUT/COUNT_OUT3[10]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.306    91.270 r  TEXT_INPUT/COUNT_OUT[15]_i_38/O
                         net (fo=1, routed)           0.000    91.270    TEXT_INPUT/COUNT_OUT[15]_i_38_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.803 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    TEXT_INPUT/COUNT_OUT_reg[15]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.920 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.920    TEXT_INPUT/COUNT_OUT_reg[19]_i_18_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.159 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_19/O[2]
                         net (fo=1, routed)           0.725    92.885    TEXT_INPUT/COUNT_OUT2[20]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.301    93.186 r  TEXT_INPUT/COUNT_OUT[23]_i_9/O
                         net (fo=1, routed)           0.000    93.186    TEXT_INPUT/COUNT_OUT[23]_i_9_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.718 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.718    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    94.031 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    94.031    TEXT_INPUT/COUNT_OUT_reg[27]_i_1_n_4
    SLICE_X37Y19         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.567    12.762    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[27]/C
                         clock pessimism              0.372    13.134    
                         clock uncertainty           -0.035    13.099    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.062    13.161    TEXT_INPUT/COUNT_OUT_reg[27]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                         -94.031    
  -------------------------------------------------------------------
                         slack                                -80.870    

Slack (VIOLATED) :        -80.796ns  (required time - arrival time)
  Source:                 BYTE/count_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        88.753ns  (logic 32.028ns (36.087%)  route 56.725ns (63.913%))
  Logic Levels:           148  (CARRY4=90 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=27)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 12.762 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.752     5.204    BYTE/CLK_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  BYTE/count_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  BYTE/count_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.852     6.512    TEXT_INPUT/count_out_reg_reg[31]_0[1]
    SLICE_X36Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.636 r  TEXT_INPUT/count_out_reg[0]_i_362/O
                         net (fo=1, routed)           0.000     6.636    BYTE/S[0]
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  BYTE/count_out_reg_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000     7.168    BYTE/count_out_reg_reg[0]_i_270_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  BYTE/count_out_reg_reg[0]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.282    BYTE/count_out_reg_reg[0]_i_172_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  BYTE/count_out_reg_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.396    BYTE/count_out_reg_reg[0]_i_73_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  BYTE/count_out_reg_reg[0]_i_23/CO[3]
                         net (fo=86, routed)          1.284     8.794    BYTE/count_out_reg_reg[0]_i_23_n_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.918 r  BYTE/count_out_reg[0]_i_353/O
                         net (fo=1, routed)           0.000     8.918    BYTE/count_out_reg[0]_i_353_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.468 r  BYTE/count_out_reg_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.468    BYTE/count_out_reg_reg[0]_i_265_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  BYTE/count_out_reg_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.582    BYTE/count_out_reg_reg[0]_i_167_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  BYTE/count_out_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.696    BYTE/count_out_reg_reg[0]_i_67_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  BYTE/count_out_reg_reg[0]_i_22/CO[3]
                         net (fo=68, routed)          1.770    11.580    BYTE/count_out_reg_reg[0]_i_22_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.732 r  BYTE/count_out_reg[21]_i_2/O
                         net (fo=8, routed)           0.628    12.359    SET/COUNT_OUT_reg[21]
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.326    12.685 r  SET/count_out_reg[30]_i_16/O
                         net (fo=1, routed)           0.465    13.150    SET/count_out_reg[30]_i_16_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.548 r  SET/count_out_reg_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.548    SET/count_out_reg_reg[30]_i_5_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  SET/count_out_reg_reg[30]_i_4/CO[3]
                         net (fo=128, routed)         1.139    14.802    BYTE/count_out_reg_reg[31]_6[0]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  BYTE/count_out_reg[0]_i_5/O
                         net (fo=26, routed)          0.803    15.729    BYTE/count_out_reg_reg[0]_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    15.853 r  BYTE/count_out_reg[0]_i_373/O
                         net (fo=1, routed)           0.000    15.853    SET/count_out_reg_reg[0]_32[0]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.385 r  SET/count_out_reg_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.385    SET/count_out_reg_reg[0]_i_299_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.499 r  SET/count_out_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    16.499    SET/count_out_reg_reg[0]_i_212_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.613 r  SET/count_out_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    16.613    SET/count_out_reg_reg[0]_i_110_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.727 r  SET/count_out_reg_reg[0]_i_43/CO[3]
                         net (fo=111, routed)         1.281    18.008    SET/count_out_reg_reg[1]_0[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.132 r  SET/count_out_reg[0]_i_382/O
                         net (fo=1, routed)           0.000    18.132    SET/count_out_reg[0]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.665 r  SET/count_out_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.665    SET/count_out_reg_reg[0]_i_311_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  SET/count_out_reg_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.009    18.791    SET/count_out_reg_reg[0]_i_225_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.908 r  SET/count_out_reg_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    18.908    SET/count_out_reg_reg[0]_i_122_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.025 r  SET/count_out_reg_reg[0]_i_45/CO[3]
                         net (fo=93, routed)          1.373    20.398    BYTE/count_out_reg_reg[30]_8[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    20.522 r  BYTE/count_out_reg[0]_i_378/O
                         net (fo=1, routed)           0.000    20.522    SET/count_out_reg_reg[0]_35[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.054 r  SET/count_out_reg_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    21.054    SET/count_out_reg_reg[0]_i_304_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.168 r  SET/count_out_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    21.168    SET/count_out_reg_reg[0]_i_217_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.282 r  SET/count_out_reg_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.282    SET/count_out_reg_reg[0]_i_116_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.396 r  SET/count_out_reg_reg[0]_i_44/CO[3]
                         net (fo=75, routed)          1.320    22.717    SET/count_out_reg_reg[0]_i_44_n_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124    22.841 r  SET/count_out_reg[0]_i_388/O
                         net (fo=1, routed)           0.000    22.841    SET/count_out_reg[0]_i_388_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.373 r  SET/count_out_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    23.373    SET/count_out_reg_reg[0]_i_316_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  SET/count_out_reg_reg[0]_i_230/CO[3]
                         net (fo=1, routed)           0.009    23.496    SET/count_out_reg_reg[0]_i_230_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.610 r  SET/count_out_reg_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    23.610    SET/count_out_reg_reg[0]_i_128_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.724 f  SET/count_out_reg_reg[0]_i_46/CO[3]
                         net (fo=83, routed)          1.284    25.007    SET/count_out_reg_reg[0]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.131 r  SET/count_out_reg[0]_i_389/O
                         net (fo=1, routed)           0.190    25.321    SET/count_out_reg[0]_i_389_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.847 r  SET/count_out_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.009    25.856    SET/count_out_reg_reg[0]_i_321_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  SET/count_out_reg_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    25.970    SET/count_out_reg_reg[0]_i_236_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.084 r  SET/count_out_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.084    SET/count_out_reg_reg[0]_i_134_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.198 r  SET/count_out_reg_reg[0]_i_47/CO[3]
                         net (fo=65, routed)          0.732    26.931    SET/count_out_reg_reg[0]_i_47_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124    27.055 r  SET/count_out_reg[0]_i_166/O
                         net (fo=4, routed)           0.837    27.891    SET/count_out_reg[0]_i_166_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124    28.015 r  SET/count_out_reg[0]_i_398/O
                         net (fo=1, routed)           0.000    28.015    SET/count_out_reg[0]_i_398_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.528 r  SET/count_out_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    28.528    SET/count_out_reg_reg[0]_i_326_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.645 r  SET/count_out_reg_reg[0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    28.645    SET/count_out_reg_reg[0]_i_241_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.762 r  SET/count_out_reg_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    28.762    SET/count_out_reg_reg[0]_i_140_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.879 f  SET/count_out_reg_reg[0]_i_48/CO[3]
                         net (fo=50, routed)          0.978    29.857    SET/count_out_reg_reg[0]_i_48_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124    29.981 f  SET/count_out_reg[0]_i_151/O
                         net (fo=3, routed)           0.191    30.172    SET/count_out_reg[0]_i_151_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124    30.296 r  SET/count_out_reg[0]_i_345/O
                         net (fo=1, routed)           0.565    30.861    SET/count_out_reg[0]_i_345_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.387 r  SET/count_out_reg_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.387    SET/count_out_reg_reg[0]_i_260_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  SET/count_out_reg_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.501    SET/count_out_reg_reg[0]_i_161_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  SET/count_out_reg_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.615    SET/count_out_reg_reg[0]_i_61_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.729 f  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=49, routed)          0.972    32.701    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    32.825 r  SET/count_out_reg[0]_i_331/O
                         net (fo=1, routed)           0.537    33.362    SET/count_out_reg[0]_i_331_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.888 r  SET/count_out_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    33.888    SET/count_out_reg_reg[0]_i_246_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  SET/count_out_reg_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.002    SET/count_out_reg_reg[0]_i_146_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  SET/count_out_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.116    SET/count_out_reg_reg[0]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  SET/count_out_reg_reg[0]_i_19/CO[3]
                         net (fo=31, routed)          1.367    35.596    SET/count_out_reg_reg[0]_i_19_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    35.720 r  SET/count_out_reg[0]_i_344/O
                         net (fo=1, routed)           0.000    35.720    SET/count_out_reg[0]_i_344_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.233 r  SET/count_out_reg_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.233    SET/count_out_reg_reg[0]_i_255_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.350 r  SET/count_out_reg_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.350    SET/count_out_reg_reg[0]_i_156_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.467 r  SET/count_out_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    36.467    SET/count_out_reg_reg[0]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.584 f  SET/count_out_reg_reg[0]_i_20/CO[3]
                         net (fo=13, routed)          0.963    37.547    SET/count_out_reg_reg[0]_i_20_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.124    37.671 r  SET/count_out_reg[0]_i_203/O
                         net (fo=1, routed)           0.472    38.144    SET/count_out_reg[0]_i_203_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.694 r  SET/count_out_reg_reg[0]_i_103/CO[3]
                         net (fo=1, routed)           0.000    38.694    SET/count_out_reg_reg[0]_i_103_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  SET/count_out_reg_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.811    SET/count_out_reg_reg[0]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.928 r  SET/count_out_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.928    SET/count_out_reg_reg[0]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.045 f  SET/count_out_reg_reg[0]_i_3/CO[3]
                         net (fo=15, routed)          1.166    40.210    SET/count_out_reg_reg[31]_0[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I4_O)        0.124    40.334 r  SET/count_out_reg[30]_i_2/O
                         net (fo=78, routed)          0.755    41.089    SET/count_out_reg[30]_i_2_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124    41.213 r  SET/count_out_reg[0]_i_293/O
                         net (fo=2, routed)           0.688    41.901    SET/count_out_reg_reg[0]_23
    SLICE_X34Y21         LUT4 (Prop_lut4_I0_O)        0.124    42.025 r  SET/count_out_reg[0]_i_189/O
                         net (fo=1, routed)           0.000    42.025    RSET/count_out_reg_reg[14]_0[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.538 r  RSET/count_out_reg_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.538    RSET/count_out_reg_reg[0]_i_82_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.655 r  RSET/count_out_reg_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.655    SET/count_out_reg_reg[22]_0[0]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.772 r  SET/count_out_reg_reg[0]_i_6/CO[3]
                         net (fo=59, routed)          1.050    43.823    SET/count_out_reg_reg[0]_i_6_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.124    43.947 f  SET/count_out_reg[1]_i_1/O
                         net (fo=3, routed)           0.670    44.617    SET/count_out_reg[1]_i_1_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I5_O)        0.124    44.741 r  SET/count_out_reg[0]_i_198/O
                         net (fo=1, routed)           0.336    45.077    SET/count_out_reg[0]_i_198_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.603 r  SET/count_out_reg_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.603    SET/count_out_reg_reg[0]_i_98_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.717 r  SET/count_out_reg_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.717    SET/count_out_reg_reg[0]_i_33_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.831 r  SET/count_out_reg_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.831    SET/count_out_reg_reg[0]_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=187, routed)         1.292    47.237    SET/count_out_reg_reg[0]_0[0]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.124    47.361 r  SET/str_line_no_var[31]_i_51/O
                         net (fo=2, routed)           0.490    47.851    SET/count[1]
    SLICE_X34Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    48.371 r  SET/str_line_no_var_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.371    SET/str_line_no_var_reg[31]_i_20_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.488 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.488    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.605 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.605    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.722 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.722    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.839 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.839    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.956 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.956    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.073 r  SET/COUNT_OUT_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.073    SET/COUNT_OUT_reg[27]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.292 f  SET/COUNT_OUT_reg[31]_i_9/O[0]
                         net (fo=3, routed)           0.736    50.028    TEXT_INPUT/data1[28]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.295    50.323 r  TEXT_INPUT/str_line_no_var[31]_i_299/O
                         net (fo=1, routed)           0.000    50.323    TEXT_INPUT/str_line_no_var[31]_i_299_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    50.893 r  TEXT_INPUT/str_line_no_var_reg[31]_i_208/CO[2]
                         net (fo=364, routed)         1.241    52.134    TEXT_INPUT/str_line_no_var_reg[31]_0[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.313    52.447 r  TEXT_INPUT/string_line_no[2]_i_125/O
                         net (fo=19, routed)          0.865    53.312    TEXT_INPUT/string_line_no[2]_i_125_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    53.436 f  TEXT_INPUT/str_line_no_var[31]_i_554/O
                         net (fo=1, routed)           0.848    54.284    TEXT_INPUT/str_line_no_var[31]_i_554_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.124    54.408 r  TEXT_INPUT/str_line_no_var[31]_i_402/O
                         net (fo=1, routed)           0.579    54.987    TEXT_INPUT/str_line_no_var[31]_i_402_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I2_O)        0.124    55.111 f  TEXT_INPUT/str_line_no_var[31]_i_267/O
                         net (fo=2, routed)           0.739    55.850    TEXT_INPUT/str_line_no_var[31]_i_267_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.974 r  TEXT_INPUT/str_line_no_var[31]_i_293/O
                         net (fo=120, routed)         0.853    56.827    SET/string_line_no_reg[0]
    SLICE_X17Y26         LUT6 (Prop_lut6_I3_O)        0.124    56.951 r  SET/str_line_no_var[31]_i_508/O
                         net (fo=1, routed)           0.801    57.752    SET/str_line_no_var[31]_i_508_n_0
    SLICE_X16Y29         LUT3 (Prop_lut3_I0_O)        0.124    57.876 r  SET/str_line_no_var[31]_i_373/O
                         net (fo=1, routed)           0.000    57.876    SET/str_line_no_var[31]_i_373_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.409 r  SET/str_line_no_var_reg[31]_i_250/CO[3]
                         net (fo=1, routed)           0.000    58.409    SET/str_line_no_var_reg[31]_i_250_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.526 r  SET/str_line_no_var_reg[31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.526    SET/str_line_no_var_reg[31]_i_195_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.755 f  SET/str_line_no_var_reg[31]_i_136/CO[2]
                         net (fo=224, routed)         0.929    59.684    TEXT_INPUT/string_line_no_reg[0]_3[0]
    SLICE_X17Y33         LUT2 (Prop_lut2_I0_O)        0.310    59.994 f  TEXT_INPUT/str_line_no_var[31]_i_450/O
                         net (fo=3, routed)           0.161    60.155    TEXT_INPUT/str_line_no_var[31]_i_450_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I0_O)        0.124    60.279 r  TEXT_INPUT/str_line_no_var[31]_i_303/O
                         net (fo=7, routed)           0.477    60.756    TEXT_INPUT/str_line_no_var[31]_i_303_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I2_O)        0.124    60.880 r  TEXT_INPUT/str_line_no_var[31]_i_447/O
                         net (fo=1, routed)           0.875    61.755    TEXT_INPUT/str_line_no_var[31]_i_447_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.879 f  TEXT_INPUT/str_line_no_var[31]_i_301/O
                         net (fo=8, routed)           1.053    62.932    TEXT_INPUT/str_line_no_var[31]_i_301_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    63.056 f  TEXT_INPUT/str_line_no_var[31]_i_209/O
                         net (fo=70, routed)          0.449    63.505    TEXT_INPUT/str_line_no_var[31]_i_209_n_0
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.124    63.629 f  TEXT_INPUT/str_line_no_var[31]_i_139/O
                         net (fo=121, routed)         0.883    64.511    TEXT_INPUT/str_line_no_var[31]_i_139_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    64.635 f  TEXT_INPUT/COUNT_OUT[19]_i_76/O
                         net (fo=4, routed)           0.910    65.545    TEXT_INPUT/COUNT_OUT[19]_i_76_n_0
    SLICE_X17Y28         LUT3 (Prop_lut3_I2_O)        0.124    65.669 r  TEXT_INPUT/str_line_no_var[31]_i_324/O
                         net (fo=1, routed)           0.000    65.669    TEXT_INPUT/str_line_no_var[31]_i_324_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.219 r  TEXT_INPUT/str_line_no_var_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000    66.219    TEXT_INPUT/str_line_no_var_reg[31]_i_219_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.447 r  TEXT_INPUT/str_line_no_var_reg[31]_i_155/CO[2]
                         net (fo=103, routed)         1.281    67.728    TEXT_INPUT/str_line_no_var_reg[31]_i_155_n_1
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.313    68.041 r  TEXT_INPUT/COUNT_OUT[23]_i_208/O
                         net (fo=1, routed)           0.781    68.822    TEXT_INPUT/COUNT_OUT[23]_i_208_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124    68.946 f  TEXT_INPUT/COUNT_OUT[23]_i_143/O
                         net (fo=1, routed)           0.800    69.746    TEXT_INPUT/COUNT_OUT[23]_i_143_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    69.870 f  TEXT_INPUT/COUNT_OUT[23]_i_91/O
                         net (fo=2, routed)           0.806    70.676    TEXT_INPUT/COUNT_OUT[23]_i_91_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I3_O)        0.124    70.800 r  TEXT_INPUT/COUNT_OUT[23]_i_49/O
                         net (fo=58, routed)          1.098    71.898    TEXT_INPUT/COUNT_OUT[23]_i_49_n_0
    SLICE_X19Y22         LUT5 (Prop_lut5_I2_O)        0.152    72.050 f  TEXT_INPUT/COUNT_OUT[7]_i_42/O
                         net (fo=4, routed)           1.200    73.250    TEXT_INPUT/COUNT_OUT[7]_i_42_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I0_O)        0.332    73.582 r  TEXT_INPUT/str_line_no_var[31]_i_317/O
                         net (fo=1, routed)           0.000    73.582    TEXT_INPUT/str_line_no_var[31]_i_317_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.980 r  TEXT_INPUT/str_line_no_var_reg[31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    73.980    TEXT_INPUT/str_line_no_var_reg[31]_i_214_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.094 r  TEXT_INPUT/str_line_no_var_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    74.094    TEXT_INPUT/str_line_no_var_reg[31]_i_144_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.322 r  TEXT_INPUT/str_line_no_var_reg[31]_i_87/CO[2]
                         net (fo=205, routed)         0.967    75.289    TEXT_INPUT/str_line_no_var_reg[31]_i_87_n_1
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    75.602 r  TEXT_INPUT/COUNT_OUT[3]_i_99/O
                         net (fo=9, routed)           0.872    76.474    TEXT_INPUT/COUNT_OUT[3]_i_99_n_0
    SLICE_X23Y16         LUT5 (Prop_lut5_I4_O)        0.150    76.624 r  TEXT_INPUT/COUNT_OUT[3]_i_173/O
                         net (fo=2, routed)           0.875    77.499    TEXT_INPUT/COUNT_OUT[3]_i_173_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I4_O)        0.326    77.825 f  TEXT_INPUT/COUNT_OUT[31]_i_212/O
                         net (fo=1, routed)           0.689    78.514    TEXT_INPUT/COUNT_OUT[31]_i_212_n_0
    SLICE_X23Y16         LUT6 (Prop_lut6_I5_O)        0.124    78.638 r  TEXT_INPUT/COUNT_OUT[31]_i_105/O
                         net (fo=4, routed)           1.197    79.835    TEXT_INPUT/COUNT_OUT[31]_i_105_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    79.959 r  TEXT_INPUT/str_line_no_var[31]_i_134/O
                         net (fo=31, routed)          0.767    80.726    TEXT_INPUT/str_line_no_var[31]_i_134_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.124    80.850 r  TEXT_INPUT/str_line_no_var[31]_i_129/O
                         net (fo=30, routed)          0.781    81.631    TEXT_INPUT/str_line_no_var[31]_i_129_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    81.755 f  TEXT_INPUT/string_line_no[4]_i_26/O
                         net (fo=2, routed)           0.991    82.746    TEXT_INPUT/string_line_no[4]_i_26_n_0
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124    82.870 r  TEXT_INPUT/string_line_no[4]_i_41/O
                         net (fo=1, routed)           0.000    82.870    TEXT_INPUT/string_line_no[4]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.420 r  TEXT_INPUT/string_line_no_reg[4]_i_23/CO[3]
                         net (fo=1, routed)           0.009    83.429    TEXT_INPUT/string_line_no_reg[4]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.543 r  TEXT_INPUT/string_line_no_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.543    TEXT_INPUT/string_line_no_reg[8]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.657 r  TEXT_INPUT/string_line_no_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.657    TEXT_INPUT/string_line_no_reg[12]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.771 r  TEXT_INPUT/string_line_no_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.771    TEXT_INPUT/string_line_no_reg[16]_i_23_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.885 r  TEXT_INPUT/string_line_no_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.885    TEXT_INPUT/string_line_no_reg[20]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.124 f  TEXT_INPUT/str_line_no_var_reg[31]_i_104/O[2]
                         net (fo=2, routed)           1.094    85.218    TEXT_INPUT/str_line_no_var_reg[31]_i_104_n_5
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.302    85.520 r  TEXT_INPUT/COUNT_OUT[31]_i_85/O
                         net (fo=1, routed)           0.000    85.520    TEXT_INPUT/COUNT_OUT[31]_i_85_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.070 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_34/CO[3]
                         net (fo=23, routed)          1.253    87.324    TEXT_INPUT/COUNT_OUT_reg[31]_i_34_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.448 r  TEXT_INPUT/string_line_no[2]_i_7/O
                         net (fo=1, routed)           0.000    87.448    TEXT_INPUT/string_line_no[2]_i_7_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    87.980 r  TEXT_INPUT/string_line_no_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.980    TEXT_INPUT/string_line_no_reg[2]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.293 f  TEXT_INPUT/string_line_no_reg[4]_i_2/O[3]
                         net (fo=3, routed)           1.000    89.293    TEXT_INPUT/string_line_no_reg[4]_i_2_n_4
    SLICE_X42Y15         LUT3 (Prop_lut3_I2_O)        0.306    89.599 r  TEXT_INPUT/COUNT_OUT[15]_i_53/O
                         net (fo=1, routed)           0.000    89.599    TEXT_INPUT/COUNT_OUT[15]_i_53_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    89.979 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.979    TEXT_INPUT/COUNT_OUT_reg[15]_i_35_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.302 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_36/O[1]
                         net (fo=3, routed)           0.662    90.964    TEXT_INPUT/COUNT_OUT3[10]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.306    91.270 r  TEXT_INPUT/COUNT_OUT[15]_i_38/O
                         net (fo=1, routed)           0.000    91.270    TEXT_INPUT/COUNT_OUT[15]_i_38_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.803 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    TEXT_INPUT/COUNT_OUT_reg[15]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.920 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.920    TEXT_INPUT/COUNT_OUT_reg[19]_i_18_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.159 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_19/O[2]
                         net (fo=1, routed)           0.725    92.885    TEXT_INPUT/COUNT_OUT2[20]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.301    93.186 r  TEXT_INPUT/COUNT_OUT[23]_i_9/O
                         net (fo=1, routed)           0.000    93.186    TEXT_INPUT/COUNT_OUT[23]_i_9_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.718 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.718    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    93.957 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    93.957    TEXT_INPUT/COUNT_OUT_reg[27]_i_1_n_5
    SLICE_X37Y19         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.567    12.762    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[26]/C
                         clock pessimism              0.372    13.134    
                         clock uncertainty           -0.035    13.099    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.062    13.161    TEXT_INPUT/COUNT_OUT_reg[26]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                         -93.957    
  -------------------------------------------------------------------
                         slack                                -80.796    

Slack (VIOLATED) :        -80.780ns  (required time - arrival time)
  Source:                 BYTE/count_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        88.737ns  (logic 32.012ns (36.075%)  route 56.725ns (63.925%))
  Logic Levels:           148  (CARRY4=90 LUT2=5 LUT3=6 LUT4=10 LUT5=10 LUT6=27)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 12.762 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.752     5.204    BYTE/CLK_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  BYTE/count_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  BYTE/count_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.852     6.512    TEXT_INPUT/count_out_reg_reg[31]_0[1]
    SLICE_X36Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.636 r  TEXT_INPUT/count_out_reg[0]_i_362/O
                         net (fo=1, routed)           0.000     6.636    BYTE/S[0]
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  BYTE/count_out_reg_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000     7.168    BYTE/count_out_reg_reg[0]_i_270_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  BYTE/count_out_reg_reg[0]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.282    BYTE/count_out_reg_reg[0]_i_172_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  BYTE/count_out_reg_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.396    BYTE/count_out_reg_reg[0]_i_73_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  BYTE/count_out_reg_reg[0]_i_23/CO[3]
                         net (fo=86, routed)          1.284     8.794    BYTE/count_out_reg_reg[0]_i_23_n_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.918 r  BYTE/count_out_reg[0]_i_353/O
                         net (fo=1, routed)           0.000     8.918    BYTE/count_out_reg[0]_i_353_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.468 r  BYTE/count_out_reg_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.468    BYTE/count_out_reg_reg[0]_i_265_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  BYTE/count_out_reg_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.582    BYTE/count_out_reg_reg[0]_i_167_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  BYTE/count_out_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.696    BYTE/count_out_reg_reg[0]_i_67_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  BYTE/count_out_reg_reg[0]_i_22/CO[3]
                         net (fo=68, routed)          1.770    11.580    BYTE/count_out_reg_reg[0]_i_22_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.732 r  BYTE/count_out_reg[21]_i_2/O
                         net (fo=8, routed)           0.628    12.359    SET/COUNT_OUT_reg[21]
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.326    12.685 r  SET/count_out_reg[30]_i_16/O
                         net (fo=1, routed)           0.465    13.150    SET/count_out_reg[30]_i_16_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.548 r  SET/count_out_reg_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.548    SET/count_out_reg_reg[30]_i_5_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  SET/count_out_reg_reg[30]_i_4/CO[3]
                         net (fo=128, routed)         1.139    14.802    BYTE/count_out_reg_reg[31]_6[0]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  BYTE/count_out_reg[0]_i_5/O
                         net (fo=26, routed)          0.803    15.729    BYTE/count_out_reg_reg[0]_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    15.853 r  BYTE/count_out_reg[0]_i_373/O
                         net (fo=1, routed)           0.000    15.853    SET/count_out_reg_reg[0]_32[0]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.385 r  SET/count_out_reg_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.385    SET/count_out_reg_reg[0]_i_299_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.499 r  SET/count_out_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    16.499    SET/count_out_reg_reg[0]_i_212_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.613 r  SET/count_out_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    16.613    SET/count_out_reg_reg[0]_i_110_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.727 r  SET/count_out_reg_reg[0]_i_43/CO[3]
                         net (fo=111, routed)         1.281    18.008    SET/count_out_reg_reg[1]_0[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.132 r  SET/count_out_reg[0]_i_382/O
                         net (fo=1, routed)           0.000    18.132    SET/count_out_reg[0]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.665 r  SET/count_out_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.665    SET/count_out_reg_reg[0]_i_311_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  SET/count_out_reg_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.009    18.791    SET/count_out_reg_reg[0]_i_225_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.908 r  SET/count_out_reg_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    18.908    SET/count_out_reg_reg[0]_i_122_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.025 r  SET/count_out_reg_reg[0]_i_45/CO[3]
                         net (fo=93, routed)          1.373    20.398    BYTE/count_out_reg_reg[30]_8[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    20.522 r  BYTE/count_out_reg[0]_i_378/O
                         net (fo=1, routed)           0.000    20.522    SET/count_out_reg_reg[0]_35[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.054 r  SET/count_out_reg_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    21.054    SET/count_out_reg_reg[0]_i_304_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.168 r  SET/count_out_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    21.168    SET/count_out_reg_reg[0]_i_217_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.282 r  SET/count_out_reg_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.282    SET/count_out_reg_reg[0]_i_116_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.396 r  SET/count_out_reg_reg[0]_i_44/CO[3]
                         net (fo=75, routed)          1.320    22.717    SET/count_out_reg_reg[0]_i_44_n_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124    22.841 r  SET/count_out_reg[0]_i_388/O
                         net (fo=1, routed)           0.000    22.841    SET/count_out_reg[0]_i_388_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.373 r  SET/count_out_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    23.373    SET/count_out_reg_reg[0]_i_316_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  SET/count_out_reg_reg[0]_i_230/CO[3]
                         net (fo=1, routed)           0.009    23.496    SET/count_out_reg_reg[0]_i_230_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.610 r  SET/count_out_reg_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    23.610    SET/count_out_reg_reg[0]_i_128_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.724 f  SET/count_out_reg_reg[0]_i_46/CO[3]
                         net (fo=83, routed)          1.284    25.007    SET/count_out_reg_reg[0]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.131 r  SET/count_out_reg[0]_i_389/O
                         net (fo=1, routed)           0.190    25.321    SET/count_out_reg[0]_i_389_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.847 r  SET/count_out_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.009    25.856    SET/count_out_reg_reg[0]_i_321_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  SET/count_out_reg_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    25.970    SET/count_out_reg_reg[0]_i_236_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.084 r  SET/count_out_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.084    SET/count_out_reg_reg[0]_i_134_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.198 r  SET/count_out_reg_reg[0]_i_47/CO[3]
                         net (fo=65, routed)          0.732    26.931    SET/count_out_reg_reg[0]_i_47_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124    27.055 r  SET/count_out_reg[0]_i_166/O
                         net (fo=4, routed)           0.837    27.891    SET/count_out_reg[0]_i_166_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124    28.015 r  SET/count_out_reg[0]_i_398/O
                         net (fo=1, routed)           0.000    28.015    SET/count_out_reg[0]_i_398_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.528 r  SET/count_out_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    28.528    SET/count_out_reg_reg[0]_i_326_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.645 r  SET/count_out_reg_reg[0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    28.645    SET/count_out_reg_reg[0]_i_241_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.762 r  SET/count_out_reg_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    28.762    SET/count_out_reg_reg[0]_i_140_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.879 f  SET/count_out_reg_reg[0]_i_48/CO[3]
                         net (fo=50, routed)          0.978    29.857    SET/count_out_reg_reg[0]_i_48_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124    29.981 f  SET/count_out_reg[0]_i_151/O
                         net (fo=3, routed)           0.191    30.172    SET/count_out_reg[0]_i_151_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124    30.296 r  SET/count_out_reg[0]_i_345/O
                         net (fo=1, routed)           0.565    30.861    SET/count_out_reg[0]_i_345_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.387 r  SET/count_out_reg_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.387    SET/count_out_reg_reg[0]_i_260_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  SET/count_out_reg_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.501    SET/count_out_reg_reg[0]_i_161_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  SET/count_out_reg_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.615    SET/count_out_reg_reg[0]_i_61_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.729 f  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=49, routed)          0.972    32.701    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    32.825 r  SET/count_out_reg[0]_i_331/O
                         net (fo=1, routed)           0.537    33.362    SET/count_out_reg[0]_i_331_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.888 r  SET/count_out_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    33.888    SET/count_out_reg_reg[0]_i_246_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  SET/count_out_reg_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.002    SET/count_out_reg_reg[0]_i_146_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  SET/count_out_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.116    SET/count_out_reg_reg[0]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  SET/count_out_reg_reg[0]_i_19/CO[3]
                         net (fo=31, routed)          1.367    35.596    SET/count_out_reg_reg[0]_i_19_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    35.720 r  SET/count_out_reg[0]_i_344/O
                         net (fo=1, routed)           0.000    35.720    SET/count_out_reg[0]_i_344_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.233 r  SET/count_out_reg_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.233    SET/count_out_reg_reg[0]_i_255_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.350 r  SET/count_out_reg_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.350    SET/count_out_reg_reg[0]_i_156_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.467 r  SET/count_out_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    36.467    SET/count_out_reg_reg[0]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.584 f  SET/count_out_reg_reg[0]_i_20/CO[3]
                         net (fo=13, routed)          0.963    37.547    SET/count_out_reg_reg[0]_i_20_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.124    37.671 r  SET/count_out_reg[0]_i_203/O
                         net (fo=1, routed)           0.472    38.144    SET/count_out_reg[0]_i_203_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.694 r  SET/count_out_reg_reg[0]_i_103/CO[3]
                         net (fo=1, routed)           0.000    38.694    SET/count_out_reg_reg[0]_i_103_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  SET/count_out_reg_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.811    SET/count_out_reg_reg[0]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.928 r  SET/count_out_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.928    SET/count_out_reg_reg[0]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.045 f  SET/count_out_reg_reg[0]_i_3/CO[3]
                         net (fo=15, routed)          1.166    40.210    SET/count_out_reg_reg[31]_0[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I4_O)        0.124    40.334 r  SET/count_out_reg[30]_i_2/O
                         net (fo=78, routed)          0.755    41.089    SET/count_out_reg[30]_i_2_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124    41.213 r  SET/count_out_reg[0]_i_293/O
                         net (fo=2, routed)           0.688    41.901    SET/count_out_reg_reg[0]_23
    SLICE_X34Y21         LUT4 (Prop_lut4_I0_O)        0.124    42.025 r  SET/count_out_reg[0]_i_189/O
                         net (fo=1, routed)           0.000    42.025    RSET/count_out_reg_reg[14]_0[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.538 r  RSET/count_out_reg_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.538    RSET/count_out_reg_reg[0]_i_82_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.655 r  RSET/count_out_reg_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.655    SET/count_out_reg_reg[22]_0[0]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.772 r  SET/count_out_reg_reg[0]_i_6/CO[3]
                         net (fo=59, routed)          1.050    43.823    SET/count_out_reg_reg[0]_i_6_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.124    43.947 f  SET/count_out_reg[1]_i_1/O
                         net (fo=3, routed)           0.670    44.617    SET/count_out_reg[1]_i_1_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I5_O)        0.124    44.741 r  SET/count_out_reg[0]_i_198/O
                         net (fo=1, routed)           0.336    45.077    SET/count_out_reg[0]_i_198_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.603 r  SET/count_out_reg_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.603    SET/count_out_reg_reg[0]_i_98_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.717 r  SET/count_out_reg_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.717    SET/count_out_reg_reg[0]_i_33_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.831 r  SET/count_out_reg_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.831    SET/count_out_reg_reg[0]_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=187, routed)         1.292    47.237    SET/count_out_reg_reg[0]_0[0]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.124    47.361 r  SET/str_line_no_var[31]_i_51/O
                         net (fo=2, routed)           0.490    47.851    SET/count[1]
    SLICE_X34Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    48.371 r  SET/str_line_no_var_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.371    SET/str_line_no_var_reg[31]_i_20_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.488 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.488    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.605 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.605    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.722 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.722    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.839 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.839    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.956 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.956    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.073 r  SET/COUNT_OUT_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.073    SET/COUNT_OUT_reg[27]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.292 f  SET/COUNT_OUT_reg[31]_i_9/O[0]
                         net (fo=3, routed)           0.736    50.028    TEXT_INPUT/data1[28]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.295    50.323 r  TEXT_INPUT/str_line_no_var[31]_i_299/O
                         net (fo=1, routed)           0.000    50.323    TEXT_INPUT/str_line_no_var[31]_i_299_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    50.893 r  TEXT_INPUT/str_line_no_var_reg[31]_i_208/CO[2]
                         net (fo=364, routed)         1.241    52.134    TEXT_INPUT/str_line_no_var_reg[31]_0[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.313    52.447 r  TEXT_INPUT/string_line_no[2]_i_125/O
                         net (fo=19, routed)          0.865    53.312    TEXT_INPUT/string_line_no[2]_i_125_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    53.436 f  TEXT_INPUT/str_line_no_var[31]_i_554/O
                         net (fo=1, routed)           0.848    54.284    TEXT_INPUT/str_line_no_var[31]_i_554_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.124    54.408 r  TEXT_INPUT/str_line_no_var[31]_i_402/O
                         net (fo=1, routed)           0.579    54.987    TEXT_INPUT/str_line_no_var[31]_i_402_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I2_O)        0.124    55.111 f  TEXT_INPUT/str_line_no_var[31]_i_267/O
                         net (fo=2, routed)           0.739    55.850    TEXT_INPUT/str_line_no_var[31]_i_267_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.974 r  TEXT_INPUT/str_line_no_var[31]_i_293/O
                         net (fo=120, routed)         0.853    56.827    SET/string_line_no_reg[0]
    SLICE_X17Y26         LUT6 (Prop_lut6_I3_O)        0.124    56.951 r  SET/str_line_no_var[31]_i_508/O
                         net (fo=1, routed)           0.801    57.752    SET/str_line_no_var[31]_i_508_n_0
    SLICE_X16Y29         LUT3 (Prop_lut3_I0_O)        0.124    57.876 r  SET/str_line_no_var[31]_i_373/O
                         net (fo=1, routed)           0.000    57.876    SET/str_line_no_var[31]_i_373_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.409 r  SET/str_line_no_var_reg[31]_i_250/CO[3]
                         net (fo=1, routed)           0.000    58.409    SET/str_line_no_var_reg[31]_i_250_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.526 r  SET/str_line_no_var_reg[31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.526    SET/str_line_no_var_reg[31]_i_195_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.755 f  SET/str_line_no_var_reg[31]_i_136/CO[2]
                         net (fo=224, routed)         0.929    59.684    TEXT_INPUT/string_line_no_reg[0]_3[0]
    SLICE_X17Y33         LUT2 (Prop_lut2_I0_O)        0.310    59.994 f  TEXT_INPUT/str_line_no_var[31]_i_450/O
                         net (fo=3, routed)           0.161    60.155    TEXT_INPUT/str_line_no_var[31]_i_450_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I0_O)        0.124    60.279 r  TEXT_INPUT/str_line_no_var[31]_i_303/O
                         net (fo=7, routed)           0.477    60.756    TEXT_INPUT/str_line_no_var[31]_i_303_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I2_O)        0.124    60.880 r  TEXT_INPUT/str_line_no_var[31]_i_447/O
                         net (fo=1, routed)           0.875    61.755    TEXT_INPUT/str_line_no_var[31]_i_447_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.879 f  TEXT_INPUT/str_line_no_var[31]_i_301/O
                         net (fo=8, routed)           1.053    62.932    TEXT_INPUT/str_line_no_var[31]_i_301_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    63.056 f  TEXT_INPUT/str_line_no_var[31]_i_209/O
                         net (fo=70, routed)          0.449    63.505    TEXT_INPUT/str_line_no_var[31]_i_209_n_0
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.124    63.629 f  TEXT_INPUT/str_line_no_var[31]_i_139/O
                         net (fo=121, routed)         0.883    64.511    TEXT_INPUT/str_line_no_var[31]_i_139_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    64.635 f  TEXT_INPUT/COUNT_OUT[19]_i_76/O
                         net (fo=4, routed)           0.910    65.545    TEXT_INPUT/COUNT_OUT[19]_i_76_n_0
    SLICE_X17Y28         LUT3 (Prop_lut3_I2_O)        0.124    65.669 r  TEXT_INPUT/str_line_no_var[31]_i_324/O
                         net (fo=1, routed)           0.000    65.669    TEXT_INPUT/str_line_no_var[31]_i_324_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.219 r  TEXT_INPUT/str_line_no_var_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000    66.219    TEXT_INPUT/str_line_no_var_reg[31]_i_219_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.447 r  TEXT_INPUT/str_line_no_var_reg[31]_i_155/CO[2]
                         net (fo=103, routed)         1.281    67.728    TEXT_INPUT/str_line_no_var_reg[31]_i_155_n_1
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.313    68.041 r  TEXT_INPUT/COUNT_OUT[23]_i_208/O
                         net (fo=1, routed)           0.781    68.822    TEXT_INPUT/COUNT_OUT[23]_i_208_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124    68.946 f  TEXT_INPUT/COUNT_OUT[23]_i_143/O
                         net (fo=1, routed)           0.800    69.746    TEXT_INPUT/COUNT_OUT[23]_i_143_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    69.870 f  TEXT_INPUT/COUNT_OUT[23]_i_91/O
                         net (fo=2, routed)           0.806    70.676    TEXT_INPUT/COUNT_OUT[23]_i_91_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I3_O)        0.124    70.800 r  TEXT_INPUT/COUNT_OUT[23]_i_49/O
                         net (fo=58, routed)          1.098    71.898    TEXT_INPUT/COUNT_OUT[23]_i_49_n_0
    SLICE_X19Y22         LUT5 (Prop_lut5_I2_O)        0.152    72.050 f  TEXT_INPUT/COUNT_OUT[7]_i_42/O
                         net (fo=4, routed)           1.200    73.250    TEXT_INPUT/COUNT_OUT[7]_i_42_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I0_O)        0.332    73.582 r  TEXT_INPUT/str_line_no_var[31]_i_317/O
                         net (fo=1, routed)           0.000    73.582    TEXT_INPUT/str_line_no_var[31]_i_317_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.980 r  TEXT_INPUT/str_line_no_var_reg[31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    73.980    TEXT_INPUT/str_line_no_var_reg[31]_i_214_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.094 r  TEXT_INPUT/str_line_no_var_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    74.094    TEXT_INPUT/str_line_no_var_reg[31]_i_144_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.322 r  TEXT_INPUT/str_line_no_var_reg[31]_i_87/CO[2]
                         net (fo=205, routed)         0.967    75.289    TEXT_INPUT/str_line_no_var_reg[31]_i_87_n_1
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    75.602 r  TEXT_INPUT/COUNT_OUT[3]_i_99/O
                         net (fo=9, routed)           0.872    76.474    TEXT_INPUT/COUNT_OUT[3]_i_99_n_0
    SLICE_X23Y16         LUT5 (Prop_lut5_I4_O)        0.150    76.624 r  TEXT_INPUT/COUNT_OUT[3]_i_173/O
                         net (fo=2, routed)           0.875    77.499    TEXT_INPUT/COUNT_OUT[3]_i_173_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I4_O)        0.326    77.825 f  TEXT_INPUT/COUNT_OUT[31]_i_212/O
                         net (fo=1, routed)           0.689    78.514    TEXT_INPUT/COUNT_OUT[31]_i_212_n_0
    SLICE_X23Y16         LUT6 (Prop_lut6_I5_O)        0.124    78.638 r  TEXT_INPUT/COUNT_OUT[31]_i_105/O
                         net (fo=4, routed)           1.197    79.835    TEXT_INPUT/COUNT_OUT[31]_i_105_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    79.959 r  TEXT_INPUT/str_line_no_var[31]_i_134/O
                         net (fo=31, routed)          0.767    80.726    TEXT_INPUT/str_line_no_var[31]_i_134_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.124    80.850 r  TEXT_INPUT/str_line_no_var[31]_i_129/O
                         net (fo=30, routed)          0.781    81.631    TEXT_INPUT/str_line_no_var[31]_i_129_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    81.755 f  TEXT_INPUT/string_line_no[4]_i_26/O
                         net (fo=2, routed)           0.991    82.746    TEXT_INPUT/string_line_no[4]_i_26_n_0
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124    82.870 r  TEXT_INPUT/string_line_no[4]_i_41/O
                         net (fo=1, routed)           0.000    82.870    TEXT_INPUT/string_line_no[4]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.420 r  TEXT_INPUT/string_line_no_reg[4]_i_23/CO[3]
                         net (fo=1, routed)           0.009    83.429    TEXT_INPUT/string_line_no_reg[4]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.543 r  TEXT_INPUT/string_line_no_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.543    TEXT_INPUT/string_line_no_reg[8]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.657 r  TEXT_INPUT/string_line_no_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.657    TEXT_INPUT/string_line_no_reg[12]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.771 r  TEXT_INPUT/string_line_no_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.771    TEXT_INPUT/string_line_no_reg[16]_i_23_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.885 r  TEXT_INPUT/string_line_no_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.885    TEXT_INPUT/string_line_no_reg[20]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.124 f  TEXT_INPUT/str_line_no_var_reg[31]_i_104/O[2]
                         net (fo=2, routed)           1.094    85.218    TEXT_INPUT/str_line_no_var_reg[31]_i_104_n_5
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.302    85.520 r  TEXT_INPUT/COUNT_OUT[31]_i_85/O
                         net (fo=1, routed)           0.000    85.520    TEXT_INPUT/COUNT_OUT[31]_i_85_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.070 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_34/CO[3]
                         net (fo=23, routed)          1.253    87.324    TEXT_INPUT/COUNT_OUT_reg[31]_i_34_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.448 r  TEXT_INPUT/string_line_no[2]_i_7/O
                         net (fo=1, routed)           0.000    87.448    TEXT_INPUT/string_line_no[2]_i_7_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    87.980 r  TEXT_INPUT/string_line_no_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.980    TEXT_INPUT/string_line_no_reg[2]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.293 f  TEXT_INPUT/string_line_no_reg[4]_i_2/O[3]
                         net (fo=3, routed)           1.000    89.293    TEXT_INPUT/string_line_no_reg[4]_i_2_n_4
    SLICE_X42Y15         LUT3 (Prop_lut3_I2_O)        0.306    89.599 r  TEXT_INPUT/COUNT_OUT[15]_i_53/O
                         net (fo=1, routed)           0.000    89.599    TEXT_INPUT/COUNT_OUT[15]_i_53_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    89.979 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.979    TEXT_INPUT/COUNT_OUT_reg[15]_i_35_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.302 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_36/O[1]
                         net (fo=3, routed)           0.662    90.964    TEXT_INPUT/COUNT_OUT3[10]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.306    91.270 r  TEXT_INPUT/COUNT_OUT[15]_i_38/O
                         net (fo=1, routed)           0.000    91.270    TEXT_INPUT/COUNT_OUT[15]_i_38_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.803 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    TEXT_INPUT/COUNT_OUT_reg[15]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.920 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.920    TEXT_INPUT/COUNT_OUT_reg[19]_i_18_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.159 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_19/O[2]
                         net (fo=1, routed)           0.725    92.885    TEXT_INPUT/COUNT_OUT2[20]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.301    93.186 r  TEXT_INPUT/COUNT_OUT[23]_i_9/O
                         net (fo=1, routed)           0.000    93.186    TEXT_INPUT/COUNT_OUT[23]_i_9_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.718 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.718    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    93.941 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    93.941    TEXT_INPUT/COUNT_OUT_reg[27]_i_1_n_7
    SLICE_X37Y19         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.567    12.762    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[24]/C
                         clock pessimism              0.372    13.134    
                         clock uncertainty           -0.035    13.099    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.062    13.161    TEXT_INPUT/COUNT_OUT_reg[24]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                         -93.941    
  -------------------------------------------------------------------
                         slack                                -80.780    

Slack (VIOLATED) :        -80.694ns  (required time - arrival time)
  Source:                 BYTE/count_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        88.651ns  (logic 32.081ns (36.188%)  route 56.570ns (63.812%))
  Logic Levels:           148  (CARRY4=90 LUT2=5 LUT3=6 LUT4=11 LUT5=10 LUT6=26)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 12.763 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.752     5.204    BYTE/CLK_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  BYTE/count_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  BYTE/count_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.852     6.512    TEXT_INPUT/count_out_reg_reg[31]_0[1]
    SLICE_X36Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.636 r  TEXT_INPUT/count_out_reg[0]_i_362/O
                         net (fo=1, routed)           0.000     6.636    BYTE/S[0]
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  BYTE/count_out_reg_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000     7.168    BYTE/count_out_reg_reg[0]_i_270_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  BYTE/count_out_reg_reg[0]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.282    BYTE/count_out_reg_reg[0]_i_172_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  BYTE/count_out_reg_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.396    BYTE/count_out_reg_reg[0]_i_73_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  BYTE/count_out_reg_reg[0]_i_23/CO[3]
                         net (fo=86, routed)          1.284     8.794    BYTE/count_out_reg_reg[0]_i_23_n_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.918 r  BYTE/count_out_reg[0]_i_353/O
                         net (fo=1, routed)           0.000     8.918    BYTE/count_out_reg[0]_i_353_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.468 r  BYTE/count_out_reg_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.468    BYTE/count_out_reg_reg[0]_i_265_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  BYTE/count_out_reg_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.582    BYTE/count_out_reg_reg[0]_i_167_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  BYTE/count_out_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.696    BYTE/count_out_reg_reg[0]_i_67_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  BYTE/count_out_reg_reg[0]_i_22/CO[3]
                         net (fo=68, routed)          1.770    11.580    BYTE/count_out_reg_reg[0]_i_22_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.732 r  BYTE/count_out_reg[21]_i_2/O
                         net (fo=8, routed)           0.628    12.359    SET/COUNT_OUT_reg[21]
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.326    12.685 r  SET/count_out_reg[30]_i_16/O
                         net (fo=1, routed)           0.465    13.150    SET/count_out_reg[30]_i_16_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.548 r  SET/count_out_reg_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.548    SET/count_out_reg_reg[30]_i_5_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  SET/count_out_reg_reg[30]_i_4/CO[3]
                         net (fo=128, routed)         1.139    14.802    BYTE/count_out_reg_reg[31]_6[0]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  BYTE/count_out_reg[0]_i_5/O
                         net (fo=26, routed)          0.803    15.729    BYTE/count_out_reg_reg[0]_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    15.853 r  BYTE/count_out_reg[0]_i_373/O
                         net (fo=1, routed)           0.000    15.853    SET/count_out_reg_reg[0]_32[0]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.385 r  SET/count_out_reg_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.385    SET/count_out_reg_reg[0]_i_299_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.499 r  SET/count_out_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    16.499    SET/count_out_reg_reg[0]_i_212_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.613 r  SET/count_out_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    16.613    SET/count_out_reg_reg[0]_i_110_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.727 r  SET/count_out_reg_reg[0]_i_43/CO[3]
                         net (fo=111, routed)         1.281    18.008    SET/count_out_reg_reg[1]_0[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.132 r  SET/count_out_reg[0]_i_382/O
                         net (fo=1, routed)           0.000    18.132    SET/count_out_reg[0]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.665 r  SET/count_out_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.665    SET/count_out_reg_reg[0]_i_311_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  SET/count_out_reg_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.009    18.791    SET/count_out_reg_reg[0]_i_225_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.908 r  SET/count_out_reg_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    18.908    SET/count_out_reg_reg[0]_i_122_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.025 r  SET/count_out_reg_reg[0]_i_45/CO[3]
                         net (fo=93, routed)          1.373    20.398    BYTE/count_out_reg_reg[30]_8[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    20.522 r  BYTE/count_out_reg[0]_i_378/O
                         net (fo=1, routed)           0.000    20.522    SET/count_out_reg_reg[0]_35[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.054 r  SET/count_out_reg_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    21.054    SET/count_out_reg_reg[0]_i_304_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.168 r  SET/count_out_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    21.168    SET/count_out_reg_reg[0]_i_217_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.282 r  SET/count_out_reg_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.282    SET/count_out_reg_reg[0]_i_116_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.396 r  SET/count_out_reg_reg[0]_i_44/CO[3]
                         net (fo=75, routed)          1.320    22.717    SET/count_out_reg_reg[0]_i_44_n_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124    22.841 r  SET/count_out_reg[0]_i_388/O
                         net (fo=1, routed)           0.000    22.841    SET/count_out_reg[0]_i_388_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.373 r  SET/count_out_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    23.373    SET/count_out_reg_reg[0]_i_316_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  SET/count_out_reg_reg[0]_i_230/CO[3]
                         net (fo=1, routed)           0.009    23.496    SET/count_out_reg_reg[0]_i_230_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.610 r  SET/count_out_reg_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    23.610    SET/count_out_reg_reg[0]_i_128_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.724 f  SET/count_out_reg_reg[0]_i_46/CO[3]
                         net (fo=83, routed)          1.284    25.007    SET/count_out_reg_reg[0]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.131 r  SET/count_out_reg[0]_i_389/O
                         net (fo=1, routed)           0.190    25.321    SET/count_out_reg[0]_i_389_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.847 r  SET/count_out_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.009    25.856    SET/count_out_reg_reg[0]_i_321_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  SET/count_out_reg_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    25.970    SET/count_out_reg_reg[0]_i_236_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.084 r  SET/count_out_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.084    SET/count_out_reg_reg[0]_i_134_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.198 r  SET/count_out_reg_reg[0]_i_47/CO[3]
                         net (fo=65, routed)          0.732    26.931    SET/count_out_reg_reg[0]_i_47_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124    27.055 r  SET/count_out_reg[0]_i_166/O
                         net (fo=4, routed)           0.837    27.891    SET/count_out_reg[0]_i_166_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124    28.015 r  SET/count_out_reg[0]_i_398/O
                         net (fo=1, routed)           0.000    28.015    SET/count_out_reg[0]_i_398_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.528 r  SET/count_out_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    28.528    SET/count_out_reg_reg[0]_i_326_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.645 r  SET/count_out_reg_reg[0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    28.645    SET/count_out_reg_reg[0]_i_241_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.762 r  SET/count_out_reg_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    28.762    SET/count_out_reg_reg[0]_i_140_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.879 f  SET/count_out_reg_reg[0]_i_48/CO[3]
                         net (fo=50, routed)          0.978    29.857    SET/count_out_reg_reg[0]_i_48_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124    29.981 f  SET/count_out_reg[0]_i_151/O
                         net (fo=3, routed)           0.191    30.172    SET/count_out_reg[0]_i_151_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124    30.296 r  SET/count_out_reg[0]_i_345/O
                         net (fo=1, routed)           0.565    30.861    SET/count_out_reg[0]_i_345_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.387 r  SET/count_out_reg_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.387    SET/count_out_reg_reg[0]_i_260_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  SET/count_out_reg_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.501    SET/count_out_reg_reg[0]_i_161_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  SET/count_out_reg_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.615    SET/count_out_reg_reg[0]_i_61_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.729 f  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=49, routed)          0.972    32.701    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    32.825 r  SET/count_out_reg[0]_i_331/O
                         net (fo=1, routed)           0.537    33.362    SET/count_out_reg[0]_i_331_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.888 r  SET/count_out_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    33.888    SET/count_out_reg_reg[0]_i_246_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  SET/count_out_reg_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.002    SET/count_out_reg_reg[0]_i_146_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  SET/count_out_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.116    SET/count_out_reg_reg[0]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  SET/count_out_reg_reg[0]_i_19/CO[3]
                         net (fo=31, routed)          1.367    35.596    SET/count_out_reg_reg[0]_i_19_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    35.720 r  SET/count_out_reg[0]_i_344/O
                         net (fo=1, routed)           0.000    35.720    SET/count_out_reg[0]_i_344_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.233 r  SET/count_out_reg_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.233    SET/count_out_reg_reg[0]_i_255_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.350 r  SET/count_out_reg_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.350    SET/count_out_reg_reg[0]_i_156_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.467 r  SET/count_out_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    36.467    SET/count_out_reg_reg[0]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.584 f  SET/count_out_reg_reg[0]_i_20/CO[3]
                         net (fo=13, routed)          0.963    37.547    SET/count_out_reg_reg[0]_i_20_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.124    37.671 r  SET/count_out_reg[0]_i_203/O
                         net (fo=1, routed)           0.472    38.144    SET/count_out_reg[0]_i_203_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.694 r  SET/count_out_reg_reg[0]_i_103/CO[3]
                         net (fo=1, routed)           0.000    38.694    SET/count_out_reg_reg[0]_i_103_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  SET/count_out_reg_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.811    SET/count_out_reg_reg[0]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.928 r  SET/count_out_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.928    SET/count_out_reg_reg[0]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.045 f  SET/count_out_reg_reg[0]_i_3/CO[3]
                         net (fo=15, routed)          1.166    40.210    SET/count_out_reg_reg[31]_0[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I4_O)        0.124    40.334 r  SET/count_out_reg[30]_i_2/O
                         net (fo=78, routed)          0.755    41.089    SET/count_out_reg[30]_i_2_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124    41.213 r  SET/count_out_reg[0]_i_293/O
                         net (fo=2, routed)           0.688    41.901    SET/count_out_reg_reg[0]_23
    SLICE_X34Y21         LUT4 (Prop_lut4_I0_O)        0.124    42.025 r  SET/count_out_reg[0]_i_189/O
                         net (fo=1, routed)           0.000    42.025    RSET/count_out_reg_reg[14]_0[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.538 r  RSET/count_out_reg_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.538    RSET/count_out_reg_reg[0]_i_82_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.655 r  RSET/count_out_reg_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.655    SET/count_out_reg_reg[22]_0[0]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.772 r  SET/count_out_reg_reg[0]_i_6/CO[3]
                         net (fo=59, routed)          1.050    43.823    SET/count_out_reg_reg[0]_i_6_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.124    43.947 f  SET/count_out_reg[1]_i_1/O
                         net (fo=3, routed)           0.670    44.617    SET/count_out_reg[1]_i_1_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I5_O)        0.124    44.741 r  SET/count_out_reg[0]_i_198/O
                         net (fo=1, routed)           0.336    45.077    SET/count_out_reg[0]_i_198_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.603 r  SET/count_out_reg_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.603    SET/count_out_reg_reg[0]_i_98_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.717 r  SET/count_out_reg_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.717    SET/count_out_reg_reg[0]_i_33_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.831 r  SET/count_out_reg_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.831    SET/count_out_reg_reg[0]_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=187, routed)         1.292    47.237    SET/count_out_reg_reg[0]_0[0]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.124    47.361 r  SET/str_line_no_var[31]_i_51/O
                         net (fo=2, routed)           0.490    47.851    SET/count[1]
    SLICE_X34Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    48.371 r  SET/str_line_no_var_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.371    SET/str_line_no_var_reg[31]_i_20_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.488 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.488    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.605 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.605    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.722 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.722    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.839 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.839    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.956 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.956    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.073 r  SET/COUNT_OUT_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.073    SET/COUNT_OUT_reg[27]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.292 f  SET/COUNT_OUT_reg[31]_i_9/O[0]
                         net (fo=3, routed)           0.736    50.028    TEXT_INPUT/data1[28]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.295    50.323 r  TEXT_INPUT/str_line_no_var[31]_i_299/O
                         net (fo=1, routed)           0.000    50.323    TEXT_INPUT/str_line_no_var[31]_i_299_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    50.893 r  TEXT_INPUT/str_line_no_var_reg[31]_i_208/CO[2]
                         net (fo=364, routed)         1.241    52.134    TEXT_INPUT/str_line_no_var_reg[31]_0[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.313    52.447 r  TEXT_INPUT/string_line_no[2]_i_125/O
                         net (fo=19, routed)          0.865    53.312    TEXT_INPUT/string_line_no[2]_i_125_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    53.436 f  TEXT_INPUT/str_line_no_var[31]_i_554/O
                         net (fo=1, routed)           0.848    54.284    TEXT_INPUT/str_line_no_var[31]_i_554_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.124    54.408 r  TEXT_INPUT/str_line_no_var[31]_i_402/O
                         net (fo=1, routed)           0.579    54.987    TEXT_INPUT/str_line_no_var[31]_i_402_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I2_O)        0.124    55.111 f  TEXT_INPUT/str_line_no_var[31]_i_267/O
                         net (fo=2, routed)           0.739    55.850    TEXT_INPUT/str_line_no_var[31]_i_267_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.974 r  TEXT_INPUT/str_line_no_var[31]_i_293/O
                         net (fo=120, routed)         0.853    56.827    SET/string_line_no_reg[0]
    SLICE_X17Y26         LUT6 (Prop_lut6_I3_O)        0.124    56.951 r  SET/str_line_no_var[31]_i_508/O
                         net (fo=1, routed)           0.801    57.752    SET/str_line_no_var[31]_i_508_n_0
    SLICE_X16Y29         LUT3 (Prop_lut3_I0_O)        0.124    57.876 r  SET/str_line_no_var[31]_i_373/O
                         net (fo=1, routed)           0.000    57.876    SET/str_line_no_var[31]_i_373_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.409 r  SET/str_line_no_var_reg[31]_i_250/CO[3]
                         net (fo=1, routed)           0.000    58.409    SET/str_line_no_var_reg[31]_i_250_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.526 r  SET/str_line_no_var_reg[31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.526    SET/str_line_no_var_reg[31]_i_195_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.755 f  SET/str_line_no_var_reg[31]_i_136/CO[2]
                         net (fo=224, routed)         0.929    59.684    TEXT_INPUT/string_line_no_reg[0]_3[0]
    SLICE_X17Y33         LUT2 (Prop_lut2_I0_O)        0.310    59.994 f  TEXT_INPUT/str_line_no_var[31]_i_450/O
                         net (fo=3, routed)           0.161    60.155    TEXT_INPUT/str_line_no_var[31]_i_450_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I0_O)        0.124    60.279 r  TEXT_INPUT/str_line_no_var[31]_i_303/O
                         net (fo=7, routed)           0.477    60.756    TEXT_INPUT/str_line_no_var[31]_i_303_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I2_O)        0.124    60.880 r  TEXT_INPUT/str_line_no_var[31]_i_447/O
                         net (fo=1, routed)           0.875    61.755    TEXT_INPUT/str_line_no_var[31]_i_447_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.879 f  TEXT_INPUT/str_line_no_var[31]_i_301/O
                         net (fo=8, routed)           1.053    62.932    TEXT_INPUT/str_line_no_var[31]_i_301_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    63.056 f  TEXT_INPUT/str_line_no_var[31]_i_209/O
                         net (fo=70, routed)          0.449    63.505    TEXT_INPUT/str_line_no_var[31]_i_209_n_0
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.124    63.629 f  TEXT_INPUT/str_line_no_var[31]_i_139/O
                         net (fo=121, routed)         0.883    64.511    TEXT_INPUT/str_line_no_var[31]_i_139_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    64.635 f  TEXT_INPUT/COUNT_OUT[19]_i_76/O
                         net (fo=4, routed)           0.910    65.545    TEXT_INPUT/COUNT_OUT[19]_i_76_n_0
    SLICE_X17Y28         LUT3 (Prop_lut3_I2_O)        0.124    65.669 r  TEXT_INPUT/str_line_no_var[31]_i_324/O
                         net (fo=1, routed)           0.000    65.669    TEXT_INPUT/str_line_no_var[31]_i_324_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.219 r  TEXT_INPUT/str_line_no_var_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000    66.219    TEXT_INPUT/str_line_no_var_reg[31]_i_219_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.447 r  TEXT_INPUT/str_line_no_var_reg[31]_i_155/CO[2]
                         net (fo=103, routed)         1.281    67.728    TEXT_INPUT/str_line_no_var_reg[31]_i_155_n_1
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.313    68.041 r  TEXT_INPUT/COUNT_OUT[23]_i_208/O
                         net (fo=1, routed)           0.781    68.822    TEXT_INPUT/COUNT_OUT[23]_i_208_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124    68.946 f  TEXT_INPUT/COUNT_OUT[23]_i_143/O
                         net (fo=1, routed)           0.800    69.746    TEXT_INPUT/COUNT_OUT[23]_i_143_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    69.870 f  TEXT_INPUT/COUNT_OUT[23]_i_91/O
                         net (fo=2, routed)           0.806    70.676    TEXT_INPUT/COUNT_OUT[23]_i_91_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I3_O)        0.124    70.800 r  TEXT_INPUT/COUNT_OUT[23]_i_49/O
                         net (fo=58, routed)          1.098    71.898    TEXT_INPUT/COUNT_OUT[23]_i_49_n_0
    SLICE_X19Y22         LUT5 (Prop_lut5_I2_O)        0.152    72.050 f  TEXT_INPUT/COUNT_OUT[7]_i_42/O
                         net (fo=4, routed)           1.200    73.250    TEXT_INPUT/COUNT_OUT[7]_i_42_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I0_O)        0.332    73.582 r  TEXT_INPUT/str_line_no_var[31]_i_317/O
                         net (fo=1, routed)           0.000    73.582    TEXT_INPUT/str_line_no_var[31]_i_317_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.980 r  TEXT_INPUT/str_line_no_var_reg[31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    73.980    TEXT_INPUT/str_line_no_var_reg[31]_i_214_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.094 r  TEXT_INPUT/str_line_no_var_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    74.094    TEXT_INPUT/str_line_no_var_reg[31]_i_144_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.322 r  TEXT_INPUT/str_line_no_var_reg[31]_i_87/CO[2]
                         net (fo=205, routed)         0.967    75.289    TEXT_INPUT/str_line_no_var_reg[31]_i_87_n_1
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    75.602 r  TEXT_INPUT/COUNT_OUT[3]_i_99/O
                         net (fo=9, routed)           0.872    76.474    TEXT_INPUT/COUNT_OUT[3]_i_99_n_0
    SLICE_X23Y16         LUT5 (Prop_lut5_I4_O)        0.150    76.624 r  TEXT_INPUT/COUNT_OUT[3]_i_173/O
                         net (fo=2, routed)           0.875    77.499    TEXT_INPUT/COUNT_OUT[3]_i_173_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I4_O)        0.326    77.825 f  TEXT_INPUT/COUNT_OUT[31]_i_212/O
                         net (fo=1, routed)           0.689    78.514    TEXT_INPUT/COUNT_OUT[31]_i_212_n_0
    SLICE_X23Y16         LUT6 (Prop_lut6_I5_O)        0.124    78.638 r  TEXT_INPUT/COUNT_OUT[31]_i_105/O
                         net (fo=4, routed)           1.197    79.835    TEXT_INPUT/COUNT_OUT[31]_i_105_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    79.959 r  TEXT_INPUT/str_line_no_var[31]_i_134/O
                         net (fo=31, routed)          0.767    80.726    TEXT_INPUT/str_line_no_var[31]_i_134_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.124    80.850 r  TEXT_INPUT/str_line_no_var[31]_i_129/O
                         net (fo=30, routed)          0.781    81.631    TEXT_INPUT/str_line_no_var[31]_i_129_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    81.755 f  TEXT_INPUT/string_line_no[4]_i_26/O
                         net (fo=2, routed)           0.991    82.746    TEXT_INPUT/string_line_no[4]_i_26_n_0
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124    82.870 r  TEXT_INPUT/string_line_no[4]_i_41/O
                         net (fo=1, routed)           0.000    82.870    TEXT_INPUT/string_line_no[4]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.420 r  TEXT_INPUT/string_line_no_reg[4]_i_23/CO[3]
                         net (fo=1, routed)           0.009    83.429    TEXT_INPUT/string_line_no_reg[4]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.543 r  TEXT_INPUT/string_line_no_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.543    TEXT_INPUT/string_line_no_reg[8]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.657 r  TEXT_INPUT/string_line_no_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.657    TEXT_INPUT/string_line_no_reg[12]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.771 r  TEXT_INPUT/string_line_no_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.771    TEXT_INPUT/string_line_no_reg[16]_i_23_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.885 r  TEXT_INPUT/string_line_no_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.885    TEXT_INPUT/string_line_no_reg[20]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.124 f  TEXT_INPUT/str_line_no_var_reg[31]_i_104/O[2]
                         net (fo=2, routed)           1.094    85.218    TEXT_INPUT/str_line_no_var_reg[31]_i_104_n_5
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.302    85.520 r  TEXT_INPUT/COUNT_OUT[31]_i_85/O
                         net (fo=1, routed)           0.000    85.520    TEXT_INPUT/COUNT_OUT[31]_i_85_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.070 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_34/CO[3]
                         net (fo=23, routed)          1.253    87.324    TEXT_INPUT/COUNT_OUT_reg[31]_i_34_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.448 r  TEXT_INPUT/string_line_no[2]_i_7/O
                         net (fo=1, routed)           0.000    87.448    TEXT_INPUT/string_line_no[2]_i_7_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    87.980 r  TEXT_INPUT/string_line_no_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.980    TEXT_INPUT/string_line_no_reg[2]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.293 f  TEXT_INPUT/string_line_no_reg[4]_i_2/O[3]
                         net (fo=3, routed)           1.000    89.293    TEXT_INPUT/string_line_no_reg[4]_i_2_n_4
    SLICE_X42Y15         LUT3 (Prop_lut3_I2_O)        0.306    89.599 r  TEXT_INPUT/COUNT_OUT[15]_i_53/O
                         net (fo=1, routed)           0.000    89.599    TEXT_INPUT/COUNT_OUT[15]_i_53_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    89.979 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.979    TEXT_INPUT/COUNT_OUT_reg[15]_i_35_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.302 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_36/O[1]
                         net (fo=3, routed)           0.662    90.964    TEXT_INPUT/COUNT_OUT3[10]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.306    91.270 r  TEXT_INPUT/COUNT_OUT[15]_i_38/O
                         net (fo=1, routed)           0.000    91.270    TEXT_INPUT/COUNT_OUT[15]_i_38_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.803 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    TEXT_INPUT/COUNT_OUT_reg[15]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.920 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.920    TEXT_INPUT/COUNT_OUT_reg[19]_i_18_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    92.243 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_19/O[1]
                         net (fo=1, routed)           0.571    92.815    TEXT_INPUT/COUNT_OUT2[19]
    SLICE_X37Y17         LUT4 (Prop_lut4_I3_O)        0.306    93.121 r  TEXT_INPUT/COUNT_OUT[19]_i_6/O
                         net (fo=1, routed)           0.000    93.121    TEXT_INPUT/COUNT_OUT[19]_i_6_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    93.522 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.522    TEXT_INPUT/COUNT_OUT_reg[19]_i_1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.856 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    93.856    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_6
    SLICE_X37Y18         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.568    12.763    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[21]/C
                         clock pessimism              0.372    13.135    
                         clock uncertainty           -0.035    13.100    
    SLICE_X37Y18         FDRE (Setup_fdre_C_D)        0.062    13.162    TEXT_INPUT/COUNT_OUT_reg[21]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -93.856    
  -------------------------------------------------------------------
                         slack                                -80.694    

Slack (VIOLATED) :        -80.673ns  (required time - arrival time)
  Source:                 BYTE/count_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        88.630ns  (logic 32.060ns (36.173%)  route 56.570ns (63.827%))
  Logic Levels:           148  (CARRY4=90 LUT2=5 LUT3=6 LUT4=11 LUT5=10 LUT6=26)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 12.763 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.752     5.204    BYTE/CLK_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  BYTE/count_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  BYTE/count_out_reg_reg[1]/Q
                         net (fo=7, routed)           0.852     6.512    TEXT_INPUT/count_out_reg_reg[31]_0[1]
    SLICE_X36Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.636 r  TEXT_INPUT/count_out_reg[0]_i_362/O
                         net (fo=1, routed)           0.000     6.636    BYTE/S[0]
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  BYTE/count_out_reg_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000     7.168    BYTE/count_out_reg_reg[0]_i_270_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  BYTE/count_out_reg_reg[0]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.282    BYTE/count_out_reg_reg[0]_i_172_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  BYTE/count_out_reg_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.396    BYTE/count_out_reg_reg[0]_i_73_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  BYTE/count_out_reg_reg[0]_i_23/CO[3]
                         net (fo=86, routed)          1.284     8.794    BYTE/count_out_reg_reg[0]_i_23_n_0
    SLICE_X39Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.918 r  BYTE/count_out_reg[0]_i_353/O
                         net (fo=1, routed)           0.000     8.918    BYTE/count_out_reg[0]_i_353_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.468 r  BYTE/count_out_reg_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000     9.468    BYTE/count_out_reg_reg[0]_i_265_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  BYTE/count_out_reg_reg[0]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.582    BYTE/count_out_reg_reg[0]_i_167_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  BYTE/count_out_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000     9.696    BYTE/count_out_reg_reg[0]_i_67_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  BYTE/count_out_reg_reg[0]_i_22/CO[3]
                         net (fo=68, routed)          1.770    11.580    BYTE/count_out_reg_reg[0]_i_22_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.732 r  BYTE/count_out_reg[21]_i_2/O
                         net (fo=8, routed)           0.628    12.359    SET/COUNT_OUT_reg[21]
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.326    12.685 r  SET/count_out_reg[30]_i_16/O
                         net (fo=1, routed)           0.465    13.150    SET/count_out_reg[30]_i_16_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.548 r  SET/count_out_reg_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.548    SET/count_out_reg_reg[30]_i_5_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  SET/count_out_reg_reg[30]_i_4/CO[3]
                         net (fo=128, routed)         1.139    14.802    BYTE/count_out_reg_reg[31]_6[0]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.926 r  BYTE/count_out_reg[0]_i_5/O
                         net (fo=26, routed)          0.803    15.729    BYTE/count_out_reg_reg[0]_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    15.853 r  BYTE/count_out_reg[0]_i_373/O
                         net (fo=1, routed)           0.000    15.853    SET/count_out_reg_reg[0]_32[0]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.385 r  SET/count_out_reg_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.385    SET/count_out_reg_reg[0]_i_299_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.499 r  SET/count_out_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    16.499    SET/count_out_reg_reg[0]_i_212_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.613 r  SET/count_out_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    16.613    SET/count_out_reg_reg[0]_i_110_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.727 r  SET/count_out_reg_reg[0]_i_43/CO[3]
                         net (fo=111, routed)         1.281    18.008    SET/count_out_reg_reg[1]_0[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.132 r  SET/count_out_reg[0]_i_382/O
                         net (fo=1, routed)           0.000    18.132    SET/count_out_reg[0]_i_382_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.665 r  SET/count_out_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.665    SET/count_out_reg_reg[0]_i_311_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  SET/count_out_reg_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.009    18.791    SET/count_out_reg_reg[0]_i_225_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.908 r  SET/count_out_reg_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    18.908    SET/count_out_reg_reg[0]_i_122_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.025 r  SET/count_out_reg_reg[0]_i_45/CO[3]
                         net (fo=93, routed)          1.373    20.398    BYTE/count_out_reg_reg[30]_8[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    20.522 r  BYTE/count_out_reg[0]_i_378/O
                         net (fo=1, routed)           0.000    20.522    SET/count_out_reg_reg[0]_35[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.054 r  SET/count_out_reg_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    21.054    SET/count_out_reg_reg[0]_i_304_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.168 r  SET/count_out_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    21.168    SET/count_out_reg_reg[0]_i_217_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.282 r  SET/count_out_reg_reg[0]_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.282    SET/count_out_reg_reg[0]_i_116_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.396 r  SET/count_out_reg_reg[0]_i_44/CO[3]
                         net (fo=75, routed)          1.320    22.717    SET/count_out_reg_reg[0]_i_44_n_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124    22.841 r  SET/count_out_reg[0]_i_388/O
                         net (fo=1, routed)           0.000    22.841    SET/count_out_reg[0]_i_388_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.373 r  SET/count_out_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    23.373    SET/count_out_reg_reg[0]_i_316_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  SET/count_out_reg_reg[0]_i_230/CO[3]
                         net (fo=1, routed)           0.009    23.496    SET/count_out_reg_reg[0]_i_230_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.610 r  SET/count_out_reg_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    23.610    SET/count_out_reg_reg[0]_i_128_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.724 f  SET/count_out_reg_reg[0]_i_46/CO[3]
                         net (fo=83, routed)          1.284    25.007    SET/count_out_reg_reg[0]_i_46_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.131 r  SET/count_out_reg[0]_i_389/O
                         net (fo=1, routed)           0.190    25.321    SET/count_out_reg[0]_i_389_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.847 r  SET/count_out_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.009    25.856    SET/count_out_reg_reg[0]_i_321_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  SET/count_out_reg_reg[0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    25.970    SET/count_out_reg_reg[0]_i_236_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.084 r  SET/count_out_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.084    SET/count_out_reg_reg[0]_i_134_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.198 r  SET/count_out_reg_reg[0]_i_47/CO[3]
                         net (fo=65, routed)          0.732    26.931    SET/count_out_reg_reg[0]_i_47_n_0
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124    27.055 r  SET/count_out_reg[0]_i_166/O
                         net (fo=4, routed)           0.837    27.891    SET/count_out_reg[0]_i_166_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124    28.015 r  SET/count_out_reg[0]_i_398/O
                         net (fo=1, routed)           0.000    28.015    SET/count_out_reg[0]_i_398_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.528 r  SET/count_out_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    28.528    SET/count_out_reg_reg[0]_i_326_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.645 r  SET/count_out_reg_reg[0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    28.645    SET/count_out_reg_reg[0]_i_241_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.762 r  SET/count_out_reg_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    28.762    SET/count_out_reg_reg[0]_i_140_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.879 f  SET/count_out_reg_reg[0]_i_48/CO[3]
                         net (fo=50, routed)          0.978    29.857    SET/count_out_reg_reg[0]_i_48_n_0
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124    29.981 f  SET/count_out_reg[0]_i_151/O
                         net (fo=3, routed)           0.191    30.172    SET/count_out_reg[0]_i_151_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I4_O)        0.124    30.296 r  SET/count_out_reg[0]_i_345/O
                         net (fo=1, routed)           0.565    30.861    SET/count_out_reg[0]_i_345_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.387 r  SET/count_out_reg_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    31.387    SET/count_out_reg_reg[0]_i_260_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.501 r  SET/count_out_reg_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    31.501    SET/count_out_reg_reg[0]_i_161_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.615 r  SET/count_out_reg_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.615    SET/count_out_reg_reg[0]_i_61_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.729 f  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=49, routed)          0.972    32.701    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    32.825 r  SET/count_out_reg[0]_i_331/O
                         net (fo=1, routed)           0.537    33.362    SET/count_out_reg[0]_i_331_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.888 r  SET/count_out_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    33.888    SET/count_out_reg_reg[0]_i_246_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  SET/count_out_reg_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.002    SET/count_out_reg_reg[0]_i_146_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  SET/count_out_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.116    SET/count_out_reg_reg[0]_i_49_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  SET/count_out_reg_reg[0]_i_19/CO[3]
                         net (fo=31, routed)          1.367    35.596    SET/count_out_reg_reg[0]_i_19_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    35.720 r  SET/count_out_reg[0]_i_344/O
                         net (fo=1, routed)           0.000    35.720    SET/count_out_reg[0]_i_344_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.233 r  SET/count_out_reg_reg[0]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.233    SET/count_out_reg_reg[0]_i_255_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.350 r  SET/count_out_reg_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    36.350    SET/count_out_reg_reg[0]_i_156_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.467 r  SET/count_out_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    36.467    SET/count_out_reg_reg[0]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.584 f  SET/count_out_reg_reg[0]_i_20/CO[3]
                         net (fo=13, routed)          0.963    37.547    SET/count_out_reg_reg[0]_i_20_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I3_O)        0.124    37.671 r  SET/count_out_reg[0]_i_203/O
                         net (fo=1, routed)           0.472    38.144    SET/count_out_reg[0]_i_203_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.694 r  SET/count_out_reg_reg[0]_i_103/CO[3]
                         net (fo=1, routed)           0.000    38.694    SET/count_out_reg_reg[0]_i_103_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.811 r  SET/count_out_reg_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.811    SET/count_out_reg_reg[0]_i_38_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.928 r  SET/count_out_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.928    SET/count_out_reg_reg[0]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.045 f  SET/count_out_reg_reg[0]_i_3/CO[3]
                         net (fo=15, routed)          1.166    40.210    SET/count_out_reg_reg[31]_0[0]
    SLICE_X35Y20         LUT5 (Prop_lut5_I4_O)        0.124    40.334 r  SET/count_out_reg[30]_i_2/O
                         net (fo=78, routed)          0.755    41.089    SET/count_out_reg[30]_i_2_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I0_O)        0.124    41.213 r  SET/count_out_reg[0]_i_293/O
                         net (fo=2, routed)           0.688    41.901    SET/count_out_reg_reg[0]_23
    SLICE_X34Y21         LUT4 (Prop_lut4_I0_O)        0.124    42.025 r  SET/count_out_reg[0]_i_189/O
                         net (fo=1, routed)           0.000    42.025    RSET/count_out_reg_reg[14]_0[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.538 r  RSET/count_out_reg_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.538    RSET/count_out_reg_reg[0]_i_82_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.655 r  RSET/count_out_reg_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.655    SET/count_out_reg_reg[22]_0[0]
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.772 r  SET/count_out_reg_reg[0]_i_6/CO[3]
                         net (fo=59, routed)          1.050    43.823    SET/count_out_reg_reg[0]_i_6_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.124    43.947 f  SET/count_out_reg[1]_i_1/O
                         net (fo=3, routed)           0.670    44.617    SET/count_out_reg[1]_i_1_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I5_O)        0.124    44.741 r  SET/count_out_reg[0]_i_198/O
                         net (fo=1, routed)           0.336    45.077    SET/count_out_reg[0]_i_198_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.603 r  SET/count_out_reg_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    45.603    SET/count_out_reg_reg[0]_i_98_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.717 r  SET/count_out_reg_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.717    SET/count_out_reg_reg[0]_i_33_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.831 r  SET/count_out_reg_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.831    SET/count_out_reg_reg[0]_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.945 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=187, routed)         1.292    47.237    SET/count_out_reg_reg[0]_0[0]
    SLICE_X32Y26         LUT5 (Prop_lut5_I4_O)        0.124    47.361 r  SET/str_line_no_var[31]_i_51/O
                         net (fo=2, routed)           0.490    47.851    SET/count[1]
    SLICE_X34Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    48.371 r  SET/str_line_no_var_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.371    SET/str_line_no_var_reg[31]_i_20_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.488 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.488    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.605 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.605    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.722 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.722    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.839 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.839    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.956 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.956    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.073 r  SET/COUNT_OUT_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.073    SET/COUNT_OUT_reg[27]_i_10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    49.292 f  SET/COUNT_OUT_reg[31]_i_9/O[0]
                         net (fo=3, routed)           0.736    50.028    TEXT_INPUT/data1[28]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.295    50.323 r  TEXT_INPUT/str_line_no_var[31]_i_299/O
                         net (fo=1, routed)           0.000    50.323    TEXT_INPUT/str_line_no_var[31]_i_299_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    50.893 r  TEXT_INPUT/str_line_no_var_reg[31]_i_208/CO[2]
                         net (fo=364, routed)         1.241    52.134    TEXT_INPUT/str_line_no_var_reg[31]_0[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.313    52.447 r  TEXT_INPUT/string_line_no[2]_i_125/O
                         net (fo=19, routed)          0.865    53.312    TEXT_INPUT/string_line_no[2]_i_125_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    53.436 f  TEXT_INPUT/str_line_no_var[31]_i_554/O
                         net (fo=1, routed)           0.848    54.284    TEXT_INPUT/str_line_no_var[31]_i_554_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.124    54.408 r  TEXT_INPUT/str_line_no_var[31]_i_402/O
                         net (fo=1, routed)           0.579    54.987    TEXT_INPUT/str_line_no_var[31]_i_402_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I2_O)        0.124    55.111 f  TEXT_INPUT/str_line_no_var[31]_i_267/O
                         net (fo=2, routed)           0.739    55.850    TEXT_INPUT/str_line_no_var[31]_i_267_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I0_O)        0.124    55.974 r  TEXT_INPUT/str_line_no_var[31]_i_293/O
                         net (fo=120, routed)         0.853    56.827    SET/string_line_no_reg[0]
    SLICE_X17Y26         LUT6 (Prop_lut6_I3_O)        0.124    56.951 r  SET/str_line_no_var[31]_i_508/O
                         net (fo=1, routed)           0.801    57.752    SET/str_line_no_var[31]_i_508_n_0
    SLICE_X16Y29         LUT3 (Prop_lut3_I0_O)        0.124    57.876 r  SET/str_line_no_var[31]_i_373/O
                         net (fo=1, routed)           0.000    57.876    SET/str_line_no_var[31]_i_373_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.409 r  SET/str_line_no_var_reg[31]_i_250/CO[3]
                         net (fo=1, routed)           0.000    58.409    SET/str_line_no_var_reg[31]_i_250_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.526 r  SET/str_line_no_var_reg[31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.526    SET/str_line_no_var_reg[31]_i_195_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.755 f  SET/str_line_no_var_reg[31]_i_136/CO[2]
                         net (fo=224, routed)         0.929    59.684    TEXT_INPUT/string_line_no_reg[0]_3[0]
    SLICE_X17Y33         LUT2 (Prop_lut2_I0_O)        0.310    59.994 f  TEXT_INPUT/str_line_no_var[31]_i_450/O
                         net (fo=3, routed)           0.161    60.155    TEXT_INPUT/str_line_no_var[31]_i_450_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I0_O)        0.124    60.279 r  TEXT_INPUT/str_line_no_var[31]_i_303/O
                         net (fo=7, routed)           0.477    60.756    TEXT_INPUT/str_line_no_var[31]_i_303_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I2_O)        0.124    60.880 r  TEXT_INPUT/str_line_no_var[31]_i_447/O
                         net (fo=1, routed)           0.875    61.755    TEXT_INPUT/str_line_no_var[31]_i_447_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I2_O)        0.124    61.879 f  TEXT_INPUT/str_line_no_var[31]_i_301/O
                         net (fo=8, routed)           1.053    62.932    TEXT_INPUT/str_line_no_var[31]_i_301_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    63.056 f  TEXT_INPUT/str_line_no_var[31]_i_209/O
                         net (fo=70, routed)          0.449    63.505    TEXT_INPUT/str_line_no_var[31]_i_209_n_0
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.124    63.629 f  TEXT_INPUT/str_line_no_var[31]_i_139/O
                         net (fo=121, routed)         0.883    64.511    TEXT_INPUT/str_line_no_var[31]_i_139_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    64.635 f  TEXT_INPUT/COUNT_OUT[19]_i_76/O
                         net (fo=4, routed)           0.910    65.545    TEXT_INPUT/COUNT_OUT[19]_i_76_n_0
    SLICE_X17Y28         LUT3 (Prop_lut3_I2_O)        0.124    65.669 r  TEXT_INPUT/str_line_no_var[31]_i_324/O
                         net (fo=1, routed)           0.000    65.669    TEXT_INPUT/str_line_no_var[31]_i_324_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.219 r  TEXT_INPUT/str_line_no_var_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000    66.219    TEXT_INPUT/str_line_no_var_reg[31]_i_219_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.447 r  TEXT_INPUT/str_line_no_var_reg[31]_i_155/CO[2]
                         net (fo=103, routed)         1.281    67.728    TEXT_INPUT/str_line_no_var_reg[31]_i_155_n_1
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.313    68.041 r  TEXT_INPUT/COUNT_OUT[23]_i_208/O
                         net (fo=1, routed)           0.781    68.822    TEXT_INPUT/COUNT_OUT[23]_i_208_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124    68.946 f  TEXT_INPUT/COUNT_OUT[23]_i_143/O
                         net (fo=1, routed)           0.800    69.746    TEXT_INPUT/COUNT_OUT[23]_i_143_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    69.870 f  TEXT_INPUT/COUNT_OUT[23]_i_91/O
                         net (fo=2, routed)           0.806    70.676    TEXT_INPUT/COUNT_OUT[23]_i_91_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I3_O)        0.124    70.800 r  TEXT_INPUT/COUNT_OUT[23]_i_49/O
                         net (fo=58, routed)          1.098    71.898    TEXT_INPUT/COUNT_OUT[23]_i_49_n_0
    SLICE_X19Y22         LUT5 (Prop_lut5_I2_O)        0.152    72.050 f  TEXT_INPUT/COUNT_OUT[7]_i_42/O
                         net (fo=4, routed)           1.200    73.250    TEXT_INPUT/COUNT_OUT[7]_i_42_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I0_O)        0.332    73.582 r  TEXT_INPUT/str_line_no_var[31]_i_317/O
                         net (fo=1, routed)           0.000    73.582    TEXT_INPUT/str_line_no_var[31]_i_317_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    73.980 r  TEXT_INPUT/str_line_no_var_reg[31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    73.980    TEXT_INPUT/str_line_no_var_reg[31]_i_214_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.094 r  TEXT_INPUT/str_line_no_var_reg[31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    74.094    TEXT_INPUT/str_line_no_var_reg[31]_i_144_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.322 r  TEXT_INPUT/str_line_no_var_reg[31]_i_87/CO[2]
                         net (fo=205, routed)         0.967    75.289    TEXT_INPUT/str_line_no_var_reg[31]_i_87_n_1
    SLICE_X24Y23         LUT5 (Prop_lut5_I2_O)        0.313    75.602 r  TEXT_INPUT/COUNT_OUT[3]_i_99/O
                         net (fo=9, routed)           0.872    76.474    TEXT_INPUT/COUNT_OUT[3]_i_99_n_0
    SLICE_X23Y16         LUT5 (Prop_lut5_I4_O)        0.150    76.624 r  TEXT_INPUT/COUNT_OUT[3]_i_173/O
                         net (fo=2, routed)           0.875    77.499    TEXT_INPUT/COUNT_OUT[3]_i_173_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I4_O)        0.326    77.825 f  TEXT_INPUT/COUNT_OUT[31]_i_212/O
                         net (fo=1, routed)           0.689    78.514    TEXT_INPUT/COUNT_OUT[31]_i_212_n_0
    SLICE_X23Y16         LUT6 (Prop_lut6_I5_O)        0.124    78.638 r  TEXT_INPUT/COUNT_OUT[31]_i_105/O
                         net (fo=4, routed)           1.197    79.835    TEXT_INPUT/COUNT_OUT[31]_i_105_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124    79.959 r  TEXT_INPUT/str_line_no_var[31]_i_134/O
                         net (fo=31, routed)          0.767    80.726    TEXT_INPUT/str_line_no_var[31]_i_134_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.124    80.850 r  TEXT_INPUT/str_line_no_var[31]_i_129/O
                         net (fo=30, routed)          0.781    81.631    TEXT_INPUT/str_line_no_var[31]_i_129_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    81.755 f  TEXT_INPUT/string_line_no[4]_i_26/O
                         net (fo=2, routed)           0.991    82.746    TEXT_INPUT/string_line_no[4]_i_26_n_0
    SLICE_X37Y24         LUT4 (Prop_lut4_I0_O)        0.124    82.870 r  TEXT_INPUT/string_line_no[4]_i_41/O
                         net (fo=1, routed)           0.000    82.870    TEXT_INPUT/string_line_no[4]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.420 r  TEXT_INPUT/string_line_no_reg[4]_i_23/CO[3]
                         net (fo=1, routed)           0.009    83.429    TEXT_INPUT/string_line_no_reg[4]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.543 r  TEXT_INPUT/string_line_no_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.543    TEXT_INPUT/string_line_no_reg[8]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.657 r  TEXT_INPUT/string_line_no_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.657    TEXT_INPUT/string_line_no_reg[12]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.771 r  TEXT_INPUT/string_line_no_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.771    TEXT_INPUT/string_line_no_reg[16]_i_23_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.885 r  TEXT_INPUT/string_line_no_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.885    TEXT_INPUT/string_line_no_reg[20]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.124 f  TEXT_INPUT/str_line_no_var_reg[31]_i_104/O[2]
                         net (fo=2, routed)           1.094    85.218    TEXT_INPUT/str_line_no_var_reg[31]_i_104_n_5
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.302    85.520 r  TEXT_INPUT/COUNT_OUT[31]_i_85/O
                         net (fo=1, routed)           0.000    85.520    TEXT_INPUT/COUNT_OUT[31]_i_85_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.070 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_34/CO[3]
                         net (fo=23, routed)          1.253    87.324    TEXT_INPUT/COUNT_OUT_reg[31]_i_34_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.448 r  TEXT_INPUT/string_line_no[2]_i_7/O
                         net (fo=1, routed)           0.000    87.448    TEXT_INPUT/string_line_no[2]_i_7_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    87.980 r  TEXT_INPUT/string_line_no_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.980    TEXT_INPUT/string_line_no_reg[2]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    88.293 f  TEXT_INPUT/string_line_no_reg[4]_i_2/O[3]
                         net (fo=3, routed)           1.000    89.293    TEXT_INPUT/string_line_no_reg[4]_i_2_n_4
    SLICE_X42Y15         LUT3 (Prop_lut3_I2_O)        0.306    89.599 r  TEXT_INPUT/COUNT_OUT[15]_i_53/O
                         net (fo=1, routed)           0.000    89.599    TEXT_INPUT/COUNT_OUT[15]_i_53_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    89.979 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.979    TEXT_INPUT/COUNT_OUT_reg[15]_i_35_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.302 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_36/O[1]
                         net (fo=3, routed)           0.662    90.964    TEXT_INPUT/COUNT_OUT3[10]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.306    91.270 r  TEXT_INPUT/COUNT_OUT[15]_i_38/O
                         net (fo=1, routed)           0.000    91.270    TEXT_INPUT/COUNT_OUT[15]_i_38_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.803 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    TEXT_INPUT/COUNT_OUT_reg[15]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.920 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.920    TEXT_INPUT/COUNT_OUT_reg[19]_i_18_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    92.243 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_19/O[1]
                         net (fo=1, routed)           0.571    92.815    TEXT_INPUT/COUNT_OUT2[19]
    SLICE_X37Y17         LUT4 (Prop_lut4_I3_O)        0.306    93.121 r  TEXT_INPUT/COUNT_OUT[19]_i_6/O
                         net (fo=1, routed)           0.000    93.121    TEXT_INPUT/COUNT_OUT[19]_i_6_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    93.522 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.522    TEXT_INPUT/COUNT_OUT_reg[19]_i_1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    93.835 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    93.835    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_4
    SLICE_X37Y18         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.568    12.763    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[23]/C
                         clock pessimism              0.372    13.135    
                         clock uncertainty           -0.035    13.100    
    SLICE_X37Y18         FDRE (Setup_fdre_C_D)        0.062    13.162    TEXT_INPUT/COUNT_OUT_reg[23]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -93.835    
  -------------------------------------------------------------------
                         slack                                -80.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 FILE_INPUT/fail_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/END_FAIL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.885%)  route 0.136ns (49.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.590     1.433    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  FILE_INPUT/fail_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  FILE_INPUT/fail_sig_reg/Q
                         net (fo=3, routed)           0.136     1.710    FILE_INPUT/fail_sig_reg_n_0
    SLICE_X36Y11         FDRE                                         r  FILE_INPUT/END_FAIL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.859     1.937    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  FILE_INPUT/END_FAIL_reg/C
                         clock pessimism             -0.488     1.449    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.066     1.515    FILE_INPUT/END_FAIL_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 FILE_INPUT/ID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            STATE_CONTROLLOR/trg_array_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.491%)  route 0.148ns (41.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.589     1.432    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FILE_INPUT/ID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  FILE_INPUT/ID_reg[1]/Q
                         net (fo=10, routed)          0.148     1.744    FILE_INPUT/Q[1]
    SLICE_X38Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  FILE_INPUT/trg_array[3]_i_1/O
                         net (fo=1, routed)           0.000     1.789    STATE_CONTROLLOR/D[0]
    SLICE_X38Y11         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.859     1.937    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[3]/C
                         clock pessimism             -0.488     1.449    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.121     1.570    STATE_CONTROLLOR/trg_array_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 FILE_INPUT/ID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            STATE_CONTROLLOR/trg_array_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.165%)  route 0.150ns (41.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.589     1.432    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FILE_INPUT/ID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  FILE_INPUT/ID_reg[1]/Q
                         net (fo=10, routed)          0.150     1.746    FILE_INPUT/Q[1]
    SLICE_X38Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  FILE_INPUT/trg_array[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    STATE_CONTROLLOR/D[1]
    SLICE_X38Y11         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.859     1.937    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[1]/C
                         clock pessimism             -0.488     1.449    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.121     1.570    STATE_CONTROLLOR/trg_array_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FILE_INPUT/ID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            STATE_CONTROLLOR/trg_array_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.451%)  route 0.164ns (43.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.589     1.432    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FILE_INPUT/ID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  FILE_INPUT/ID_reg[1]/Q
                         net (fo=10, routed)          0.164     1.759    STATE_CONTROLLOR/ID_reg[2]_0[1]
    SLICE_X38Y10         LUT5 (Prop_lut5_I4_O)        0.048     1.807 r  STATE_CONTROLLOR/trg_array[9]_i_2/O
                         net (fo=1, routed)           0.000     1.807    STATE_CONTROLLOR/trg_array[9]_i_2_n_0
    SLICE_X38Y10         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.859     1.937    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X38Y10         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[9]/C
                         clock pessimism             -0.488     1.449    
    SLICE_X38Y10         FDRE (Hold_fdre_C_D)         0.131     1.580    STATE_CONTROLLOR/trg_array_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SET/count_out_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            SET/count_out_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.724%)  route 0.141ns (40.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.581     1.424    SET/CLK_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  SET/count_out_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  SET/count_out_reg_reg[17]/Q
                         net (fo=8, routed)           0.141     1.729    SET/count_array[3][17]
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.774 r  SET/count_out_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.774    SET/count_out_reg[17]_i_1_n_0
    SLICE_X42Y25         FDRE                                         r  SET/count_out_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.847     1.925    SET/CLK_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  SET/count_out_reg_reg[17]/C
                         clock pessimism             -0.501     1.424    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.121     1.545    SET/count_out_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FILE_INPUT/ID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            STATE_CONTROLLOR/trg_array_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.100%)  route 0.164ns (43.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.589     1.432    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FILE_INPUT/ID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  FILE_INPUT/ID_reg[1]/Q
                         net (fo=10, routed)          0.164     1.759    STATE_CONTROLLOR/ID_reg[2]_0[1]
    SLICE_X38Y10         LUT5 (Prop_lut5_I2_O)        0.045     1.804 r  STATE_CONTROLLOR/trg_array[11]_i_1/O
                         net (fo=1, routed)           0.000     1.804    STATE_CONTROLLOR/trg_array[11]_i_1_n_0
    SLICE_X38Y10         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.859     1.937    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X38Y10         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[11]/C
                         clock pessimism             -0.488     1.449    
    SLICE_X38Y10         FDRE (Hold_fdre_C_D)         0.121     1.570    STATE_CONTROLLOR/trg_array_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 TEXT_INPUT/text_string_array_reg[2][9][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/text_string_array_reg[2][9][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.561     1.404    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  TEXT_INPUT/text_string_array_reg[2][9][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  TEXT_INPUT/text_string_array_reg[2][9][3]/Q
                         net (fo=2, routed)           0.156     1.701    TEXT_INPUT/text_string_array_reg[2][9]__0[3]
    SLICE_X15Y15         LUT3 (Prop_lut3_I2_O)        0.042     1.743 r  TEXT_INPUT/text_string_array[2][9][3]_i_1/O
                         net (fo=2, routed)           0.000     1.743    TEXT_INPUT/text_string_array[2][9]_5[3]
    SLICE_X15Y15         FDRE                                         r  TEXT_INPUT/text_string_array_reg[2][9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.827     1.905    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  TEXT_INPUT/text_string_array_reg[2][9][3]/C
                         clock pessimism             -0.501     1.404    
    SLICE_X15Y15         FDRE (Hold_fdre_C_D)         0.101     1.505    TEXT_INPUT/text_string_array_reg[2][9][3]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 TEXT_INPUT/j_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/j_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.871%)  route 0.147ns (44.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.407    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y42         FDRE                                         r  TEXT_INPUT/j_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  TEXT_INPUT/j_reg[17]/Q
                         net (fo=7, routed)           0.147     1.695    TEXT_INPUT/j_reg_n_0_[17]
    SLICE_X15Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.740 r  TEXT_INPUT/j[17]_i_1/O
                         net (fo=1, routed)           0.000     1.740    TEXT_INPUT/j[17]
    SLICE_X15Y42         FDRE                                         r  TEXT_INPUT/j_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.832     1.910    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y42         FDRE                                         r  TEXT_INPUT/j_reg[17]/C
                         clock pessimism             -0.503     1.407    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.092     1.499    TEXT_INPUT/j_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 RSET/count_out_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            SET/count_out_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.100%)  route 0.164ns (46.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.581     1.424    RSET/CLK_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  RSET/count_out_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  RSET/count_out_reg_reg[25]/Q
                         net (fo=4, routed)           0.164     1.729    SET/Q[25]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  SET/count_out_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.774    SET/count_out_reg[25]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  SET/count_out_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.847     1.925    SET/CLK_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  SET/count_out_reg_reg[25]/C
                         clock pessimism             -0.488     1.437    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.091     1.528    SET/count_out_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 TEXT_INPUT/text_string_array_reg[3][7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/text_string_array_reg[3][7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.559     1.402    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  TEXT_INPUT/text_string_array_reg[3][7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  TEXT_INPUT/text_string_array_reg[3][7][3]/Q
                         net (fo=3, routed)           0.167     1.710    TEXT_INPUT/text_string_array_reg[3][7]__0[3]
    SLICE_X11Y29         LUT3 (Prop_lut3_I2_O)        0.042     1.752 r  TEXT_INPUT/text_string_array[3][7][3]_i_1/O
                         net (fo=8, routed)           0.000     1.752    TEXT_INPUT/text_string_array[3][7]_15[3]
    SLICE_X11Y29         FDRE                                         r  TEXT_INPUT/text_string_array_reg[3][7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.825     1.903    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  TEXT_INPUT/text_string_array_reg[3][7][3]/C
                         clock pessimism             -0.501     1.402    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.101     1.503    TEXT_INPUT/text_string_array_reg[3][7][3]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y4     FILE_INPUT/call_top_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y4     FILE_INPUT/call_top_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y4     FILE_INPUT/call_top_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y5     FILE_INPUT/call_top_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y5     FILE_INPUT/call_top_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y5     FILE_INPUT/call_top_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y5     FILE_INPUT/call_top_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y1     FILE_INPUT/call_top_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y6     FILE_INPUT/call_top_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X34Y11    PARSER_ERROR_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y47    count_start_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y47    count_start_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y47    count_start_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y47    count_start_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X34Y11    PARSER_ERROR_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y40    count_start_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y40    count_start_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y42    count_start_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y42    count_start_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y4     FILE_INPUT/call_top_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y4     FILE_INPUT/call_top_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y4     FILE_INPUT/call_top_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y5     FILE_INPUT/call_top_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y5     FILE_INPUT/call_top_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y5     FILE_INPUT/call_top_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y5     FILE_INPUT/call_top_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y6     FILE_INPUT/call_top_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y6     FILE_INPUT/call_top_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X39Y22    SET/count_out_reg_reg[12]/C



